<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file status_status.ncd.
Design name: TOP
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c2000.nph' in environment: D:/lscc/diamond/3.2_x64/ispfpga.
Package Status:                     Final          Version 1.41
Performance Hardware Data Status:   Final          Version 25.4
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.2.0.134</big></U></B>
Wed Mar 11 19:57:21 2015

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Status_Status.twr -gui Status_Status.ncd Status_Status.prf 
Design file:     status_status.ncd
Preference file: status_status.prf
Device,speed:    LCMXO2-2000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "SYSCLK_c" 269.469000 MHz (4096 errors)</FONT></A></LI>
</FONT>            4096 items scored, 4096 timing errors detected.
Warning:   0.852MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_1' Target='right'><FONT COLOR=red>FREQUENCY NET "I2C_INST/N_4_i" 346.741000 MHz (6 errors)</FONT></A></LI>
</FONT>            36 items scored, 6 timing errors detected.
Warning:  27.163MHz is the maximum frequency for this preference.

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "SYSCLK_c" 269.469000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 9.459ns (weighted slack = -1170.078ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/CHECKSUM_OUT[2]  (from I2C_INST/N_4_i +)
   Destination:    FF         Data in        I2C_INST/SHIFT_DOUT[2]  (to SYSCLK_c +)

   Delay:               4.427ns  (32.6% logic, 67.4% route), 3 logic levels.

 Constraint Details:

      4.427ns physical path delay I2C_INST/SLICE_3 to I2C_INST/SLICE_194 exceeds
      (delay constraint based on source clock period of 2.883ns and destination clock period of 3.711ns)
      0.030ns delay constraint less
      4.896ns skew and
      0.166ns DIN_SET requirement (totaling -5.032ns) by 9.459ns

 Physical Path Details:

      Data path I2C_INST/SLICE_3 to I2C_INST/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C9B.CLK to       R4C9B.Q1 I2C_INST/SLICE_3 (from I2C_INST/N_4_i)
ROUTE         1     1.962       R4C9B.Q1 to      R5C10C.B0 I2C_INST/CHECKSUM_OUT[2]
CTOF_DEL    ---     0.495      R5C10C.B0 to      R5C10C.F0 SLICE_295
ROUTE         1     1.023      R5C10C.F0 to      R3C10D.B0 I2C_INST/SHIFT_DOUT_2_1_0[2]
CTOF_DEL    ---     0.495      R3C10D.B0 to      R3C10D.F0 I2C_INST/SLICE_194
ROUTE         1     0.000      R3C10D.F0 to     R3C10D.DI0 I2C_INST/SHIFT_DOUT_2[2] (to SYSCLK_c)
                  --------
                    4.427   (32.6% logic, 67.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to    R10C11B.CLK SYSCLK_c
REG_DEL     ---     0.452    R10C11B.CLK to     R10C11B.Q1 I2C_INST/SLICE_198
ROUTE        10     1.644     R10C11B.Q1 to      R7C10C.D0 I2C_INST/STATE[3]
CTOF_DEL    ---     0.495      R7C10C.D0 to      R7C10C.F0 SLICE_409
ROUTE         4     2.305      R7C10C.F0 to      R4C9B.CLK I2C_INST/N_4_i
                  --------
                    8.407   (24.7% logic, 75.3% route), 3 logic levels.

      Destination Clock Path SYSCLK to I2C_INST/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to     R3C10D.CLK SYSCLK_c
                  --------
                    3.511   (32.2% logic, 67.8% route), 1 logic levels.


Error: The following path exceeds requirements by 9.288ns (weighted slack = -1148.925ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/CHECKSUM_OUT[1]  (from I2C_INST/N_4_i +)
   Destination:    FF         Data in        I2C_INST/SHIFT_DOUT[1]  (to SYSCLK_c +)

   Delay:               4.256ns  (33.9% logic, 66.1% route), 3 logic levels.

 Constraint Details:

      4.256ns physical path delay I2C_INST/SLICE_3 to I2C_INST/SLICE_193 exceeds
      (delay constraint based on source clock period of 2.883ns and destination clock period of 3.711ns)
      0.030ns delay constraint less
      4.896ns skew and
      0.166ns DIN_SET requirement (totaling -5.032ns) by 9.288ns

 Physical Path Details:

      Data path I2C_INST/SLICE_3 to I2C_INST/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C9B.CLK to       R4C9B.Q0 I2C_INST/SLICE_3 (from I2C_INST/N_4_i)
ROUTE         1     1.810       R4C9B.Q0 to      R5C10B.A0 I2C_INST/CHECKSUM_OUT[1]
CTOF_DEL    ---     0.495      R5C10B.A0 to      R5C10B.F0 SLICE_408
ROUTE         1     1.004      R5C10B.F0 to      R5C10D.B1 I2C_INST/SHIFT_DOUT_2_1_0[1]
CTOF_DEL    ---     0.495      R5C10D.B1 to      R5C10D.F1 I2C_INST/SLICE_193
ROUTE         1     0.000      R5C10D.F1 to     R5C10D.DI1 I2C_INST/SHIFT_DOUT_2[1] (to SYSCLK_c)
                  --------
                    4.256   (33.9% logic, 66.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to    R10C11B.CLK SYSCLK_c
REG_DEL     ---     0.452    R10C11B.CLK to     R10C11B.Q1 I2C_INST/SLICE_198
ROUTE        10     1.644     R10C11B.Q1 to      R7C10C.D0 I2C_INST/STATE[3]
CTOF_DEL    ---     0.495      R7C10C.D0 to      R7C10C.F0 SLICE_409
ROUTE         4     2.305      R7C10C.F0 to      R4C9B.CLK I2C_INST/N_4_i
                  --------
                    8.407   (24.7% logic, 75.3% route), 3 logic levels.

      Destination Clock Path SYSCLK to I2C_INST/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to     R5C10D.CLK SYSCLK_c
                  --------
                    3.511   (32.2% logic, 67.8% route), 1 logic levels.


Error: The following path exceeds requirements by 8.833ns (weighted slack = -1092.642ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/CHECKSUM_OUT[4]  (from I2C_INST/N_4_i +)
   Destination:    FF         Data in        I2C_INST/SHIFT_DOUT[4]  (to SYSCLK_c +)

   Delay:               3.801ns  (37.9% logic, 62.1% route), 3 logic levels.

 Constraint Details:

      3.801ns physical path delay I2C_INST/SLICE_2 to I2C_INST/SLICE_195 exceeds
      (delay constraint based on source clock period of 2.883ns and destination clock period of 3.711ns)
      0.030ns delay constraint less
      4.896ns skew and
      0.166ns DIN_SET requirement (totaling -5.032ns) by 8.833ns

 Physical Path Details:

      Data path I2C_INST/SLICE_2 to I2C_INST/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C9C.CLK to       R4C9C.Q1 I2C_INST/SLICE_2 (from I2C_INST/N_4_i)
ROUTE         1     1.336       R4C9C.Q1 to      R5C10B.B1 I2C_INST/CHECKSUM_OUT[4]
CTOF_DEL    ---     0.495      R5C10B.B1 to      R5C10B.F1 SLICE_408
ROUTE         1     1.023      R5C10B.F1 to      R3C10C.B0 I2C_INST/SHIFT_DOUT_2_1_0[4]
CTOF_DEL    ---     0.495      R3C10C.B0 to      R3C10C.F0 I2C_INST/SLICE_195
ROUTE         1     0.000      R3C10C.F0 to     R3C10C.DI0 I2C_INST/SHIFT_DOUT_2[4] (to SYSCLK_c)
                  --------
                    3.801   (37.9% logic, 62.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to    R10C11B.CLK SYSCLK_c
REG_DEL     ---     0.452    R10C11B.CLK to     R10C11B.Q1 I2C_INST/SLICE_198
ROUTE        10     1.644     R10C11B.Q1 to      R7C10C.D0 I2C_INST/STATE[3]
CTOF_DEL    ---     0.495      R7C10C.D0 to      R7C10C.F0 SLICE_409
ROUTE         4     2.305      R7C10C.F0 to      R4C9C.CLK I2C_INST/N_4_i
                  --------
                    8.407   (24.7% logic, 75.3% route), 3 logic levels.

      Destination Clock Path SYSCLK to I2C_INST/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to     R3C10C.CLK SYSCLK_c
                  --------
                    3.511   (32.2% logic, 67.8% route), 1 logic levels.


Error: The following path exceeds requirements by 8.204ns (weighted slack = -1014.834ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/CHECKSUM_OUT[3]  (from I2C_INST/N_4_i +)
   Destination:    FF         Data in        I2C_INST/SHIFT_DOUT[3]  (to SYSCLK_c +)

   Delay:               3.172ns  (45.5% logic, 54.5% route), 3 logic levels.

 Constraint Details:

      3.172ns physical path delay I2C_INST/SLICE_2 to I2C_INST/SLICE_194 exceeds
      (delay constraint based on source clock period of 2.883ns and destination clock period of 3.711ns)
      0.030ns delay constraint less
      4.896ns skew and
      0.166ns DIN_SET requirement (totaling -5.032ns) by 8.204ns

 Physical Path Details:

      Data path I2C_INST/SLICE_2 to I2C_INST/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C9C.CLK to       R4C9C.Q0 I2C_INST/SLICE_2 (from I2C_INST/N_4_i)
ROUTE         1     0.986       R4C9C.Q0 to      R4C10D.A0 I2C_INST/CHECKSUM_OUT[3]
CTOF_DEL    ---     0.495      R4C10D.A0 to      R4C10D.F0 SLICE_407
ROUTE         1     0.744      R4C10D.F0 to      R3C10D.C1 I2C_INST/SHIFT_DOUT_2_1_0[3]
CTOF_DEL    ---     0.495      R3C10D.C1 to      R3C10D.F1 I2C_INST/SLICE_194
ROUTE         1     0.000      R3C10D.F1 to     R3C10D.DI1 I2C_INST/SHIFT_DOUT_2[3] (to SYSCLK_c)
                  --------
                    3.172   (45.5% logic, 54.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to    R10C11B.CLK SYSCLK_c
REG_DEL     ---     0.452    R10C11B.CLK to     R10C11B.Q1 I2C_INST/SLICE_198
ROUTE        10     1.644     R10C11B.Q1 to      R7C10C.D0 I2C_INST/STATE[3]
CTOF_DEL    ---     0.495      R7C10C.D0 to      R7C10C.F0 SLICE_409
ROUTE         4     2.305      R7C10C.F0 to      R4C9C.CLK I2C_INST/N_4_i
                  --------
                    8.407   (24.7% logic, 75.3% route), 3 logic levels.

      Destination Clock Path SYSCLK to I2C_INST/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to     R3C10D.CLK SYSCLK_c
                  --------
                    3.511   (32.2% logic, 67.8% route), 1 logic levels.


Error: The following path exceeds requirements by 8.168ns (weighted slack = -1010.381ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/CHECKSUM_OUT[6]  (from I2C_INST/N_4_i +)
   Destination:    FF         Data in        I2C_INST/SHIFT_DOUT[6]  (to SYSCLK_c +)

   Delay:               3.136ns  (46.0% logic, 54.0% route), 3 logic levels.

 Constraint Details:

      3.136ns physical path delay I2C_INST/SLICE_1 to I2C_INST/SLICE_196 exceeds
      (delay constraint based on source clock period of 2.883ns and destination clock period of 3.711ns)
      0.030ns delay constraint less
      4.896ns skew and
      0.166ns DIN_SET requirement (totaling -5.032ns) by 8.168ns

 Physical Path Details:

      Data path I2C_INST/SLICE_1 to I2C_INST/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C9D.CLK to       R4C9D.Q1 I2C_INST/SLICE_1 (from I2C_INST/N_4_i)
ROUTE         1     1.001       R4C9D.Q1 to      R4C10C.B1 I2C_INST/CHECKSUM_OUT[6]
CTOF_DEL    ---     0.495      R4C10C.B1 to      R4C10C.F1 SLICE_406
ROUTE         1     0.693      R4C10C.F1 to      R4C10B.B0 I2C_INST/SHIFT_DOUT_2_1_0[6]
CTOF_DEL    ---     0.495      R4C10B.B0 to      R4C10B.F0 I2C_INST/SLICE_196
ROUTE         1     0.000      R4C10B.F0 to     R4C10B.DI0 I2C_INST/SHIFT_DOUT_2[6] (to SYSCLK_c)
                  --------
                    3.136   (46.0% logic, 54.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to    R10C11B.CLK SYSCLK_c
REG_DEL     ---     0.452    R10C11B.CLK to     R10C11B.Q1 I2C_INST/SLICE_198
ROUTE        10     1.644     R10C11B.Q1 to      R7C10C.D0 I2C_INST/STATE[3]
CTOF_DEL    ---     0.495      R7C10C.D0 to      R7C10C.F0 SLICE_409
ROUTE         4     2.305      R7C10C.F0 to      R4C9D.CLK I2C_INST/N_4_i
                  --------
                    8.407   (24.7% logic, 75.3% route), 3 logic levels.

      Destination Clock Path SYSCLK to I2C_INST/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to     R4C10B.CLK SYSCLK_c
                  --------
                    3.511   (32.2% logic, 67.8% route), 1 logic levels.


Error: The following path exceeds requirements by 7.885ns (weighted slack = -975.374ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/CHECKSUM_OUT[5]  (from I2C_INST/N_4_i +)
   Destination:    FF         Data in        I2C_INST/SHIFT_DOUT[5]  (to SYSCLK_c +)

   Delay:               2.853ns  (50.5% logic, 49.5% route), 3 logic levels.

 Constraint Details:

      2.853ns physical path delay I2C_INST/SLICE_1 to I2C_INST/SLICE_195 exceeds
      (delay constraint based on source clock period of 2.883ns and destination clock period of 3.711ns)
      0.030ns delay constraint less
      4.896ns skew and
      0.166ns DIN_SET requirement (totaling -5.032ns) by 7.885ns

 Physical Path Details:

      Data path I2C_INST/SLICE_1 to I2C_INST/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C9D.CLK to       R4C9D.Q0 I2C_INST/SLICE_1 (from I2C_INST/N_4_i)
ROUTE         1     0.645       R4C9D.Q0 to      R4C10C.D0 I2C_INST/CHECKSUM_OUT[5]
CTOF_DEL    ---     0.495      R4C10C.D0 to      R4C10C.F0 SLICE_406
ROUTE         1     0.766      R4C10C.F0 to      R3C10C.C1 I2C_INST/SHIFT_DOUT_2_1_0[5]
CTOF_DEL    ---     0.495      R3C10C.C1 to      R3C10C.F1 I2C_INST/SLICE_195
ROUTE         1     0.000      R3C10C.F1 to     R3C10C.DI1 I2C_INST/SHIFT_DOUT_2[5] (to SYSCLK_c)
                  --------
                    2.853   (50.5% logic, 49.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to    R10C11B.CLK SYSCLK_c
REG_DEL     ---     0.452    R10C11B.CLK to     R10C11B.Q1 I2C_INST/SLICE_198
ROUTE        10     1.644     R10C11B.Q1 to      R7C10C.D0 I2C_INST/STATE[3]
CTOF_DEL    ---     0.495      R7C10C.D0 to      R7C10C.F0 SLICE_409
ROUTE         4     2.305      R7C10C.F0 to      R4C9D.CLK I2C_INST/N_4_i
                  --------
                    8.407   (24.7% logic, 75.3% route), 3 logic levels.

      Destination Clock Path SYSCLK to I2C_INST/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to     R3C10C.CLK SYSCLK_c
                  --------
                    3.511   (32.2% logic, 67.8% route), 1 logic levels.


Error: The following path exceeds requirements by 7.769ns (weighted slack = -961.025ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/CHECKSUM_OUT[7]  (from I2C_INST/N_4_i +)
   Destination:    FF         Data in        I2C_INST/SHIFT_DOUT[7]  (to SYSCLK_c +)

   Delay:               3.193ns  (45.2% logic, 54.8% route), 3 logic levels.

 Constraint Details:

      3.193ns physical path delay I2C_INST/SLICE_0 to I2C_INST/SLICE_196 exceeds
      (delay constraint based on source clock period of 2.883ns and destination clock period of 3.711ns)
      0.030ns delay constraint less
      4.440ns skew and
      0.166ns DIN_SET requirement (totaling -4.576ns) by 7.769ns

 Physical Path Details:

      Data path I2C_INST/SLICE_0 to I2C_INST/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C10A.CLK to      R4C10A.Q0 I2C_INST/SLICE_0 (from I2C_INST/N_4_i)
ROUTE         1     0.747      R4C10A.Q0 to      R4C10D.C1 I2C_INST/CHECKSUM_OUT[7]
CTOF_DEL    ---     0.495      R4C10D.C1 to      R4C10D.F1 SLICE_407
ROUTE         1     1.004      R4C10D.F1 to      R4C10B.B1 I2C_INST/SHIFT_DOUT_2_1_0[7]
CTOF_DEL    ---     0.495      R4C10B.B1 to      R4C10B.F1 I2C_INST/SLICE_196
ROUTE         1     0.000      R4C10B.F1 to     R4C10B.DI1 I2C_INST/SHIFT_DOUT_2[7] (to SYSCLK_c)
                  --------
                    3.193   (45.2% logic, 54.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to    R10C11B.CLK SYSCLK_c
REG_DEL     ---     0.452    R10C11B.CLK to     R10C11B.Q1 I2C_INST/SLICE_198
ROUTE        10     1.644     R10C11B.Q1 to      R7C10C.D0 I2C_INST/STATE[3]
CTOF_DEL    ---     0.495      R7C10C.D0 to      R7C10C.F0 SLICE_409
ROUTE         4     1.849      R7C10C.F0 to     R4C10A.CLK I2C_INST/N_4_i
                  --------
                    7.951   (26.1% logic, 73.9% route), 3 logic levels.

      Destination Clock Path SYSCLK to I2C_INST/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to     R4C10B.CLK SYSCLK_c
                  --------
                    3.511   (32.2% logic, 67.8% route), 1 logic levels.


Error: The following path exceeds requirements by 6.168ns (weighted slack = -762.981ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/CHECKSUM_OUT[0]  (from I2C_INST/N_4_i +)
   Destination:    FF         Data in        I2C_INST/SHIFT_DOUT[0]  (to SYSCLK_c +)

   Delay:               1.592ns  (59.5% logic, 40.5% route), 2 logic levels.

 Constraint Details:

      1.592ns physical path delay I2C_INST/SLICE_0 to I2C_INST/SLICE_193 exceeds
      (delay constraint based on source clock period of 2.883ns and destination clock period of 3.711ns)
      0.030ns delay constraint less
      4.440ns skew and
      0.166ns DIN_SET requirement (totaling -4.576ns) by 6.168ns

 Physical Path Details:

      Data path I2C_INST/SLICE_0 to I2C_INST/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C10A.CLK to      R4C10A.Q1 I2C_INST/SLICE_0 (from I2C_INST/N_4_i)
ROUTE         1     0.645      R4C10A.Q1 to      R5C10D.D0 I2C_INST/CHECKSUM_OUT[0]
CTOF_DEL    ---     0.495      R5C10D.D0 to      R5C10D.F0 I2C_INST/SLICE_193
ROUTE         1     0.000      R5C10D.F0 to     R5C10D.DI0 I2C_INST/SHIFT_DOUT_2[0] (to SYSCLK_c)
                  --------
                    1.592   (59.5% logic, 40.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to    R10C11B.CLK SYSCLK_c
REG_DEL     ---     0.452    R10C11B.CLK to     R10C11B.Q1 I2C_INST/SLICE_198
ROUTE        10     1.644     R10C11B.Q1 to      R7C10C.D0 I2C_INST/STATE[3]
CTOF_DEL    ---     0.495      R7C10C.D0 to      R7C10C.F0 SLICE_409
ROUTE         4     1.849      R7C10C.F0 to     R4C10A.CLK I2C_INST/N_4_i
                  --------
                    7.951   (26.1% logic, 73.9% route), 3 logic levels.

      Destination Clock Path SYSCLK to I2C_INST/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to     R5C10D.CLK SYSCLK_c
                  --------
                    3.511   (32.2% logic, 67.8% route), 1 logic levels.


Error: The following path exceeds requirements by 8.844ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/CNT[6]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1/CNT[6]  (to SYSCLK_c +)
                   FF                        SGPIO_INST1/CNT[5]

   Delay:              12.273ns  (27.9% logic, 72.1% route), 7 logic levels.

 Constraint Details:

     12.273ns physical path delay SGPIO_INST1/SLICE_36 to SGPIO_INST1/SLICE_36 exceeds
      3.711ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.429ns) by 8.844ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_36 to SGPIO_INST1/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C22D.CLK to      R6C22D.Q1 SGPIO_INST1/SLICE_36 (from SYSCLK_c)
ROUTE         3     1.086      R6C22D.Q1 to      R7C23A.D1 SGPIO_INST1/CNT[6]
CTOF_DEL    ---     0.495      R7C23A.D1 to      R7C23A.F1 SGPIO_INST1/SLICE_312
ROUTE         1     0.693      R7C23A.F1 to      R7C23A.B0 SGPIO_INST1/un5_CNTlto10_1
CTOF_DEL    ---     0.495      R7C23A.B0 to      R7C23A.F0 SGPIO_INST1/SLICE_312
ROUTE         1     0.744      R7C23A.F0 to      R7C24A.C1 SGPIO_INST1/un5_CNTlt14
CTOF_DEL    ---     0.495      R7C24A.C1 to      R7C24A.F1 SGPIO_INST1/SLICE_311
ROUTE         1     0.693      R7C24A.F1 to      R7C24A.B0 SGPIO_INST1/un5_CNTlt15
CTOF_DEL    ---     0.495      R7C24A.B0 to      R7C24A.F0 SGPIO_INST1/SLICE_311
ROUTE         1     0.964      R7C24A.F0 to      R7C25D.A1 SGPIO_INST1/un5_CNTlt22
CTOF_DEL    ---     0.495      R7C25D.A1 to      R7C25D.F1 SGPIO_INST1/SLICE_310
ROUTE         1     0.436      R7C25D.F1 to      R7C25D.C0 SGPIO_INST1/un5_CNTlt23
CTOF_DEL    ---     0.495      R7C25D.C0 to      R7C25D.F0 SGPIO_INST1/SLICE_310
ROUTE        13     4.235      R7C25D.F0 to      R6C22D.CE SGPIO_INST1/un7_CNT_i (to SYSCLK_c)
                  --------
                   12.273   (27.9% logic, 72.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     2.379      128.PADDI to     R6C22D.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SGPIO_INST1/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     2.379      128.PADDI to     R6C22D.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.844ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/CNT[6]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1/CNT[2]  (to SYSCLK_c +)
                   FF                        SGPIO_INST1/CNT[1]

   Delay:              12.273ns  (27.9% logic, 72.1% route), 7 logic levels.

 Constraint Details:

     12.273ns physical path delay SGPIO_INST1/SLICE_36 to SGPIO_INST1/SLICE_38 exceeds
      3.711ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.429ns) by 8.844ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_36 to SGPIO_INST1/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C22D.CLK to      R6C22D.Q1 SGPIO_INST1/SLICE_36 (from SYSCLK_c)
ROUTE         3     1.086      R6C22D.Q1 to      R7C23A.D1 SGPIO_INST1/CNT[6]
CTOF_DEL    ---     0.495      R7C23A.D1 to      R7C23A.F1 SGPIO_INST1/SLICE_312
ROUTE         1     0.693      R7C23A.F1 to      R7C23A.B0 SGPIO_INST1/un5_CNTlto10_1
CTOF_DEL    ---     0.495      R7C23A.B0 to      R7C23A.F0 SGPIO_INST1/SLICE_312
ROUTE         1     0.744      R7C23A.F0 to      R7C24A.C1 SGPIO_INST1/un5_CNTlt14
CTOF_DEL    ---     0.495      R7C24A.C1 to      R7C24A.F1 SGPIO_INST1/SLICE_311
ROUTE         1     0.693      R7C24A.F1 to      R7C24A.B0 SGPIO_INST1/un5_CNTlt15
CTOF_DEL    ---     0.495      R7C24A.B0 to      R7C24A.F0 SGPIO_INST1/SLICE_311
ROUTE         1     0.964      R7C24A.F0 to      R7C25D.A1 SGPIO_INST1/un5_CNTlt22
CTOF_DEL    ---     0.495      R7C25D.A1 to      R7C25D.F1 SGPIO_INST1/SLICE_310
ROUTE         1     0.436      R7C25D.F1 to      R7C25D.C0 SGPIO_INST1/un5_CNTlt23
CTOF_DEL    ---     0.495      R7C25D.C0 to      R7C25D.F0 SGPIO_INST1/SLICE_310
ROUTE        13     4.235      R7C25D.F0 to      R6C22B.CE SGPIO_INST1/un7_CNT_i (to SYSCLK_c)
                  --------
                   12.273   (27.9% logic, 72.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     2.379      128.PADDI to     R6C22D.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SGPIO_INST1/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     2.379      128.PADDI to     R6C22B.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

Warning:   0.852MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "I2C_INST/N_4_i" 346.741000 MHz ;
            36 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.354ns (weighted slack = -33.932ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/REG_DIN[7]  (from SYSCLK_c -)
   Destination:    FF         Data in        I2C_INST/CHECKSUM_OUT[7]  (to I2C_INST/N_4_i +)

   Delay:               6.028ns  (23.9% logic, 76.1% route), 3 logic levels.

 Constraint Details:

      6.028ns physical path delay I2C_INST/SLICE_183 to I2C_INST/SLICE_0 exceeds
      (delay constraint based on source clock period of 3.711ns and destination clock period of 2.883ns)
      0.200ns delay constraint less
     -3.640ns skew and
      0.166ns DIN_SET requirement (totaling 3.674ns) by 2.354ns

 Physical Path Details:

      Data path I2C_INST/SLICE_183 to I2C_INST/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C11D.CLK to      R3C11D.Q1 I2C_INST/SLICE_183 (from SYSCLK_c)
ROUTE         2     2.624      R3C11D.Q1 to      R7C13A.B0 I2C_INST/REG_DIN[7]
CTOF_DEL    ---     0.495      R7C13A.B0 to      R7C13A.F0 SLICE_254
ROUTE         1     1.962      R7C13A.F0 to      R4C10A.B0 I2C_INST/REG_DIN_i[7]
CTOF_DEL    ---     0.495      R4C10A.B0 to      R4C10A.F0 I2C_INST/SLICE_0
ROUTE         1     0.000      R4C10A.F0 to     R4C10A.DI0 I2C_INST/un1_REG_DIN_1_s_7_0_S0 (to I2C_INST/N_4_i)
                  --------
                    6.028   (23.9% logic, 76.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to     R3C11D.CLK SYSCLK_c
                  --------
                    3.511   (32.2% logic, 67.8% route), 1 logic levels.

      Destination Clock Path SYSCLK to I2C_INST/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to     R9C10C.CLK SYSCLK_c
REG_DEL     ---     0.452     R9C10C.CLK to      R9C10C.Q0 I2C_INST/SLICE_170
ROUTE         3     0.844      R9C10C.Q0 to      R7C10C.C0 I2C_INST/CNT8
CTOF_DEL    ---     0.495      R7C10C.C0 to      R7C10C.F0 SLICE_409
ROUTE         4     1.849      R7C10C.F0 to     R4C10A.CLK I2C_INST/N_4_i
                  --------
                    7.151   (29.1% logic, 70.9% route), 3 logic levels.


Error: The following path exceeds requirements by 0.617ns (weighted slack = -8.894ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/REG_DIN[2]  (from SYSCLK_c -)
   Destination:    FF         Data in        I2C_INST/CHECKSUM_OUT[7]  (to I2C_INST/N_4_i +)

   Delay:               4.291ns  (52.4% logic, 47.6% route), 5 logic levels.

 Constraint Details:

      4.291ns physical path delay I2C_INST/SLICE_181 to I2C_INST/SLICE_0 exceeds
      (delay constraint based on source clock period of 3.711ns and destination clock period of 2.883ns)
      0.200ns delay constraint less
     -3.640ns skew and
      0.166ns DIN_SET requirement (totaling 3.674ns) by 0.617ns

 Physical Path Details:

      Data path I2C_INST/SLICE_181 to I2C_INST/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C11B.CLK to      R3C11B.Q0 I2C_INST/SLICE_181 (from SYSCLK_c)
ROUTE         2     2.041      R3C11B.Q0 to       R4C9B.B1 I2C_INST/REG_DIN[2]
C1TOFCO_DE  ---     0.889       R4C9B.B1 to      R4C9B.FCO I2C_INST/SLICE_3
ROUTE         1     0.000      R4C9B.FCO to      R4C9C.FCI I2C_INST/un1_REG_DIN_1_cry_2
FCITOFCO_D  ---     0.162      R4C9C.FCI to      R4C9C.FCO I2C_INST/SLICE_2
ROUTE         1     0.000      R4C9C.FCO to      R4C9D.FCI I2C_INST/un1_REG_DIN_1_cry_4
FCITOFCO_D  ---     0.162      R4C9D.FCI to      R4C9D.FCO I2C_INST/SLICE_1
ROUTE         1     0.000      R4C9D.FCO to     R4C10A.FCI I2C_INST/un1_REG_DIN_1_cry_6
FCITOF0_DE  ---     0.585     R4C10A.FCI to      R4C10A.F0 I2C_INST/SLICE_0
ROUTE         1     0.000      R4C10A.F0 to     R4C10A.DI0 I2C_INST/un1_REG_DIN_1_s_7_0_S0 (to I2C_INST/N_4_i)
                  --------
                    4.291   (52.4% logic, 47.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to     R3C11B.CLK SYSCLK_c
                  --------
                    3.511   (32.2% logic, 67.8% route), 1 logic levels.

      Destination Clock Path SYSCLK to I2C_INST/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to     R9C10C.CLK SYSCLK_c
REG_DEL     ---     0.452     R9C10C.CLK to      R9C10C.Q0 I2C_INST/SLICE_170
ROUTE         3     0.844      R9C10C.Q0 to      R7C10C.C0 I2C_INST/CNT8
CTOF_DEL    ---     0.495      R7C10C.C0 to      R7C10C.F0 SLICE_409
ROUTE         4     1.849      R7C10C.F0 to     R4C10A.CLK I2C_INST/N_4_i
                  --------
                    7.151   (29.1% logic, 70.9% route), 3 logic levels.


Error: The following path exceeds requirements by 0.560ns (weighted slack = -8.072ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/REG_DIN[0]  (from SYSCLK_c -)
   Destination:    FF         Data in        I2C_INST/CHECKSUM_OUT[7]  (to I2C_INST/N_4_i +)

   Delay:               4.234ns  (57.0% logic, 43.0% route), 6 logic levels.

 Constraint Details:

      4.234ns physical path delay I2C_INST/SLICE_180 to I2C_INST/SLICE_0 exceeds
      (delay constraint based on source clock period of 3.711ns and destination clock period of 2.883ns)
      0.200ns delay constraint less
     -3.640ns skew and
      0.166ns DIN_SET requirement (totaling 3.674ns) by 0.560ns

 Physical Path Details:

      Data path I2C_INST/SLICE_180 to I2C_INST/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C9A.CLK to       R3C9A.Q0 I2C_INST/SLICE_180 (from SYSCLK_c)
ROUTE         3     1.822       R3C9A.Q0 to       R4C9A.A1 I2C_INST/REG_DIN[0]
C1TOFCO_DE  ---     0.889       R4C9A.A1 to      R4C9A.FCO SLICE_4
ROUTE         1     0.000      R4C9A.FCO to      R4C9B.FCI I2C_INST/un1_REG_DIN_1_cry_0
FCITOFCO_D  ---     0.162      R4C9B.FCI to      R4C9B.FCO I2C_INST/SLICE_3
ROUTE         1     0.000      R4C9B.FCO to      R4C9C.FCI I2C_INST/un1_REG_DIN_1_cry_2
FCITOFCO_D  ---     0.162      R4C9C.FCI to      R4C9C.FCO I2C_INST/SLICE_2
ROUTE         1     0.000      R4C9C.FCO to      R4C9D.FCI I2C_INST/un1_REG_DIN_1_cry_4
FCITOFCO_D  ---     0.162      R4C9D.FCI to      R4C9D.FCO I2C_INST/SLICE_1
ROUTE         1     0.000      R4C9D.FCO to     R4C10A.FCI I2C_INST/un1_REG_DIN_1_cry_6
FCITOF0_DE  ---     0.585     R4C10A.FCI to      R4C10A.F0 I2C_INST/SLICE_0
ROUTE         1     0.000      R4C10A.F0 to     R4C10A.DI0 I2C_INST/un1_REG_DIN_1_s_7_0_S0 (to I2C_INST/N_4_i)
                  --------
                    4.234   (57.0% logic, 43.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to      R3C9A.CLK SYSCLK_c
                  --------
                    3.511   (32.2% logic, 67.8% route), 1 logic levels.

      Destination Clock Path SYSCLK to I2C_INST/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to     R9C10C.CLK SYSCLK_c
REG_DEL     ---     0.452     R9C10C.CLK to      R9C10C.Q0 I2C_INST/SLICE_170
ROUTE         3     0.844      R9C10C.Q0 to      R7C10C.C0 I2C_INST/CNT8
CTOF_DEL    ---     0.495      R7C10C.C0 to      R7C10C.F0 SLICE_409
ROUTE         4     1.849      R7C10C.F0 to     R4C10A.CLK I2C_INST/N_4_i
                  --------
                    7.151   (29.1% logic, 70.9% route), 3 logic levels.


Error: The following path exceeds requirements by 0.089ns (weighted slack = -1.282ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/REG_DIN[5]  (from SYSCLK_c -)
   Destination:    FF         Data in        I2C_INST/CHECKSUM_OUT[7]  (to I2C_INST/N_4_i +)

   Delay:               3.763ns  (54.7% logic, 45.3% route), 3 logic levels.

 Constraint Details:

      3.763ns physical path delay I2C_INST/SLICE_182 to I2C_INST/SLICE_0 exceeds
      (delay constraint based on source clock period of 3.711ns and destination clock period of 2.883ns)
      0.200ns delay constraint less
     -3.640ns skew and
      0.166ns DIN_SET requirement (totaling 3.674ns) by 0.089ns

 Physical Path Details:

      Data path I2C_INST/SLICE_182 to I2C_INST/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C10A.CLK to      R3C10A.Q1 I2C_INST/SLICE_182 (from SYSCLK_c)
ROUTE         2     1.703      R3C10A.Q1 to       R4C9D.A0 I2C_INST/REG_DIN[5]
C0TOFCO_DE  ---     1.023       R4C9D.A0 to      R4C9D.FCO I2C_INST/SLICE_1
ROUTE         1     0.000      R4C9D.FCO to     R4C10A.FCI I2C_INST/un1_REG_DIN_1_cry_6
FCITOF0_DE  ---     0.585     R4C10A.FCI to      R4C10A.F0 I2C_INST/SLICE_0
ROUTE         1     0.000      R4C10A.F0 to     R4C10A.DI0 I2C_INST/un1_REG_DIN_1_s_7_0_S0 (to I2C_INST/N_4_i)
                  --------
                    3.763   (54.7% logic, 45.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to     R3C10A.CLK SYSCLK_c
                  --------
                    3.511   (32.2% logic, 67.8% route), 1 logic levels.

      Destination Clock Path SYSCLK to I2C_INST/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to     R9C10C.CLK SYSCLK_c
REG_DEL     ---     0.452     R9C10C.CLK to      R9C10C.Q0 I2C_INST/SLICE_170
ROUTE         3     0.844      R9C10C.Q0 to      R7C10C.C0 I2C_INST/CNT8
CTOF_DEL    ---     0.495      R7C10C.C0 to      R7C10C.F0 SLICE_409
ROUTE         4     1.849      R7C10C.F0 to     R4C10A.CLK I2C_INST/N_4_i
                  --------
                    7.151   (29.1% logic, 70.9% route), 3 logic levels.


Error: The following path exceeds requirements by 0.057ns (weighted slack = -0.821ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/REG_DIN[2]  (from SYSCLK_c -)
   Destination:    FF         Data in        I2C_INST/CHECKSUM_OUT[6]  (to I2C_INST/N_4_i +)

   Delay:               4.187ns  (51.3% logic, 48.7% route), 4 logic levels.

 Constraint Details:

      4.187ns physical path delay I2C_INST/SLICE_181 to I2C_INST/SLICE_1 exceeds
      (delay constraint based on source clock period of 3.711ns and destination clock period of 2.883ns)
      0.200ns delay constraint less
     -4.096ns skew and
      0.166ns DIN_SET requirement (totaling 4.130ns) by 0.057ns

 Physical Path Details:

      Data path I2C_INST/SLICE_181 to I2C_INST/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C11B.CLK to      R3C11B.Q0 I2C_INST/SLICE_181 (from SYSCLK_c)
ROUTE         2     2.041      R3C11B.Q0 to       R4C9B.B1 I2C_INST/REG_DIN[2]
C1TOFCO_DE  ---     0.889       R4C9B.B1 to      R4C9B.FCO I2C_INST/SLICE_3
ROUTE         1     0.000      R4C9B.FCO to      R4C9C.FCI I2C_INST/un1_REG_DIN_1_cry_2
FCITOFCO_D  ---     0.162      R4C9C.FCI to      R4C9C.FCO I2C_INST/SLICE_2
ROUTE         1     0.000      R4C9C.FCO to      R4C9D.FCI I2C_INST/un1_REG_DIN_1_cry_4
FCITOF1_DE  ---     0.643      R4C9D.FCI to       R4C9D.F1 I2C_INST/SLICE_1
ROUTE         1     0.000       R4C9D.F1 to      R4C9D.DI1 I2C_INST/un1_REG_DIN_1_cry_5_0_S1 (to I2C_INST/N_4_i)
                  --------
                    4.187   (51.3% logic, 48.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to     R3C11B.CLK SYSCLK_c
                  --------
                    3.511   (32.2% logic, 67.8% route), 1 logic levels.

      Destination Clock Path SYSCLK to I2C_INST/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to     R9C10C.CLK SYSCLK_c
REG_DEL     ---     0.452     R9C10C.CLK to      R9C10C.Q0 I2C_INST/SLICE_170
ROUTE         3     0.844      R9C10C.Q0 to      R7C10C.C0 I2C_INST/CNT8
CTOF_DEL    ---     0.495      R7C10C.C0 to      R7C10C.F0 SLICE_409
ROUTE         4     2.305      R7C10C.F0 to      R4C9D.CLK I2C_INST/N_4_i
                  --------
                    7.607   (27.3% logic, 72.7% route), 3 logic levels.


Error: The following path exceeds requirements by 0.005ns (weighted slack = -0.072ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/REG_DIN[3]  (from SYSCLK_c -)
   Destination:    FF         Data in        I2C_INST/CHECKSUM_OUT[7]  (to I2C_INST/N_4_i +)

   Delay:               3.679ns  (60.4% logic, 39.6% route), 4 logic levels.

 Constraint Details:

      3.679ns physical path delay I2C_INST/SLICE_181 to I2C_INST/SLICE_0 exceeds
      (delay constraint based on source clock period of 3.711ns and destination clock period of 2.883ns)
      0.200ns delay constraint less
     -3.640ns skew and
      0.166ns DIN_SET requirement (totaling 3.674ns) by 0.005ns

 Physical Path Details:

      Data path I2C_INST/SLICE_181 to I2C_INST/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C11B.CLK to      R3C11B.Q1 I2C_INST/SLICE_181 (from SYSCLK_c)
ROUTE         2     1.457      R3C11B.Q1 to       R4C9C.B0 I2C_INST/REG_DIN[3]
C0TOFCO_DE  ---     1.023       R4C9C.B0 to      R4C9C.FCO I2C_INST/SLICE_2
ROUTE         1     0.000      R4C9C.FCO to      R4C9D.FCI I2C_INST/un1_REG_DIN_1_cry_4
FCITOFCO_D  ---     0.162      R4C9D.FCI to      R4C9D.FCO I2C_INST/SLICE_1
ROUTE         1     0.000      R4C9D.FCO to     R4C10A.FCI I2C_INST/un1_REG_DIN_1_cry_6
FCITOF0_DE  ---     0.585     R4C10A.FCI to      R4C10A.F0 I2C_INST/SLICE_0
ROUTE         1     0.000      R4C10A.F0 to     R4C10A.DI0 I2C_INST/un1_REG_DIN_1_s_7_0_S0 (to I2C_INST/N_4_i)
                  --------
                    3.679   (60.4% logic, 39.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to     R3C11B.CLK SYSCLK_c
                  --------
                    3.511   (32.2% logic, 67.8% route), 1 logic levels.

      Destination Clock Path SYSCLK to I2C_INST/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to     R9C10C.CLK SYSCLK_c
REG_DEL     ---     0.452     R9C10C.CLK to      R9C10C.Q0 I2C_INST/SLICE_170
ROUTE         3     0.844      R9C10C.Q0 to      R7C10C.C0 I2C_INST/CNT8
CTOF_DEL    ---     0.495      R7C10C.C0 to      R7C10C.F0 SLICE_409
ROUTE         4     1.849      R7C10C.F0 to     R4C10A.CLK I2C_INST/N_4_i
                  --------
                    7.151   (29.1% logic, 70.9% route), 3 logic levels.


Passed: The following path meets requirements by 0.000ns (weighted slack = 0.000ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/REG_DIN[0]  (from SYSCLK_c -)
   Destination:    FF         Data in        I2C_INST/CHECKSUM_OUT[6]  (to I2C_INST/N_4_i +)

   Delay:               4.130ns  (55.9% logic, 44.1% route), 5 logic levels.

 Constraint Details:

      4.130ns physical path delay I2C_INST/SLICE_180 to I2C_INST/SLICE_1 meets
      (delay constraint based on source clock period of 3.711ns and destination clock period of 2.883ns)
      0.200ns delay constraint less
     -4.096ns skew and
      0.166ns DIN_SET requirement (totaling 4.130ns) by 0.000ns

 Physical Path Details:

      Data path I2C_INST/SLICE_180 to I2C_INST/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C9A.CLK to       R3C9A.Q0 I2C_INST/SLICE_180 (from SYSCLK_c)
ROUTE         3     1.822       R3C9A.Q0 to       R4C9A.A1 I2C_INST/REG_DIN[0]
C1TOFCO_DE  ---     0.889       R4C9A.A1 to      R4C9A.FCO SLICE_4
ROUTE         1     0.000      R4C9A.FCO to      R4C9B.FCI I2C_INST/un1_REG_DIN_1_cry_0
FCITOFCO_D  ---     0.162      R4C9B.FCI to      R4C9B.FCO I2C_INST/SLICE_3
ROUTE         1     0.000      R4C9B.FCO to      R4C9C.FCI I2C_INST/un1_REG_DIN_1_cry_2
FCITOFCO_D  ---     0.162      R4C9C.FCI to      R4C9C.FCO I2C_INST/SLICE_2
ROUTE         1     0.000      R4C9C.FCO to      R4C9D.FCI I2C_INST/un1_REG_DIN_1_cry_4
FCITOF1_DE  ---     0.643      R4C9D.FCI to       R4C9D.F1 I2C_INST/SLICE_1
ROUTE         1     0.000       R4C9D.F1 to      R4C9D.DI1 I2C_INST/un1_REG_DIN_1_cry_5_0_S1 (to I2C_INST/N_4_i)
                  --------
                    4.130   (55.9% logic, 44.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to      R3C9A.CLK SYSCLK_c
                  --------
                    3.511   (32.2% logic, 67.8% route), 1 logic levels.

      Destination Clock Path SYSCLK to I2C_INST/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to     R9C10C.CLK SYSCLK_c
REG_DEL     ---     0.452     R9C10C.CLK to      R9C10C.Q0 I2C_INST/SLICE_170
ROUTE         3     0.844      R9C10C.Q0 to      R7C10C.C0 I2C_INST/CNT8
CTOF_DEL    ---     0.495      R7C10C.C0 to      R7C10C.F0 SLICE_409
ROUTE         4     2.305      R7C10C.F0 to      R4C9D.CLK I2C_INST/N_4_i
                  --------
                    7.607   (27.3% logic, 72.7% route), 3 logic levels.


Passed: The following path meets requirements by 0.001ns (weighted slack = 0.014ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/REG_DIN[2]  (from SYSCLK_c -)
   Destination:    FF         Data in        I2C_INST/CHECKSUM_OUT[5]  (to I2C_INST/N_4_i +)

   Delay:               4.129ns  (50.6% logic, 49.4% route), 4 logic levels.

 Constraint Details:

      4.129ns physical path delay I2C_INST/SLICE_181 to I2C_INST/SLICE_1 meets
      (delay constraint based on source clock period of 3.711ns and destination clock period of 2.883ns)
      0.200ns delay constraint less
     -4.096ns skew and
      0.166ns DIN_SET requirement (totaling 4.130ns) by 0.001ns

 Physical Path Details:

      Data path I2C_INST/SLICE_181 to I2C_INST/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C11B.CLK to      R3C11B.Q0 I2C_INST/SLICE_181 (from SYSCLK_c)
ROUTE         2     2.041      R3C11B.Q0 to       R4C9B.B1 I2C_INST/REG_DIN[2]
C1TOFCO_DE  ---     0.889       R4C9B.B1 to      R4C9B.FCO I2C_INST/SLICE_3
ROUTE         1     0.000      R4C9B.FCO to      R4C9C.FCI I2C_INST/un1_REG_DIN_1_cry_2
FCITOFCO_D  ---     0.162      R4C9C.FCI to      R4C9C.FCO I2C_INST/SLICE_2
ROUTE         1     0.000      R4C9C.FCO to      R4C9D.FCI I2C_INST/un1_REG_DIN_1_cry_4
FCITOF0_DE  ---     0.585      R4C9D.FCI to       R4C9D.F0 I2C_INST/SLICE_1
ROUTE         1     0.000       R4C9D.F0 to      R4C9D.DI0 I2C_INST/un1_REG_DIN_1_cry_5_0_S0 (to I2C_INST/N_4_i)
                  --------
                    4.129   (50.6% logic, 49.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to     R3C11B.CLK SYSCLK_c
                  --------
                    3.511   (32.2% logic, 67.8% route), 1 logic levels.

      Destination Clock Path SYSCLK to I2C_INST/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to     R9C10C.CLK SYSCLK_c
REG_DEL     ---     0.452     R9C10C.CLK to      R9C10C.Q0 I2C_INST/SLICE_170
ROUTE         3     0.844      R9C10C.Q0 to      R7C10C.C0 I2C_INST/CNT8
CTOF_DEL    ---     0.495      R7C10C.C0 to      R7C10C.F0 SLICE_409
ROUTE         4     2.305      R7C10C.F0 to      R4C9D.CLK I2C_INST/N_4_i
                  --------
                    7.607   (27.3% logic, 72.7% route), 3 logic levels.


Passed: The following path meets requirements by 0.058ns (weighted slack = 0.836ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/REG_DIN[0]  (from SYSCLK_c -)
   Destination:    FF         Data in        I2C_INST/CHECKSUM_OUT[5]  (to I2C_INST/N_4_i +)

   Delay:               4.072ns  (55.3% logic, 44.7% route), 5 logic levels.

 Constraint Details:

      4.072ns physical path delay I2C_INST/SLICE_180 to I2C_INST/SLICE_1 meets
      (delay constraint based on source clock period of 3.711ns and destination clock period of 2.883ns)
      0.200ns delay constraint less
     -4.096ns skew and
      0.166ns DIN_SET requirement (totaling 4.130ns) by 0.058ns

 Physical Path Details:

      Data path I2C_INST/SLICE_180 to I2C_INST/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C9A.CLK to       R3C9A.Q0 I2C_INST/SLICE_180 (from SYSCLK_c)
ROUTE         3     1.822       R3C9A.Q0 to       R4C9A.A1 I2C_INST/REG_DIN[0]
C1TOFCO_DE  ---     0.889       R4C9A.A1 to      R4C9A.FCO SLICE_4
ROUTE         1     0.000      R4C9A.FCO to      R4C9B.FCI I2C_INST/un1_REG_DIN_1_cry_0
FCITOFCO_D  ---     0.162      R4C9B.FCI to      R4C9B.FCO I2C_INST/SLICE_3
ROUTE         1     0.000      R4C9B.FCO to      R4C9C.FCI I2C_INST/un1_REG_DIN_1_cry_2
FCITOFCO_D  ---     0.162      R4C9C.FCI to      R4C9C.FCO I2C_INST/SLICE_2
ROUTE         1     0.000      R4C9C.FCO to      R4C9D.FCI I2C_INST/un1_REG_DIN_1_cry_4
FCITOF0_DE  ---     0.585      R4C9D.FCI to       R4C9D.F0 I2C_INST/SLICE_1
ROUTE         1     0.000       R4C9D.F0 to      R4C9D.DI0 I2C_INST/un1_REG_DIN_1_cry_5_0_S0 (to I2C_INST/N_4_i)
                  --------
                    4.072   (55.3% logic, 44.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to      R3C9A.CLK SYSCLK_c
                  --------
                    3.511   (32.2% logic, 67.8% route), 1 logic levels.

      Destination Clock Path SYSCLK to I2C_INST/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to     R9C10C.CLK SYSCLK_c
REG_DEL     ---     0.452     R9C10C.CLK to      R9C10C.Q0 I2C_INST/SLICE_170
ROUTE         3     0.844      R9C10C.Q0 to      R7C10C.C0 I2C_INST/CNT8
CTOF_DEL    ---     0.495      R7C10C.C0 to      R7C10C.F0 SLICE_409
ROUTE         4     2.305      R7C10C.F0 to      R4C9D.CLK I2C_INST/N_4_i
                  --------
                    7.607   (27.3% logic, 72.7% route), 3 logic levels.


Passed: The following path meets requirements by 0.105ns (weighted slack = 1.513ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/REG_DIN[2]  (from SYSCLK_c -)
   Destination:    FF         Data in        I2C_INST/CHECKSUM_OUT[4]  (to I2C_INST/N_4_i +)

   Delay:               4.025ns  (49.3% logic, 50.7% route), 3 logic levels.

 Constraint Details:

      4.025ns physical path delay I2C_INST/SLICE_181 to I2C_INST/SLICE_2 meets
      (delay constraint based on source clock period of 3.711ns and destination clock period of 2.883ns)
      0.200ns delay constraint less
     -4.096ns skew and
      0.166ns DIN_SET requirement (totaling 4.130ns) by 0.105ns

 Physical Path Details:

      Data path I2C_INST/SLICE_181 to I2C_INST/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C11B.CLK to      R3C11B.Q0 I2C_INST/SLICE_181 (from SYSCLK_c)
ROUTE         2     2.041      R3C11B.Q0 to       R4C9B.B1 I2C_INST/REG_DIN[2]
C1TOFCO_DE  ---     0.889       R4C9B.B1 to      R4C9B.FCO I2C_INST/SLICE_3
ROUTE         1     0.000      R4C9B.FCO to      R4C9C.FCI I2C_INST/un1_REG_DIN_1_cry_2
FCITOF1_DE  ---     0.643      R4C9C.FCI to       R4C9C.F1 I2C_INST/SLICE_2
ROUTE         1     0.000       R4C9C.F1 to      R4C9C.DI1 I2C_INST/un1_REG_DIN_1_cry_3_0_S1 (to I2C_INST/N_4_i)
                  --------
                    4.025   (49.3% logic, 50.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to     R3C11B.CLK SYSCLK_c
                  --------
                    3.511   (32.2% logic, 67.8% route), 1 logic levels.

      Destination Clock Path SYSCLK to I2C_INST/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        128.PAD to      128.PADDI SYSCLK
ROUTE       328     2.379      128.PADDI to     R9C10C.CLK SYSCLK_c
REG_DEL     ---     0.452     R9C10C.CLK to      R9C10C.Q0 I2C_INST/SLICE_170
ROUTE         3     0.844      R9C10C.Q0 to      R7C10C.C0 I2C_INST/CNT8
CTOF_DEL    ---     0.495      R7C10C.C0 to      R7C10C.F0 SLICE_409
ROUTE         4     2.305      R7C10C.F0 to      R4C9C.CLK I2C_INST/N_4_i
                  --------
                    7.607   (27.3% logic, 72.7% route), 3 logic levels.

Warning:  27.163MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SYSCLK_c" 269.469000 MHz |             |             |
;                                       |  269.469 MHz|    0.852 MHz|   3 *
                                        |             |             |
FREQUENCY NET "I2C_INST/N_4_i"          |             |             |
346.741000 MHz ;                        |  346.741 MHz|   27.163 MHz|   3 *
                                        |             |             |
----------------------------------------------------------------------------


2 preferences(marked by "*" above) not met.

No net is responsible for more than 10% of the timing errors.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: SYSCLK_c   Source: SYSCLK.PAD   Loads: 328
   Covered under: FREQUENCY NET "SYSCLK_c" 269.469000 MHz ;

   Data transfers from:
   Clock Domain: I2C_INST/N_4_i   Source: SLICE_409.F0
      Covered under: FREQUENCY NET "SYSCLK_c" 269.469000 MHz ;   Transfers: 8

Clock Domain: I2C_INST/N_4_i   Source: SLICE_409.F0   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: SYSCLK_c   Source: SYSCLK.PAD
      Covered under: FREQUENCY NET "I2C_INST/N_4_i" 346.741000 MHz ;   Transfers: 8


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 4102  Score: 22502545
Cumulative negative slack: 22477448

Constraints cover 7304 paths, 2 nets, and 3348 connections (93.8% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.2.0.134</big></U></B>
Wed Mar 11 19:57:22 2015

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Status_Status.twr -gui Status_Status.ncd Status_Status.prf 
Design file:     status_status.ncd
Preference file: status_status.prf
Device,speed:    LCMXO2-2000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "SYSCLK_c" 269.469000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_1' Target='right'><FONT COLOR=red>FREQUENCY NET "I2C_INST/N_4_i" 346.741000 MHz (35 errors)</FONT></A></LI>
</FONT>            36 items scored, 35 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "SYSCLK_c" 269.469000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/ACT_LED_TMP[11]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1_ACT_LEDio[11]  (to SYSCLK_c +)

   Delay:               0.300ns  (43.7% logic, 56.3% route), 1 logic levels.

 Constraint Details:

      0.300ns physical path delay SGPIO_INST1/SLICE_240 to DRV12_ACT_LED_CATH_L_MGIOL meets
     -0.036ns DO_HLD and
      0.000ns delay constraint less
     -0.053ns skew requirement (totaling 0.017ns) by 0.283ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_240 to DRV12_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R2C22A.CLK to      R2C22A.Q1 SGPIO_INST1/SLICE_240 (from SYSCLK_c)
ROUTE         2     0.169      R2C22A.Q1 to  IOL_T22A.OPOS SGPIO_INST1.ACT_LED_TMP[11] (to SYSCLK_c)
                  --------
                    0.300   (43.7% logic, 56.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.840      128.PADDI to     R2C22A.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to DRV12_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.893      128.PADDI to   IOL_T22A.CLK SYSCLK_c
                  --------
                    0.893   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/ACT_LED_TMP[3]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1_ACT_LEDio[3]  (to SYSCLK_c +)

   Delay:               0.300ns  (43.7% logic, 56.3% route), 1 logic levels.

 Constraint Details:

      0.300ns physical path delay SGPIO_INST1/SLICE_236 to DRV4_ACT_LED_CATH_L_MGIOL meets
     -0.036ns DO_HLD and
      0.000ns delay constraint less
     -0.053ns skew requirement (totaling 0.017ns) by 0.283ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_236 to DRV4_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R2C11C.CLK to      R2C11C.Q1 SGPIO_INST1/SLICE_236 (from SYSCLK_c)
ROUTE         2     0.169      R2C11C.Q1 to  IOL_T11A.OPOS SGPIO_INST1.ACT_LED_TMP[3] (to SYSCLK_c)
                  --------
                    0.300   (43.7% logic, 56.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_236:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.840      128.PADDI to     R2C11C.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to DRV4_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.893      128.PADDI to   IOL_T11A.CLK SYSCLK_c
                  --------
                    0.893   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/ACT_LED_TMP[7]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1_ACT_LEDio[7]  (to SYSCLK_c +)

   Delay:               0.300ns  (43.7% logic, 56.3% route), 1 logic levels.

 Constraint Details:

      0.300ns physical path delay SGPIO_INST1/SLICE_238 to DRV8_ACT_LED_CATH_L_MGIOL meets
     -0.036ns DO_HLD and
      0.000ns delay constraint less
     -0.053ns skew requirement (totaling 0.017ns) by 0.283ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_238 to DRV8_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R2C19B.CLK to      R2C19B.Q1 SGPIO_INST1/SLICE_238 (from SYSCLK_c)
ROUTE         2     0.169      R2C19B.Q1 to  IOL_T19A.OPOS SGPIO_INST1.ACT_LED_TMP[7] (to SYSCLK_c)
                  --------
                    0.300   (43.7% logic, 56.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.840      128.PADDI to     R2C19B.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to DRV8_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.893      128.PADDI to   IOL_T19A.CLK SYSCLK_c
                  --------
                    0.893   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/ACT_LED_TMP[29]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1_ACT_LEDio[29]  (to SYSCLK_c +)

   Delay:               0.300ns  (43.7% logic, 56.3% route), 1 logic levels.

 Constraint Details:

      0.300ns physical path delay SGPIO_INST1/SLICE_249 to DRV54_ACT_LED_CATH_L_MGIOL meets
     -0.036ns DO_HLD and
      0.000ns delay constraint less
     -0.053ns skew requirement (totaling 0.017ns) by 0.283ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_249 to DRV54_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R13C19D.CLK to     R13C19D.Q1 SGPIO_INST1/SLICE_249 (from SYSCLK_c)
ROUTE         2     0.169     R13C19D.Q1 to  IOL_B19A.OPOS SGPIO_INST1.ACT_LED_TMP[29] (to SYSCLK_c)
                  --------
                    0.300   (43.7% logic, 56.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.840      128.PADDI to    R13C19D.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to DRV54_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.893      128.PADDI to   IOL_B19A.CLK SYSCLK_c
                  --------
                    0.893   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/ACT_LED_TMP[5]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1_ACT_LEDio[5]  (to SYSCLK_c +)

   Delay:               0.300ns  (43.7% logic, 56.3% route), 1 logic levels.

 Constraint Details:

      0.300ns physical path delay SGPIO_INST1/SLICE_237 to DRV6_ACT_LED_CATH_L_MGIOL meets
     -0.036ns DO_HLD and
      0.000ns delay constraint less
     -0.053ns skew requirement (totaling 0.017ns) by 0.283ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_237 to DRV6_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R2C13C.CLK to      R2C13C.Q1 SGPIO_INST1/SLICE_237 (from SYSCLK_c)
ROUTE         2     0.169      R2C13C.Q1 to  IOL_T13A.OPOS SGPIO_INST1.ACT_LED_TMP[5] (to SYSCLK_c)
                  --------
                    0.300   (43.7% logic, 56.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.840      128.PADDI to     R2C13C.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to DRV6_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.893      128.PADDI to   IOL_T13A.CLK SYSCLK_c
                  --------
                    0.893   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/ACT_LED_TMP[9]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1_ACT_LEDio[9]  (to SYSCLK_c +)

   Delay:               0.300ns  (43.7% logic, 56.3% route), 1 logic levels.

 Constraint Details:

      0.300ns physical path delay SGPIO_INST1/SLICE_239 to DRV10_ACT_LED_CATH_L_MGIOL meets
     -0.036ns DO_HLD and
      0.000ns delay constraint less
     -0.053ns skew requirement (totaling 0.017ns) by 0.283ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_239 to DRV10_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R2C21B.CLK to      R2C21B.Q1 SGPIO_INST1/SLICE_239 (from SYSCLK_c)
ROUTE         2     0.169      R2C21B.Q1 to  IOL_T21A.OPOS SGPIO_INST1.ACT_LED_TMP[9] (to SYSCLK_c)
                  --------
                    0.300   (43.7% logic, 56.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.840      128.PADDI to     R2C21B.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to DRV10_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.893      128.PADDI to   IOL_T21A.CLK SYSCLK_c
                  --------
                    0.893   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST2/ACT_LED_TMP[1]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST2_ACT_LEDio[1]  (to SYSCLK_c +)

   Delay:               0.300ns  (43.7% logic, 56.3% route), 1 logic levels.

 Constraint Details:

      0.300ns physical path delay SGPIO_INST2/SLICE_258 to DRV14_ACT_LED_CATH_L_MGIOL meets
     -0.036ns DO_HLD and
      0.000ns delay constraint less
     -0.053ns skew requirement (totaling 0.017ns) by 0.283ns

 Physical Path Details:

      Data path SGPIO_INST2/SLICE_258 to DRV14_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R2C23C.CLK to      R2C23C.Q1 SGPIO_INST2/SLICE_258 (from SYSCLK_c)
ROUTE         2     0.169      R2C23C.Q1 to  IOL_T23A.OPOS SGPIO_INST2.ACT_LED_TMP[1] (to SYSCLK_c)
                  --------
                    0.300   (43.7% logic, 56.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST2/SLICE_258:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.840      128.PADDI to     R2C23C.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to DRV14_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.893      128.PADDI to   IOL_T23A.CLK SYSCLK_c
                  --------
                    0.893   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.284ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST2/ACT_LED_TMP[19]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST2_ACT_LEDio[19]  (to SYSCLK_c +)

   Delay:               0.301ns  (43.5% logic, 56.5% route), 1 logic levels.

 Constraint Details:

      0.301ns physical path delay SGPIO_INST2/SLICE_267 to DRV44_ACT_LED_CATH_L_MGIOL meets
     -0.036ns DO_HLD and
      0.000ns delay constraint less
     -0.053ns skew requirement (totaling 0.017ns) by 0.284ns

 Physical Path Details:

      Data path SGPIO_INST2/SLICE_267 to DRV44_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R13C5C.CLK to      R13C5C.Q1 SGPIO_INST2/SLICE_267 (from SYSCLK_c)
ROUTE         2     0.170      R13C5C.Q1 to   IOL_B5A.OPOS SGPIO_INST2.ACT_LED_TMP[19] (to SYSCLK_c)
                  --------
                    0.301   (43.5% logic, 56.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST2/SLICE_267:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.840      128.PADDI to     R13C5C.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to DRV44_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.893      128.PADDI to    IOL_B5A.CLK SYSCLK_c
                  --------
                    0.893   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.284ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/ACT_LED_TMP[27]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1_ACT_LEDio[27]  (to SYSCLK_c +)

   Delay:               0.301ns  (43.5% logic, 56.5% route), 1 logic levels.

 Constraint Details:

      0.301ns physical path delay SGPIO_INST1/SLICE_248 to DRV52_ACT_LED_CATH_L_MGIOL meets
     -0.036ns DO_HLD and
      0.000ns delay constraint less
     -0.053ns skew requirement (totaling 0.017ns) by 0.284ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_248 to DRV52_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R13C18C.CLK to     R13C18C.Q1 SGPIO_INST1/SLICE_248 (from SYSCLK_c)
ROUTE         2     0.170     R13C18C.Q1 to  IOL_B18A.OPOS SGPIO_INST1.ACT_LED_TMP[27] (to SYSCLK_c)
                  --------
                    0.301   (43.5% logic, 56.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_248:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.840      128.PADDI to    R13C18C.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to DRV52_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.893      128.PADDI to   IOL_B18A.CLK SYSCLK_c
                  --------
                    0.893   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.284ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/ACT_LED_TMP[31]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1_ACT_LEDio[31]  (to SYSCLK_c +)

   Delay:               0.301ns  (43.5% logic, 56.5% route), 1 logic levels.

 Constraint Details:

      0.301ns physical path delay SGPIO_INST1/SLICE_250 to DRV56_ACT_LED_CATH_L_MGIOL meets
     -0.036ns DO_HLD and
      0.000ns delay constraint less
     -0.053ns skew requirement (totaling 0.017ns) by 0.284ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_250 to DRV56_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R13C21C.CLK to     R13C21C.Q1 SGPIO_INST1/SLICE_250 (from SYSCLK_c)
ROUTE         2     0.170     R13C21C.Q1 to  IOL_B21A.OPOS SGPIO_INST1.ACT_LED_TMP[31] (to SYSCLK_c)
                  --------
                    0.301   (43.5% logic, 56.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_250:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.840      128.PADDI to    R13C21C.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to DRV56_ACT_LED_CATH_L_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       328     0.893      128.PADDI to   IOL_B21A.CLK SYSCLK_c
                  --------
                    0.893   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "I2C_INST/N_4_i" 346.741000 MHz ;
            36 items scored, 35 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.973ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/REG_DIN[1]  (from SYSCLK_c -)
   Destination:    FF         Data in        I2C_INST/CHECKSUM_OUT[1]  (to I2C_INST/N_4_i +)

   Delay:               0.452ns  (50.9% logic, 49.1% route), 2 logic levels.

 Constraint Details:

      0.452ns physical path delay I2C_INST/SLICE_180 to I2C_INST/SLICE_3 exceeds
      (delay constraint based on source clock period of 3.711ns and destination clock period of 2.883ns)
     -0.013ns DIN_HLD and
     -0.229ns delay constraint less
     -1.667ns skew requirement (totaling 1.425ns) by 0.973ns

 Physical Path Details:

      Data path I2C_INST/SLICE_180 to I2C_INST/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131      R3C9A.CLK to       R3C9A.Q1 I2C_INST/SLICE_180 (from SYSCLK_c)
ROUTE         2     0.222       R3C9A.Q1 to       R4C9B.B0 I2C_INST/REG_DIN[1]
CTOF_DEL    ---     0.099       R4C9B.B0 to       R4C9B.F0 I2C_INST/SLICE_3
ROUTE         1     0.000       R4C9B.F0 to      R4C9B.DI0 I2C_INST/un1_REG_DIN_1_cry_1_0_S0 (to I2C_INST/N_4_i)
                  --------
                    0.452   (50.9% logic, 49.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.409        128.PAD to      128.PADDI SYSCLK
ROUTE       328     0.840      128.PADDI to      R3C9A.CLK SYSCLK_c
                  --------
                    1.249   (32.7% logic, 67.3% route), 1 logic levels.

      Destination Clock Path SYSCLK to I2C_INST/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.409        128.PAD to      128.PADDI SYSCLK
ROUTE       328     0.840      128.PADDI to    R10C11B.CLK SYSCLK_c
REG_DEL     ---     0.151    R10C11B.CLK to     R10C11B.Q1 I2C_INST/SLICE_198
ROUTE        10     0.572     R10C11B.Q1 to      R7C10C.D0 I2C_INST/STATE[3]
CTOF_DEL    ---     0.174      R7C10C.D0 to      R7C10C.F0 SLICE_409
ROUTE         4     0.770      R7C10C.F0 to      R4C9B.CLK I2C_INST/N_4_i
                  --------
                    2.916   (25.2% logic, 74.8% route), 3 logic levels.


Error: The following path exceeds requirements by 0.883ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/REG_DIN[4]  (from SYSCLK_c -)
   Destination:    FF         Data in        I2C_INST/CHECKSUM_OUT[4]  (to I2C_INST/N_4_i +)

   Delay:               0.542ns  (42.4% logic, 57.6% route), 2 logic levels.

 Constraint Details:

      0.542ns physical path delay I2C_INST/SLICE_182 to I2C_INST/SLICE_2 exceeds
      (delay constraint based on source clock period of 3.711ns and destination clock period of 2.883ns)
     -0.013ns DIN_HLD and
     -0.229ns delay constraint less
     -1.667ns skew requirement (totaling 1.425ns) by 0.883ns

 Physical Path Details:

      Data path I2C_INST/SLICE_182 to I2C_INST/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R3C10A.CLK to      R3C10A.Q0 I2C_INST/SLICE_182 (from SYSCLK_c)
ROUTE         2     0.312      R3C10A.Q0 to       R4C9C.A1 I2C_INST/REG_DIN[4]
CTOF_DEL    ---     0.099       R4C9C.A1 to       R4C9C.F1 I2C_INST/SLICE_2
ROUTE         1     0.000       R4C9C.F1 to      R4C9C.DI1 I2C_INST/un1_REG_DIN_1_cry_3_0_S1 (to I2C_INST/N_4_i)
                  --------
                    0.542   (42.4% logic, 57.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.409        128.PAD to      128.PADDI SYSCLK
ROUTE       328     0.840      128.PADDI to     R3C10A.CLK SYSCLK_c
                  --------
                    1.249   (32.7% logic, 67.3% route), 1 logic levels.

      Destination Clock Path SYSCLK to I2C_INST/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.409        128.PAD to      128.PADDI SYSCLK
ROUTE       328     0.840      128.PADDI to    R10C11B.CLK SYSCLK_c
REG_DEL     ---     0.151    R10C11B.CLK to     R10C11B.Q1 I2C_INST/SLICE_198
ROUTE        10     0.572     R10C11B.Q1 to      R7C10C.D0 I2C_INST/STATE[3]
CTOF_DEL    ---     0.174      R7C10C.D0 to      R7C10C.F0 SLICE_409
ROUTE         4     0.770      R7C10C.F0 to      R4C9C.CLK I2C_INST/N_4_i
                  --------
                    2.916   (25.2% logic, 74.8% route), 3 logic levels.


Error: The following path exceeds requirements by 0.870ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/REG_DIN[3]  (from SYSCLK_c -)
   Destination:    FF         Data in        I2C_INST/CHECKSUM_OUT[3]  (to I2C_INST/N_4_i +)

   Delay:               0.555ns  (41.4% logic, 58.6% route), 2 logic levels.

 Constraint Details:

      0.555ns physical path delay I2C_INST/SLICE_181 to I2C_INST/SLICE_2 exceeds
      (delay constraint based on source clock period of 3.711ns and destination clock period of 2.883ns)
     -0.013ns DIN_HLD and
     -0.229ns delay constraint less
     -1.667ns skew requirement (totaling 1.425ns) by 0.870ns

 Physical Path Details:

      Data path I2C_INST/SLICE_181 to I2C_INST/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R3C11B.CLK to      R3C11B.Q1 I2C_INST/SLICE_181 (from SYSCLK_c)
ROUTE         2     0.325      R3C11B.Q1 to       R4C9C.B0 I2C_INST/REG_DIN[3]
CTOF_DEL    ---     0.099       R4C9C.B0 to       R4C9C.F0 I2C_INST/SLICE_2
ROUTE         1     0.000       R4C9C.F0 to      R4C9C.DI0 I2C_INST/un1_REG_DIN_1_cry_3_0_S0 (to I2C_INST/N_4_i)
                  --------
                    0.555   (41.4% logic, 58.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.409        128.PAD to      128.PADDI SYSCLK
ROUTE       328     0.840      128.PADDI to     R3C11B.CLK SYSCLK_c
                  --------
                    1.249   (32.7% logic, 67.3% route), 1 logic levels.

      Destination Clock Path SYSCLK to I2C_INST/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.409        128.PAD to      128.PADDI SYSCLK
ROUTE       328     0.840      128.PADDI to    R10C11B.CLK SYSCLK_c
REG_DEL     ---     0.151    R10C11B.CLK to     R10C11B.Q1 I2C_INST/SLICE_198
ROUTE        10     0.572     R10C11B.Q1 to      R7C10C.D0 I2C_INST/STATE[3]
CTOF_DEL    ---     0.174      R7C10C.D0 to      R7C10C.F0 SLICE_409
ROUTE         4     0.770      R7C10C.F0 to      R4C9C.CLK I2C_INST/N_4_i
                  --------
                    2.916   (25.2% logic, 74.8% route), 3 logic levels.


Error: The following path exceeds requirements by 0.851ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/REG_DIN[6]  (from SYSCLK_c -)
   Destination:    FF         Data in        I2C_INST/CHECKSUM_OUT[6]  (to I2C_INST/N_4_i +)

   Delay:               0.574ns  (40.1% logic, 59.9% route), 2 logic levels.

 Constraint Details:

      0.574ns physical path delay I2C_INST/SLICE_183 to I2C_INST/SLICE_1 exceeds
      (delay constraint based on source clock period of 3.711ns and destination clock period of 2.883ns)
     -0.013ns DIN_HLD and
     -0.229ns delay constraint less
     -1.667ns skew requirement (totaling 1.425ns) by 0.851ns

 Physical Path Details:

      Data path I2C_INST/SLICE_183 to I2C_INST/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R3C11D.CLK to      R3C11D.Q0 I2C_INST/SLICE_183 (from SYSCLK_c)
ROUTE         2     0.344      R3C11D.Q0 to       R4C9D.A1 I2C_INST/REG_DIN[6]
CTOF_DEL    ---     0.099       R4C9D.A1 to       R4C9D.F1 I2C_INST/SLICE_1
ROUTE         1     0.000       R4C9D.F1 to      R4C9D.DI1 I2C_INST/un1_REG_DIN_1_cry_5_0_S1 (to I2C_INST/N_4_i)
                  --------
                    0.574   (40.1% logic, 59.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.409        128.PAD to      128.PADDI SYSCLK
ROUTE       328     0.840      128.PADDI to     R3C11D.CLK SYSCLK_c
                  --------
                    1.249   (32.7% logic, 67.3% route), 1 logic levels.

      Destination Clock Path SYSCLK to I2C_INST/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.409        128.PAD to      128.PADDI SYSCLK
ROUTE       328     0.840      128.PADDI to    R10C11B.CLK SYSCLK_c
REG_DEL     ---     0.151    R10C11B.CLK to     R10C11B.Q1 I2C_INST/SLICE_198
ROUTE        10     0.572     R10C11B.Q1 to      R7C10C.D0 I2C_INST/STATE[3]
CTOF_DEL    ---     0.174      R7C10C.D0 to      R7C10C.F0 SLICE_409
ROUTE         4     0.770      R7C10C.F0 to      R4C9D.CLK I2C_INST/N_4_i
                  --------
                    2.916   (25.2% logic, 74.8% route), 3 logic levels.


Error: The following path exceeds requirements by 0.851ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/REG_DIN[1]  (from SYSCLK_c -)
   Destination:    FF         Data in        I2C_INST/CHECKSUM_OUT[2]  (to I2C_INST/N_4_i +)

   Delay:               0.574ns  (61.3% logic, 38.7% route), 2 logic levels.

 Constraint Details:

      0.574ns physical path delay I2C_INST/SLICE_180 to I2C_INST/SLICE_3 exceeds
      (delay constraint based on source clock period of 3.711ns and destination clock period of 2.883ns)
     -0.013ns DIN_HLD and
     -0.229ns delay constraint less
     -1.667ns skew requirement (totaling 1.425ns) by 0.851ns

 Physical Path Details:

      Data path I2C_INST/SLICE_180 to I2C_INST/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131      R3C9A.CLK to       R3C9A.Q1 I2C_INST/SLICE_180 (from SYSCLK_c)
ROUTE         2     0.222       R3C9A.Q1 to       R4C9B.B0 I2C_INST/REG_DIN[1]
CTOF1_DEL   ---     0.221       R4C9B.B0 to       R4C9B.F1 I2C_INST/SLICE_3
ROUTE         1     0.000       R4C9B.F1 to      R4C9B.DI1 I2C_INST/un1_REG_DIN_1_cry_1_0_S1 (to I2C_INST/N_4_i)
                  --------
                    0.574   (61.3% logic, 38.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.409        128.PAD to      128.PADDI SYSCLK
ROUTE       328     0.840      128.PADDI to      R3C9A.CLK SYSCLK_c
                  --------
                    1.249   (32.7% logic, 67.3% route), 1 logic levels.

      Destination Clock Path SYSCLK to I2C_INST/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.409        128.PAD to      128.PADDI SYSCLK
ROUTE       328     0.840      128.PADDI to    R10C11B.CLK SYSCLK_c
REG_DEL     ---     0.151    R10C11B.CLK to     R10C11B.Q1 I2C_INST/SLICE_198
ROUTE        10     0.572     R10C11B.Q1 to      R7C10C.D0 I2C_INST/STATE[3]
CTOF_DEL    ---     0.174      R7C10C.D0 to      R7C10C.F0 SLICE_409
ROUTE         4     0.770      R7C10C.F0 to      R4C9B.CLK I2C_INST/N_4_i
                  --------
                    2.916   (25.2% logic, 74.8% route), 3 logic levels.


Error: The following path exceeds requirements by 0.796ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/REG_DIN[5]  (from SYSCLK_c -)
   Destination:    FF         Data in        I2C_INST/CHECKSUM_OUT[5]  (to I2C_INST/N_4_i +)

   Delay:               0.629ns  (36.6% logic, 63.4% route), 2 logic levels.

 Constraint Details:

      0.629ns physical path delay I2C_INST/SLICE_182 to I2C_INST/SLICE_1 exceeds
      (delay constraint based on source clock period of 3.711ns and destination clock period of 2.883ns)
     -0.013ns DIN_HLD and
     -0.229ns delay constraint less
     -1.667ns skew requirement (totaling 1.425ns) by 0.796ns

 Physical Path Details:

      Data path I2C_INST/SLICE_182 to I2C_INST/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R3C10A.CLK to      R3C10A.Q1 I2C_INST/SLICE_182 (from SYSCLK_c)
ROUTE         2     0.399      R3C10A.Q1 to       R4C9D.A0 I2C_INST/REG_DIN[5]
CTOF_DEL    ---     0.099       R4C9D.A0 to       R4C9D.F0 I2C_INST/SLICE_1
ROUTE         1     0.000       R4C9D.F0 to      R4C9D.DI0 I2C_INST/un1_REG_DIN_1_cry_5_0_S0 (to I2C_INST/N_4_i)
                  --------
                    0.629   (36.6% logic, 63.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.409        128.PAD to      128.PADDI SYSCLK
ROUTE       328     0.840      128.PADDI to     R3C10A.CLK SYSCLK_c
                  --------
                    1.249   (32.7% logic, 67.3% route), 1 logic levels.

      Destination Clock Path SYSCLK to I2C_INST/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.409        128.PAD to      128.PADDI SYSCLK
ROUTE       328     0.840      128.PADDI to    R10C11B.CLK SYSCLK_c
REG_DEL     ---     0.151    R10C11B.CLK to     R10C11B.Q1 I2C_INST/SLICE_198
ROUTE        10     0.572     R10C11B.Q1 to      R7C10C.D0 I2C_INST/STATE[3]
CTOF_DEL    ---     0.174      R7C10C.D0 to      R7C10C.F0 SLICE_409
ROUTE         4     0.770      R7C10C.F0 to      R4C9D.CLK I2C_INST/N_4_i
                  --------
                    2.916   (25.2% logic, 74.8% route), 3 logic levels.


Error: The following path exceeds requirements by 0.762ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/REG_DIN[0]  (from SYSCLK_c -)
   Destination:    FF         Data in        I2C_INST/CHECKSUM_OUT[0]  (to I2C_INST/N_4_i +)

   Delay:               0.490ns  (26.7% logic, 73.3% route), 1 logic levels.

 Constraint Details:

      0.490ns physical path delay I2C_INST/SLICE_180 to I2C_INST/SLICE_0 exceeds
      (delay constraint based on source clock period of 3.711ns and destination clock period of 2.883ns)
     -0.019ns M_HLD and
     -0.229ns delay constraint less
     -1.500ns skew requirement (totaling 1.252ns) by 0.762ns

 Physical Path Details:

      Data path I2C_INST/SLICE_180 to I2C_INST/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131      R3C9A.CLK to       R3C9A.Q0 I2C_INST/SLICE_180 (from SYSCLK_c)
ROUTE         3     0.359       R3C9A.Q0 to      R4C10A.M1 I2C_INST/REG_DIN[0] (to I2C_INST/N_4_i)
                  --------
                    0.490   (26.7% logic, 73.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.409        128.PAD to      128.PADDI SYSCLK
ROUTE       328     0.840      128.PADDI to      R3C9A.CLK SYSCLK_c
                  --------
                    1.249   (32.7% logic, 67.3% route), 1 logic levels.

      Destination Clock Path SYSCLK to I2C_INST/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.409        128.PAD to      128.PADDI SYSCLK
ROUTE       328     0.840      128.PADDI to    R10C11B.CLK SYSCLK_c
REG_DEL     ---     0.151    R10C11B.CLK to     R10C11B.Q1 I2C_INST/SLICE_198
ROUTE        10     0.572     R10C11B.Q1 to      R7C10C.D0 I2C_INST/STATE[3]
CTOF_DEL    ---     0.174      R7C10C.D0 to      R7C10C.F0 SLICE_409
ROUTE         4     0.603      R7C10C.F0 to     R4C10A.CLK I2C_INST/N_4_i
                  --------
                    2.749   (26.7% logic, 73.3% route), 3 logic levels.


Error: The following path exceeds requirements by 0.748ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/REG_DIN[3]  (from SYSCLK_c -)
   Destination:    FF         Data in        I2C_INST/CHECKSUM_OUT[4]  (to I2C_INST/N_4_i +)

   Delay:               0.677ns  (52.0% logic, 48.0% route), 2 logic levels.

 Constraint Details:

      0.677ns physical path delay I2C_INST/SLICE_181 to I2C_INST/SLICE_2 exceeds
      (delay constraint based on source clock period of 3.711ns and destination clock period of 2.883ns)
     -0.013ns DIN_HLD and
     -0.229ns delay constraint less
     -1.667ns skew requirement (totaling 1.425ns) by 0.748ns

 Physical Path Details:

      Data path I2C_INST/SLICE_181 to I2C_INST/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R3C11B.CLK to      R3C11B.Q1 I2C_INST/SLICE_181 (from SYSCLK_c)
ROUTE         2     0.325      R3C11B.Q1 to       R4C9C.B0 I2C_INST/REG_DIN[3]
CTOF1_DEL   ---     0.221       R4C9C.B0 to       R4C9C.F1 I2C_INST/SLICE_2
ROUTE         1     0.000       R4C9C.F1 to      R4C9C.DI1 I2C_INST/un1_REG_DIN_1_cry_3_0_S1 (to I2C_INST/N_4_i)
                  --------
                    0.677   (52.0% logic, 48.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.409        128.PAD to      128.PADDI SYSCLK
ROUTE       328     0.840      128.PADDI to     R3C11B.CLK SYSCLK_c
                  --------
                    1.249   (32.7% logic, 67.3% route), 1 logic levels.

      Destination Clock Path SYSCLK to I2C_INST/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.409        128.PAD to      128.PADDI SYSCLK
ROUTE       328     0.840      128.PADDI to    R10C11B.CLK SYSCLK_c
REG_DEL     ---     0.151    R10C11B.CLK to     R10C11B.Q1 I2C_INST/SLICE_198
ROUTE        10     0.572     R10C11B.Q1 to      R7C10C.D0 I2C_INST/STATE[3]
CTOF_DEL    ---     0.174      R7C10C.D0 to      R7C10C.F0 SLICE_409
ROUTE         4     0.770      R7C10C.F0 to      R4C9C.CLK I2C_INST/N_4_i
                  --------
                    2.916   (25.2% logic, 74.8% route), 3 logic levels.


Error: The following path exceeds requirements by 0.702ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/REG_DIN[2]  (from SYSCLK_c -)
   Destination:    FF         Data in        I2C_INST/CHECKSUM_OUT[2]  (to I2C_INST/N_4_i +)

   Delay:               0.723ns  (31.8% logic, 68.2% route), 2 logic levels.

 Constraint Details:

      0.723ns physical path delay I2C_INST/SLICE_181 to I2C_INST/SLICE_3 exceeds
      (delay constraint based on source clock period of 3.711ns and destination clock period of 2.883ns)
     -0.013ns DIN_HLD and
     -0.229ns delay constraint less
     -1.667ns skew requirement (totaling 1.425ns) by 0.702ns

 Physical Path Details:

      Data path I2C_INST/SLICE_181 to I2C_INST/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R3C11B.CLK to      R3C11B.Q0 I2C_INST/SLICE_181 (from SYSCLK_c)
ROUTE         2     0.493      R3C11B.Q0 to       R4C9B.B1 I2C_INST/REG_DIN[2]
CTOF_DEL    ---     0.099       R4C9B.B1 to       R4C9B.F1 I2C_INST/SLICE_3
ROUTE         1     0.000       R4C9B.F1 to      R4C9B.DI1 I2C_INST/un1_REG_DIN_1_cry_1_0_S1 (to I2C_INST/N_4_i)
                  --------
                    0.723   (31.8% logic, 68.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.409        128.PAD to      128.PADDI SYSCLK
ROUTE       328     0.840      128.PADDI to     R3C11B.CLK SYSCLK_c
                  --------
                    1.249   (32.7% logic, 67.3% route), 1 logic levels.

      Destination Clock Path SYSCLK to I2C_INST/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.409        128.PAD to      128.PADDI SYSCLK
ROUTE       328     0.840      128.PADDI to    R10C11B.CLK SYSCLK_c
REG_DEL     ---     0.151    R10C11B.CLK to     R10C11B.Q1 I2C_INST/SLICE_198
ROUTE        10     0.572     R10C11B.Q1 to      R7C10C.D0 I2C_INST/STATE[3]
CTOF_DEL    ---     0.174      R7C10C.D0 to      R7C10C.F0 SLICE_409
ROUTE         4     0.770      R7C10C.F0 to      R4C9B.CLK I2C_INST/N_4_i
                  --------
                    2.916   (25.2% logic, 74.8% route), 3 logic levels.


Error: The following path exceeds requirements by 0.674ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/REG_DIN[5]  (from SYSCLK_c -)
   Destination:    FF         Data in        I2C_INST/CHECKSUM_OUT[6]  (to I2C_INST/N_4_i +)

   Delay:               0.751ns  (46.9% logic, 53.1% route), 2 logic levels.

 Constraint Details:

      0.751ns physical path delay I2C_INST/SLICE_182 to I2C_INST/SLICE_1 exceeds
      (delay constraint based on source clock period of 3.711ns and destination clock period of 2.883ns)
     -0.013ns DIN_HLD and
     -0.229ns delay constraint less
     -1.667ns skew requirement (totaling 1.425ns) by 0.674ns

 Physical Path Details:

      Data path I2C_INST/SLICE_182 to I2C_INST/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R3C10A.CLK to      R3C10A.Q1 I2C_INST/SLICE_182 (from SYSCLK_c)
ROUTE         2     0.399      R3C10A.Q1 to       R4C9D.A0 I2C_INST/REG_DIN[5]
CTOF1_DEL   ---     0.221       R4C9D.A0 to       R4C9D.F1 I2C_INST/SLICE_1
ROUTE         1     0.000       R4C9D.F1 to      R4C9D.DI1 I2C_INST/un1_REG_DIN_1_cry_5_0_S1 (to I2C_INST/N_4_i)
                  --------
                    0.751   (46.9% logic, 53.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.409        128.PAD to      128.PADDI SYSCLK
ROUTE       328     0.840      128.PADDI to     R3C10A.CLK SYSCLK_c
                  --------
                    1.249   (32.7% logic, 67.3% route), 1 logic levels.

      Destination Clock Path SYSCLK to I2C_INST/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.409        128.PAD to      128.PADDI SYSCLK
ROUTE       328     0.840      128.PADDI to    R10C11B.CLK SYSCLK_c
REG_DEL     ---     0.151    R10C11B.CLK to     R10C11B.Q1 I2C_INST/SLICE_198
ROUTE        10     0.572     R10C11B.Q1 to      R7C10C.D0 I2C_INST/STATE[3]
CTOF_DEL    ---     0.174      R7C10C.D0 to      R7C10C.F0 SLICE_409
ROUTE         4     0.770      R7C10C.F0 to      R4C9D.CLK I2C_INST/N_4_i
                  --------
                    2.916   (25.2% logic, 74.8% route), 3 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SYSCLK_c" 269.469000 MHz |             |             |
;                                       |     0.000 ns|     0.283 ns|   1  
                                        |             |             |
FREQUENCY NET "I2C_INST/N_4_i"          |             |             |
346.741000 MHz ;                        |     0.000 ns|    -0.973 ns|   2 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=I2C_INST/un1_REG_DIN_1_cry_2">I2C_INST/un1_REG_DIN_1_cry_2</a>            |       1|      15|     42.86%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=I2C_INST/un1_REG_DIN_1_cry_4">I2C_INST/un1_REG_DIN_1_cry_4</a>            |       1|      15|     42.86%
                                        |        |        |
I2C_INST/REG_DIN[0]                     |       3|       8|     22.86%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=I2C_INST/un1_REG_DIN_1_cry_0">I2C_INST/un1_REG_DIN_1_cry_0</a>            |       1|       7|     20.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=I2C_INST/un1_REG_DIN_1_cry_6">I2C_INST/un1_REG_DIN_1_cry_6</a>            |       1|       7|     20.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=I2C_INST/un1_REG_DIN_1_cry_5_0_S1">I2C_INST/un1_REG_DIN_1_cry_5_0_S1</a>       |       1|       7|     20.00%
                                        |        |        |
I2C_INST/REG_DIN[1]                     |       2|       7|     20.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=I2C_INST/un1_REG_DIN_1_s_7_0_S0">I2C_INST/un1_REG_DIN_1_s_7_0_S0</a>         |       1|       7|     20.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=I2C_INST/un1_REG_DIN_1_cry_5_0_S0">I2C_INST/un1_REG_DIN_1_cry_5_0_S0</a>       |       1|       6|     17.14%
                                        |        |        |
I2C_INST/REG_DIN[2]                     |       2|       6|     17.14%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=I2C_INST/un1_REG_DIN_1_cry_3_0_S1">I2C_INST/un1_REG_DIN_1_cry_3_0_S1</a>       |       1|       5|     14.29%
                                        |        |        |
I2C_INST/REG_DIN[3]                     |       2|       5|     14.29%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=I2C_INST/un1_REG_DIN_1_cry_3_0_S0">I2C_INST/un1_REG_DIN_1_cry_3_0_S0</a>       |       1|       4|     11.43%
                                        |        |        |
I2C_INST/REG_DIN[4]                     |       2|       4|     11.43%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: SYSCLK_c   Source: SYSCLK.PAD   Loads: 328
   Covered under: FREQUENCY NET "SYSCLK_c" 269.469000 MHz ;

   Data transfers from:
   Clock Domain: I2C_INST/N_4_i   Source: SLICE_409.F0
      Covered under: FREQUENCY NET "SYSCLK_c" 269.469000 MHz ;   Transfers: 8

Clock Domain: I2C_INST/N_4_i   Source: SLICE_409.F0   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: SYSCLK_c   Source: SYSCLK.PAD
      Covered under: FREQUENCY NET "I2C_INST/N_4_i" 346.741000 MHz ;   Transfers: 8


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 35  Score: 20059
Cumulative negative slack: 20059

Constraints cover 7304 paths, 2 nets, and 3347 connections (93.8% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 4102 (setup), 35 (hold)
Score: 22502545 (setup), 20059 (hold)
Cumulative negative slack: 22497507 (22477448+20059)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
