// Seed: 1970994396
module module_0 (
    input tri0 id_0,
    output supply1 id_1
);
  assign {1 - id_0} = 1;
  notif1 primCall (id_1, id_0, id_3);
  logic id_3;
  ;
  module_2 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0
  );
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    input tri id_2,
    input supply1 id_3,
    input supply1 id_4
);
  module_0 modCall_1 (
      id_3,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input wand id_0,
    input supply1 id_1,
    input wor id_2,
    input tri id_3,
    output tri id_4,
    input supply0 id_5
);
  logic [7:0] id_7;
  assign module_0.id_1 = 0;
  assign id_7[-1] = -1'b0;
endmodule
