<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.2 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml fpga_top.twx fpga_top.ncd -o fpga_top.twr fpga_top.pcf -ucf
synplicity.ucf

</twCmdLine><twDesign>fpga_top.ncd</twDesign><twDesignPath>fpga_top.ncd</twDesignPath><twPCF>fpga_top.pcf</twPCF><twPcfPath>fpga_top.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2012-07-09, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_PHY_RXCLK&quot; = PERIOD &quot;PHY_RXCLK&quot; 7.700 ns HIGH 50.00%;" ScopeName="">TS_PHY_RXCLK = PERIOD TIMEGRP &quot;PHY_RXCLK&quot; 7.7 ns HIGH 50%;</twConstName><twItemCnt>152</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>100</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.637</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD7), 1 path
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.063</twSlack><twSrc BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[7]</twSrc><twDest BELType="CPU">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twDest><twTotPathDel>7.693</twTotPathDel><twClkSkew dest = "1.598" src = "1.507">-0.091</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[7]</twSrc><twDest BELType='CPU'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y189.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock</twSrcClk><twPathDel><twSite>ILOGIC_X0Y189.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[7]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[7]</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.926</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[7]</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>6.926</twRouteDel><twTotDel>7.693</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock</twDestClk><twPctLog>10.0</twPctLog><twPctRoute>90.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD4), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.519</twSlack><twSrc BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[4]</twSrc><twDest BELType="CPU">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twDest><twTotPathDel>7.231</twTotPathDel><twClkSkew dest = "1.598" src = "1.513">-0.085</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[4]</twSrc><twDest BELType='CPU'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock</twSrcClk><twPathDel><twSite>ILOGIC_X0Y194.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[4]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[4]</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.464</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[4]</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>6.464</twRouteDel><twTotDel>7.231</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock</twDestClk><twPctLog>10.6</twPctLog><twPctRoute>89.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD0), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.731</twSlack><twSrc BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[0]</twSrc><twDest BELType="CPU">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twDest><twTotPathDel>7.016</twTotPathDel><twClkSkew dest = "1.598" src = "1.516">-0.082</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[0]</twSrc><twDest BELType='CPU'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock</twSrcClk><twPathDel><twSite>ILOGIC_X0Y198.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[0]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[0]</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.249</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[0]</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>6.249</twRouteDel><twTotDel>7.016</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_PHY_RXCLK = PERIOD TIMEGRP &quot;PHY_RXCLK&quot; 7.7 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo (RAMB36_X4Y19.DIADIL14), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.239</twSlack><twSrc BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[14]</twSrc><twDest BELType="RAM">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo</twDest><twTotPathDel>0.428</twTotPathDel><twClkSkew dest = "0.858" src = "0.669">-0.189</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[14]</twSrc><twDest BELType='RAM'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X107Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock</twSrcClk><twPathDel><twSite>SLICE_X107Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[15]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[14]</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y19.DIADIL14</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.300</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[14]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y19.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.428</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo (RAMB36_X4Y19.DIBDIL2), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.245</twSlack><twSrc BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[18]</twSrc><twDest BELType="RAM">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo</twDest><twTotPathDel>0.438</twTotPathDel><twClkSkew dest = "0.858" src = "0.665">-0.193</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[18]</twSrc><twDest BELType='RAM'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X107Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock</twSrcClk><twPathDel><twSite>SLICE_X107Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[19]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[18]</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y19.DIBDIL2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.310</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[18]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y19.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.310</twRouteDel><twTotDel>0.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo (RAMB36_X4Y19.DIBDIL3), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.362</twSlack><twSrc BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[19]</twSrc><twDest BELType="RAM">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo</twDest><twTotPathDel>0.555</twTotPathDel><twClkSkew dest = "0.858" src = "0.665">-0.193</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[19]</twSrc><twDest BELType='RAM'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X107Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock</twSrcClk><twPathDel><twSite>SLICE_X107Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[19]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[19]</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y19.DIBDIL3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.427</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[19]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y19.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.427</twRouteDel><twTotDel>0.555</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="18"><twPinLimitBanner>Component Switching Limit Checks: TS_PHY_RXCLK = PERIOD TIMEGRP &quot;PHY_RXCLK&quot; 7.7 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="19" type="MINPERIOD" name="Trper_WRCLK" slack="5.478" period="7.700" constraintValue="7.700" deviceLimit="2.222" freqLimit="450.045" physResource="gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo/WRCLK" logResource="gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo/WRCLK" locationPin="RAMB36_X4Y19.CLKBWRCLKL" clockNet="gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock"/><twPinLimit anchorID="20" type="MINPERIOD" name="Tbgper_I" slack="6.034" period="7.700" constraintValue="7.700" deviceLimit="1.666" freqLimit="600.240" physResource="gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/bufgClientRx/I0" logResource="gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/bufgClientRx/I0" locationPin="BUFGCTRL_X0Y30.I0" clockNet="gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXclockDelay"/><twPinLimit anchorID="21" type="MINLOWPULSE" name="Trpw" slack="6.646" period="7.700" constraintValue="3.850" deviceLimit="0.527" physResource="gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_byte_count[1]/SR" logResource="gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_byte_count[0]/SR" locationPin="SLICE_X107Y93.SR" clockNet="eth_rst"/></twPinLimitRpt></twConst><twConst anchorID="22" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_clkin_p&quot; = PERIOD &quot;clkin_p&quot; 9.500 ns HIGH 50.00%;" ScopeName="">TS_clkin_p = PERIOD TIMEGRP &quot;clkin_p&quot; 9.5 ns HIGH 50%;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.332</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0] (SLICE_X67Y61.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.213</twSlack><twSrc BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]</twSrc><twDest BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0]</twDest><twTotPathDel>0.930</twTotPathDel><twClkSkew dest = "0.555" src = "0.877">0.322</twClkSkew><twDelConst>9.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]</twSrc><twDest BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X66Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_p</twSrcClk><twPathDel><twSite>SLICE_X66Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>gen_eth_dma_master.gigaeth.genblk87.genblk88.macgmii.dfs_rst_dly_0[2]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y61.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly_0[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y61.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly[3]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0]</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.488</twRouteDel><twTotDel>0.930</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.500">clk_p</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1] (SLICE_X66Y67.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.509</twSlack><twSrc BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]</twSrc><twDest BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]</twDest><twTotPathDel>0.956</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>9.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]</twSrc><twDest BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X66Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_p</twSrcClk><twPathDel><twSite>SLICE_X66Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>gen_eth_dma_master.gigaeth.genblk87.genblk88.macgmii.dfs_rst_dly_0[2]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y67.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>gen_eth_dma_master.gigaeth.genblk87.genblk88.macgmii.dfs_rst_dly_0[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y67.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>gen_eth_dma_master.gigaeth.genblk87.genblk88.macgmii.dfs_rst_dly_0[2]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.514</twRouteDel><twTotDel>0.956</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.500">clk_p</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2] (SLICE_X66Y67.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.735</twSlack><twSrc BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly[3]</twSrc><twDest BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]</twDest><twTotPathDel>0.949</twTotPathDel><twClkSkew dest = "0.816" src = "0.597">-0.219</twClkSkew><twDelConst>9.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly[3]</twSrc><twDest BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X67Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_p</twSrcClk><twPathDel><twSite>SLICE_X67Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly[3]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly[3]</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y67.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y67.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>gen_eth_dma_master.gigaeth.genblk87.genblk88.macgmii.dfs_rst_dly_0[2]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.510</twRouteDel><twTotDel>0.949</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.500">clk_p</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkin_p = PERIOD TIMEGRP &quot;clkin_p&quot; 9.5 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2] (SLICE_X66Y67.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.330</twSlack><twSrc BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly[3]</twSrc><twDest BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]</twDest><twTotPathDel>0.652</twTotPathDel><twClkSkew dest = "0.877" src = "0.555">-0.322</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly[3]</twSrc><twDest BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X67Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.500">clk_p</twSrcClk><twPathDel><twSite>SLICE_X67Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly[3]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly[3]</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y67.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.469</twDelInfo><twComp>gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly[3]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X66Y67.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>gen_eth_dma_master.gigaeth.genblk87.genblk88.macgmii.dfs_rst_dly_0[2]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.469</twRouteDel><twTotDel>0.652</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.500">clk_p</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1] (SLICE_X66Y67.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.658</twSlack><twSrc BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]</twSrc><twDest BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]</twDest><twTotPathDel>0.658</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]</twSrc><twDest BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X66Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.500">clk_p</twSrcClk><twPathDel><twSite>SLICE_X66Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_eth_dma_master.gigaeth.genblk87.genblk88.macgmii.dfs_rst_dly_0[2]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y67.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>gen_eth_dma_master.gigaeth.genblk87.genblk88.macgmii.dfs_rst_dly_0[2]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X66Y67.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>gen_eth_dma_master.gigaeth.genblk87.genblk88.macgmii.dfs_rst_dly_0[2]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.473</twRouteDel><twTotDel>0.658</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.500">clk_p</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0] (SLICE_X67Y61.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.853</twSlack><twSrc BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]</twSrc><twDest BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0]</twDest><twTotPathDel>0.634</twTotPathDel><twClkSkew dest = "0.597" src = "0.816">0.219</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]</twSrc><twDest BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X66Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.500">clk_p</twSrcClk><twPathDel><twSite>SLICE_X66Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_eth_dma_master.gigaeth.genblk87.genblk88.macgmii.dfs_rst_dly_0[2]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y61.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.449</twDelInfo><twComp>gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly_0[1]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly[3]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0]</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.449</twRouteDel><twTotDel>0.634</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.500">clk_p</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_clkin_p = PERIOD TIMEGRP &quot;clkin_p&quot; 9.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tdcmpc" slack="1.168" period="9.500" constraintValue="9.500" deviceLimit="8.332" freqLimit="120.019" physResource="gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk1.clk_dfs/DCM_ADV/CLKIN" logResource="gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk1.clk_dfs/DCM_ADV/CLKIN" locationPin="DCM_ADV_X0Y0.CLKIN" clockNet="clk_p"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tdcmpco" slack="1.168" period="9.500" constraintValue="9.500" deviceLimit="8.332" freqLimit="120.019" physResource="gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk1.clk_dfs/DCM_ADV/CLK0" logResource="gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk1.clk_dfs/DCM_ADV/CLK0" locationPin="DCM_ADV_X0Y0.CLK0" clockNet="gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clk0"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tpllper_CLKOUT" slack="2.556" period="4.222" constraintValue="4.222" deviceLimit="1.666" freqLimit="600.240" physResource="gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/clkBPLL/PLL_ADV/CLKOUT0" logResource="gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/clkBPLL/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/MCLKx"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_clkin_p&quot; = PERIOD &quot;clkin_p&quot; 9.500 ns HIGH 50.00%;" ScopeName="">TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx = PERIOD         TIMEGRP         &quot;gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx&quot;         TS_clkin_p / 0.9 HIGH 50%;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1] (SLICE_X50Y83.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.450</twSlack><twSrc BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]</twSrc><twDest BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]</twDest><twTotPathDel>0.928</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.555</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.283" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.177</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]</twSrc><twDest BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b</twSrcClk><twPathDel><twSite>SLICE_X50Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y83.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y83.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.489</twRouteDel><twTotDel>0.928</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.555">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0] (SLICE_X50Y83.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.596</twSlack><twSrc BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]</twSrc><twDest BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0]</twDest><twTotPathDel>0.782</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.555</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.283" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.177</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]</twSrc><twDest BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b</twSrcClk><twPathDel><twSite>SLICE_X50Y83.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y83.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y83.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0]</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.340</twRouteDel><twTotDel>0.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.555">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b</twDestClk><twPctLog>56.5</twPctLog><twPctRoute>43.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2] (SLICE_X50Y83.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.613</twSlack><twSrc BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twSrc><twDest BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]</twDest><twTotPathDel>0.765</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.555</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.283" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.177</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twSrc><twDest BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b</twSrcClk><twPathDel><twSite>SLICE_X50Y83.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y83.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y83.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>0.765</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.555">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b</twDestClk><twPctLog>59.3</twPctLog><twPctRoute>40.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx = PERIOD
        TIMEGRP
        &quot;gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx&quot;
        TS_clkin_p / 0.9 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2] (SLICE_X50Y83.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.483</twSlack><twSrc BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twSrc><twDest BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]</twDest><twTotPathDel>0.483</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twSrc><twDest BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b</twSrcClk><twPathDel><twSite>SLICE_X50Y83.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y83.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.287</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y83.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.218</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.287</twRouteDel><twTotDel>0.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0] (SLICE_X50Y83.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.498</twSlack><twSrc BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]</twSrc><twDest BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0]</twDest><twTotPathDel>0.498</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]</twSrc><twDest BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b</twSrcClk><twPathDel><twSite>SLICE_X50Y83.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y83.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y83.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0]</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.313</twRouteDel><twTotDel>0.498</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1] (SLICE_X50Y83.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.633</twSlack><twSrc BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]</twSrc><twDest BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]</twDest><twTotPathDel>0.633</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]</twSrc><twDest BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b</twSrcClk><twPathDel><twSite>SLICE_X50Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y83.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.450</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y83.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.450</twRouteDel><twTotDel>0.633</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="52"><twPinLimitBanner>Component Switching Limit Checks: TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx = PERIOD
        TIMEGRP
        &quot;gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx&quot;
        TS_clkin_p / 0.9 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="53" type="MINPERIOD" name="Tdcmpco" slack="1.111" period="5.277" constraintValue="5.277" deviceLimit="4.166" freqLimit="240.038" physResource="gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk3.clk_dll/DCM_ADV/CLK2X" logResource="gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk3.clk_dll/DCM_ADV/CLK2X" locationPin="DCM_ADV_X0Y11.CLK2X" clockNet="gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_clk2x"/><twPinLimit anchorID="54" type="MINPERIOD" name="Tdcmpc" slack="2.223" period="10.555" constraintValue="10.555" deviceLimit="8.332" freqLimit="120.019" physResource="gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk3.clk_dll/DCM_ADV/CLKIN" logResource="gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk3.clk_dll/DCM_ADV/CLKIN" locationPin="DCM_ADV_X0Y11.CLKIN" clockNet="gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b"/><twPinLimit anchorID="55" type="MINPERIOD" name="Tdcmpco" slack="2.223" period="10.555" constraintValue="10.555" deviceLimit="8.332" freqLimit="120.019" physResource="gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk3.clk_dll/DCM_ADV/CLK0" logResource="gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk3.clk_dll/DCM_ADV/CLK0" locationPin="DCM_ADV_X0Y11.CLK0" clockNet="gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_clk0"/></twPinLimitRpt></twConst><twConst anchorID="56" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_clkin_p&quot; = PERIOD &quot;clkin_p&quot; 9.500 ns HIGH 50.00%;" ScopeName="">TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLKx         = PERIOD TIMEGRP         &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLKx&quot;         TS_clkin_p / 2.25 HIGH 50%;</twConstName><twItemCnt>169</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>165</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.856</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/oddr_dqs (OLOGIC_X0Y63.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.183</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/ChangeDQS</twSrc><twDest BELType="FF">gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/oddr_dqs</twDest><twTotPathDel>1.817</twTotPathDel><twClkSkew dest = "0.706" src = "0.742">0.036</twClkSkew><twDelConst>2.111</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.131" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.075</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/ChangeDQS</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/oddr_dqs</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bufM</twSrcClk><twPathDel><twSite>SLICE_X6Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/ChangeDQS</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y63.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/ChangeDQS</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y63.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/dqsOut</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/oddr_dqs</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>0.933</twRouteDel><twTotDel>1.817</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.111">bufM</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/oddr_dqs/N4 (OLOGIC_X0Y62.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.183</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/ChangeDQS</twSrc><twDest BELType="FF">gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/oddr_dqs/N4</twDest><twTotPathDel>1.817</twTotPathDel><twClkSkew dest = "0.706" src = "0.742">0.036</twClkSkew><twDelConst>2.111</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.131" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.075</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/ChangeDQS</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/oddr_dqs/N4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bufM</twSrcClk><twPathDel><twSite>SLICE_X6Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/ChangeDQS</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y62.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/ChangeDQS</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y62.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/oddr_dqs/N4</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/oddr_dqs/N4</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>0.933</twRouteDel><twTotDel>1.817</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.111">bufM</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/DQSenL (OLOGIC_X0Y63.T1), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.368</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL</twSrc><twDest BELType="FF">gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/DQSenL</twDest><twTotPathDel>1.632</twTotPathDel><twClkSkew dest = "0.706" src = "0.742">0.036</twClkSkew><twDelConst>2.111</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.131" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.075</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/DQSenL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bufM</twSrcClk><twPathDel><twSite>SLICE_X6Y39.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y63.T1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y63.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/dqsOut</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/DQSenL</twBEL></twPathDel><twLogDel>0.860</twLogDel><twRouteDel>0.772</twRouteDel><twTotDel>1.632</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.111">bufM</twDestClk><twPctLog>52.7</twPctLog><twPctRoute>47.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLKx
        = PERIOD TIMEGRP
        &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLKx&quot;
        TS_clkin_p / 2.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/cmdd1[0] (SLICE_X48Y122.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.385</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/altCmd[0]</twSrc><twDest BELType="FF">gen_bee3mem/ddr/cmdd1[0]</twDest><twTotPathDel>0.783</twTotPathDel><twClkSkew dest = "3.626" src = "3.431">-0.195</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.150" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.203</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_bee3mem/ddr/altCmd[0]</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/cmdd1[0]</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bufc</twSrcClk><twPathDel><twSite>SLICE_X63Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_bee3mem/ddr/altCmd[2]</twComp><twBEL>gen_bee3mem/ddr/altCmd[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y122.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.588</twDelInfo><twComp>gen_bee3mem/ddr/altCmd[0]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y122.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>gen_bee3mem/ddr/cmdd1[2]</twComp><twBEL>gen_bee3mem/ddr/cmdd1_4[0]</twBEL><twBEL>gen_bee3mem/ddr/cmdd1[0]</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.588</twRouteDel><twTotDel>0.783</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">bufM</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[5] (SLICE_X25Y105.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.467</twSlack><twSrc BELType="FF">gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[6]</twSrc><twDest BELType="FF">gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[5]</twDest><twTotPathDel>0.467</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[6]</twSrc><twDest BELType='FF'>gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[5]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.222">bufM</twSrcClk><twPathDel><twSite>SLICE_X25Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[8]</twComp><twBEL>gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[6]</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y105.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[6]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y105.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[8]</twComp><twBEL>gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[5]</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.222">bufM</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/odtd2 (SLICE_X17Y129.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.468</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/odtd1</twSrc><twDest BELType="FF">gen_bee3mem/ddr/odtd2</twDest><twTotPathDel>0.468</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_bee3mem/ddr/odtd1</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/odtd2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.222">bufM</twSrcClk><twPathDel><twSite>SLICE_X17Y129.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_bee3mem/ddr/odtd4</twComp><twBEL>gen_bee3mem/ddr/odtd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y129.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>gen_bee3mem/ddr/odtd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y129.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>gen_bee3mem/ddr/odtd4</twComp><twBEL>gen_bee3mem/ddr/odtd2</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.222">bufM</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="69"><twPinLimitBanner>Component Switching Limit Checks: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLKx
        = PERIOD TIMEGRP
        &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLKx&quot;
        TS_clkin_p / 2.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="70" type="MINPERIOD" name="Tbgper_I" slack="2.556" period="4.222" constraintValue="4.222" deviceLimit="1.666" freqLimit="600.240" physResource="gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/bufM/I0" logResource="gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/bufM/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/MCLKx"/><twPinLimit anchorID="71" type="MINLOWPULSE" name="Trpw" slack="3.168" period="4.222" constraintValue="2.111" deviceLimit="0.527" physResource="gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[12]/SR" logResource="gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[9]/SR" locationPin="SLICE_X18Y95.SR" clockNet="gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/N_1275_i"/><twPinLimit anchorID="72" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.222" constraintValue="2.111" deviceLimit="0.527" physResource="gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[12]/SR" logResource="gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[9]/SR" locationPin="SLICE_X18Y95.SR" clockNet="gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/N_1275_i"/></twPinLimitRpt></twConst><twConst anchorID="73" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_clkin_p&quot; = PERIOD &quot;clkin_p&quot; 9.500 ns HIGH 50.00%;" ScopeName="">TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLK90x         = PERIOD TIMEGRP         &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLK90x&quot;         TS_clkin_p / 2.25 PHASE 1.05555556 ns HIGH 50%;</twConstName><twItemCnt>11476</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2918</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.009</twMinPer></twConstHead><twPathRptBanner iPaths="103" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW[5] (SLICE_X10Y134.D6), 103 paths
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.213</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WriteRBtimed1</twSrc><twDest BELType="FF">gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW[5]</twDest><twTotPathDel>3.918</twTotPathDel><twClkSkew dest = "0.669" src = "0.685">0.016</twClkSkew><twDelConst>4.222</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.131" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.075</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WriteRBtimed1</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW[5]</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.055">bufM90</twSrcClk><twPathDel><twSite>SLICE_X8Y128.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WriteRBtimed1</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WriteRBtimed1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y135.C5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.209</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WriteRBtimed1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y135.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/State_1[5]</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW_2_sqmuxa_1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y135.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW_2_sqmuxa_1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y135.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/State_1[5]</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/State_1_0_RNIA1BM[5]</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y134.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/State_1_0_RNIA1BM[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y134.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/un1_WW_cry_3/O</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/un1_WW_cry_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/un1_WW_cry_3/O</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y135.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/State_2[5]</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/un1_WW_s_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y134.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/un1_WW[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y134.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW[5]</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW_RNO[5]</twBEL><twBEL>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW[5]</twBEL></twPathDel><twLogDel>1.368</twLogDel><twRouteDel>2.550</twRouteDel><twTotDel>3.918</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">bufM90</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.327</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/M90ResetX_2</twSrc><twDest BELType="FF">gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW[5]</twDest><twTotPathDel>3.812</twTotPathDel><twClkSkew dest = "0.669" src = "0.677">0.008</twClkSkew><twDelConst>4.222</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.131" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.075</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/M90ResetX_2</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW[5]</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X9Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.055">bufM90</twSrcClk><twPathDel><twSite>SLICE_X9Y130.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/M90ResetX_4</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/M90ResetX_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y135.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/M90ResetX_2</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y135.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/State_1[5]</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW_2_sqmuxa_1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y135.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW_2_sqmuxa_1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y135.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/State_1[5]</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/State_1_0_RNIA1BM[5]</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y134.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/State_1_0_RNIA1BM[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y134.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/un1_WW_cry_3/O</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/un1_WW_cry_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/un1_WW_cry_3/O</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y135.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/State_2[5]</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/un1_WW_s_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y134.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/un1_WW[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y134.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW[5]</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW_RNO[5]</twBEL><twBEL>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW[5]</twBEL></twPathDel><twLogDel>1.347</twLogDel><twRouteDel>2.465</twRouteDel><twTotDel>3.812</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">bufM90</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.364</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/DlyCnt_ret</twSrc><twDest BELType="FF">gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW[5]</twDest><twTotPathDel>3.761</twTotPathDel><twClkSkew dest = "0.669" src = "0.691">0.022</twClkSkew><twDelConst>4.222</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.131" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.075</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/DlyCnt_ret</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW[5]</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X13Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.055">bufM90</twSrcClk><twPathDel><twSite>SLICE_X13Y137.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/DlyCnt_ret</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/DlyCnt_ret</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y135.D1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/DlyCnt_ret</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y135.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/State_1[5]</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/State_1_0_RNIA1BM[5]</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y134.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/State_1_0_RNIA1BM[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y134.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/un1_WW_cry_3/O</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/un1_WW_cry_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/un1_WW_cry_3/O</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y135.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/State_2[5]</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/un1_WW_s_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y134.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/un1_WW[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y134.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW[5]</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW_RNO[5]</twBEL><twBEL>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW[5]</twBEL></twPathDel><twLogDel>1.253</twLogDel><twRouteDel>2.508</twRouteDel><twTotDel>3.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">bufM90</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/StartDQCal_1_0_1 (SLICE_X7Y59.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.243</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/StartDQCal1</twSrc><twDest BELType="FF">gen_bee3mem/ddr/StartDQCal_1_0_1</twDest><twTotPathDel>1.845</twTotPathDel><twClkSkew dest = "1.452" src = "1.400">-0.052</twClkSkew><twDelConst>2.111</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.131" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.075</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>gen_bee3mem/ddr/StartDQCal1</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/StartDQCal_1_0_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y76.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.166">bufM90</twSrcClk><twPathDel><twSite>SLICE_X20Y76.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>gen_bee3mem/ddr/StartDQCal1</twComp><twBEL>gen_bee3mem/ddr/StartDQCal1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y59.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.374</twDelInfo><twComp>gen_bee3mem/ddr/StartDQCal1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y59.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>gen_bee3mem/ddr/StartDQCal_1_0_1</twComp><twBEL>gen_bee3mem/ddr/StartDQCal_1_0_1</twBEL></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>1.374</twRouteDel><twTotDel>1.845</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">bufM90</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/wd0 (SLICE_X25Y116.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.266</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/cmdd1[0]</twSrc><twDest BELType="FF">gen_bee3mem/ddr/wd0</twDest><twTotPathDel>2.565</twTotPathDel><twClkSkew dest = "3.486" src = "3.626">0.140</twClkSkew><twDelConst>3.166</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.131" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.195</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_bee3mem/ddr/cmdd1[0]</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/wd0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bufM</twSrcClk><twPathDel><twSite>SLICE_X48Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>gen_bee3mem/ddr/cmdd1[2]</twComp><twBEL>gen_bee3mem/ddr/cmdd1[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.063</twDelInfo><twComp>gen_bee3mem/ddr/cmdd1[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>gen_bee3mem/ddr/wd0</twComp><twBEL>gen_bee3mem/ddr/wd0_2</twBEL><twBEL>gen_bee3mem/ddr/wd0</twBEL></twPathDel><twLogDel>0.502</twLogDel><twRouteDel>2.063</twRouteDel><twTotDel>2.565</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.166">bufM90</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLK90x
        = PERIOD TIMEGRP
        &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLK90x&quot;
        TS_clkin_p / 2.25 PHASE 1.05555556 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/WS_ret_6 (SLICE_X4Y39.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.340</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/WS[0]</twSrc><twDest BELType="FF">gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/WS_ret_6</twDest><twTotPathDel>0.351</twTotPathDel><twClkSkew dest = "0.162" src = "0.151">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/WS[0]</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/WS_ret_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.277">bufM90</twSrcClk><twPathDel><twSite>SLICE_X5Y39.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/State_i_reto[0]</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/WS[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y39.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.173</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/WS[0]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y39.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/un1_WS_reto[3]</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/WS_ret_6</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.173</twRouteDel><twTotDel>0.351</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">bufM90</twDestClk><twPctLog>50.7</twPctLog><twPctRoute>49.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/WS_ret (SLICE_X5Y39.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.370</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/State_i[0]</twSrc><twDest BELType="FF">gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/WS_ret</twDest><twTotPathDel>0.547</twTotPathDel><twClkSkew dest = "1.644" src = "1.467">-0.177</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/State_i[0]</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/WS_ret</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.277">bufM90</twSrcClk><twPathDel><twSite>SLICE_X3Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/State_i[0]</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/State_i[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y39.DX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/State_i[0]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y39.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/State_i_reto[0]</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/WS_ret</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.352</twRouteDel><twTotDel>0.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">bufM90</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/genblk36.bankx[3].ddrBankx/WDpipe[6] (SLICE_X6Y59.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.410</twSlack><twSrc BELType="RAM">gen_bee3mem/ddr/writeBuf/WBfifoA/FIFO36_72_EXP</twSrc><twDest BELType="FF">gen_bee3mem/ddr/genblk36.bankx[3].ddrBankx/WDpipe[6]</twDest><twTotPathDel>0.525</twTotPathDel><twClkSkew dest = "1.589" src = "1.474">-0.115</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>gen_bee3mem/ddr/writeBuf/WBfifoA/FIFO36_72_EXP</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[3].ddrBankx/WDpipe[6]</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X0Y12.REGCLKARDRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.277">bufM90</twSrcClk><twPathDel><twSite>RAMB36_X0Y12.DOBDOL11</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twFalling">0.380</twDelInfo><twComp>gen_bee3mem/ddr/writeBuf/WBfifoA/FIFO36_72_EXP</twComp><twBEL>gen_bee3mem/ddr/writeBuf/WBfifoA/FIFO36_72_EXP</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y59.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.363</twDelInfo><twComp>gen_bee3mem/ddr/WD[54]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y59.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.218</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[3].ddrBankx/WDpipe[7]</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[3].ddrBankx/WDpipe[6]</twBEL></twPathDel><twLogDel>0.162</twLogDel><twRouteDel>0.363</twRouteDel><twTotDel>0.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">bufM90</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="90"><twPinLimitBanner>Component Switching Limit Checks: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLK90x
        = PERIOD TIMEGRP
        &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLK90x&quot;
        TS_clkin_p / 2.25 PHASE 1.05555556 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="91" type="MINPERIOD" name="Tiodper_C" slack="0.223" period="4.222" constraintValue="4.222" deviceLimit="3.999" freqLimit="250.063" physResource="gen_bee3mem/ddr/genblk36.bankx[3].ddrBankx/genblk28.dq[3].dqx/IDELAY_dq/IODELAY/C" logResource="gen_bee3mem/ddr/genblk36.bankx[3].ddrBankx/genblk28.dq[3].dqx/IDELAY_dq/IODELAY/C" locationPin="IODELAY_X0Y111.C" clockNet="bufM90"/><twPinLimit anchorID="92" type="MINPERIOD" name="Tiodper_C" slack="0.223" period="4.222" constraintValue="4.222" deviceLimit="3.999" freqLimit="250.063" physResource="gen_bee3mem/ddr/genblk36.bankx[4].ddrBankx/genblk28.dq[3].dqx/IDELAY_dq/IODELAY/C" logResource="gen_bee3mem/ddr/genblk36.bankx[4].ddrBankx/genblk28.dq[3].dqx/IDELAY_dq/IODELAY/C" locationPin="IODELAY_X0Y119.C" clockNet="bufM90"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tiodper_C" slack="0.223" period="4.222" constraintValue="4.222" deviceLimit="3.999" freqLimit="250.063" physResource="gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/genblk28.dq[3].dqx/IDELAY_dq/IODELAY/C" logResource="gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/genblk28.dq[3].dqx/IDELAY_dq/IODELAY/C" locationPin="IODELAY_X0Y78.C" clockNet="bufM90"/></twPinLimitRpt></twConst><twConst anchorID="94" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC &quot;TS_clkin_p&quot; = PERIOD &quot;clkin_p&quot; 9.500 ns HIGH 50.00%;" ScopeName="">TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_Ph0x         = PERIOD TIMEGRP         &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_Ph0x&quot;         TS_clkin_p / 0.5625 HIGH 37.5%;</twConstName><twItemCnt>583029</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>620</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.744</twMinPer></twConstHead><twPathRptBanner iPaths="440" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/TC5x/TxDn_i (OLOGIC_X1Y110.D1), 440 paths
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.090</twSlack><twSrc BELType="RAM">gen_bee3mem/TC5x/rfA/RAMB18_rfa</twSrc><twDest BELType="FF">gen_bee3mem/TC5x/TxDn_i</twDest><twTotPathDel>9.949</twTotPathDel><twClkSkew dest = "1.260" src = "1.683">0.423</twClkSkew><twDelConst>10.555</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>gen_bee3mem/TC5x/rfA/RAMB18_rfa</twSrc><twDest BELType='FF'>gen_bee3mem/TC5x/TxDn_i</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X3Y25.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.333">p0buf</twSrcClk><twPathDel><twSite>RAMB36_X3Y25.DOADOL0</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>gen_bee3mem/TC5x/rfA/RAMB18_rfa</twComp><twBEL>gen_bee3mem/TC5x/rfA/RAMB18_rfa</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y124.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>gen_bee3mem/TC5x/RFAout[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y124.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_2/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_axb_0</twBEL><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_2/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y125.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_6/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y126.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y126.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_10/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y127.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_10/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y127.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y128.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y128.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_18/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_18/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y129.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_22/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_22/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y130.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_26/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_26/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_30/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y123.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_s_27</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/rcvReadyd1</twComp><twBEL>gen_bee3mem/TC5x/ALUresult_7[27]</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/LastALU[11]</twComp><twBEL>gen_bee3mem/TC5x/ALU[9]</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y110.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.592</twDelInfo><twComp>gen_bee3mem/TC5x/N_1264</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y110.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>gen_bee3mem.TC5x.TxDn_i</twComp><twBEL>gen_bee3mem/TC5x/TxDn_i</twBEL></twPathDel><twLogDel>4.198</twLogDel><twRouteDel>5.751</twRouteDel><twTotDel>9.949</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.888">p0buf</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.149</twSlack><twSrc BELType="RAM">gen_bee3mem/TC5x/rfB/RAMB18_rfb</twSrc><twDest BELType="FF">gen_bee3mem/TC5x/TxDn_i</twDest><twTotPathDel>9.901</twTotPathDel><twClkSkew dest = "1.260" src = "1.672">0.412</twClkSkew><twDelConst>10.555</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>gen_bee3mem/TC5x/rfB/RAMB18_rfb</twSrc><twDest BELType='FF'>gen_bee3mem/TC5x/TxDn_i</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X3Y25.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.333">p0buf</twSrcClk><twPathDel><twSite>RAMB36_X3Y25.DOADOU2</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>gen_bee3mem/TC5x/rfA/RAMB18_rfa</twComp><twBEL>gen_bee3mem/TC5x/rfB/RAMB18_rfb</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y124.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>gen_bee3mem/TC5x/RFBout[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y124.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_2/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_axb_2</twBEL><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_2/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y125.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_6/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y126.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y126.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_10/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y127.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_10/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y127.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y128.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y128.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_18/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_18/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y129.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_22/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_22/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y130.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_26/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_26/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_30/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y123.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_s_27</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/rcvReadyd1</twComp><twBEL>gen_bee3mem/TC5x/ALUresult_7[27]</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/LastALU[11]</twComp><twBEL>gen_bee3mem/TC5x/ALU[9]</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y110.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.592</twDelInfo><twComp>gen_bee3mem/TC5x/N_1264</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y110.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>gen_bee3mem.TC5x.TxDn_i</twComp><twBEL>gen_bee3mem/TC5x/TxDn_i</twBEL></twPathDel><twLogDel>4.089</twLogDel><twRouteDel>5.812</twRouteDel><twTotDel>9.901</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.888">p0buf</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.156</twSlack><twSrc BELType="RAM">gen_bee3mem/TC5x/rfB/RAMB18_rfb</twSrc><twDest BELType="FF">gen_bee3mem/TC5x/TxDn_i</twDest><twTotPathDel>9.894</twTotPathDel><twClkSkew dest = "1.260" src = "1.672">0.412</twClkSkew><twDelConst>10.555</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>gen_bee3mem/TC5x/rfB/RAMB18_rfb</twSrc><twDest BELType='FF'>gen_bee3mem/TC5x/TxDn_i</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X3Y25.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.333">p0buf</twSrcClk><twPathDel><twSite>RAMB36_X3Y25.DOADOU1</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>gen_bee3mem/TC5x/rfA/RAMB18_rfa</twComp><twBEL>gen_bee3mem/TC5x/rfB/RAMB18_rfb</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y124.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>gen_bee3mem/TC5x/RFBout[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y124.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_2/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_axb_1</twBEL><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_2/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y125.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_6/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y126.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y126.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_10/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y127.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_10/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y127.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y128.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y128.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_18/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_18/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y129.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_22/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_22/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y130.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_26/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_26/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_30/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y123.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_s_27</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/rcvReadyd1</twComp><twBEL>gen_bee3mem/TC5x/ALUresult_7[27]</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/LastALU[11]</twComp><twBEL>gen_bee3mem/TC5x/ALU[9]</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y110.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.592</twDelInfo><twComp>gen_bee3mem/TC5x/N_1264</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y110.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>gen_bee3mem.TC5x.TxDn_i</twComp><twBEL>gen_bee3mem/TC5x/TxDn_i</twBEL></twPathDel><twLogDel>4.120</twLogDel><twRouteDel>5.774</twRouteDel><twTotDel>9.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.888">p0buf</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="28024" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/TC5x/im/RAMB36_im (RAMB36_X3Y24.ADDRBU8), 28024 paths
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.192</twSlack><twSrc BELType="RAM">gen_bee3mem/TC5x/rfA/RAMB18_rfa</twSrc><twDest BELType="RAM">gen_bee3mem/TC5x/im/RAMB36_im</twDest><twTotPathDel>10.260</twTotPathDel><twClkSkew dest = "0.272" src = "0.282">0.010</twClkSkew><twDelConst>10.555</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_bee3mem/TC5x/rfA/RAMB18_rfa</twSrc><twDest BELType='RAM'>gen_bee3mem/TC5x/im/RAMB36_im</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X3Y25.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.333">p0buf</twSrcClk><twPathDel><twSite>RAMB36_X3Y25.DOADOL0</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>gen_bee3mem/TC5x/rfA/RAMB18_rfa</twComp><twBEL>gen_bee3mem/TC5x/rfA/RAMB18_rfa</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y124.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>gen_bee3mem/TC5x/RFAout[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y124.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_2/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_axb_0</twBEL><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_2/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y125.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_6/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y126.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y126.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_10/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y127.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_10/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y127.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y128.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y128.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_18/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y128.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_s_17</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y128.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult_7_0_0[17]</twComp><twBEL>gen_bee3mem/TC5x/ALUresult_7_0_0[17]</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y122.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.625</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult_7_0_0[17]</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/trig[2]</twComp><twBEL>gen_bee3mem/TC5x/ALU_i[8]</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y122.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>gen_bee3mem/TC5x/N_1502_1_i</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/trig[2]</twComp><twBEL>gen_bee3mem/TC5x/un9_doSkip_3_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y122.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>gen_bee3mem/TC5x/un9_doSkip_3_3</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/N_1237</twComp><twBEL>gen_bee3mem/TC5x/un3_doSkip</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y121.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>gen_bee3mem/TC5x/N_1237</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC_RNIA2O85[1]</twComp><twBEL>gen_bee3mem/TC5x/un1_PCmux_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y122.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>gen_bee3mem/TC5x/N_1945_i</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[3]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_axbxc3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y24.ADDRBU8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_axbxc3</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y24.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_bee3mem/TC5x/im/RAMB36_im</twComp><twBEL>gen_bee3mem/TC5x/im/RAMB36_im</twBEL></twPathDel><twLogDel>4.238</twLogDel><twRouteDel>6.022</twRouteDel><twTotDel>10.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.888">p0buf</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.251</twSlack><twSrc BELType="RAM">gen_bee3mem/TC5x/rfB/RAMB18_rfb</twSrc><twDest BELType="RAM">gen_bee3mem/TC5x/im/RAMB36_im</twDest><twTotPathDel>10.212</twTotPathDel><twClkSkew dest = "0.272" src = "0.271">-0.001</twClkSkew><twDelConst>10.555</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_bee3mem/TC5x/rfB/RAMB18_rfb</twSrc><twDest BELType='RAM'>gen_bee3mem/TC5x/im/RAMB36_im</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X3Y25.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.333">p0buf</twSrcClk><twPathDel><twSite>RAMB36_X3Y25.DOADOU2</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>gen_bee3mem/TC5x/rfA/RAMB18_rfa</twComp><twBEL>gen_bee3mem/TC5x/rfB/RAMB18_rfb</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y124.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>gen_bee3mem/TC5x/RFBout[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y124.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_2/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_axb_2</twBEL><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_2/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y125.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_6/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y126.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y126.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_10/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y127.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_10/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y127.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y128.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y128.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_18/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y128.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_s_17</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y128.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult_7_0_0[17]</twComp><twBEL>gen_bee3mem/TC5x/ALUresult_7_0_0[17]</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y122.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.625</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult_7_0_0[17]</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/trig[2]</twComp><twBEL>gen_bee3mem/TC5x/ALU_i[8]</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y122.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>gen_bee3mem/TC5x/N_1502_1_i</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/trig[2]</twComp><twBEL>gen_bee3mem/TC5x/un9_doSkip_3_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y122.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>gen_bee3mem/TC5x/un9_doSkip_3_3</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/N_1237</twComp><twBEL>gen_bee3mem/TC5x/un3_doSkip</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y121.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>gen_bee3mem/TC5x/N_1237</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC_RNIA2O85[1]</twComp><twBEL>gen_bee3mem/TC5x/un1_PCmux_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y122.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>gen_bee3mem/TC5x/N_1945_i</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[3]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_axbxc3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y24.ADDRBU8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_axbxc3</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y24.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_bee3mem/TC5x/im/RAMB36_im</twComp><twBEL>gen_bee3mem/TC5x/im/RAMB36_im</twBEL></twPathDel><twLogDel>4.129</twLogDel><twRouteDel>6.083</twRouteDel><twTotDel>10.212</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.888">p0buf</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.258</twSlack><twSrc BELType="RAM">gen_bee3mem/TC5x/rfB/RAMB18_rfb</twSrc><twDest BELType="RAM">gen_bee3mem/TC5x/im/RAMB36_im</twDest><twTotPathDel>10.205</twTotPathDel><twClkSkew dest = "0.272" src = "0.271">-0.001</twClkSkew><twDelConst>10.555</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_bee3mem/TC5x/rfB/RAMB18_rfb</twSrc><twDest BELType='RAM'>gen_bee3mem/TC5x/im/RAMB36_im</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X3Y25.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.333">p0buf</twSrcClk><twPathDel><twSite>RAMB36_X3Y25.DOADOU1</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>gen_bee3mem/TC5x/rfA/RAMB18_rfa</twComp><twBEL>gen_bee3mem/TC5x/rfB/RAMB18_rfb</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y124.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>gen_bee3mem/TC5x/RFBout[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y124.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_2/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_axb_1</twBEL><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_2/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y125.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_6/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y126.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y126.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_10/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y127.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_10/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y127.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y128.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y128.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_18/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y128.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_s_17</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y128.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult_7_0_0[17]</twComp><twBEL>gen_bee3mem/TC5x/ALUresult_7_0_0[17]</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y122.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.625</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult_7_0_0[17]</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/trig[2]</twComp><twBEL>gen_bee3mem/TC5x/ALU_i[8]</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y122.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>gen_bee3mem/TC5x/N_1502_1_i</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/trig[2]</twComp><twBEL>gen_bee3mem/TC5x/un9_doSkip_3_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y122.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>gen_bee3mem/TC5x/un9_doSkip_3_3</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/N_1237</twComp><twBEL>gen_bee3mem/TC5x/un3_doSkip</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y121.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>gen_bee3mem/TC5x/N_1237</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC_RNIA2O85[1]</twComp><twBEL>gen_bee3mem/TC5x/un1_PCmux_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y122.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>gen_bee3mem/TC5x/N_1945_i</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[3]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_axbxc3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y24.ADDRBU8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_axbxc3</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y24.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_bee3mem/TC5x/im/RAMB36_im</twComp><twBEL>gen_bee3mem/TC5x/im/RAMB36_im</twBEL></twPathDel><twLogDel>4.160</twLogDel><twRouteDel>6.045</twRouteDel><twTotDel>10.205</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.888">p0buf</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="28024" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/TC5x/im/RAMB36_im (RAMB36_X3Y24.ADDRBL8), 28024 paths
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.195</twSlack><twSrc BELType="RAM">gen_bee3mem/TC5x/rfA/RAMB18_rfa</twSrc><twDest BELType="RAM">gen_bee3mem/TC5x/im/RAMB36_im</twDest><twTotPathDel>10.260</twTotPathDel><twClkSkew dest = "0.275" src = "0.282">0.007</twClkSkew><twDelConst>10.555</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_bee3mem/TC5x/rfA/RAMB18_rfa</twSrc><twDest BELType='RAM'>gen_bee3mem/TC5x/im/RAMB36_im</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X3Y25.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.333">p0buf</twSrcClk><twPathDel><twSite>RAMB36_X3Y25.DOADOL0</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>gen_bee3mem/TC5x/rfA/RAMB18_rfa</twComp><twBEL>gen_bee3mem/TC5x/rfA/RAMB18_rfa</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y124.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>gen_bee3mem/TC5x/RFAout[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y124.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_2/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_axb_0</twBEL><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_2/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y125.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_6/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y126.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y126.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_10/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y127.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_10/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y127.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y128.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y128.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_18/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y128.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_s_17</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y128.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult_7_0_0[17]</twComp><twBEL>gen_bee3mem/TC5x/ALUresult_7_0_0[17]</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y122.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.625</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult_7_0_0[17]</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/trig[2]</twComp><twBEL>gen_bee3mem/TC5x/ALU_i[8]</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y122.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>gen_bee3mem/TC5x/N_1502_1_i</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/trig[2]</twComp><twBEL>gen_bee3mem/TC5x/un9_doSkip_3_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y122.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>gen_bee3mem/TC5x/un9_doSkip_3_3</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/N_1237</twComp><twBEL>gen_bee3mem/TC5x/un3_doSkip</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y121.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>gen_bee3mem/TC5x/N_1237</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC_RNIA2O85[1]</twComp><twBEL>gen_bee3mem/TC5x/un1_PCmux_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y122.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>gen_bee3mem/TC5x/N_1945_i</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[3]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_axbxc3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y24.ADDRBL8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_axbxc3</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y24.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_bee3mem/TC5x/im/RAMB36_im</twComp><twBEL>gen_bee3mem/TC5x/im/RAMB36_im</twBEL></twPathDel><twLogDel>4.238</twLogDel><twRouteDel>6.022</twRouteDel><twTotDel>10.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.888">p0buf</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.254</twSlack><twSrc BELType="RAM">gen_bee3mem/TC5x/rfB/RAMB18_rfb</twSrc><twDest BELType="RAM">gen_bee3mem/TC5x/im/RAMB36_im</twDest><twTotPathDel>10.212</twTotPathDel><twClkSkew dest = "0.275" src = "0.271">-0.004</twClkSkew><twDelConst>10.555</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_bee3mem/TC5x/rfB/RAMB18_rfb</twSrc><twDest BELType='RAM'>gen_bee3mem/TC5x/im/RAMB36_im</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X3Y25.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.333">p0buf</twSrcClk><twPathDel><twSite>RAMB36_X3Y25.DOADOU2</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>gen_bee3mem/TC5x/rfA/RAMB18_rfa</twComp><twBEL>gen_bee3mem/TC5x/rfB/RAMB18_rfb</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y124.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>gen_bee3mem/TC5x/RFBout[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y124.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_2/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_axb_2</twBEL><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_2/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y125.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_6/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y126.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y126.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_10/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y127.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_10/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y127.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y128.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y128.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_18/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y128.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_s_17</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y128.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult_7_0_0[17]</twComp><twBEL>gen_bee3mem/TC5x/ALUresult_7_0_0[17]</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y122.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.625</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult_7_0_0[17]</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/trig[2]</twComp><twBEL>gen_bee3mem/TC5x/ALU_i[8]</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y122.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>gen_bee3mem/TC5x/N_1502_1_i</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/trig[2]</twComp><twBEL>gen_bee3mem/TC5x/un9_doSkip_3_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y122.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>gen_bee3mem/TC5x/un9_doSkip_3_3</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/N_1237</twComp><twBEL>gen_bee3mem/TC5x/un3_doSkip</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y121.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>gen_bee3mem/TC5x/N_1237</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC_RNIA2O85[1]</twComp><twBEL>gen_bee3mem/TC5x/un1_PCmux_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y122.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>gen_bee3mem/TC5x/N_1945_i</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[3]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_axbxc3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y24.ADDRBL8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_axbxc3</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y24.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_bee3mem/TC5x/im/RAMB36_im</twComp><twBEL>gen_bee3mem/TC5x/im/RAMB36_im</twBEL></twPathDel><twLogDel>4.129</twLogDel><twRouteDel>6.083</twRouteDel><twTotDel>10.212</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.888">p0buf</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.261</twSlack><twSrc BELType="RAM">gen_bee3mem/TC5x/rfB/RAMB18_rfb</twSrc><twDest BELType="RAM">gen_bee3mem/TC5x/im/RAMB36_im</twDest><twTotPathDel>10.205</twTotPathDel><twClkSkew dest = "0.275" src = "0.271">-0.004</twClkSkew><twDelConst>10.555</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_bee3mem/TC5x/rfB/RAMB18_rfb</twSrc><twDest BELType='RAM'>gen_bee3mem/TC5x/im/RAMB36_im</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X3Y25.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.333">p0buf</twSrcClk><twPathDel><twSite>RAMB36_X3Y25.DOADOU1</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>gen_bee3mem/TC5x/rfA/RAMB18_rfa</twComp><twBEL>gen_bee3mem/TC5x/rfB/RAMB18_rfb</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y124.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>gen_bee3mem/TC5x/RFBout[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y124.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_2/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_axb_1</twBEL><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_2/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y125.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_6/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y126.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y126.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_10/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y127.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_10/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y127.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y128.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y128.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_18/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y128.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_s_17</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y128.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult_7_0_0[17]</twComp><twBEL>gen_bee3mem/TC5x/ALUresult_7_0_0[17]</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y122.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.625</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult_7_0_0[17]</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/trig[2]</twComp><twBEL>gen_bee3mem/TC5x/ALU_i[8]</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y122.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>gen_bee3mem/TC5x/N_1502_1_i</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/trig[2]</twComp><twBEL>gen_bee3mem/TC5x/un9_doSkip_3_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y122.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>gen_bee3mem/TC5x/un9_doSkip_3_3</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/N_1237</twComp><twBEL>gen_bee3mem/TC5x/un3_doSkip</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y121.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>gen_bee3mem/TC5x/N_1237</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC_RNIA2O85[1]</twComp><twBEL>gen_bee3mem/TC5x/un1_PCmux_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y122.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>gen_bee3mem/TC5x/N_1945_i</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[3]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_axbxc3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y24.ADDRBL8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_axbxc3</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y24.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_bee3mem/TC5x/im/RAMB36_im</twComp><twBEL>gen_bee3mem/TC5x/im/RAMB36_im</twBEL></twPathDel><twLogDel>4.160</twLogDel><twRouteDel>6.045</twRouteDel><twTotDel>10.205</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.888">p0buf</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_Ph0x
        = PERIOD TIMEGRP
        &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_Ph0x&quot;
        TS_clkin_p / 0.5625 HIGH 37.5%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/TC5x/receiver/sr[2] (SLICE_X80Y118.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.480</twSlack><twSrc BELType="FF">gen_bee3mem/TC5x/receiver/sr[0]</twSrc><twDest BELType="FF">gen_bee3mem/TC5x/receiver/sr[2]</twDest><twTotPathDel>0.499</twTotPathDel><twClkSkew dest = "1.427" src = "1.408">-0.019</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_bee3mem/TC5x/receiver/sr[0]</twSrc><twDest BELType='FF'>gen_bee3mem/TC5x/receiver/sr[2]</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X81Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">p0buf</twSrcClk><twPathDel><twSite>SLICE_X81Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_bee3mem/TC5x/rcvReady</twComp><twBEL>gen_bee3mem/TC5x/receiver/sr[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y118.A6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twFalling">0.304</twDelInfo><twComp>gen_bee3mem/TC5x/rcvReady</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y118.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>gen_bee3mem/TC5x/receiver/sr[9]</twComp><twBEL>gen_bee3mem/TC5x/receiver/sr_4_i_i_a7[2]</twBEL><twBEL>gen_bee3mem/TC5x/receiver/sr[2]</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.304</twRouteDel><twTotDel>0.499</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">p0buf</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/TC5x/receiver/sr[8] (SLICE_X80Y118.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.483</twSlack><twSrc BELType="FF">gen_bee3mem/TC5x/receiver/sr[0]</twSrc><twDest BELType="FF">gen_bee3mem/TC5x/receiver/sr[8]</twDest><twTotPathDel>0.502</twTotPathDel><twClkSkew dest = "1.427" src = "1.408">-0.019</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_bee3mem/TC5x/receiver/sr[0]</twSrc><twDest BELType='FF'>gen_bee3mem/TC5x/receiver/sr[8]</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X81Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">p0buf</twSrcClk><twPathDel><twSite>SLICE_X81Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_bee3mem/TC5x/rcvReady</twComp><twBEL>gen_bee3mem/TC5x/receiver/sr[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y118.B6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twFalling">0.310</twDelInfo><twComp>gen_bee3mem/TC5x/rcvReady</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y118.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.222</twDelInfo><twComp>gen_bee3mem/TC5x/receiver/sr[9]</twComp><twBEL>gen_bee3mem/TC5x/receiver/sr_4_i_i_a7[8]</twBEL><twBEL>gen_bee3mem/TC5x/receiver/sr[8]</twBEL></twPathDel><twLogDel>0.192</twLogDel><twRouteDel>0.310</twRouteDel><twTotDel>0.502</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">p0buf</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/TC5x/receiver/sr[0] (SLICE_X81Y120.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.496</twSlack><twSrc BELType="FF">gen_bee3mem/TC5x/receiver/sr[0]</twSrc><twDest BELType="FF">gen_bee3mem/TC5x/receiver/sr[0]</twDest><twTotPathDel>0.496</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_bee3mem/TC5x/receiver/sr[0]</twSrc><twDest BELType='FF'>gen_bee3mem/TC5x/receiver/sr[0]</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X81Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">p0buf</twSrcClk><twPathDel><twSite>SLICE_X81Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_bee3mem/TC5x/rcvReady</twComp><twBEL>gen_bee3mem/TC5x/receiver/sr[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y120.A6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twFalling">0.279</twDelInfo><twComp>gen_bee3mem/TC5x/rcvReady</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X81Y120.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>gen_bee3mem/TC5x/rcvReady</twComp><twBEL>gen_bee3mem/TC5x/receiver/sr_4_0_a7[0]</twBEL><twBEL>gen_bee3mem/TC5x/receiver/sr[0]</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.279</twRouteDel><twTotDel>0.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">p0buf</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="119"><twPinLimitBanner>Component Switching Limit Checks: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_Ph0x
        = PERIOD TIMEGRP
        &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_Ph0x&quot;
        TS_clkin_p / 0.5625 HIGH 37.5%;</twPinLimitBanner><twPinLimit anchorID="120" type="MINHIGHPULSE" name="Twph" slack="14.221" period="16.888" constraintValue="6.333" deviceLimit="1.000" physResource="gen_bee3mem/TC5x/timer[2]/CLK" logResource="gen_bee3mem/TC5x/timer_I_1/RAM16X2S0/RAM16X1S1/CLK" locationPin="SLICE_X84Y128.CLK" clockNet="p0buf"/><twPinLimit anchorID="121" type="MINHIGHPULSE" name="Twph" slack="14.221" period="16.888" constraintValue="6.333" deviceLimit="1.000" physResource="gen_bee3mem/TC5x/timer[2]/CLK" logResource="gen_bee3mem/TC5x/timer_I_1/RAM16X2S0/RAM16X1S0/CLK" locationPin="SLICE_X84Y128.CLK" clockNet="p0buf"/><twPinLimit anchorID="122" type="MINHIGHPULSE" name="Twph" slack="14.221" period="16.888" constraintValue="6.333" deviceLimit="1.000" physResource="gen_bee3mem/TC5x/timer[4]/CLK" logResource="gen_bee3mem/TC5x/timer_I_5/RAM16X1S1/CLK" locationPin="SLICE_X88Y124.CLK" clockNet="p0buf"/></twPinLimitRpt></twConst><twConst anchorID="123" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC &quot;TS_clkin_p&quot; = PERIOD &quot;clkin_p&quot; 9.500 ns HIGH 50.00%;" ScopeName="">TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_CLKx         = PERIOD TIMEGRP         &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_CLKx&quot;         TS_clkin_p / 1.125 HIGH 50%;</twConstName><twItemCnt>7398</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>905</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.284</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/r_RBfull (SLICE_X16Y83.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.060</twSlack><twSrc BELType="RAM">gen_bee3mem/ddr/readBuf/RBfifoA/FIFO36_72_EXP</twSrc><twDest BELType="FF">gen_bee3mem/ddr/r_RBfull</twDest><twTotPathDel>2.473</twTotPathDel><twClkSkew dest = "3.416" src = "3.847">0.431</twClkSkew><twDelConst>3.167</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.150" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.203</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_bee3mem/ddr/readBuf/RBfifoA/FIFO36_72_EXP</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/r_RBfull</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X0Y13.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.277">bufM90</twSrcClk><twPathDel><twSite>RAMB36_X0Y13.ALMOSTFULL</twSite><twDelType>Trcko_AFULL</twDelType><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>gen_bee3mem/ddr/readBuf/RBfifoA/FIFO36_72_EXP</twComp><twBEL>gen_bee3mem/ddr/readBuf/RBfifoA/FIFO36_72_EXP</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y83.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.458</twDelInfo><twComp>gen_bee3mem/ddr/RBfullx</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y83.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>gen_bee3mem/ddr/r_RBfull</twComp><twBEL>gen_bee3mem/ddr/r_RBfull</twBEL></twPathDel><twLogDel>1.015</twLogDel><twRouteDel>1.458</twRouteDel><twTotDel>2.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.444">bufc</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/CalFailed (SLICE_X23Y99.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.453</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/FailX</twSrc><twDest BELType="FF">gen_bee3mem/ddr/CalFailed</twDest><twTotPathDel>2.143</twTotPathDel><twClkSkew dest = "3.406" src = "3.774">0.368</twClkSkew><twDelConst>3.167</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.150" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.203</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_bee3mem/ddr/FailX</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/CalFailed</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.277">bufM90</twSrcClk><twPathDel><twSite>SLICE_X6Y76.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>gen_bee3mem/ddr/FailX</twComp><twBEL>gen_bee3mem/ddr/FailX</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y99.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.701</twDelInfo><twComp>gen_bee3mem/ddr/FailX</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>gen_bee3mem/CalFailed</twComp><twBEL>gen_bee3mem/ddr/CalFailed</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>1.701</twRouteDel><twTotDel>2.143</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.444">bufc</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="84" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/OB/numOps[0] (SLICE_X73Y116.C2), 84 paths
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.681</twSlack><twSrc BELType="RAM">gen_bee3mem/ddr/addrFifo/FIFO18_36_inst</twSrc><twDest BELType="FF">gen_bee3mem/ddr/OB/numOps[0]</twDest><twTotPathDel>7.450</twTotPathDel><twClkSkew dest = "0.528" src = "0.758">0.230</twClkSkew><twDelConst>8.444</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.150" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.083</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>gen_bee3mem/ddr/addrFifo/FIFO18_36_inst</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/OB/numOps[0]</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X3Y20.REGCLKARDRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bufc</twSrcClk><twPathDel><twSite>RAMB36_X3Y20.DOADOL9</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>gen_bee3mem/ddr/addrFifo/FIFO18_36_inst</twComp><twBEL>gen_bee3mem/ddr/addrFifo/FIFO18_36_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y114.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.033</twDelInfo><twComp>gen_bee3mem/ddr/addrFifo/AD[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/OB/numOps_bank[1]</twComp><twBEL>gen_bee3mem/ddr/addrFifo/FIFO18_36_inst_RNIIEP_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y109.C2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.505</twDelInfo><twComp>gen_bee3mem/ddr/AD_1[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/OB/rowOut[4]</twComp><twBEL>gen_bee3mem/ddr/OB/genblk27.rowMem[4].rowElement/rbx/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y109.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>gen_bee3mem/ddr/OB/rowOut[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y109.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>gen_bee3mem/ddr/OB/rowEqual_0_I_34/O</twComp><twBEL>gen_bee3mem/ddr/OB/rowEqual_0_I_22</twBEL><twBEL>gen_bee3mem/ddr/OB/rowEqual_0_I_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y110.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>gen_bee3mem/ddr/OB/rowEqual_0_I_34/O</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y110.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>gen_bee3mem/ddr/OB/rowEqual</twComp><twBEL>gen_bee3mem/ddr/OB/rowEqual_0_I_45</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y116.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>gen_bee3mem/ddr/OB/rowEqual</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>gen_bee3mem/ddr/numOps[1]</twComp><twBEL>gen_bee3mem/ddr/OB/numOps_RNO[0]</twBEL><twBEL>gen_bee3mem/ddr/OB/numOps[0]</twBEL></twPathDel><twLogDel>1.839</twLogDel><twRouteDel>5.611</twRouteDel><twTotDel>7.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.444">bufc</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.743</twSlack><twSrc BELType="RAM">gen_bee3mem/ddr/addrFifo/FIFO18_36_inst</twSrc><twDest BELType="FF">gen_bee3mem/ddr/OB/numOps[0]</twDest><twTotPathDel>7.388</twTotPathDel><twClkSkew dest = "0.528" src = "0.758">0.230</twClkSkew><twDelConst>8.444</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.150" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.083</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>gen_bee3mem/ddr/addrFifo/FIFO18_36_inst</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/OB/numOps[0]</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X3Y20.REGCLKARDRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bufc</twSrcClk><twPathDel><twSite>RAMB36_X3Y20.DOADOL9</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>gen_bee3mem/ddr/addrFifo/FIFO18_36_inst</twComp><twBEL>gen_bee3mem/ddr/addrFifo/FIFO18_36_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y114.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.033</twDelInfo><twComp>gen_bee3mem/ddr/addrFifo/AD[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/OB/numOps_bank[1]</twComp><twBEL>gen_bee3mem/ddr/addrFifo/FIFO18_36_inst_RNIIEP_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y110.B2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>gen_bee3mem/ddr/AD_1[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y110.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.249</twDelInfo><twComp>gen_bee3mem/ddr/OB/rowOut[13]</twComp><twBEL>gen_bee3mem/ddr/OB/genblk27.rowMem[3].rowElement/rbx/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y109.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>gen_bee3mem/ddr/OB/rowOut[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y109.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>gen_bee3mem/ddr/OB/rowEqual_0_I_34/O</twComp><twBEL>gen_bee3mem/ddr/OB/rowEqual_0_I_22</twBEL><twBEL>gen_bee3mem/ddr/OB/rowEqual_0_I_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y110.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>gen_bee3mem/ddr/OB/rowEqual_0_I_34/O</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y110.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>gen_bee3mem/ddr/OB/rowEqual</twComp><twBEL>gen_bee3mem/ddr/OB/rowEqual_0_I_45</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y116.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>gen_bee3mem/ddr/OB/rowEqual</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>gen_bee3mem/ddr/numOps[1]</twComp><twBEL>gen_bee3mem/ddr/OB/numOps_RNO[0]</twBEL><twBEL>gen_bee3mem/ddr/OB/numOps[0]</twBEL></twPathDel><twLogDel>1.994</twLogDel><twRouteDel>5.394</twRouteDel><twTotDel>7.388</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.444">bufc</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.799</twSlack><twSrc BELType="RAM">gen_bee3mem/ddr/addrFifo/FIFO18_36_inst</twSrc><twDest BELType="FF">gen_bee3mem/ddr/OB/numOps[0]</twDest><twTotPathDel>7.332</twTotPathDel><twClkSkew dest = "0.528" src = "0.758">0.230</twClkSkew><twDelConst>8.444</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.150" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.083</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>gen_bee3mem/ddr/addrFifo/FIFO18_36_inst</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/OB/numOps[0]</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X3Y20.REGCLKARDRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bufc</twSrcClk><twPathDel><twSite>RAMB36_X3Y20.DOADOL8</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>gen_bee3mem/ddr/addrFifo/FIFO18_36_inst</twComp><twBEL>gen_bee3mem/ddr/addrFifo/FIFO18_36_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y114.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.651</twDelInfo><twComp>gen_bee3mem/ddr/addrFifo/AD[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y114.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/OB/numOps_bank[1]</twComp><twBEL>gen_bee3mem/ddr/addrFifo/FIFO18_36_inst_RNIIEP</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y109.C1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>gen_bee3mem/ddr/AD_1[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/OB/rowOut[4]</twComp><twBEL>gen_bee3mem/ddr/OB/genblk27.rowMem[4].rowElement/rbx/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y109.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>gen_bee3mem/ddr/OB/rowOut[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y109.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>gen_bee3mem/ddr/OB/rowEqual_0_I_34/O</twComp><twBEL>gen_bee3mem/ddr/OB/rowEqual_0_I_22</twBEL><twBEL>gen_bee3mem/ddr/OB/rowEqual_0_I_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y110.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>gen_bee3mem/ddr/OB/rowEqual_0_I_34/O</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y110.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>gen_bee3mem/ddr/OB/rowEqual</twComp><twBEL>gen_bee3mem/ddr/OB/rowEqual_0_I_45</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y116.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>gen_bee3mem/ddr/OB/rowEqual</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>gen_bee3mem/ddr/numOps[1]</twComp><twBEL>gen_bee3mem/ddr/OB/numOps_RNO[0]</twBEL><twBEL>gen_bee3mem/ddr/OB/numOps[0]</twBEL></twPathDel><twLogDel>1.839</twLogDel><twRouteDel>5.493</twRouteDel><twTotDel>7.332</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.444">bufc</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_CLKx
        = PERIOD TIMEGRP
        &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_CLKx&quot;
        TS_clkin_p / 1.125 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/CReset_2 (SLICE_X59Y121.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.121</twSlack><twSrc BELType="FF">gen_bee3mem/TC5x/ResetDDR</twSrc><twDest BELType="FF">gen_bee3mem/ddr/CReset_2</twDest><twTotPathDel>0.586</twTotPathDel><twClkSkew dest = "3.666" src = "3.414">-0.252</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.213</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_bee3mem/TC5x/ResetDDR</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/CReset_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">p0buf</twSrcClk><twPathDel><twSite>SLICE_X63Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_bee3mem/ResetDDR</twComp><twBEL>gen_bee3mem/TC5x/ResetDDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y121.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.368</twDelInfo><twComp>gen_bee3mem/ResetDDR</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y121.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.196</twDelInfo><twComp>gen_bee3mem/ddr/CReset_4</twComp><twBEL>gen_bee3mem/ddr/CReset_2_RNO</twBEL><twBEL>gen_bee3mem/ddr/CReset_2</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.368</twRouteDel><twTotDel>0.586</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">bufc</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/CReset_1 (SLICE_X59Y121.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.123</twSlack><twSrc BELType="FF">gen_bee3mem/TC5x/ResetDDR</twSrc><twDest BELType="FF">gen_bee3mem/ddr/CReset_1</twDest><twTotPathDel>0.588</twTotPathDel><twClkSkew dest = "3.666" src = "3.414">-0.252</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.213</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_bee3mem/TC5x/ResetDDR</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/CReset_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">p0buf</twSrcClk><twPathDel><twSite>SLICE_X63Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_bee3mem/ResetDDR</twComp><twBEL>gen_bee3mem/TC5x/ResetDDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y121.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.371</twDelInfo><twComp>gen_bee3mem/ResetDDR</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y121.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>gen_bee3mem/ddr/CReset_4</twComp><twBEL>gen_bee3mem/ddr/CReset_1_RNO</twBEL><twBEL>gen_bee3mem/ddr/CReset_1</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.371</twRouteDel><twTotDel>0.588</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">bufc</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/altAddr[8] (SLICE_X74Y120.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.166</twSlack><twSrc BELType="FF">gen_bee3mem/TC5x/injectTC5address</twSrc><twDest BELType="FF">gen_bee3mem/ddr/altAddr[8]</twDest><twTotPathDel>0.661</twTotPathDel><twClkSkew dest = "3.769" src = "3.487">-0.282</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.213</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_bee3mem/TC5x/injectTC5address</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/altAddr[8]</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X76Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">p0buf</twSrcClk><twPathDel><twSite>SLICE_X76Y122.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>gen_bee3mem/injectTC5address</twComp><twBEL>gen_bee3mem/TC5x/injectTC5address</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>gen_bee3mem/injectTC5address</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y120.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>gen_bee3mem/ddr/altAddr[9]</twComp><twBEL>gen_bee3mem/ddr/altAddr_11_i_m2[8]</twBEL><twBEL>gen_bee3mem/ddr/altAddr[8]</twBEL></twPathDel><twLogDel>0.238</twLogDel><twRouteDel>0.423</twRouteDel><twTotDel>0.661</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">bufc</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="140"><twPinLimitBanner>Component Switching Limit Checks: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_CLKx
        = PERIOD TIMEGRP
        &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_CLKx&quot;
        TS_clkin_p / 1.125 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="141" type="MINPERIOD" name="Trper_RDCLK" slack="6.222" period="8.444" constraintValue="8.444" deviceLimit="2.222" freqLimit="450.045" physResource="gen_bee3mem/ddr/addrFifo/FIFO18_36_inst/RDCLK" logResource="gen_bee3mem/ddr/addrFifo/FIFO18_36_inst/RDCLK" locationPin="RAMB36_X3Y20.CLKARDCLKL" clockNet="bufc"/><twPinLimit anchorID="142" type="MINLOWPULSE" name="Twpl" slack="6.444" period="8.444" constraintValue="4.222" deviceLimit="1.000" physResource="gen_bee3mem/ddr/OB/rowOut[12]/CLK" logResource="gen_bee3mem/ddr/OB/genblk27.rowMem[12].rowElement/rbx/DP/CLK" locationPin="SLICE_X84Y111.CLK" clockNet="bufc"/><twPinLimit anchorID="143" type="MINHIGHPULSE" name="Twph" slack="6.444" period="8.444" constraintValue="4.222" deviceLimit="1.000" physResource="gen_bee3mem/ddr/OB/rowOut[12]/CLK" logResource="gen_bee3mem/ddr/OB/genblk27.rowMem[12].rowElement/rbx/DP/CLK" locationPin="SLICE_X84Y111.CLK" clockNet="bufc"/></twPinLimitRpt></twConst><twConst anchorID="144" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_gen_eth_dma_master_gigaeth_genblk87_genblk88_macgmii_dfs_clkfx = PERIOD         TIMEGRP         &quot;gen_eth_dma_master_gigaeth_genblk87_genblk88_macgmii_dfs_clkfx&quot; 7.6         ns HIGH 50%;</twConstName><twItemCnt>435</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>95</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.318</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[2] (OLOGIC_X2Y45.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.282</twSlack><twSrc BELType="CPU">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twSrc><twDest BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[2]</twDest><twTotPathDel>6.997</twTotPathDel><twClkSkew dest = "1.537" src = "1.729">0.192</twClkSkew><twDelConst>7.600</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.187" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.129</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='CPU'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twSrc><twDest BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[2]</twDest><twLogLvls>0</twLogLvls><twSrcSite>TEMAC_X0Y0.PHYEMAC0TXGMIIMIICLKIN</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock</twSrcClk><twPathDel><twSite>TEMAC_X0Y0.EMAC0PHYTXD2</twSite><twDelType>Tmaccko_TXD</twDelType><twDelInfo twEdge="twRising">2.200</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y45.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.363</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/TXD_FROM_MAC[2]</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y45.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>PHY_TXD_c[2]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[2]</twBEL></twPathDel><twLogDel>2.634</twLogDel><twRouteDel>4.363</twRouteDel><twTotDel>6.997</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.600">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[6] (OLOGIC_X2Y41.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.293</twSlack><twSrc BELType="CPU">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twSrc><twDest BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[6]</twDest><twTotPathDel>6.988</twTotPathDel><twClkSkew dest = "1.539" src = "1.729">0.190</twClkSkew><twDelConst>7.600</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.187" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.129</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='CPU'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twSrc><twDest BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[6]</twDest><twLogLvls>0</twLogLvls><twSrcSite>TEMAC_X0Y0.PHYEMAC0TXGMIIMIICLKIN</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock</twSrcClk><twPathDel><twSite>TEMAC_X0Y0.EMAC0PHYTXD6</twSite><twDelType>Tmaccko_TXD</twDelType><twDelInfo twEdge="twRising">2.200</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.354</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/TXD_FROM_MAC[6]</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y41.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>PHY_TXD_c[6]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[6]</twBEL></twPathDel><twLogDel>2.634</twLogDel><twRouteDel>4.354</twRouteDel><twTotDel>6.988</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.600">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[4] (OLOGIC_X2Y43.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.534</twSlack><twSrc BELType="CPU">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twSrc><twDest BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[4]</twDest><twTotPathDel>6.746</twTotPathDel><twClkSkew dest = "1.538" src = "1.729">0.191</twClkSkew><twDelConst>7.600</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.187" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.129</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='CPU'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twSrc><twDest BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[4]</twDest><twLogLvls>0</twLogLvls><twSrcSite>TEMAC_X0Y0.PHYEMAC0TXGMIIMIICLKIN</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock</twSrcClk><twPathDel><twSite>TEMAC_X0Y0.EMAC0PHYTXD4</twSite><twDelType>Tmaccko_TXD</twDelType><twDelInfo twEdge="twRising">2.200</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.112</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/TXD_FROM_MAC[4]</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>PHY_TXD_c[4]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[4]</twBEL></twPathDel><twLogDel>2.634</twLogDel><twRouteDel>4.112</twRouteDel><twTotDel>6.746</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.600">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gen_eth_dma_master_gigaeth_genblk87_genblk88_macgmii_dfs_clkfx = PERIOD
        TIMEGRP
        &quot;gen_eth_dma_master_gigaeth_genblk87_genblk88_macgmii_dfs_clkfx&quot; 7.6
        ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[4] (SLICE_X90Y70.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.530</twSlack><twSrc BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[3]</twSrc><twDest BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[4]</twDest><twTotPathDel>0.530</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[3]</twSrc><twDest BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[4]</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.600">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock</twSrcClk><twPathDel><twSite>SLICE_X90Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[4]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[3]</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y70.D6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">0.311</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[3]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y70.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[4]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state_ns_i_i[4]</twBEL><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[4]</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>0.530</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.600">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[2] (SLICE_X90Y70.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.558</twSlack><twSrc BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[2]</twSrc><twDest BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[2]</twDest><twTotPathDel>0.558</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[2]</twSrc><twDest BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[2]</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.600">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock</twSrcClk><twPathDel><twSite>SLICE_X90Y70.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[4]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[2]</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y70.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.339</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[2]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y70.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[4]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state_ns_i_i[2]</twBEL><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[2]</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.339</twRouteDel><twTotDel>0.558</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.600">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[2] (SLICE_X91Y70.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.565</twSlack><twSrc BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[2]</twSrc><twDest BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[2]</twDest><twTotPathDel>0.565</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[2]</twSrc><twDest BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[2]</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.600">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock</twSrcClk><twPathDel><twSite>SLICE_X91Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[2]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[2]</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y70.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.343</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[2]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X91Y70.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.192</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[2]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count_en_2_lut6_2_o5</twBEL><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[2]</twBEL></twPathDel><twLogDel>0.222</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>0.565</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.600">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="157"><twPinLimitBanner>Component Switching Limit Checks: TS_gen_eth_dma_master_gigaeth_genblk87_genblk88_macgmii_dfs_clkfx = PERIOD
        TIMEGRP
        &quot;gen_eth_dma_master_gigaeth_genblk87_genblk88_macgmii_dfs_clkfx&quot; 7.6
        ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="158" type="MINHIGHPULSE" name="Tospwh" slack="5.200" period="7.600" constraintValue="3.800" deviceLimit="1.200" physResource="PHY_GTXCLK_c/SR" logResource="gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMIIoddr/SR" locationPin="OLOGIC_X1Y211.SR" clockNet="eth_rst"/><twPinLimit anchorID="159" type="MINHIGHPULSE" name="Tospwh" slack="5.200" period="7.600" constraintValue="3.800" deviceLimit="1.200" physResource="PHY_TXEN_c/SR" logResource="gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TX_EN/SR" locationPin="OLOGIC_X2Y48.SR" clockNet="eth_rst"/><twPinLimit anchorID="160" type="MINHIGHPULSE" name="Tospwh" slack="5.200" period="7.600" constraintValue="3.800" deviceLimit="1.200" physResource="PHY_TXER_c/SR" logResource="gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TX_ER/SR" locationPin="OLOGIC_X2Y49.SR" clockNet="eth_rst"/></twPinLimitRpt></twConst><twConst anchorID="161" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk0 = PERIOD         TIMEGRP &quot;gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk0&quot;         TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx HIGH         50%;</twConstName><twItemCnt>7759218</twItemCnt><twErrCntSetup>14</twErrCntSetup><twErrCntEndPt>15</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>23520</twEndPtCnt><twPathErrCnt>15</twPathErrCnt><twMinPer>10.676</twMinPer></twConstHead><twPathRptBanner iPaths="289" iCriticalPaths="1" sType="EndPoint">Paths for end point gen_cpu/gen_de/regr.ts.inst[16] (SLICE_X30Y86.SR), 289 paths
</twPathRptBanner><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.061</twSlack><twSrc BELType="FF">gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_fast</twSrc><twDest BELType="FF">gen_cpu/gen_de/regr.ts.inst[16]</twDest><twTotPathDel>4.666</twTotPathDel><twClkSkew dest = "3.376" src = "3.672">0.296</twClkSkew><twDelConst>5.278</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.284" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.377</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_fast</twSrc><twDest BELType='FF'>gen_cpu/gen_de/regr.ts.inst[16]</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twSrcClk><twPathDel><twSite>SLICE_X24Y79.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>gen_cpu/gen_immu/valid_fast</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_fast</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y77.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>gen_cpu/gen_immu/valid_fast</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_immu/lvl[1]</twComp><twBEL>gen_cpu/gen_immu/un1_icache_de_in.paddr_0_a3</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y80.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>gen_cpu/gen_immu/paddr</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_memctrl/bus_mux/data_0[99]</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/delr_de.pte.ppn_RNIT55O[23]</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y81.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>gen_cpu/ppn_RNIT55O[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y81.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>gen_cpu/gen_icache/cache_hit</twComp><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_77</twBEL><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y84.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>gen_cpu/cache_hit_1_data_tmp[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y84.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/inst_0[21]</twComp><twBEL>gen_cpu/gen_de/regr.ts.inst_mb</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.332</twDelInfo><twComp>gen_cpu/gen_de/inst_mb</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y86.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>gen_cpu/inst_0[17]</twComp><twBEL>gen_cpu/gen_de/regr.ts.inst[16]</twBEL></twPathDel><twLogDel>1.754</twLogDel><twRouteDel>2.912</twRouteDel><twTotDel>4.666</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.555">dll_clk0_buf</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.035</twSlack><twSrc BELType="FF">gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid</twSrc><twDest BELType="FF">gen_cpu/gen_de/regr.ts.inst[16]</twDest><twTotPathDel>4.621</twTotPathDel><twClkSkew dest = "3.376" src = "3.621">0.245</twClkSkew><twDelConst>5.278</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.284" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.377</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid</twSrc><twDest BELType='FF'>gen_cpu/gen_de/regr.ts.inst[16]</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X29Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twSrcClk><twPathDel><twSite>SLICE_X29Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>gen_cpu/valid_6</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y78.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>gen_cpu/valid_6</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y78.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>gen_cpu/r_flush_op</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/svbl_641.un3_tlbram2iu.pte_i_m4_lut6_2_o5[3]</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>gen_cpu/gen_immu/N_369_i</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/un1_gen_immu_i_2_i_reto[11]</twComp><twBEL>gen_cpu/gen_immu/svbl_778.un1_exception_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y84.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>gen_cpu/un1_gen_immu_i_2_i[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y84.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/inst_0[21]</twComp><twBEL>gen_cpu/gen_de/regr.ts.inst_sn_lut6_2_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y84.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>gen_cpu/gen_de/inst_sn</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y84.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/inst_0[21]</twComp><twBEL>gen_cpu/gen_de/regr.ts.inst_mb</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.332</twDelInfo><twComp>gen_cpu/gen_de/inst_mb</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y86.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>gen_cpu/inst_0[17]</twComp><twBEL>gen_cpu/gen_de/regr.ts.inst[16]</twBEL></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.108</twRouteDel><twTotDel>4.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.555">dll_clk0_buf</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.036</twSlack><twSrc BELType="FF">gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_rep1</twSrc><twDest BELType="FF">gen_cpu/gen_de/regr.ts.inst[16]</twDest><twTotPathDel>4.576</twTotPathDel><twClkSkew dest = "3.376" src = "3.665">0.289</twClkSkew><twDelConst>5.278</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.284" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.377</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_rep1</twSrc><twDest BELType='FF'>gen_cpu/gen_de/regr.ts.inst[16]</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X25Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twSrcClk><twPathDel><twSite>SLICE_X25Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/valid_rep1</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_rep1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y77.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/valid_rep1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/l[8]</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/tlbram2iu.lvl_i_m2[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y82.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>gen_cpu/lvl_i_m2[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/un1_gen_if[174]</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/svbl_641.un3_tlbram2iu.pte_i_m2_RNIVVJP[10]</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>gen_cpu/N_41_i</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O</twComp><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_33</twBEL><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y81.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>gen_cpu/gen_icache/cache_hit</twComp><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y84.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>gen_cpu/cache_hit_1_data_tmp[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y84.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/inst_0[21]</twComp><twBEL>gen_cpu/gen_de/regr.ts.inst_mb</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.332</twDelInfo><twComp>gen_cpu/gen_de/inst_mb</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y86.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>gen_cpu/inst_0[17]</twComp><twBEL>gen_cpu/gen_de/regr.ts.inst[16]</twBEL></twPathDel><twLogDel>2.054</twLogDel><twRouteDel>2.522</twRouteDel><twTotDel>4.576</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.555">dll_clk0_buf</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="289" iCriticalPaths="1" sType="EndPoint">Paths for end point gen_cpu/gen_de/regr.ts.inst[19] (SLICE_X31Y86.SR), 289 paths
</twPathRptBanner><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.061</twSlack><twSrc BELType="FF">gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_fast</twSrc><twDest BELType="FF">gen_cpu/gen_de/regr.ts.inst[19]</twDest><twTotPathDel>4.666</twTotPathDel><twClkSkew dest = "3.376" src = "3.672">0.296</twClkSkew><twDelConst>5.278</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.284" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.377</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_fast</twSrc><twDest BELType='FF'>gen_cpu/gen_de/regr.ts.inst[19]</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twSrcClk><twPathDel><twSite>SLICE_X24Y79.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>gen_cpu/gen_immu/valid_fast</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_fast</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y77.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>gen_cpu/gen_immu/valid_fast</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_immu/lvl[1]</twComp><twBEL>gen_cpu/gen_immu/un1_icache_de_in.paddr_0_a3</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y80.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>gen_cpu/gen_immu/paddr</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_memctrl/bus_mux/data_0[99]</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/delr_de.pte.ppn_RNIT55O[23]</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y81.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>gen_cpu/ppn_RNIT55O[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y81.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>gen_cpu/gen_icache/cache_hit</twComp><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_77</twBEL><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y84.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>gen_cpu/cache_hit_1_data_tmp[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y84.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/inst_0[21]</twComp><twBEL>gen_cpu/gen_de/regr.ts.inst_mb</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.332</twDelInfo><twComp>gen_cpu/gen_de/inst_mb</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y86.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>gen_cpu/inst_0[20]</twComp><twBEL>gen_cpu/gen_de/regr.ts.inst[19]</twBEL></twPathDel><twLogDel>1.754</twLogDel><twRouteDel>2.912</twRouteDel><twTotDel>4.666</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.555">dll_clk0_buf</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.035</twSlack><twSrc BELType="FF">gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid</twSrc><twDest BELType="FF">gen_cpu/gen_de/regr.ts.inst[19]</twDest><twTotPathDel>4.621</twTotPathDel><twClkSkew dest = "3.376" src = "3.621">0.245</twClkSkew><twDelConst>5.278</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.284" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.377</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid</twSrc><twDest BELType='FF'>gen_cpu/gen_de/regr.ts.inst[19]</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X29Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twSrcClk><twPathDel><twSite>SLICE_X29Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>gen_cpu/valid_6</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y78.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>gen_cpu/valid_6</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y78.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>gen_cpu/r_flush_op</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/svbl_641.un3_tlbram2iu.pte_i_m4_lut6_2_o5[3]</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>gen_cpu/gen_immu/N_369_i</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/un1_gen_immu_i_2_i_reto[11]</twComp><twBEL>gen_cpu/gen_immu/svbl_778.un1_exception_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y84.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>gen_cpu/un1_gen_immu_i_2_i[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y84.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/inst_0[21]</twComp><twBEL>gen_cpu/gen_de/regr.ts.inst_sn_lut6_2_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y84.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>gen_cpu/gen_de/inst_sn</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y84.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/inst_0[21]</twComp><twBEL>gen_cpu/gen_de/regr.ts.inst_mb</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.332</twDelInfo><twComp>gen_cpu/gen_de/inst_mb</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y86.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>gen_cpu/inst_0[20]</twComp><twBEL>gen_cpu/gen_de/regr.ts.inst[19]</twBEL></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.108</twRouteDel><twTotDel>4.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.555">dll_clk0_buf</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.036</twSlack><twSrc BELType="FF">gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_rep1</twSrc><twDest BELType="FF">gen_cpu/gen_de/regr.ts.inst[19]</twDest><twTotPathDel>4.576</twTotPathDel><twClkSkew dest = "3.376" src = "3.665">0.289</twClkSkew><twDelConst>5.278</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.284" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.377</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_rep1</twSrc><twDest BELType='FF'>gen_cpu/gen_de/regr.ts.inst[19]</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X25Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twSrcClk><twPathDel><twSite>SLICE_X25Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/valid_rep1</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_rep1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y77.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/valid_rep1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/l[8]</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/tlbram2iu.lvl_i_m2[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y82.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>gen_cpu/lvl_i_m2[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/un1_gen_if[174]</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/svbl_641.un3_tlbram2iu.pte_i_m2_RNIVVJP[10]</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>gen_cpu/N_41_i</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O</twComp><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_33</twBEL><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y81.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>gen_cpu/gen_icache/cache_hit</twComp><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y84.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>gen_cpu/cache_hit_1_data_tmp[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y84.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/inst_0[21]</twComp><twBEL>gen_cpu/gen_de/regr.ts.inst_mb</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.332</twDelInfo><twComp>gen_cpu/gen_de/inst_mb</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y86.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>gen_cpu/inst_0[20]</twComp><twBEL>gen_cpu/gen_de/regr.ts.inst[19]</twBEL></twPathDel><twLogDel>2.054</twLogDel><twRouteDel>2.522</twRouteDel><twTotDel>4.576</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.555">dll_clk0_buf</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="289" iCriticalPaths="1" sType="EndPoint">Paths for end point gen_cpu/gen_de/regr.ts.inst[20] (SLICE_X31Y86.SR), 289 paths
</twPathRptBanner><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.061</twSlack><twSrc BELType="FF">gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_fast</twSrc><twDest BELType="FF">gen_cpu/gen_de/regr.ts.inst[20]</twDest><twTotPathDel>4.666</twTotPathDel><twClkSkew dest = "3.376" src = "3.672">0.296</twClkSkew><twDelConst>5.278</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.284" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.377</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_fast</twSrc><twDest BELType='FF'>gen_cpu/gen_de/regr.ts.inst[20]</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twSrcClk><twPathDel><twSite>SLICE_X24Y79.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>gen_cpu/gen_immu/valid_fast</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_fast</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y77.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>gen_cpu/gen_immu/valid_fast</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_immu/lvl[1]</twComp><twBEL>gen_cpu/gen_immu/un1_icache_de_in.paddr_0_a3</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y80.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>gen_cpu/gen_immu/paddr</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_memctrl/bus_mux/data_0[99]</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/delr_de.pte.ppn_RNIT55O[23]</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y81.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>gen_cpu/ppn_RNIT55O[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y81.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>gen_cpu/gen_icache/cache_hit</twComp><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_77</twBEL><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y84.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>gen_cpu/cache_hit_1_data_tmp[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y84.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/inst_0[21]</twComp><twBEL>gen_cpu/gen_de/regr.ts.inst_mb</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.332</twDelInfo><twComp>gen_cpu/gen_de/inst_mb</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y86.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>gen_cpu/inst_0[20]</twComp><twBEL>gen_cpu/gen_de/regr.ts.inst[20]</twBEL></twPathDel><twLogDel>1.754</twLogDel><twRouteDel>2.912</twRouteDel><twTotDel>4.666</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.555">dll_clk0_buf</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.035</twSlack><twSrc BELType="FF">gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid</twSrc><twDest BELType="FF">gen_cpu/gen_de/regr.ts.inst[20]</twDest><twTotPathDel>4.621</twTotPathDel><twClkSkew dest = "3.376" src = "3.621">0.245</twClkSkew><twDelConst>5.278</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.284" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.377</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid</twSrc><twDest BELType='FF'>gen_cpu/gen_de/regr.ts.inst[20]</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X29Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twSrcClk><twPathDel><twSite>SLICE_X29Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>gen_cpu/valid_6</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y78.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>gen_cpu/valid_6</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y78.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>gen_cpu/r_flush_op</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/svbl_641.un3_tlbram2iu.pte_i_m4_lut6_2_o5[3]</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>gen_cpu/gen_immu/N_369_i</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/un1_gen_immu_i_2_i_reto[11]</twComp><twBEL>gen_cpu/gen_immu/svbl_778.un1_exception_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y84.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>gen_cpu/un1_gen_immu_i_2_i[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y84.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/inst_0[21]</twComp><twBEL>gen_cpu/gen_de/regr.ts.inst_sn_lut6_2_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y84.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>gen_cpu/gen_de/inst_sn</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y84.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/inst_0[21]</twComp><twBEL>gen_cpu/gen_de/regr.ts.inst_mb</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.332</twDelInfo><twComp>gen_cpu/gen_de/inst_mb</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y86.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>gen_cpu/inst_0[20]</twComp><twBEL>gen_cpu/gen_de/regr.ts.inst[20]</twBEL></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.108</twRouteDel><twTotDel>4.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.555">dll_clk0_buf</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.036</twSlack><twSrc BELType="FF">gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_rep1</twSrc><twDest BELType="FF">gen_cpu/gen_de/regr.ts.inst[20]</twDest><twTotPathDel>4.576</twTotPathDel><twClkSkew dest = "3.376" src = "3.665">0.289</twClkSkew><twDelConst>5.278</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.284" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.377</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_rep1</twSrc><twDest BELType='FF'>gen_cpu/gen_de/regr.ts.inst[20]</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X25Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twSrcClk><twPathDel><twSite>SLICE_X25Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/valid_rep1</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_rep1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y77.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/valid_rep1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/l[8]</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/tlbram2iu.lvl_i_m2[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y82.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>gen_cpu/lvl_i_m2[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/un1_gen_if[174]</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/svbl_641.un3_tlbram2iu.pte_i_m2_RNIVVJP[10]</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>gen_cpu/N_41_i</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O</twComp><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_33</twBEL><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y81.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>gen_cpu/gen_icache/cache_hit</twComp><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y84.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>gen_cpu/cache_hit_1_data_tmp[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y84.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/inst_0[21]</twComp><twBEL>gen_cpu/gen_de/regr.ts.inst_mb</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.332</twDelInfo><twComp>gen_cpu/gen_de/inst_mb</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y86.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>gen_cpu/inst_0[20]</twComp><twBEL>gen_cpu/gen_de/regr.ts.inst[20]</twBEL></twPathDel><twLogDel>2.054</twLogDel><twRouteDel>2.522</twRouteDel><twTotDel>4.576</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.555">dll_clk0_buf</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk0 = PERIOD
        TIMEGRP &quot;gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk0&quot;
        TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point gen_cpu/gen_de/regr.immu_data.l[8] (SLICE_X26Y77.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.033</twSlack><twSrc BELType="FF">gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_rep1</twSrc><twDest BELType="FF">gen_cpu/gen_de/regr.immu_data.l[8]</twDest><twTotPathDel>0.639</twTotPathDel><twClkSkew dest = "3.704" src = "3.409">-0.295</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.284" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.377</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_rep1</twSrc><twDest BELType='FF'>gen_cpu/gen_de/regr.immu_data.l[8]</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.555">dll_clk2x_buf</twSrcClk><twPathDel><twSite>SLICE_X25Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/valid_rep1</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_rep1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y77.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.420</twDelInfo><twComp>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/valid_rep1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y77.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>gen_cpu/l[8]</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/tlbram2iu.lvl_i_m2[0]</twBEL><twBEL>gen_cpu/gen_de/regr.immu_data.l[8]</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.420</twRouteDel><twTotDel>0.639</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.555">dll_clk0_buf</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/deser_ecc_parity[29] (SLICE_X58Y67.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">gen_cpu/gen_memctrl/r_dmem_out[0].res.data.ecc_parity.D[13]</twSrc><twDest BELType="FF">gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/deser_ecc_parity[29]</twDest><twTotPathDel>0.688</twTotPathDel><twClkSkew dest = "3.517" src = "3.206">-0.311</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.284" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.377</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_cpu/gen_memctrl/r_dmem_out[0].res.data.ecc_parity.D[13]</twSrc><twDest BELType='FF'>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/deser_ecc_parity[29]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.555">dll_clk2x_buf</twSrcClk><twPathDel><twSite>SLICE_X49Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_cpu/D_2[15]</twComp><twBEL>gen_cpu/gen_memctrl/r_dmem_out[0].res.data.ecc_parity.D[13]</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y67.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>gen_cpu/D_2[13]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y67.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/deser_ecc_parity[31]</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/deser_ecc_parity[29]</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>0.688</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.555">dll_clk0_buf</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_cpu/gen_if/delr.spr.npc[14] (SLICE_X52Y109.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.002</twSlack><twSrc BELType="FF">gen_cpu/gen_if/genblk155.genblk156.spreg/sprdo.npc[14]</twSrc><twDest BELType="FF">gen_cpu/gen_if/delr.spr.npc[14]</twDest><twTotPathDel>0.640</twTotPathDel><twClkSkew dest = "3.553" src = "3.292">-0.261</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.284" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.377</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_cpu/gen_if/genblk155.genblk156.spreg/sprdo.npc[14]</twSrc><twDest BELType='FF'>gen_cpu/gen_if/delr.spr.npc[14]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.555">dll_clk2x_buf</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>gen_cpu/gen_if/un1_spreg_1[115]</twComp><twBEL>gen_cpu/gen_if/genblk155.genblk156.spreg/sprdo.npc[14]</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y109.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.437</twDelInfo><twComp>gen_cpu/gen_if/un1_spreg_1[112]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y109.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>gen_cpu/gen_if/npc[15]</twComp><twBEL>gen_cpu/gen_if/delr.spr.npc[14]</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.437</twRouteDel><twTotDel>0.640</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.555">dll_clk0_buf</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="186"><twPinLimitBanner>Component Switching Limit Checks: TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk0 = PERIOD
        TIMEGRP &quot;gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk0&quot;
        TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="187" type="MINPERIOD" name="Trper_CLKA" slack="7.490" period="10.555" constraintValue="10.555" deviceLimit="3.065" freqLimit="326.264" physResource="gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram/RDCLKL" logResource="gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram/RDCLKL" locationPin="RAMB36_X3Y15.CLKARDCLKL" clockNet="dll_clk0_buf"/><twPinLimit anchorID="188" type="MINPERIOD" name="Trper_CLKA" slack="7.490" period="10.555" constraintValue="10.555" deviceLimit="3.065" freqLimit="326.264" physResource="gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram/RDCLKU" logResource="gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram/RDCLKU" locationPin="RAMB36_X3Y15.CLKARDCLKU" clockNet="dll_clk0_buf"/><twPinLimit anchorID="189" type="MINPERIOD" name="Trper_CLKA" slack="7.490" period="10.555" constraintValue="10.555" deviceLimit="3.065" freqLimit="326.264" physResource="gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram/RDRCLKL" logResource="gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram/RDRCLKL" locationPin="RAMB36_X3Y15.REGCLKARDRCLKL" clockNet="dll_clk0_buf"/></twPinLimitRpt></twConst><twConst anchorID="190" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk2x = PERIOD         TIMEGRP         &quot;gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk2x&quot;         TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx / 2         HIGH 50%;</twConstName><twItemCnt>110048</twItemCnt><twErrCntSetup>121</twErrCntSetup><twErrCntEndPt>121</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>21672</twEndPtCnt><twPathErrCnt>39035</twPathErrCnt><twMinPer>8.420</twMinPer></twConstHead><twPathRptBanner iPaths="378" iCriticalPaths="351" sType="EndPoint">Paths for end point gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag (RAMB36_X2Y17.ADDRAL7), 378 paths
</twPathRptBanner><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.143</twSlack><twSrc BELType="RAM">gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType="RAM">gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twDest><twTotPathDel>7.637</twTotPathDel><twClkSkew dest = "3.412" src = "3.777">0.365</twClkSkew><twDelConst>5.277</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.365" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.418</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType='RAM'>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB36_X3Y16.REGCLKARDRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dll_clk0_buf</twSrcClk><twPathDel><twSite>RAMB36_X3Y16.DOBDOU2</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y79.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_6[37]</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_large_hit_3_2[0]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un4_l1_hit_1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y79.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un4_l1_hit_1_0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y79.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_large_hit_3_2[0]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.tlb_large_hit_3_2[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y78.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_large_hit_3_2[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y78.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_scy[0]</twBEL><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y76.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/tlbmiss_1</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_RNIOR22[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y75.A5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>gen_cpu/hit_4_0[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/lru_ram_0_rad_reg_fast[8]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_RNIE22D1[1]</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y72.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>gen_cpu/gen_dmmu/g0_3</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/word_seloi_1[0]</twComp><twBEL>gen_cpu/gen_dmmu/svbl_840.decode_mmu_ops_0.svbl_825.svbl_826.v_mmu_probe.op_3_i_a2_RNIJ3EF4_0[2]</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y71.D5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>gen_cpu/N_1244_1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/store_data[7]</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/g0_i_m2_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y17.ADDRAL7</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[1]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y17.CLKARDCLKL</twSite><twDelType>Trcck_ADDR</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twBEL></twPathDel><twLogDel>2.451</twLogDel><twRouteDel>5.186</twRouteDel><twTotDel>7.637</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.081</twSlack><twSrc BELType="RAM">gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType="RAM">gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twDest><twTotPathDel>7.564</twTotPathDel><twClkSkew dest = "3.412" src = "3.788">0.376</twClkSkew><twDelConst>5.277</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.365" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.418</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType='RAM'>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X3Y16.REGCLKARDRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dll_clk0_buf</twSrcClk><twPathDel><twSite>RAMB36_X3Y16.DOBDOL7</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y79.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_6[46]</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y78.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y78.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_scy[0]</twBEL><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y76.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/tlbmiss_1</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_RNIOR22[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y75.A5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>gen_cpu/hit_4_0[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/lru_ram_0_rad_reg_fast[8]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_RNIE22D1[1]</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y72.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>gen_cpu/gen_dmmu/g0_3</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/word_seloi_1[0]</twComp><twBEL>gen_cpu/gen_dmmu/svbl_840.decode_mmu_ops_0.svbl_825.svbl_826.v_mmu_probe.op_3_i_a2_RNIJ3EF4_0[2]</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y71.D5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>gen_cpu/N_1244_1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/store_data[7]</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/g0_i_m2_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y17.ADDRAL7</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[1]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y17.CLKARDCLKL</twSite><twDelType>Trcck_ADDR</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twBEL></twPathDel><twLogDel>2.357</twLogDel><twRouteDel>5.207</twRouteDel><twTotDel>7.564</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.063</twSlack><twSrc BELType="RAM">gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType="RAM">gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twDest><twTotPathDel>7.557</twTotPathDel><twClkSkew dest = "3.412" src = "3.777">0.365</twClkSkew><twDelConst>5.277</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.365" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.418</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType='RAM'>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X3Y16.REGCLKARDRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dll_clk0_buf</twSrcClk><twPathDel><twSite>RAMB36_X3Y16.DOBDOU7</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y79.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_6[47]</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y78.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y78.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_scy[0]</twBEL><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y76.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/tlbmiss_1</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_RNIOR22[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y75.A5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>gen_cpu/hit_4_0[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/lru_ram_0_rad_reg_fast[8]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_RNIE22D1[1]</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y72.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>gen_cpu/gen_dmmu/g0_3</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/word_seloi_1[0]</twComp><twBEL>gen_cpu/gen_dmmu/svbl_840.decode_mmu_ops_0.svbl_825.svbl_826.v_mmu_probe.op_3_i_a2_RNIJ3EF4_0[2]</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y71.D5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>gen_cpu/N_1244_1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/store_data[7]</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/g0_i_m2_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y17.ADDRAL7</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[1]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y17.CLKARDCLKL</twSite><twDelType>Trcck_ADDR</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twBEL></twPathDel><twLogDel>2.357</twLogDel><twRouteDel>5.200</twRouteDel><twTotDel>7.557</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="373" iCriticalPaths="348" sType="EndPoint">Paths for end point gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag (RAMB36_X2Y17.ADDRAL11), 373 paths
</twPathRptBanner><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.050</twSlack><twSrc BELType="RAM">gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType="RAM">gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twDest><twTotPathDel>7.544</twTotPathDel><twClkSkew dest = "3.412" src = "3.777">0.365</twClkSkew><twDelConst>5.277</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.365" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.418</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType='RAM'>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB36_X3Y16.REGCLKARDRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dll_clk0_buf</twSrcClk><twPathDel><twSite>RAMB36_X3Y16.DOBDOU2</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y79.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_6[37]</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_large_hit_3_2[0]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un4_l1_hit_1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y79.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un4_l1_hit_1_0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y79.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_large_hit_3_2[0]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.tlb_large_hit_3_2[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y78.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_large_hit_3_2[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y78.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_scy[0]</twBEL><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y76.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/tlbmiss_1</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_RNIOR22[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y75.A5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>gen_cpu/hit_4_0[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/lru_ram_0_rad_reg_fast[8]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_RNIE22D1[1]</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y72.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>gen_cpu/gen_dmmu/g0_3</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/word_seloi_1[0]</twComp><twBEL>gen_cpu/gen_dmmu/svbl_840.decode_mmu_ops_0.svbl_825.svbl_826.v_mmu_probe.op_3_i_a2_RNIJ3EF4_0[2]</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y72.A5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>gen_cpu/N_1244_1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>un1_gen_gclk_rst_2_34[1]</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[5]</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y17.ADDRAL11</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.256</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[5]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y17.CLKARDCLKL</twSite><twDelType>Trcck_ADDR</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twBEL></twPathDel><twLogDel>2.451</twLogDel><twRouteDel>5.093</twRouteDel><twTotDel>7.544</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.988</twSlack><twSrc BELType="RAM">gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType="RAM">gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twDest><twTotPathDel>7.471</twTotPathDel><twClkSkew dest = "3.412" src = "3.788">0.376</twClkSkew><twDelConst>5.277</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.365" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.418</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType='RAM'>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X3Y16.REGCLKARDRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dll_clk0_buf</twSrcClk><twPathDel><twSite>RAMB36_X3Y16.DOBDOL7</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y79.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_6[46]</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y78.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y78.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_scy[0]</twBEL><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y76.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/tlbmiss_1</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_RNIOR22[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y75.A5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>gen_cpu/hit_4_0[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/lru_ram_0_rad_reg_fast[8]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_RNIE22D1[1]</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y72.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>gen_cpu/gen_dmmu/g0_3</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/word_seloi_1[0]</twComp><twBEL>gen_cpu/gen_dmmu/svbl_840.decode_mmu_ops_0.svbl_825.svbl_826.v_mmu_probe.op_3_i_a2_RNIJ3EF4_0[2]</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y72.A5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>gen_cpu/N_1244_1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>un1_gen_gclk_rst_2_34[1]</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[5]</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y17.ADDRAL11</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.256</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[5]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y17.CLKARDCLKL</twSite><twDelType>Trcck_ADDR</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twBEL></twPathDel><twLogDel>2.357</twLogDel><twRouteDel>5.114</twRouteDel><twTotDel>7.471</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.970</twSlack><twSrc BELType="RAM">gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType="RAM">gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twDest><twTotPathDel>7.464</twTotPathDel><twClkSkew dest = "3.412" src = "3.777">0.365</twClkSkew><twDelConst>5.277</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.365" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.418</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType='RAM'>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X3Y16.REGCLKARDRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dll_clk0_buf</twSrcClk><twPathDel><twSite>RAMB36_X3Y16.DOBDOU7</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y79.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_6[47]</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y78.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y78.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_scy[0]</twBEL><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y76.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/tlbmiss_1</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_RNIOR22[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y75.A5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>gen_cpu/hit_4_0[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/lru_ram_0_rad_reg_fast[8]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_RNIE22D1[1]</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y72.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>gen_cpu/gen_dmmu/g0_3</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/word_seloi_1[0]</twComp><twBEL>gen_cpu/gen_dmmu/svbl_840.decode_mmu_ops_0.svbl_825.svbl_826.v_mmu_probe.op_3_i_a2_RNIJ3EF4_0[2]</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y72.A5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>gen_cpu/N_1244_1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>un1_gen_gclk_rst_2_34[1]</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[5]</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y17.ADDRAL11</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.256</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[5]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y17.CLKARDCLKL</twSite><twDelType>Trcck_ADDR</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twBEL></twPathDel><twLogDel>2.357</twLogDel><twRouteDel>5.107</twRouteDel><twTotDel>7.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="373" iCriticalPaths="346" sType="EndPoint">Paths for end point gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag (RAMB36_X2Y17.ADDRAL12), 373 paths
</twPathRptBanner><twPathRpt anchorID="203"><twConstPath anchorID="204" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.942</twSlack><twSrc BELType="RAM">gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType="RAM">gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twDest><twTotPathDel>7.436</twTotPathDel><twClkSkew dest = "3.412" src = "3.777">0.365</twClkSkew><twDelConst>5.277</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.365" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.418</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType='RAM'>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB36_X3Y16.REGCLKARDRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dll_clk0_buf</twSrcClk><twPathDel><twSite>RAMB36_X3Y16.DOBDOU2</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y79.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_6[37]</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_large_hit_3_2[0]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un4_l1_hit_1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y79.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un4_l1_hit_1_0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y79.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_large_hit_3_2[0]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.tlb_large_hit_3_2[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y78.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_large_hit_3_2[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y78.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_scy[0]</twBEL><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y76.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/tlbmiss_1</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_RNIOR22[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y75.A5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>gen_cpu/hit_4_0[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/lru_ram_0_rad_reg_fast[8]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_RNIE22D1[1]</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y72.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>gen_cpu/gen_dmmu/g0_3</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/word_seloi_1[0]</twComp><twBEL>gen_cpu/gen_dmmu/svbl_840.decode_mmu_ops_0.svbl_825.svbl_826.v_mmu_probe.op_3_i_a2_RNIJ3EF4_0[2]</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y74.D6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>gen_cpu/N_1244_1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[6]</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[6]</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y17.ADDRAL12</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[6]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y17.CLKARDCLKL</twSite><twDelType>Trcck_ADDR</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twBEL></twPathDel><twLogDel>2.451</twLogDel><twRouteDel>4.985</twRouteDel><twTotDel>7.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.880</twSlack><twSrc BELType="RAM">gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType="RAM">gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twDest><twTotPathDel>7.363</twTotPathDel><twClkSkew dest = "3.412" src = "3.788">0.376</twClkSkew><twDelConst>5.277</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.365" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.418</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType='RAM'>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X3Y16.REGCLKARDRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dll_clk0_buf</twSrcClk><twPathDel><twSite>RAMB36_X3Y16.DOBDOL7</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y79.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_6[46]</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y78.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y78.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_scy[0]</twBEL><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y76.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/tlbmiss_1</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_RNIOR22[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y75.A5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>gen_cpu/hit_4_0[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/lru_ram_0_rad_reg_fast[8]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_RNIE22D1[1]</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y72.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>gen_cpu/gen_dmmu/g0_3</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/word_seloi_1[0]</twComp><twBEL>gen_cpu/gen_dmmu/svbl_840.decode_mmu_ops_0.svbl_825.svbl_826.v_mmu_probe.op_3_i_a2_RNIJ3EF4_0[2]</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y74.D6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>gen_cpu/N_1244_1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[6]</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[6]</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y17.ADDRAL12</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[6]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y17.CLKARDCLKL</twSite><twDelType>Trcck_ADDR</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twBEL></twPathDel><twLogDel>2.357</twLogDel><twRouteDel>5.006</twRouteDel><twTotDel>7.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.862</twSlack><twSrc BELType="RAM">gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType="RAM">gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twDest><twTotPathDel>7.356</twTotPathDel><twClkSkew dest = "3.412" src = "3.777">0.365</twClkSkew><twDelConst>5.277</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.365" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.418</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType='RAM'>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X3Y16.REGCLKARDRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dll_clk0_buf</twSrcClk><twPathDel><twSite>RAMB36_X3Y16.DOBDOU7</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y79.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_6[47]</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y78.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y78.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_scy[0]</twBEL><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y76.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/tlbmiss_1</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_RNIOR22[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y75.A5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>gen_cpu/hit_4_0[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/lru_ram_0_rad_reg_fast[8]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_RNIE22D1[1]</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y72.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>gen_cpu/gen_dmmu/g0_3</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/word_seloi_1[0]</twComp><twBEL>gen_cpu/gen_dmmu/svbl_840.decode_mmu_ops_0.svbl_825.svbl_826.v_mmu_probe.op_3_i_a2_RNIJ3EF4_0[2]</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y74.D6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>gen_cpu/N_1244_1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[6]</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[6]</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y17.ADDRAL12</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[6]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y17.CLKARDCLKL</twSite><twDelType>Trcck_ADDR</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag</twBEL></twPathDel><twLogDel>2.357</twLogDel><twRouteDel>4.999</twRouteDel><twTotDel>7.356</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk2x = PERIOD
        TIMEGRP
        &quot;gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk2x&quot;
        TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx / 2
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_cpu/gen_memctrl/t_dmem_dout[0].data[91] (SLICE_X54Y74.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="209"><twConstPath anchorID="210" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/r_rdata[91]</twSrc><twDest BELType="FF">gen_cpu/gen_memctrl/t_dmem_dout[0].data[91]</twDest><twTotPathDel>0.695</twTotPathDel><twClkSkew dest = "3.502" src = "3.227">-0.275</twClkSkew><twDelConst>-0.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.365" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.418</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/r_rdata[91]</twSrc><twDest BELType='FF'>gen_cpu/gen_memctrl/t_dmem_dout[0].data[91]</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y74.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="5.277">dll_clk0_buf</twSrcClk><twPathDel><twSite>SLICE_X55Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/r_rdata[91]</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/r_rdata[91]</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y74.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.481</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/r_rdata[91]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y74.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>gen_cpu/gen_memctrl/data_0[91]</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/mem_out.data.data.D[91]</twBEL><twBEL>gen_cpu/gen_memctrl/t_dmem_dout[0].data[91]</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.481</twRouteDel><twTotDel>0.695</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.278">dll_clk2x_buf</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_cpu/gen_regacc/iregf/genblk65.genblk66.mt_regfile/genblk167.genblk168[1].genblk169[3].regfile (RAMB36_X1Y17.ADDRAU11), 1 path
</twPathRptBanner><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.002</twSlack><twSrc BELType="FF">gen_cpu/gen_de/regr.rs1[8]</twSrc><twDest BELType="RAM">gen_cpu/gen_regacc/iregf/genblk65.genblk66.mt_regfile/genblk167.genblk168[1].genblk169[3].regfile</twDest><twTotPathDel>0.812</twTotPathDel><twClkSkew dest = "3.780" src = "3.388">-0.392</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.365" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.418</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>gen_cpu/gen_de/regr.rs1[8]</twSrc><twDest BELType='RAM'>gen_cpu/gen_regacc/iregf/genblk65.genblk66.mt_regfile/genblk167.genblk168[1].genblk169[3].regfile</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dll_clk0_buf</twSrcClk><twPathDel><twSite>SLICE_X28Y85.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>gen_cpu/tid_1[3]</twComp><twBEL>gen_cpu/gen_de/regr.rs1[8]</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y17.ADDRAU11</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twFalling">0.673</twDelInfo><twComp>gen_cpu/tid_1[1]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y17.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>gen_cpu/gen_regacc/iregf/genblk65.genblk66.mt_regfile/genblk167.genblk168[1].genblk169[3].regfile</twComp><twBEL>gen_cpu/gen_regacc/iregf/genblk65.genblk66.mt_regfile/genblk167.genblk168[1].genblk169[3].regfile</twBEL></twPathDel><twLogDel>0.139</twLogDel><twRouteDel>0.673</twRouteDel><twTotDel>0.812</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dll_clk2x_buf</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[3].ic_data (RAMB36_X2Y21.DIBDIU11), 1 path
</twPathRptBanner><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.002</twSlack><twSrc BELType="FF">gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/deser_wdata[247]</twSrc><twDest BELType="RAM">gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[3].ic_data</twDest><twTotPathDel>0.873</twTotPathDel><twClkSkew dest = "3.753" src = "3.300">-0.453</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.365" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.418</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/deser_wdata[247]</twSrc><twDest BELType='RAM'>gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[3].ic_data</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X67Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dll_clk0_buf</twSrcClk><twPathDel><twSite>SLICE_X67Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/deser_wdata[247]</twComp><twBEL>gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/deser_wdata[247]</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y21.DIBDIU11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.817</twDelInfo><twComp>gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/deser_wdata[247]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y21.CLKBWRCLKU</twSite><twDelType>Trckd_DI_ECC</twDelType><twDelInfo twEdge="twFalling">-0.358</twDelInfo><twComp>gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[3].ic_data</twComp><twBEL>gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[3].ic_data</twBEL></twPathDel><twLogDel>0.056</twLogDel><twRouteDel>0.817</twRouteDel><twTotDel>0.873</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dll_clk2x_buf</twDestClk><twPctLog>6.4</twPctLog><twPctRoute>93.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="215"><twPinLimitBanner>Component Switching Limit Checks: TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk2x = PERIOD
        TIMEGRP
        &quot;gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk2x&quot;
        TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx / 2
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="216" type="MINPERIOD" name="Trper_CLKA" slack="2.212" period="5.277" constraintValue="5.277" deviceLimit="3.065" freqLimit="326.264" physResource="gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[0].ic_data/RDCLKL" logResource="gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[0].ic_data/RDCLKL" locationPin="RAMB36_X2Y18.CLKARDCLKL" clockNet="dll_clk2x_buf"/><twPinLimit anchorID="217" type="MINPERIOD" name="Trper_CLKA" slack="2.212" period="5.277" constraintValue="5.277" deviceLimit="3.065" freqLimit="326.264" physResource="gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[0].ic_data/RDCLKU" logResource="gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[0].ic_data/RDCLKU" locationPin="RAMB36_X2Y18.CLKARDCLKU" clockNet="dll_clk2x_buf"/><twPinLimit anchorID="218" type="MINPERIOD" name="Trper_CLKA" slack="2.212" period="5.277" constraintValue="5.277" deviceLimit="3.065" freqLimit="326.264" physResource="gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[0].ic_data/RDRCLKL" logResource="gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[0].ic_data/RDRCLKL" locationPin="RAMB36_X2Y18.REGCLKARDRCLKL" clockNet="dll_clk2x_buf"/></twPinLimitRpt></twConst><twConstRollupTable uID="2" anchorID="219"><twConstRollup name="TS_clkin_p" fullName="TS_clkin_p = PERIOD TIMEGRP &quot;clkin_p&quot; 9.5 ns HIGH 50%;" type="origin" depth="0" requirement="9.500" prefType="period" actual="8.332" actualRollup="15.156" errors="0" errorRollup="136" items="3" itemsRollup="8471341"/><twConstRollup name="TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx" fullName="TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx = PERIOD         TIMEGRP         &quot;gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx&quot;         TS_clkin_p / 0.9 HIGH 50%;" type="child" depth="1" requirement="10.556" prefType="period" actual="6.000" actualRollup="16.840" errors="0" errorRollup="136" items="3" itemsRollup="7869266"/><twConstRollup name="TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk0" fullName="TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk0 = PERIOD         TIMEGRP &quot;gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk0&quot;         TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx HIGH         50%;" type="child" depth="2" requirement="10.556" prefType="period" actual="10.676" actualRollup="N/A" errors="15" errorRollup="0" items="7759218" itemsRollup="0"/><twConstRollup name="TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk2x" fullName="TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk2x = PERIOD         TIMEGRP         &quot;gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk2x&quot;         TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx / 2         HIGH 50%;" type="child" depth="2" requirement="5.278" prefType="period" actual="8.420" actualRollup="N/A" errors="121" errorRollup="0" items="110048" itemsRollup="0"/><twConstRollup name="TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLKx" fullName="TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLKx         = PERIOD TIMEGRP         &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLKx&quot;         TS_clkin_p / 2.25 HIGH 50%;" type="child" depth="1" requirement="4.222" prefType="period" actual="3.856" actualRollup="N/A" errors="0" errorRollup="0" items="169" itemsRollup="0"/><twConstRollup name="TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLK90x" fullName="TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLK90x         = PERIOD TIMEGRP         &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLK90x&quot;         TS_clkin_p / 2.25 PHASE 1.05555556 ns HIGH 50%;" type="child" depth="1" requirement="4.222" prefType="period" actual="4.009" actualRollup="N/A" errors="0" errorRollup="0" items="11476" itemsRollup="0"/><twConstRollup name="TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_Ph0x" fullName="TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_Ph0x         = PERIOD TIMEGRP         &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_Ph0x&quot;         TS_clkin_p / 0.5625 HIGH 37.5%;" type="child" depth="1" requirement="16.889" prefType="period" actual="16.744" actualRollup="N/A" errors="0" errorRollup="0" items="583029" itemsRollup="0"/><twConstRollup name="TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_CLKx" fullName="TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_CLKx         = PERIOD TIMEGRP         &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_CLKx&quot;         TS_clkin_p / 1.125 HIGH 50%;" type="child" depth="1" requirement="8.444" prefType="period" actual="8.284" actualRollup="N/A" errors="0" errorRollup="0" items="7398" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="220">2</twUnmetConstCnt><twDataSheet anchorID="221" twNameLen="15"><twClk2SUList anchorID="222" twDestWidth="9"><twDest>PHY_RXCLK</twDest><twClk2SU><twSrc>PHY_RXCLK</twSrc><twRiseRise>7.637</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="223" twDestWidth="7"><twDest>clkin_p</twDest><twClk2SU><twSrc>clkin_p</twSrc><twRiseRise>12.703</twRiseRise><twFallRise>10.465</twFallRise><twRiseFall>5.161</twRiseFall><twFallFall>4.352</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="224"><twErrCnt>136</twErrCnt><twScore>225249</twScore><twSetupScore>225216</twSetupScore><twHoldScore>33</twHoldScore><twConstCov><twPathCnt>8471931</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>65087</twConnCnt></twConstCov><twStats anchorID="225"><twMinPer>16.744</twMinPer><twFootnote number="1" /><twMaxFreq>59.723</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Mar 30 17:24:04 2015 </twTimestamp></twFoot><twClientInfo anchorID="226"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 933 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
