-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

-- DATE "12/01/2020 16:20:17"

-- 
-- Device: Altera 5CEBA4F23C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	TopLevel IS
    PORT (
	clock : IN std_logic;
	SW : IN std_logic_vector(9 DOWNTO 0);
	KEY : IN std_logic_vector(3 DOWNTO 0);
	LEDR : OUT std_logic_vector(9 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	saida_PC : OUT std_logic_vector(31 DOWNTO 0);
	saida : OUT std_logic_vector(31 DOWNTO 0);
	inA : OUT std_logic_vector(31 DOWNTO 0);
	inB : OUT std_logic_vector(31 DOWNTO 0);
	inB_inv : OUT std_logic_vector(31 DOWNTO 0);
	saidaMegaMux : OUT std_logic_vector(31 DOWNTO 0)
	);
END TopLevel;

ARCHITECTURE structure OF TopLevel IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_saida_PC : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_saida : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_inA : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_inB : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_inB_inv : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_saidaMegaMux : std_logic_vector(31 DOWNTO 0);
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \LEDR[0]~output_o\ : std_logic;
SIGNAL \LEDR[1]~output_o\ : std_logic;
SIGNAL \LEDR[2]~output_o\ : std_logic;
SIGNAL \LEDR[3]~output_o\ : std_logic;
SIGNAL \LEDR[4]~output_o\ : std_logic;
SIGNAL \LEDR[5]~output_o\ : std_logic;
SIGNAL \LEDR[6]~output_o\ : std_logic;
SIGNAL \LEDR[7]~output_o\ : std_logic;
SIGNAL \LEDR[8]~output_o\ : std_logic;
SIGNAL \LEDR[9]~output_o\ : std_logic;
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \HEX4[0]~output_o\ : std_logic;
SIGNAL \HEX4[1]~output_o\ : std_logic;
SIGNAL \HEX4[2]~output_o\ : std_logic;
SIGNAL \HEX4[3]~output_o\ : std_logic;
SIGNAL \HEX4[4]~output_o\ : std_logic;
SIGNAL \HEX4[5]~output_o\ : std_logic;
SIGNAL \HEX4[6]~output_o\ : std_logic;
SIGNAL \HEX5[0]~output_o\ : std_logic;
SIGNAL \HEX5[1]~output_o\ : std_logic;
SIGNAL \HEX5[2]~output_o\ : std_logic;
SIGNAL \HEX5[3]~output_o\ : std_logic;
SIGNAL \HEX5[4]~output_o\ : std_logic;
SIGNAL \HEX5[5]~output_o\ : std_logic;
SIGNAL \HEX5[6]~output_o\ : std_logic;
SIGNAL \saida_PC[0]~output_o\ : std_logic;
SIGNAL \saida_PC[1]~output_o\ : std_logic;
SIGNAL \saida_PC[2]~output_o\ : std_logic;
SIGNAL \saida_PC[3]~output_o\ : std_logic;
SIGNAL \saida_PC[4]~output_o\ : std_logic;
SIGNAL \saida_PC[5]~output_o\ : std_logic;
SIGNAL \saida_PC[6]~output_o\ : std_logic;
SIGNAL \saida_PC[7]~output_o\ : std_logic;
SIGNAL \saida_PC[8]~output_o\ : std_logic;
SIGNAL \saida_PC[9]~output_o\ : std_logic;
SIGNAL \saida_PC[10]~output_o\ : std_logic;
SIGNAL \saida_PC[11]~output_o\ : std_logic;
SIGNAL \saida_PC[12]~output_o\ : std_logic;
SIGNAL \saida_PC[13]~output_o\ : std_logic;
SIGNAL \saida_PC[14]~output_o\ : std_logic;
SIGNAL \saida_PC[15]~output_o\ : std_logic;
SIGNAL \saida_PC[16]~output_o\ : std_logic;
SIGNAL \saida_PC[17]~output_o\ : std_logic;
SIGNAL \saida_PC[18]~output_o\ : std_logic;
SIGNAL \saida_PC[19]~output_o\ : std_logic;
SIGNAL \saida_PC[20]~output_o\ : std_logic;
SIGNAL \saida_PC[21]~output_o\ : std_logic;
SIGNAL \saida_PC[22]~output_o\ : std_logic;
SIGNAL \saida_PC[23]~output_o\ : std_logic;
SIGNAL \saida_PC[24]~output_o\ : std_logic;
SIGNAL \saida_PC[25]~output_o\ : std_logic;
SIGNAL \saida_PC[26]~output_o\ : std_logic;
SIGNAL \saida_PC[27]~output_o\ : std_logic;
SIGNAL \saida_PC[28]~output_o\ : std_logic;
SIGNAL \saida_PC[29]~output_o\ : std_logic;
SIGNAL \saida_PC[30]~output_o\ : std_logic;
SIGNAL \saida_PC[31]~output_o\ : std_logic;
SIGNAL \saida[0]~output_o\ : std_logic;
SIGNAL \saida[1]~output_o\ : std_logic;
SIGNAL \saida[2]~output_o\ : std_logic;
SIGNAL \saida[3]~output_o\ : std_logic;
SIGNAL \saida[4]~output_o\ : std_logic;
SIGNAL \saida[5]~output_o\ : std_logic;
SIGNAL \saida[6]~output_o\ : std_logic;
SIGNAL \saida[7]~output_o\ : std_logic;
SIGNAL \saida[8]~output_o\ : std_logic;
SIGNAL \saida[9]~output_o\ : std_logic;
SIGNAL \saida[10]~output_o\ : std_logic;
SIGNAL \saida[11]~output_o\ : std_logic;
SIGNAL \saida[12]~output_o\ : std_logic;
SIGNAL \saida[13]~output_o\ : std_logic;
SIGNAL \saida[14]~output_o\ : std_logic;
SIGNAL \saida[15]~output_o\ : std_logic;
SIGNAL \saida[16]~output_o\ : std_logic;
SIGNAL \saida[17]~output_o\ : std_logic;
SIGNAL \saida[18]~output_o\ : std_logic;
SIGNAL \saida[19]~output_o\ : std_logic;
SIGNAL \saida[20]~output_o\ : std_logic;
SIGNAL \saida[21]~output_o\ : std_logic;
SIGNAL \saida[22]~output_o\ : std_logic;
SIGNAL \saida[23]~output_o\ : std_logic;
SIGNAL \saida[24]~output_o\ : std_logic;
SIGNAL \saida[25]~output_o\ : std_logic;
SIGNAL \saida[26]~output_o\ : std_logic;
SIGNAL \saida[27]~output_o\ : std_logic;
SIGNAL \saida[28]~output_o\ : std_logic;
SIGNAL \saida[29]~output_o\ : std_logic;
SIGNAL \saida[30]~output_o\ : std_logic;
SIGNAL \saida[31]~output_o\ : std_logic;
SIGNAL \inA[0]~output_o\ : std_logic;
SIGNAL \inA[1]~output_o\ : std_logic;
SIGNAL \inA[2]~output_o\ : std_logic;
SIGNAL \inA[3]~output_o\ : std_logic;
SIGNAL \inA[4]~output_o\ : std_logic;
SIGNAL \inA[5]~output_o\ : std_logic;
SIGNAL \inA[6]~output_o\ : std_logic;
SIGNAL \inA[7]~output_o\ : std_logic;
SIGNAL \inA[8]~output_o\ : std_logic;
SIGNAL \inA[9]~output_o\ : std_logic;
SIGNAL \inA[10]~output_o\ : std_logic;
SIGNAL \inA[11]~output_o\ : std_logic;
SIGNAL \inA[12]~output_o\ : std_logic;
SIGNAL \inA[13]~output_o\ : std_logic;
SIGNAL \inA[14]~output_o\ : std_logic;
SIGNAL \inA[15]~output_o\ : std_logic;
SIGNAL \inA[16]~output_o\ : std_logic;
SIGNAL \inA[17]~output_o\ : std_logic;
SIGNAL \inA[18]~output_o\ : std_logic;
SIGNAL \inA[19]~output_o\ : std_logic;
SIGNAL \inA[20]~output_o\ : std_logic;
SIGNAL \inA[21]~output_o\ : std_logic;
SIGNAL \inA[22]~output_o\ : std_logic;
SIGNAL \inA[23]~output_o\ : std_logic;
SIGNAL \inA[24]~output_o\ : std_logic;
SIGNAL \inA[25]~output_o\ : std_logic;
SIGNAL \inA[26]~output_o\ : std_logic;
SIGNAL \inA[27]~output_o\ : std_logic;
SIGNAL \inA[28]~output_o\ : std_logic;
SIGNAL \inA[29]~output_o\ : std_logic;
SIGNAL \inA[30]~output_o\ : std_logic;
SIGNAL \inA[31]~output_o\ : std_logic;
SIGNAL \inB[0]~output_o\ : std_logic;
SIGNAL \inB[1]~output_o\ : std_logic;
SIGNAL \inB[2]~output_o\ : std_logic;
SIGNAL \inB[3]~output_o\ : std_logic;
SIGNAL \inB[4]~output_o\ : std_logic;
SIGNAL \inB[5]~output_o\ : std_logic;
SIGNAL \inB[6]~output_o\ : std_logic;
SIGNAL \inB[7]~output_o\ : std_logic;
SIGNAL \inB[8]~output_o\ : std_logic;
SIGNAL \inB[9]~output_o\ : std_logic;
SIGNAL \inB[10]~output_o\ : std_logic;
SIGNAL \inB[11]~output_o\ : std_logic;
SIGNAL \inB[12]~output_o\ : std_logic;
SIGNAL \inB[13]~output_o\ : std_logic;
SIGNAL \inB[14]~output_o\ : std_logic;
SIGNAL \inB[15]~output_o\ : std_logic;
SIGNAL \inB[16]~output_o\ : std_logic;
SIGNAL \inB[17]~output_o\ : std_logic;
SIGNAL \inB[18]~output_o\ : std_logic;
SIGNAL \inB[19]~output_o\ : std_logic;
SIGNAL \inB[20]~output_o\ : std_logic;
SIGNAL \inB[21]~output_o\ : std_logic;
SIGNAL \inB[22]~output_o\ : std_logic;
SIGNAL \inB[23]~output_o\ : std_logic;
SIGNAL \inB[24]~output_o\ : std_logic;
SIGNAL \inB[25]~output_o\ : std_logic;
SIGNAL \inB[26]~output_o\ : std_logic;
SIGNAL \inB[27]~output_o\ : std_logic;
SIGNAL \inB[28]~output_o\ : std_logic;
SIGNAL \inB[29]~output_o\ : std_logic;
SIGNAL \inB[30]~output_o\ : std_logic;
SIGNAL \inB[31]~output_o\ : std_logic;
SIGNAL \inB_inv[0]~output_o\ : std_logic;
SIGNAL \inB_inv[1]~output_o\ : std_logic;
SIGNAL \inB_inv[2]~output_o\ : std_logic;
SIGNAL \inB_inv[3]~output_o\ : std_logic;
SIGNAL \inB_inv[4]~output_o\ : std_logic;
SIGNAL \inB_inv[5]~output_o\ : std_logic;
SIGNAL \inB_inv[6]~output_o\ : std_logic;
SIGNAL \inB_inv[7]~output_o\ : std_logic;
SIGNAL \inB_inv[8]~output_o\ : std_logic;
SIGNAL \inB_inv[9]~output_o\ : std_logic;
SIGNAL \inB_inv[10]~output_o\ : std_logic;
SIGNAL \inB_inv[11]~output_o\ : std_logic;
SIGNAL \inB_inv[12]~output_o\ : std_logic;
SIGNAL \inB_inv[13]~output_o\ : std_logic;
SIGNAL \inB_inv[14]~output_o\ : std_logic;
SIGNAL \inB_inv[15]~output_o\ : std_logic;
SIGNAL \inB_inv[16]~output_o\ : std_logic;
SIGNAL \inB_inv[17]~output_o\ : std_logic;
SIGNAL \inB_inv[18]~output_o\ : std_logic;
SIGNAL \inB_inv[19]~output_o\ : std_logic;
SIGNAL \inB_inv[20]~output_o\ : std_logic;
SIGNAL \inB_inv[21]~output_o\ : std_logic;
SIGNAL \inB_inv[22]~output_o\ : std_logic;
SIGNAL \inB_inv[23]~output_o\ : std_logic;
SIGNAL \inB_inv[24]~output_o\ : std_logic;
SIGNAL \inB_inv[25]~output_o\ : std_logic;
SIGNAL \inB_inv[26]~output_o\ : std_logic;
SIGNAL \inB_inv[27]~output_o\ : std_logic;
SIGNAL \inB_inv[28]~output_o\ : std_logic;
SIGNAL \inB_inv[29]~output_o\ : std_logic;
SIGNAL \inB_inv[30]~output_o\ : std_logic;
SIGNAL \inB_inv[31]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[0]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[1]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[2]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[3]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[4]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[5]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[6]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[7]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[8]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[9]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[10]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[11]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[12]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[13]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[14]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[15]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[16]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[17]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[18]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[19]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[20]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[21]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[22]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[23]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[24]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[25]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[26]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[27]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[28]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[29]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[30]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[31]~output_o\ : std_logic;
SIGNAL \clock~input_o\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~14\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~17_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~11_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~1_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~1_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~5_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~6_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~7_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~9_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~8_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~10_combout\ : std_logic;
SIGNAL \processador|UC|palavraControle[8]~1_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ULActrl[2]~3_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|Functcrtl[2]~2_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|comb~4_combout\ : std_logic;
SIGNAL \processador|UC|Equal0~0_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ULActrl[2]~5_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~22_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~23_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~16_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~21_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~29_combout\ : std_logic;
SIGNAL \processador|UC|palavraControle[9]~4_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1224_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~325_q\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~24_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~25_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~26_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[5]~11_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[31]~32_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1223_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~68_q\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~2_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~3_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1067_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1068_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1225_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~804_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1069_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~32_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1226_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1060_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1070_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~4_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1071_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[30]~1_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~12_combout\ : std_logic;
SIGNAL \processador|FD|Equal2~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit30|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~67_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1072_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1073_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~803_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1074_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1059_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1075_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1076_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[29]~2_combout\ : std_logic;
SIGNAL \processador|UC|palavraControle[1]~0_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ULActrl[2]~0_combout\ : std_logic;
SIGNAL \processador|UC|Equal10~0_combout\ : std_logic;
SIGNAL \processador|UC|Equal1~0_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \processador|UC|palavraControle[1]~2_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|Equal1~0_combout\ : std_logic;
SIGNAL \processador|UC|palavraControle[0]~5_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~99_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~94_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~62_q\ : std_logic;
SIGNAL \processador|UC|UC_ULA|Functcrtl~1_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|comb~3_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|Functcrtl~0_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|Equal3~0_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|comb~2_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ULActrl[1]~4_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~66_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1077_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1078_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~802_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1079_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1058_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1080_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1081_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[28]~3_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~93_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~61_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~65_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1082_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1083_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~801_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1084_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1057_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1085_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1086_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[27]~4_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~92_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~60_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~64_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1087_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1088_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~800_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1089_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1056_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1090_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1091_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[26]~5_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~91_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~59_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~63_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1092_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1093_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~799_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1094_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1055_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1095_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1096_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[25]~6_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~90_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~58_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~62_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1097_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1098_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~798_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1099_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1054_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1100_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1101_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[24]~7_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~89_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~57_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~61_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1102_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1103_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~797_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1104_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1053_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1105_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1106_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[23]~8_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~88_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~56_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~60_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1107_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1108_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~796_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1109_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1052_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1110_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1111_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[22]~9_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~87_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~55_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~59_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1112_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1113_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~795_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1114_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1051_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1115_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1116_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[21]~10_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~86_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~54_q\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~13_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~20_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~58_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1117_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1118_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~794_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1119_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1050_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1120_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1121_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[20]~11_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~85_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~53_q\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~14_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~57_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1122_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1123_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~793_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1124_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1049_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1125_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1126_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[19]~12_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~84_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~52_q\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~19_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~56_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1127_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1128_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~792_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1129_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1048_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1130_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1131_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[18]~13_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~83_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~51_q\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~18_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~55_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1132_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1133_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~791_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1134_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1047_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1135_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1136_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[17]~14_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~82_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~50_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~54_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1137_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1138_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~790_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1139_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1046_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1140_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1141_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[16]~15_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~53_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1142_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1143_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~789_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1144_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1045_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1145_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1146_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[15]~16_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~52_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1147_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1148_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~788_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1149_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1044_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1150_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1151_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[14]~17_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~51_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1152_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1153_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~787_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1154_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1043_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1155_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1156_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[13]~18_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~50_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1157_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1158_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~786_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1159_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1042_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1160_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1161_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[12]~19_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~49_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1162_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1163_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~785_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1164_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1041_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1165_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1166_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[11]~20_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~48_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1167_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1168_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~784_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1169_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1040_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1170_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1171_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[10]~21_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~47_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1172_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1173_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~783_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1174_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1039_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1175_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1176_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[9]~22_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~46_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1177_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1178_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~782_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1179_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1038_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1180_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1181_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[8]~23_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~45_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1182_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1183_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~781_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1184_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1037_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1185_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1186_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[7]~31_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~43_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1192_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1193_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~779_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1194_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1035_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1195_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1196_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[5]~25_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~42_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1197_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1198_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~778_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1199_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1034_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1200_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1201_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[4]~26_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1222_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1202_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~297_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1203_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~777_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1204_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1033_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1205_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1206_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[3]~27_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~40_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1207_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1208_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~776_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1209_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1032_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1210_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1211_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[2]~28_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~39_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1212_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1213_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~775_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1214_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1031_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1215_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1216_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[1]~29_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~126\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~121_sumout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|comb~1_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|comb~0_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ULActrl[0]~1_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ULActrl[0]~2_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[0]~0_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[1]~2_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[1]~3_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~67_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~35_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[1]~4_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~295_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[1]~1_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[1]~1_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~122\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~117_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~38_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1217_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1218_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~774_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1219_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1030_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1220_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1221_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit1|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[2]~5_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~68_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~36_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[2]~6_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~296_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[2]~2_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~118\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~113_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit2|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[3]~7_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~69_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~37_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[3]~8_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~41_q\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~27_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~28_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|Equal0~0_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[3]~3_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~114\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~109_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit3|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[4]~9_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~70_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~38_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[4]~10_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~298_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[4]~4_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~110\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~105_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit4|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[5]~11_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~71_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~39_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[5]~12_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~299_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[5]~5_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~106\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~101_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit5|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[6]~13_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~72_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~40_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[6]~14_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~300_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[6]~6_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~102\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~97_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit4|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit4|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit6|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[7]~15_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~73_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~41_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[7]~16_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~301_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[7]~7_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~98\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~93_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit7|soma|Add1~2_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit7|soma|Add1~3_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit7|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[8]~17_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~74_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~42_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[8]~18_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~302_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[8]~8_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~94\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~89_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit6|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit6|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit8|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[9]~19_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~75_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~43_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[9]~20_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~303_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[9]~9_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~90\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~85_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit7|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit7|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit9|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[10]~21_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~76_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~44_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[10]~22_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~304_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[10]~10_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~86\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~81_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit8|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit8|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit8|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit10|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[11]~23_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~77_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~45_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[11]~24_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~305_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[11]~12_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~82\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~77_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit9|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit9|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit11|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit12|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[12]~25_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~78_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~46_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[12]~26_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~306_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[12]~13_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~78\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~73_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit10|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit10|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit12|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[13]~27_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~79_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~47_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[13]~28_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~307_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[13]~14_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~74\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~69_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit11|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit11|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit13|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[14]~29_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~80_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~48_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[14]~30_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~308_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[14]~15_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~70\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~65_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit12|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit12|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit14|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[15]~31_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~81_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~49_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[15]~32_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~309_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[15]~16_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~66\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~61_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit13|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit13|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit15|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[16]~18_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|Equal2~0_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[16]~33_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[16]~34_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~310_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[16]~17_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~62\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~57_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit14|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit14|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit16|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[17]~19_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[17]~35_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[17]~36_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~311_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[17]~18_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~58\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~53_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit15|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit15|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit17|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[18]~20_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[18]~37_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[18]~38_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~312_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[18]~19_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~54\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~49_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit16|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit16|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit18|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[19]~21_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[19]~39_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[19]~40_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~313_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[19]~20_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~50\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~45_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit17|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit17|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit19|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[20]~22_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[20]~41_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[20]~42_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~314_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[20]~21_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~46\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~41_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit18|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit18|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit18|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit20|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[21]~23_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[21]~43_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[21]~44_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~315_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[21]~22_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~42\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~37_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit19|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit19|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit21|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[22]~24_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[22]~45_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[22]~46_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[22]~47_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~316_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[22]~23_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~38\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~33_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit22|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit22|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[23]~25_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[23]~48_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[23]~49_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~317_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[23]~24_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~34\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~29_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit21|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit21|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit23|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[24]~26_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[24]~50_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[24]~51_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~318_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[24]~25_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~30\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~25_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit24|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit24|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[25]~27_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[25]~52_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[25]~53_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~319_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[25]~26_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~26\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~21_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit23|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit23|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit23|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit25|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[26]~28_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[26]~54_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[26]~55_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~320_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[26]~27_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~22\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~17_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit26|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[27]~29_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[27]~56_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[27]~57_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~321_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[27]~28_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~18\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~13_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit16|Muxao|Equal0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[28]~30_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[28]~58_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[28]~59_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~322_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[28]~29_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~14\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~9_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit25|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit20|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit20|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit22|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit25|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit27|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit30|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit30|Muxao|saida_MUX~3_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~98_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~34_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~66_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[0]~1_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~294_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[0]~0_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~125_sumout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[0]~1_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~95_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~63_q\ : std_logic;
SIGNAL \processador|FD|ULA_bit26|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit26|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit28|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit29|Muxao|saida_MUX~3_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[29]~31_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[29]~60_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[29]~61_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~323_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[29]~30_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~10\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~5_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit28|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit28|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit28|Muxao|saida_MUX~2_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit30|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[0]~35_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~96_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~64_q\ : std_logic;
SIGNAL \processador|FD|ULA_bit29|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit29|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit30|Muxao|saida_MUX~2_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[30]~62_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[30]~63_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~324_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[30]~31_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~6\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~1_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit27|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit24|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit27|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit29|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|result_slt[0]~0_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[0]~2_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[31]~64_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~97_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~65_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[31]~65_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~69_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1062_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1063_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~805_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1064_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1061_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1065_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1066_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[31]~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit28|Muxao|saida_MUX~3_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit29|Muxao|saida_MUX~2_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit26|Muxao|saida_MUX~2_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit26|Muxao|saida_MUX~3_combout\ : std_logic;
SIGNAL \processador|FD|Equal0~0_combout\ : std_logic;
SIGNAL \processador|FD|Equal0~1_combout\ : std_logic;
SIGNAL \processador|FD|Equal0~2_combout\ : std_logic;
SIGNAL \processador|FD|Equal0~3_combout\ : std_logic;
SIGNAL \processador|FD|Equal0~4_combout\ : std_logic;
SIGNAL \processador|FD|Equal0~5_combout\ : std_logic;
SIGNAL \processador|FD|Equal0~6_combout\ : std_logic;
SIGNAL \processador|FD|Equal0~7_combout\ : std_logic;
SIGNAL \processador|FD|Equal0~8_combout\ : std_logic;
SIGNAL \processador|FD|LogicAND|andOUT~0_combout\ : std_logic;
SIGNAL \processador|FD|LogicAND2|andOUT~combout\ : std_logic;
SIGNAL \processador|UC|palavraControle[13]~6_combout\ : std_logic;
SIGNAL \processador|UC|palavraControle[11]~3_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~49_combout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~0_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~44_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1187_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1188_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~780_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1189_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1036_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1190_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1191_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[6]~24_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~35_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~15_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~17_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~2\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~5_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~2\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~6\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~10\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~14\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~4_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~18\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~21_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~18\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~5_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~45_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~6\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~9_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~2_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~10\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~13_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~3_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|Equal1~0_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[0]~30_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PC|DOUT[0]~0_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~1_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~22\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~25_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~22\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~6_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~26\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~29_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~26\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~7_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~30\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~33_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~30\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~8_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~34\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~37_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~34\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~9_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~38\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~41_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~38\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~10_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~42\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~45_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~42\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~11_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~46\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~49_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~46\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~12_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~50\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~53_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~50\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~53_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~13_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~54\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~57_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~54\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~14_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~58\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~61_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~58\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~15_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~62\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~65_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~62\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~16_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~66\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~69_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~66\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~17_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~70\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~73_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~30_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~70\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~18_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~74\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~77_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~31_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~74\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~19_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~78\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~81_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~78\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~20_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~82\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~85_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~82\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~21_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~86\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~89_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~86\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~22_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~23_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~24_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~25_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~90\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~93_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~90\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~26_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~94\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~97_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~94\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~27_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~98\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~101_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~98\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~28_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~102\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~105_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~102\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout\ : std_logic;
SIGNAL \processador|FD|Equal0~9_combout\ : std_logic;
SIGNAL \processador|FD|Equal0~10_combout\ : std_logic;
SIGNAL \processador|FD|Equal0~11_combout\ : std_logic;
SIGNAL \processador|FD|Equal0~12_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~41_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~106\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~109_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~106\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~37_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~110\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~113_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~110\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~33_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~114\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|Add0~117_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~114\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~117_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~29_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[1]~3_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[2]~4_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[3]~5_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[4]~6_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[5]~7_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[6]~8_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[7]~9_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[8]~10_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[9]~11_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[10]~12_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[11]~13_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[12]~14_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[13]~15_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[14]~16_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[15]~17_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[29]~32_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[30]~33_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[31]~34_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[2]~2_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[3]~3_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[4]~4_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[5]~5_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[6]~6_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[7]~7_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[8]~8_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[9]~9_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[10]~10_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[11]~11_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[12]~12_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[13]~13_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[14]~14_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[15]~15_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[16]~16_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[17]~17_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[18]~18_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[19]~19_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[20]~20_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[21]~21_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[22]~22_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[23]~23_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[24]~24_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[25]~25_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[26]~26_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[27]~27_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[28]~28_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[29]~29_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[30]~30_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[31]~31_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~33_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~129_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~34_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~130\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~133_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~134\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~137_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~36_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~138\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~141_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~37_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~142\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~145_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~146\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~149_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~150\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~153_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~154\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~157_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~158\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~161_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~162\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~165_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~166\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~169_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~170\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~173_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~174\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~177_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~178\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~181_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~182\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~185_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~186\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~189_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~190\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~193_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~194\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~197_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~198\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~201_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~202\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~205_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~206\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~209_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~210\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~213_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~214\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~217_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~218\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~221_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~222\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~225_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~226\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~229_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~230\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~233_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~234\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~237_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~238\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~241_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~242\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~245_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~246\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~249_sumout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|Functcrtl\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \processador|FD|result_slt\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \processador|FD|fetchInstruction|PC|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~125_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~121_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1059_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1074_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~803_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1073_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~323_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1072_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~67_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[30]~1_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1071_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1070_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1060_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1069_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~804_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1068_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~324_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1067_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~68_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[31]~0_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1066_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1065_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1061_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1064_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~805_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1063_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~325_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1062_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~2_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~69_q\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\ : std_logic_vector(31 DOWNTO 2);
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~793_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1123_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~313_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1122_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~57_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[20]~11_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1121_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1120_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1050_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1119_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~794_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1118_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~314_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1117_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~58_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[21]~10_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1116_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1115_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1051_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1114_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~795_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1113_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~315_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1112_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~59_q\ : std_logic;
SIGNAL \processador|FD|ULA_bit22|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[22]~9_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1111_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1110_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1052_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1109_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~796_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1108_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~316_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1107_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~60_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[23]~8_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1106_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1105_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1053_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1104_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~797_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1103_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~317_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1102_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~61_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[24]~7_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1101_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1100_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1054_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1099_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~798_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1098_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~318_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1097_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~62_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[25]~6_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1096_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1095_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1055_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1094_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~799_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1093_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~319_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1092_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~63_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[26]~5_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1091_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1090_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1056_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1089_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~800_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1088_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~320_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1087_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~64_q\ : std_logic;
SIGNAL \processador|FD|ULA_bit27|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[27]~4_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1086_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1085_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1057_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1084_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~801_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1083_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~321_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1082_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~65_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[28]~3_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1081_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1080_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1058_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1079_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~802_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1078_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~322_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1077_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~66_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[29]~2_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1076_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1075_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~303_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1172_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~47_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[10]~21_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1171_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1170_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1040_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1169_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~784_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1168_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~304_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1167_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~48_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[11]~20_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1166_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1165_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1041_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1164_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~785_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1163_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~305_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1162_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~49_q\ : std_logic;
SIGNAL \processador|FD|ULA_bit12|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[12]~19_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1161_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1160_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1042_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1159_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~786_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1158_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~306_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1157_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~50_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[13]~18_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1156_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1155_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1043_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1154_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~787_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1153_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~307_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1152_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~51_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[14]~17_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1151_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1150_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1044_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1149_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~788_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1148_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~308_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1147_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~52_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[15]~16_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1146_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1145_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1045_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1144_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~789_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1143_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~309_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1142_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~53_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[16]~15_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1141_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1140_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1046_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1139_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~790_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1138_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~310_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1137_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~54_q\ : std_logic;
SIGNAL \processador|FD|ULA_bit17|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[17]~14_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1136_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1135_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1047_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1134_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~791_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1133_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~311_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1132_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~55_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[18]~13_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1131_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1130_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1048_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1129_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~792_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1128_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~312_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1127_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~56_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[19]~12_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1126_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1125_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1049_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1124_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit7|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit4|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit2|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[0]~30_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1221_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1220_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1030_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1219_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~774_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1218_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~294_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1217_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~38_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[1]~29_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1216_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1215_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1031_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1214_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~775_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1213_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~295_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1212_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~39_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[2]~28_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1211_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1210_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1032_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1209_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~776_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1208_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~296_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1207_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~40_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[3]~27_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1206_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1205_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1033_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1204_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~777_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1203_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~297_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1202_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~41_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[4]~26_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1201_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1200_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1034_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1199_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~778_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1198_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~298_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1197_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~42_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[5]~25_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1196_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1195_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1035_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1194_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~779_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1193_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~299_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1192_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~43_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[6]~24_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1191_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1190_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1036_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1189_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~780_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1188_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~300_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1187_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~44_q\ : std_logic;
SIGNAL \processador|FD|ULA_bit7|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1186_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1185_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1037_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1184_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~781_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1183_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~301_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1182_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~45_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[8]~23_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1181_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1180_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1038_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1179_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~782_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1178_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~302_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1177_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~46_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[9]~22_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1176_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1175_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1039_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1174_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~783_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1173_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit12|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit11|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit10|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit8|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit8|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit8|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit10|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit9|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit8|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit6|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit6|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit6|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit8|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit7|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit7|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit6|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit5|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit5|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit4|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit3|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit3|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit2|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit1|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[0]~2_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_Equal10~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_result_slt[0]~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit29|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit29|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit26|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit24|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit24|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit21|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit19|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit19|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit16|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit14|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit14|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit11|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit9|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit9|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit6|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit4|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit4|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit1|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit4|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[7]~31_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit9|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit14|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit19|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit24|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit29|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~17_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~16_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~15_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~14_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~13_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~12_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~11_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit16|Muxao|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~3_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~10_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~9_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~8_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~0_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_palavraControle[1]~0_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~7_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~6_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit29|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit27|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit27|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit24|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit22|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit22|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit19|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit17|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit17|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit14|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit12|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit12|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit9|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit7|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|ALT_INV_saida_MUX[1]~1_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[1]~1_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[0]~0_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~26_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~25_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_palavraControle[8]~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit28|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit26|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit26|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit26|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[29]~31_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit29|Muxao|ALT_INV_saida_MUX~2_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit29|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit27|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit25|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit25|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit22|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit20|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit20|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit20|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit25|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[28]~30_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit28|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit28|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[27]~29_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit27|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[26]~28_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit26|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit25|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit23|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit23|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit23|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[25]~27_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit25|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[24]~26_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit24|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit23|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit21|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit21|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit21|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[23]~25_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit23|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[22]~24_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit22|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[21]~23_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit21|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit20|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit18|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit18|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit18|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[20]~22_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit20|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~20_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[19]~21_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit19|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit18|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit16|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit16|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit16|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[18]~20_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit18|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit17|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit15|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit15|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit15|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~19_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[17]~19_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit17|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~18_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[16]~18_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit16|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit15|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit13|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit13|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit13|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit15|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit14|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit13|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit11|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit11|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit11|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit13|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit12|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit10|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit10|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit10|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~42_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~74_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[8]~17_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~41_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~73_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[7]~15_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~40_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~72_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[6]~13_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~39_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~71_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[5]~11_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~38_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~70_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[4]~9_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~37_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~69_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[3]~7_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~36_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~68_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[2]~5_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~35_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~67_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[1]~3_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[1]~2_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~66_q\ : std_logic;
SIGNAL \processador|UC|ALT_INV_palavraControle[1]~2_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~29_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~34_q\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit30|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit28|Muxao|ALT_INV_saida_MUX~2_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit28|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit28|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[31]~32_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[30]~31_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[29]~30_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[28]~29_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[27]~28_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[26]~27_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[25]~26_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[24]~25_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[23]~24_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[22]~23_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[21]~22_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[20]~21_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[19]~20_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[18]~19_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[17]~18_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[16]~17_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[15]~16_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[14]~15_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[13]~14_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[12]~13_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[11]~12_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[5]~11_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[10]~10_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[9]~9_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[8]~8_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[7]~7_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[6]~6_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[5]~5_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[4]~4_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[3]~3_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1222_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[2]~2_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~2_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~1_combout\ : std_logic;
SIGNAL \processador|FD|LogicAND|ALT_INV_andOUT~0_combout\ : std_logic;
SIGNAL \processador|FD|LogicAND2|ALT_INV_andOUT~combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_Equal0~8_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_Equal0~7_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit26|Muxao|ALT_INV_saida_MUX~3_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit26|Muxao|ALT_INV_saida_MUX~2_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit28|Muxao|ALT_INV_saida_MUX~3_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~2_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~3_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit30|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit30|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_palavraControle[11]~3_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~65_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~97_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[31]~64_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[30]~62_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~2_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~64_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~96_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[29]~60_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit29|Muxao|ALT_INV_saida_MUX~3_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~63_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~95_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[28]~58_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~62_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~94_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[27]~56_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~61_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~93_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[26]~54_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~60_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~92_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[25]~52_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~59_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~91_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[24]~50_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~58_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~90_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[23]~48_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~57_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~89_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[22]~46_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[22]~45_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~56_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~88_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[21]~43_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~55_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~87_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[20]~41_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~54_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~86_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[19]~39_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~53_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~85_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[18]~37_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~52_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~84_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[17]~35_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~51_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~83_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[16]~33_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~50_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~82_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~49_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~81_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~31_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~48_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~80_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[14]~29_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~47_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~79_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[13]~27_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~46_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~78_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[12]~25_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~45_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~77_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[11]~23_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~44_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~76_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[10]~21_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~43_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~75_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[9]~19_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_Functcrtl\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \processador|FD|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_palavraControle[13]~6_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit7|soma|ALT_INV_Add1~3_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit7|soma|ALT_INV_Add1~2_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_comb~4_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_palavraControle[0]~5_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_result_slt\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~37_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~36_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~35_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~34_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~33_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_comb~3_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_comb~2_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_comb~1_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_comb~0_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_Functcrtl[2]~2_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_Functcrtl~1_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_Functcrtl~0_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~32_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_palavraControle[9]~4_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_Equal0~12_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_Equal0~11_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_Equal0~10_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_Equal0~9_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[24]~24_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[24]~23_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[24]~22_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~31_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~30_combout\ : std_logic;

BEGIN

ww_clock <= clock;
ww_SW <= SW;
ww_KEY <= KEY;
LEDR <= ww_LEDR;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
saida_PC <= ww_saida_PC;
saida <= ww_saida;
inA <= ww_inA;
inB <= ww_inB;
inB_inv <= ww_inB_inv;
saidaMegaMux <= ww_saidaMegaMux;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\processador|FD|soma1inv|ALT_INV_Add0~125_sumout\ <= NOT \processador|FD|soma1inv|Add0~125_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~121_sumout\ <= NOT \processador|FD|soma1inv|Add0~121_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~117_sumout\ <= NOT \processador|FD|soma1inv|Add0~117_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~113_sumout\ <= NOT \processador|FD|soma1inv|Add0~113_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~109_sumout\ <= NOT \processador|FD|soma1inv|Add0~109_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~105_sumout\ <= NOT \processador|FD|soma1inv|Add0~105_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~101_sumout\ <= NOT \processador|FD|soma1inv|Add0~101_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~97_sumout\ <= NOT \processador|FD|soma1inv|Add0~97_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~93_sumout\ <= NOT \processador|FD|soma1inv|Add0~93_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~89_sumout\ <= NOT \processador|FD|soma1inv|Add0~89_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~85_sumout\ <= NOT \processador|FD|soma1inv|Add0~85_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~81_sumout\ <= NOT \processador|FD|soma1inv|Add0~81_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~77_sumout\ <= NOT \processador|FD|soma1inv|Add0~77_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~73_sumout\ <= NOT \processador|FD|soma1inv|Add0~73_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~69_sumout\ <= NOT \processador|FD|soma1inv|Add0~69_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~65_sumout\ <= NOT \processador|FD|soma1inv|Add0~65_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~61_sumout\ <= NOT \processador|FD|soma1inv|Add0~61_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~57_sumout\ <= NOT \processador|FD|soma1inv|Add0~57_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~53_sumout\ <= NOT \processador|FD|soma1inv|Add0~53_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~49_sumout\ <= NOT \processador|FD|soma1inv|Add0~49_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~45_sumout\ <= NOT \processador|FD|soma1inv|Add0~45_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~41_sumout\ <= NOT \processador|FD|soma1inv|Add0~41_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~37_sumout\ <= NOT \processador|FD|soma1inv|Add0~37_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~33_sumout\ <= NOT \processador|FD|soma1inv|Add0~33_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~29_sumout\ <= NOT \processador|FD|soma1inv|Add0~29_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~25_sumout\ <= NOT \processador|FD|soma1inv|Add0~25_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~21_sumout\ <= NOT \processador|FD|soma1inv|Add0~21_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~17_sumout\ <= NOT \processador|FD|soma1inv|Add0~17_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~13_sumout\ <= NOT \processador|FD|soma1inv|Add0~13_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~9_sumout\ <= NOT \processador|FD|soma1inv|Add0~9_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~5_sumout\ <= NOT \processador|FD|soma1inv|Add0~5_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~1_sumout\ <= NOT \processador|FD|soma1inv|Add0~1_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~73_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout\;
\processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~73_sumout\ <= NOT \processador|FD|fetchInstruction|SOMA|Add0~73_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~69_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69_sumout\;
\processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~69_sumout\ <= NOT \processador|FD|fetchInstruction|SOMA|Add0~69_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~65_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65_sumout\;
\processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~65_sumout\ <= NOT \processador|FD|fetchInstruction|SOMA|Add0~65_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~61_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61_sumout\;
\processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~61_sumout\ <= NOT \processador|FD|fetchInstruction|SOMA|Add0~61_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~57_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57_sumout\;
\processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~57_sumout\ <= NOT \processador|FD|fetchInstruction|SOMA|Add0~57_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~53_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~53_sumout\;
\processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~53_sumout\ <= NOT \processador|FD|fetchInstruction|SOMA|Add0~53_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~49_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49_sumout\;
\processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~49_sumout\ <= NOT \processador|FD|fetchInstruction|SOMA|Add0~49_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~45_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45_sumout\;
\processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~45_sumout\ <= NOT \processador|FD|fetchInstruction|SOMA|Add0~45_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~41_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41_sumout\;
\processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~41_sumout\ <= NOT \processador|FD|fetchInstruction|SOMA|Add0~41_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~37_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout\;
\processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~37_sumout\ <= NOT \processador|FD|fetchInstruction|SOMA|Add0~37_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~33_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33_sumout\;
\processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~33_sumout\ <= NOT \processador|FD|fetchInstruction|SOMA|Add0~33_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~29_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout\;
\processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~29_sumout\ <= NOT \processador|FD|fetchInstruction|SOMA|Add0~29_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~25_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25_sumout\;
\processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~25_sumout\ <= NOT \processador|FD|fetchInstruction|SOMA|Add0~25_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~21_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout\;
\processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~21_sumout\ <= NOT \processador|FD|fetchInstruction|SOMA|Add0~21_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~17_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17_sumout\;
\processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~17_sumout\ <= NOT \processador|FD|fetchInstruction|SOMA|Add0~17_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~13_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout\;
\processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~13_sumout\ <= NOT \processador|FD|fetchInstruction|SOMA|Add0~13_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~9_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout\;
\processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~9_sumout\ <= NOT \processador|FD|fetchInstruction|SOMA|Add0~9_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~5_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout\;
\processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~5_sumout\ <= NOT \processador|FD|fetchInstruction|SOMA|Add0~5_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~1_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout\;
\processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~1_sumout\ <= NOT \processador|FD|fetchInstruction|SOMA|Add0~1_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1059_q\ <= NOT \processador|FD|BancoReg|registrador~1059_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1074_combout\ <= NOT \processador|FD|BancoReg|registrador~1074_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~803_q\ <= NOT \processador|FD|BancoReg|registrador~803_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1073_combout\ <= NOT \processador|FD|BancoReg|registrador~1073_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~323_q\ <= NOT \processador|FD|BancoReg|registrador~323_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1072_combout\ <= NOT \processador|FD|BancoReg|registrador~1072_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~67_q\ <= NOT \processador|FD|BancoReg|registrador~67_q\;
\processador|FD|BancoReg|ALT_INV_saidaA[30]~1_combout\ <= NOT \processador|FD|BancoReg|saidaA[30]~1_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1071_combout\ <= NOT \processador|FD|BancoReg|registrador~1071_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1070_combout\ <= NOT \processador|FD|BancoReg|registrador~1070_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1060_q\ <= NOT \processador|FD|BancoReg|registrador~1060_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1069_combout\ <= NOT \processador|FD|BancoReg|registrador~1069_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~804_q\ <= NOT \processador|FD|BancoReg|registrador~804_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1068_combout\ <= NOT \processador|FD|BancoReg|registrador~1068_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~324_q\ <= NOT \processador|FD|BancoReg|registrador~324_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1067_combout\ <= NOT \processador|FD|BancoReg|registrador~1067_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~68_q\ <= NOT \processador|FD|BancoReg|registrador~68_q\;
\processador|FD|BancoReg|ALT_INV_saidaA[31]~0_combout\ <= NOT \processador|FD|BancoReg|saidaA[31]~0_combout\;
\processador|FD|BancoReg|ALT_INV_Equal1~0_combout\ <= NOT \processador|FD|BancoReg|Equal1~0_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1066_combout\ <= NOT \processador|FD|BancoReg|registrador~1066_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~4_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1065_combout\ <= NOT \processador|FD|BancoReg|registrador~1065_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1061_q\ <= NOT \processador|FD|BancoReg|registrador~1061_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1064_combout\ <= NOT \processador|FD|BancoReg|registrador~1064_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~805_q\ <= NOT \processador|FD|BancoReg|registrador~805_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1063_combout\ <= NOT \processador|FD|BancoReg|registrador~1063_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~325_q\ <= NOT \processador|FD|BancoReg|registrador~325_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1062_combout\ <= NOT \processador|FD|BancoReg|registrador~1062_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~3_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~2_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~2_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~69_q\ <= NOT \processador|FD|BancoReg|registrador~69_q\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~1_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~0_combout\;
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(31) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(31);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(30) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(30);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(29) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(29);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(28) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(28);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(27) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(27);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(26) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(26);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(25) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(25);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(24) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(24);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(23) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(23);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(22) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(22);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(21) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(21);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(20) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(20);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(19) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(19);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(18) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(18);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(17) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(17);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(16) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(16);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(15) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(15);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(14) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(14);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(13) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(13);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(12) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(12);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(11) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(11);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(10) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(10);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(9) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(9);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(8) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(8);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(7);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(6);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(5);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(4);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(3);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(2);
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~117_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~117_sumout\;
\processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~117_sumout\ <= NOT \processador|FD|fetchInstruction|SOMA|Add0~117_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~113_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout\;
\processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~113_sumout\ <= NOT \processador|FD|fetchInstruction|SOMA|Add0~113_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~109_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout\;
\processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~109_sumout\ <= NOT \processador|FD|fetchInstruction|SOMA|Add0~109_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~105_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout\;
\processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~105_sumout\ <= NOT \processador|FD|fetchInstruction|SOMA|Add0~105_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~101_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101_sumout\;
\processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~101_sumout\ <= NOT \processador|FD|fetchInstruction|SOMA|Add0~101_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~97_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97_sumout\;
\processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~97_sumout\ <= NOT \processador|FD|fetchInstruction|SOMA|Add0~97_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~93_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93_sumout\;
\processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~93_sumout\ <= NOT \processador|FD|fetchInstruction|SOMA|Add0~93_sumout\;
\processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~89_sumout\ <= NOT \processador|FD|fetchInstruction|SOMA|Add0~89_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~89_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~85_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85_sumout\;
\processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~85_sumout\ <= NOT \processador|FD|fetchInstruction|SOMA|Add0~85_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~81_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81_sumout\;
\processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~81_sumout\ <= NOT \processador|FD|fetchInstruction|SOMA|Add0~81_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~77_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77_sumout\;
\processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~77_sumout\ <= NOT \processador|FD|fetchInstruction|SOMA|Add0~77_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~793_q\ <= NOT \processador|FD|BancoReg|registrador~793_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1123_combout\ <= NOT \processador|FD|BancoReg|registrador~1123_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~313_q\ <= NOT \processador|FD|BancoReg|registrador~313_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1122_combout\ <= NOT \processador|FD|BancoReg|registrador~1122_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~57_q\ <= NOT \processador|FD|BancoReg|registrador~57_q\;
\processador|FD|BancoReg|ALT_INV_saidaA[20]~11_combout\ <= NOT \processador|FD|BancoReg|saidaA[20]~11_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1121_combout\ <= NOT \processador|FD|BancoReg|registrador~1121_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1120_combout\ <= NOT \processador|FD|BancoReg|registrador~1120_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1050_q\ <= NOT \processador|FD|BancoReg|registrador~1050_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1119_combout\ <= NOT \processador|FD|BancoReg|registrador~1119_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~794_q\ <= NOT \processador|FD|BancoReg|registrador~794_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1118_combout\ <= NOT \processador|FD|BancoReg|registrador~1118_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~314_q\ <= NOT \processador|FD|BancoReg|registrador~314_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1117_combout\ <= NOT \processador|FD|BancoReg|registrador~1117_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~58_q\ <= NOT \processador|FD|BancoReg|registrador~58_q\;
\processador|FD|BancoReg|ALT_INV_saidaA[21]~10_combout\ <= NOT \processador|FD|BancoReg|saidaA[21]~10_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1116_combout\ <= NOT \processador|FD|BancoReg|registrador~1116_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1115_combout\ <= NOT \processador|FD|BancoReg|registrador~1115_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1051_q\ <= NOT \processador|FD|BancoReg|registrador~1051_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1114_combout\ <= NOT \processador|FD|BancoReg|registrador~1114_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~795_q\ <= NOT \processador|FD|BancoReg|registrador~795_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1113_combout\ <= NOT \processador|FD|BancoReg|registrador~1113_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~315_q\ <= NOT \processador|FD|BancoReg|registrador~315_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1112_combout\ <= NOT \processador|FD|BancoReg|registrador~1112_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~59_q\ <= NOT \processador|FD|BancoReg|registrador~59_q\;
\processador|FD|ULA_bit22|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit22|soma|Add0~0_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[22]~9_combout\ <= NOT \processador|FD|BancoReg|saidaA[22]~9_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1111_combout\ <= NOT \processador|FD|BancoReg|registrador~1111_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1110_combout\ <= NOT \processador|FD|BancoReg|registrador~1110_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1052_q\ <= NOT \processador|FD|BancoReg|registrador~1052_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1109_combout\ <= NOT \processador|FD|BancoReg|registrador~1109_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~796_q\ <= NOT \processador|FD|BancoReg|registrador~796_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1108_combout\ <= NOT \processador|FD|BancoReg|registrador~1108_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~316_q\ <= NOT \processador|FD|BancoReg|registrador~316_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1107_combout\ <= NOT \processador|FD|BancoReg|registrador~1107_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~60_q\ <= NOT \processador|FD|BancoReg|registrador~60_q\;
\processador|FD|BancoReg|ALT_INV_saidaA[23]~8_combout\ <= NOT \processador|FD|BancoReg|saidaA[23]~8_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1106_combout\ <= NOT \processador|FD|BancoReg|registrador~1106_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1105_combout\ <= NOT \processador|FD|BancoReg|registrador~1105_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1053_q\ <= NOT \processador|FD|BancoReg|registrador~1053_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1104_combout\ <= NOT \processador|FD|BancoReg|registrador~1104_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~797_q\ <= NOT \processador|FD|BancoReg|registrador~797_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1103_combout\ <= NOT \processador|FD|BancoReg|registrador~1103_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~317_q\ <= NOT \processador|FD|BancoReg|registrador~317_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1102_combout\ <= NOT \processador|FD|BancoReg|registrador~1102_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~61_q\ <= NOT \processador|FD|BancoReg|registrador~61_q\;
\processador|FD|BancoReg|ALT_INV_saidaA[24]~7_combout\ <= NOT \processador|FD|BancoReg|saidaA[24]~7_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1101_combout\ <= NOT \processador|FD|BancoReg|registrador~1101_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1100_combout\ <= NOT \processador|FD|BancoReg|registrador~1100_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1054_q\ <= NOT \processador|FD|BancoReg|registrador~1054_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1099_combout\ <= NOT \processador|FD|BancoReg|registrador~1099_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~798_q\ <= NOT \processador|FD|BancoReg|registrador~798_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1098_combout\ <= NOT \processador|FD|BancoReg|registrador~1098_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~318_q\ <= NOT \processador|FD|BancoReg|registrador~318_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1097_combout\ <= NOT \processador|FD|BancoReg|registrador~1097_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~62_q\ <= NOT \processador|FD|BancoReg|registrador~62_q\;
\processador|FD|BancoReg|ALT_INV_saidaA[25]~6_combout\ <= NOT \processador|FD|BancoReg|saidaA[25]~6_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1096_combout\ <= NOT \processador|FD|BancoReg|registrador~1096_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1095_combout\ <= NOT \processador|FD|BancoReg|registrador~1095_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1055_q\ <= NOT \processador|FD|BancoReg|registrador~1055_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1094_combout\ <= NOT \processador|FD|BancoReg|registrador~1094_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~799_q\ <= NOT \processador|FD|BancoReg|registrador~799_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1093_combout\ <= NOT \processador|FD|BancoReg|registrador~1093_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~319_q\ <= NOT \processador|FD|BancoReg|registrador~319_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1092_combout\ <= NOT \processador|FD|BancoReg|registrador~1092_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~63_q\ <= NOT \processador|FD|BancoReg|registrador~63_q\;
\processador|FD|BancoReg|ALT_INV_saidaA[26]~5_combout\ <= NOT \processador|FD|BancoReg|saidaA[26]~5_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1091_combout\ <= NOT \processador|FD|BancoReg|registrador~1091_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1090_combout\ <= NOT \processador|FD|BancoReg|registrador~1090_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1056_q\ <= NOT \processador|FD|BancoReg|registrador~1056_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1089_combout\ <= NOT \processador|FD|BancoReg|registrador~1089_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~800_q\ <= NOT \processador|FD|BancoReg|registrador~800_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1088_combout\ <= NOT \processador|FD|BancoReg|registrador~1088_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~320_q\ <= NOT \processador|FD|BancoReg|registrador~320_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1087_combout\ <= NOT \processador|FD|BancoReg|registrador~1087_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~64_q\ <= NOT \processador|FD|BancoReg|registrador~64_q\;
\processador|FD|ULA_bit27|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit27|soma|Add0~0_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[27]~4_combout\ <= NOT \processador|FD|BancoReg|saidaA[27]~4_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1086_combout\ <= NOT \processador|FD|BancoReg|registrador~1086_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1085_combout\ <= NOT \processador|FD|BancoReg|registrador~1085_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1057_q\ <= NOT \processador|FD|BancoReg|registrador~1057_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1084_combout\ <= NOT \processador|FD|BancoReg|registrador~1084_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~801_q\ <= NOT \processador|FD|BancoReg|registrador~801_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1083_combout\ <= NOT \processador|FD|BancoReg|registrador~1083_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~321_q\ <= NOT \processador|FD|BancoReg|registrador~321_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1082_combout\ <= NOT \processador|FD|BancoReg|registrador~1082_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~65_q\ <= NOT \processador|FD|BancoReg|registrador~65_q\;
\processador|FD|BancoReg|ALT_INV_saidaA[28]~3_combout\ <= NOT \processador|FD|BancoReg|saidaA[28]~3_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1081_combout\ <= NOT \processador|FD|BancoReg|registrador~1081_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1080_combout\ <= NOT \processador|FD|BancoReg|registrador~1080_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1058_q\ <= NOT \processador|FD|BancoReg|registrador~1058_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1079_combout\ <= NOT \processador|FD|BancoReg|registrador~1079_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~802_q\ <= NOT \processador|FD|BancoReg|registrador~802_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1078_combout\ <= NOT \processador|FD|BancoReg|registrador~1078_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~322_q\ <= NOT \processador|FD|BancoReg|registrador~322_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1077_combout\ <= NOT \processador|FD|BancoReg|registrador~1077_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~66_q\ <= NOT \processador|FD|BancoReg|registrador~66_q\;
\processador|FD|BancoReg|ALT_INV_saidaA[29]~2_combout\ <= NOT \processador|FD|BancoReg|saidaA[29]~2_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1076_combout\ <= NOT \processador|FD|BancoReg|registrador~1076_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1075_combout\ <= NOT \processador|FD|BancoReg|registrador~1075_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~303_q\ <= NOT \processador|FD|BancoReg|registrador~303_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1172_combout\ <= NOT \processador|FD|BancoReg|registrador~1172_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~47_q\ <= NOT \processador|FD|BancoReg|registrador~47_q\;
\processador|FD|BancoReg|ALT_INV_saidaA[10]~21_combout\ <= NOT \processador|FD|BancoReg|saidaA[10]~21_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1171_combout\ <= NOT \processador|FD|BancoReg|registrador~1171_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1170_combout\ <= NOT \processador|FD|BancoReg|registrador~1170_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1040_q\ <= NOT \processador|FD|BancoReg|registrador~1040_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1169_combout\ <= NOT \processador|FD|BancoReg|registrador~1169_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~784_q\ <= NOT \processador|FD|BancoReg|registrador~784_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1168_combout\ <= NOT \processador|FD|BancoReg|registrador~1168_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~304_q\ <= NOT \processador|FD|BancoReg|registrador~304_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1167_combout\ <= NOT \processador|FD|BancoReg|registrador~1167_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~48_q\ <= NOT \processador|FD|BancoReg|registrador~48_q\;
\processador|FD|BancoReg|ALT_INV_saidaA[11]~20_combout\ <= NOT \processador|FD|BancoReg|saidaA[11]~20_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1166_combout\ <= NOT \processador|FD|BancoReg|registrador~1166_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1165_combout\ <= NOT \processador|FD|BancoReg|registrador~1165_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1041_q\ <= NOT \processador|FD|BancoReg|registrador~1041_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1164_combout\ <= NOT \processador|FD|BancoReg|registrador~1164_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~785_q\ <= NOT \processador|FD|BancoReg|registrador~785_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1163_combout\ <= NOT \processador|FD|BancoReg|registrador~1163_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~305_q\ <= NOT \processador|FD|BancoReg|registrador~305_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1162_combout\ <= NOT \processador|FD|BancoReg|registrador~1162_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~49_q\ <= NOT \processador|FD|BancoReg|registrador~49_q\;
\processador|FD|ULA_bit12|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit12|soma|Add0~0_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[12]~19_combout\ <= NOT \processador|FD|BancoReg|saidaA[12]~19_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1161_combout\ <= NOT \processador|FD|BancoReg|registrador~1161_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1160_combout\ <= NOT \processador|FD|BancoReg|registrador~1160_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1042_q\ <= NOT \processador|FD|BancoReg|registrador~1042_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1159_combout\ <= NOT \processador|FD|BancoReg|registrador~1159_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~786_q\ <= NOT \processador|FD|BancoReg|registrador~786_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1158_combout\ <= NOT \processador|FD|BancoReg|registrador~1158_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~306_q\ <= NOT \processador|FD|BancoReg|registrador~306_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1157_combout\ <= NOT \processador|FD|BancoReg|registrador~1157_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~50_q\ <= NOT \processador|FD|BancoReg|registrador~50_q\;
\processador|FD|BancoReg|ALT_INV_saidaA[13]~18_combout\ <= NOT \processador|FD|BancoReg|saidaA[13]~18_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1156_combout\ <= NOT \processador|FD|BancoReg|registrador~1156_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1155_combout\ <= NOT \processador|FD|BancoReg|registrador~1155_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1043_q\ <= NOT \processador|FD|BancoReg|registrador~1043_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1154_combout\ <= NOT \processador|FD|BancoReg|registrador~1154_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~787_q\ <= NOT \processador|FD|BancoReg|registrador~787_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1153_combout\ <= NOT \processador|FD|BancoReg|registrador~1153_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~307_q\ <= NOT \processador|FD|BancoReg|registrador~307_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1152_combout\ <= NOT \processador|FD|BancoReg|registrador~1152_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~51_q\ <= NOT \processador|FD|BancoReg|registrador~51_q\;
\processador|FD|BancoReg|ALT_INV_saidaA[14]~17_combout\ <= NOT \processador|FD|BancoReg|saidaA[14]~17_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1151_combout\ <= NOT \processador|FD|BancoReg|registrador~1151_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1150_combout\ <= NOT \processador|FD|BancoReg|registrador~1150_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1044_q\ <= NOT \processador|FD|BancoReg|registrador~1044_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1149_combout\ <= NOT \processador|FD|BancoReg|registrador~1149_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~788_q\ <= NOT \processador|FD|BancoReg|registrador~788_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1148_combout\ <= NOT \processador|FD|BancoReg|registrador~1148_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~308_q\ <= NOT \processador|FD|BancoReg|registrador~308_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1147_combout\ <= NOT \processador|FD|BancoReg|registrador~1147_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~52_q\ <= NOT \processador|FD|BancoReg|registrador~52_q\;
\processador|FD|BancoReg|ALT_INV_saidaA[15]~16_combout\ <= NOT \processador|FD|BancoReg|saidaA[15]~16_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1146_combout\ <= NOT \processador|FD|BancoReg|registrador~1146_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1145_combout\ <= NOT \processador|FD|BancoReg|registrador~1145_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1045_q\ <= NOT \processador|FD|BancoReg|registrador~1045_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1144_combout\ <= NOT \processador|FD|BancoReg|registrador~1144_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~789_q\ <= NOT \processador|FD|BancoReg|registrador~789_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1143_combout\ <= NOT \processador|FD|BancoReg|registrador~1143_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~309_q\ <= NOT \processador|FD|BancoReg|registrador~309_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1142_combout\ <= NOT \processador|FD|BancoReg|registrador~1142_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~53_q\ <= NOT \processador|FD|BancoReg|registrador~53_q\;
\processador|FD|BancoReg|ALT_INV_saidaA[16]~15_combout\ <= NOT \processador|FD|BancoReg|saidaA[16]~15_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1141_combout\ <= NOT \processador|FD|BancoReg|registrador~1141_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1140_combout\ <= NOT \processador|FD|BancoReg|registrador~1140_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1046_q\ <= NOT \processador|FD|BancoReg|registrador~1046_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1139_combout\ <= NOT \processador|FD|BancoReg|registrador~1139_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~790_q\ <= NOT \processador|FD|BancoReg|registrador~790_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1138_combout\ <= NOT \processador|FD|BancoReg|registrador~1138_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~310_q\ <= NOT \processador|FD|BancoReg|registrador~310_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1137_combout\ <= NOT \processador|FD|BancoReg|registrador~1137_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~54_q\ <= NOT \processador|FD|BancoReg|registrador~54_q\;
\processador|FD|ULA_bit17|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit17|soma|Add0~0_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[17]~14_combout\ <= NOT \processador|FD|BancoReg|saidaA[17]~14_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1136_combout\ <= NOT \processador|FD|BancoReg|registrador~1136_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1135_combout\ <= NOT \processador|FD|BancoReg|registrador~1135_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1047_q\ <= NOT \processador|FD|BancoReg|registrador~1047_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1134_combout\ <= NOT \processador|FD|BancoReg|registrador~1134_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~791_q\ <= NOT \processador|FD|BancoReg|registrador~791_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1133_combout\ <= NOT \processador|FD|BancoReg|registrador~1133_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~311_q\ <= NOT \processador|FD|BancoReg|registrador~311_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1132_combout\ <= NOT \processador|FD|BancoReg|registrador~1132_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~55_q\ <= NOT \processador|FD|BancoReg|registrador~55_q\;
\processador|FD|BancoReg|ALT_INV_saidaA[18]~13_combout\ <= NOT \processador|FD|BancoReg|saidaA[18]~13_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1131_combout\ <= NOT \processador|FD|BancoReg|registrador~1131_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1130_combout\ <= NOT \processador|FD|BancoReg|registrador~1130_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1048_q\ <= NOT \processador|FD|BancoReg|registrador~1048_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1129_combout\ <= NOT \processador|FD|BancoReg|registrador~1129_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~792_q\ <= NOT \processador|FD|BancoReg|registrador~792_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1128_combout\ <= NOT \processador|FD|BancoReg|registrador~1128_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~312_q\ <= NOT \processador|FD|BancoReg|registrador~312_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1127_combout\ <= NOT \processador|FD|BancoReg|registrador~1127_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~56_q\ <= NOT \processador|FD|BancoReg|registrador~56_q\;
\processador|FD|BancoReg|ALT_INV_saidaA[19]~12_combout\ <= NOT \processador|FD|BancoReg|saidaA[19]~12_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1126_combout\ <= NOT \processador|FD|BancoReg|registrador~1126_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1125_combout\ <= NOT \processador|FD|BancoReg|registrador~1125_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1049_q\ <= NOT \processador|FD|BancoReg|registrador~1049_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1124_combout\ <= NOT \processador|FD|BancoReg|registrador~1124_combout\;
\processador|FD|ULA_bit7|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit7|soma|Add1~0_combout\;
\processador|FD|ULA_bit4|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit4|soma|Add1~0_combout\;
\processador|FD|ULA_bit2|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit2|soma|Add1~0_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[0]~30_combout\ <= NOT \processador|FD|BancoReg|saidaA[0]~30_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1221_combout\ <= NOT \processador|FD|BancoReg|registrador~1221_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1220_combout\ <= NOT \processador|FD|BancoReg|registrador~1220_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1030_q\ <= NOT \processador|FD|BancoReg|registrador~1030_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1219_combout\ <= NOT \processador|FD|BancoReg|registrador~1219_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~774_q\ <= NOT \processador|FD|BancoReg|registrador~774_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1218_combout\ <= NOT \processador|FD|BancoReg|registrador~1218_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~294_q\ <= NOT \processador|FD|BancoReg|registrador~294_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1217_combout\ <= NOT \processador|FD|BancoReg|registrador~1217_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~38_q\ <= NOT \processador|FD|BancoReg|registrador~38_q\;
\processador|FD|BancoReg|ALT_INV_saidaA[1]~29_combout\ <= NOT \processador|FD|BancoReg|saidaA[1]~29_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1216_combout\ <= NOT \processador|FD|BancoReg|registrador~1216_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1215_combout\ <= NOT \processador|FD|BancoReg|registrador~1215_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1031_q\ <= NOT \processador|FD|BancoReg|registrador~1031_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1214_combout\ <= NOT \processador|FD|BancoReg|registrador~1214_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~775_q\ <= NOT \processador|FD|BancoReg|registrador~775_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1213_combout\ <= NOT \processador|FD|BancoReg|registrador~1213_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~295_q\ <= NOT \processador|FD|BancoReg|registrador~295_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1212_combout\ <= NOT \processador|FD|BancoReg|registrador~1212_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~39_q\ <= NOT \processador|FD|BancoReg|registrador~39_q\;
\processador|FD|BancoReg|ALT_INV_saidaA[2]~28_combout\ <= NOT \processador|FD|BancoReg|saidaA[2]~28_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1211_combout\ <= NOT \processador|FD|BancoReg|registrador~1211_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1210_combout\ <= NOT \processador|FD|BancoReg|registrador~1210_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1032_q\ <= NOT \processador|FD|BancoReg|registrador~1032_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1209_combout\ <= NOT \processador|FD|BancoReg|registrador~1209_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~776_q\ <= NOT \processador|FD|BancoReg|registrador~776_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1208_combout\ <= NOT \processador|FD|BancoReg|registrador~1208_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~296_q\ <= NOT \processador|FD|BancoReg|registrador~296_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1207_combout\ <= NOT \processador|FD|BancoReg|registrador~1207_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~40_q\ <= NOT \processador|FD|BancoReg|registrador~40_q\;
\processador|FD|BancoReg|ALT_INV_saidaA[3]~27_combout\ <= NOT \processador|FD|BancoReg|saidaA[3]~27_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1206_combout\ <= NOT \processador|FD|BancoReg|registrador~1206_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1205_combout\ <= NOT \processador|FD|BancoReg|registrador~1205_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1033_q\ <= NOT \processador|FD|BancoReg|registrador~1033_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1204_combout\ <= NOT \processador|FD|BancoReg|registrador~1204_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~777_q\ <= NOT \processador|FD|BancoReg|registrador~777_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1203_combout\ <= NOT \processador|FD|BancoReg|registrador~1203_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~297_q\ <= NOT \processador|FD|BancoReg|registrador~297_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1202_combout\ <= NOT \processador|FD|BancoReg|registrador~1202_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~41_q\ <= NOT \processador|FD|BancoReg|registrador~41_q\;
\processador|FD|BancoReg|ALT_INV_saidaA[4]~26_combout\ <= NOT \processador|FD|BancoReg|saidaA[4]~26_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1201_combout\ <= NOT \processador|FD|BancoReg|registrador~1201_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1200_combout\ <= NOT \processador|FD|BancoReg|registrador~1200_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1034_q\ <= NOT \processador|FD|BancoReg|registrador~1034_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1199_combout\ <= NOT \processador|FD|BancoReg|registrador~1199_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~778_q\ <= NOT \processador|FD|BancoReg|registrador~778_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1198_combout\ <= NOT \processador|FD|BancoReg|registrador~1198_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~298_q\ <= NOT \processador|FD|BancoReg|registrador~298_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1197_combout\ <= NOT \processador|FD|BancoReg|registrador~1197_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~42_q\ <= NOT \processador|FD|BancoReg|registrador~42_q\;
\processador|FD|BancoReg|ALT_INV_saidaA[5]~25_combout\ <= NOT \processador|FD|BancoReg|saidaA[5]~25_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1196_combout\ <= NOT \processador|FD|BancoReg|registrador~1196_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1195_combout\ <= NOT \processador|FD|BancoReg|registrador~1195_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1035_q\ <= NOT \processador|FD|BancoReg|registrador~1035_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1194_combout\ <= NOT \processador|FD|BancoReg|registrador~1194_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~779_q\ <= NOT \processador|FD|BancoReg|registrador~779_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1193_combout\ <= NOT \processador|FD|BancoReg|registrador~1193_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~299_q\ <= NOT \processador|FD|BancoReg|registrador~299_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1192_combout\ <= NOT \processador|FD|BancoReg|registrador~1192_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~43_q\ <= NOT \processador|FD|BancoReg|registrador~43_q\;
\processador|FD|BancoReg|ALT_INV_saidaA[6]~24_combout\ <= NOT \processador|FD|BancoReg|saidaA[6]~24_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1191_combout\ <= NOT \processador|FD|BancoReg|registrador~1191_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1190_combout\ <= NOT \processador|FD|BancoReg|registrador~1190_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1036_q\ <= NOT \processador|FD|BancoReg|registrador~1036_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1189_combout\ <= NOT \processador|FD|BancoReg|registrador~1189_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~780_q\ <= NOT \processador|FD|BancoReg|registrador~780_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1188_combout\ <= NOT \processador|FD|BancoReg|registrador~1188_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~300_q\ <= NOT \processador|FD|BancoReg|registrador~300_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1187_combout\ <= NOT \processador|FD|BancoReg|registrador~1187_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~44_q\ <= NOT \processador|FD|BancoReg|registrador~44_q\;
\processador|FD|ULA_bit7|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit7|soma|Add0~0_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1186_combout\ <= NOT \processador|FD|BancoReg|registrador~1186_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1185_combout\ <= NOT \processador|FD|BancoReg|registrador~1185_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1037_q\ <= NOT \processador|FD|BancoReg|registrador~1037_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1184_combout\ <= NOT \processador|FD|BancoReg|registrador~1184_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~781_q\ <= NOT \processador|FD|BancoReg|registrador~781_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1183_combout\ <= NOT \processador|FD|BancoReg|registrador~1183_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~301_q\ <= NOT \processador|FD|BancoReg|registrador~301_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1182_combout\ <= NOT \processador|FD|BancoReg|registrador~1182_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~45_q\ <= NOT \processador|FD|BancoReg|registrador~45_q\;
\processador|FD|BancoReg|ALT_INV_saidaA[8]~23_combout\ <= NOT \processador|FD|BancoReg|saidaA[8]~23_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1181_combout\ <= NOT \processador|FD|BancoReg|registrador~1181_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1180_combout\ <= NOT \processador|FD|BancoReg|registrador~1180_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1038_q\ <= NOT \processador|FD|BancoReg|registrador~1038_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1179_combout\ <= NOT \processador|FD|BancoReg|registrador~1179_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~782_q\ <= NOT \processador|FD|BancoReg|registrador~782_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1178_combout\ <= NOT \processador|FD|BancoReg|registrador~1178_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~302_q\ <= NOT \processador|FD|BancoReg|registrador~302_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1177_combout\ <= NOT \processador|FD|BancoReg|registrador~1177_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~46_q\ <= NOT \processador|FD|BancoReg|registrador~46_q\;
\processador|FD|BancoReg|ALT_INV_saidaA[9]~22_combout\ <= NOT \processador|FD|BancoReg|saidaA[9]~22_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1176_combout\ <= NOT \processador|FD|BancoReg|registrador~1176_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1175_combout\ <= NOT \processador|FD|BancoReg|registrador~1175_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1039_q\ <= NOT \processador|FD|BancoReg|registrador~1039_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1174_combout\ <= NOT \processador|FD|BancoReg|registrador~1174_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~783_q\ <= NOT \processador|FD|BancoReg|registrador~783_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1173_combout\ <= NOT \processador|FD|BancoReg|registrador~1173_combout\;
\processador|FD|ULA_bit12|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit12|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit11|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit10|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit10|soma|Add1~0_combout\;
\processador|FD|ULA_bit8|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit8|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit8|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit8|soma|Add1~1_combout\;
\processador|FD|ULA_bit8|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit8|soma|Add0~0_combout\;
\processador|FD|ULA_bit10|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit9|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit8|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit8|soma|Add1~0_combout\;
\processador|FD|ULA_bit6|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit6|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit6|soma|Add1~1_combout\;
\processador|FD|ULA_bit6|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit6|soma|Add0~0_combout\;
\processador|FD|ULA_bit8|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit7|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit7|soma|Add1~1_combout\;
\processador|FD|ULA_bit7|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit6|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit5|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit5|soma|Add1~0_combout\;
\processador|FD|ULA_bit5|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit4|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit3|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit3|soma|Add1~0_combout\;
\processador|FD|ULA_bit3|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit2|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit1|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[0]~2_combout\ <= NOT \processador|FD|saidaULA_final[0]~2_combout\;
\processador|FD|ALT_INV_saidaULA_final[0]~1_combout\ <= NOT \processador|FD|saidaULA_final[0]~1_combout\;
\processador|FD|ALT_INV_saidaULA_final[0]~0_combout\ <= NOT \processador|FD|saidaULA_final[0]~0_combout\;
\processador|UC|ALT_INV_Equal10~0_combout\ <= NOT \processador|UC|Equal10~0_combout\;
\processador|FD|ALT_INV_result_slt[0]~0_combout\ <= NOT \processador|FD|result_slt[0]~0_combout\;
\processador|FD|ULA_bit29|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit29|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit29|soma|Add1~1_combout\;
\processador|FD|ULA_bit26|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit26|soma|Add1~0_combout\;
\processador|FD|ULA_bit24|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit24|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit24|soma|Add1~1_combout\;
\processador|FD|ULA_bit21|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit21|soma|Add1~0_combout\;
\processador|FD|ULA_bit19|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit19|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit19|soma|Add1~1_combout\;
\processador|FD|ULA_bit16|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit16|soma|Add1~0_combout\;
\processador|FD|ULA_bit14|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit14|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit14|soma|Add1~1_combout\;
\processador|FD|ULA_bit11|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit11|soma|Add1~0_combout\;
\processador|FD|ULA_bit9|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit9|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit9|soma|Add1~1_combout\;
\processador|FD|ULA_bit6|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit6|soma|Add1~0_combout\;
\processador|FD|ULA_bit4|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit4|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit4|soma|Add1~1_combout\;
\processador|FD|ULA_bit1|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit1|soma|Add1~0_combout\;
\processador|FD|ULA_bit4|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit4|soma|Add0~0_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[7]~31_combout\ <= NOT \processador|FD|BancoReg|saidaA[7]~31_combout\;
\processador|FD|ULA_bit9|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit9|soma|Add0~0_combout\;
\processador|FD|ULA_bit14|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit14|soma|Add0~0_combout\;
\processador|FD|ULA_bit19|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit19|soma|Add0~0_combout\;
\processador|FD|ULA_bit24|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit24|soma|Add0~0_combout\;
\processador|FD|ULA_bit29|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit29|soma|Add0~0_combout\;
\processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~17_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~17_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~16_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~16_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~15_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~15_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~14_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~14_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~13_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~13_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~12_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~12_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~11_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~11_combout\;
\processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit16|Muxao|ALT_INV_Equal0~0_combout\ <= NOT \processador|FD|ULA_bit16|Muxao|Equal0~0_combout\;
\processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\ <= NOT \processador|UC|UC_ULA|ULActrl[1]~4_combout\;
\processador|UC|ALT_INV_Equal0~0_combout\ <= NOT \processador|UC|Equal0~0_combout\;
\processador|UC|UC_ULA|ALT_INV_ULActrl[2]~3_combout\ <= NOT \processador|UC|UC_ULA|ULActrl[2]~3_combout\;
\processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\ <= NOT \processador|UC|UC_ULA|ULActrl[0]~2_combout\;
\processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\ <= NOT \processador|UC|UC_ULA|ULActrl[0]~1_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~10_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~10_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~9_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~9_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~8_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~8_combout\;
\processador|UC|UC_ULA|ALT_INV_ULActrl[2]~0_combout\ <= NOT \processador|UC|UC_ULA|ULActrl[2]~0_combout\;
\processador|UC|ALT_INV_palavraControle[1]~0_combout\ <= NOT \processador|UC|palavraControle[1]~0_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~7_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~7_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~6_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~6_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~5_combout\;
\processador|FD|ULA_bit29|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit29|soma|Add1~0_combout\;
\processador|FD|ULA_bit27|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit27|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit27|soma|Add1~0_combout\;
\processador|FD|ULA_bit24|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit24|soma|Add1~0_combout\;
\processador|FD|ULA_bit22|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit22|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit22|soma|Add1~0_combout\;
\processador|FD|ULA_bit19|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit19|soma|Add1~0_combout\;
\processador|FD|ULA_bit17|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit17|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit17|soma|Add1~0_combout\;
\processador|FD|ULA_bit14|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit14|soma|Add1~0_combout\;
\processador|FD|ULA_bit12|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit12|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit12|soma|Add1~0_combout\;
\processador|FD|ULA_bit9|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit9|soma|Add1~0_combout\;
\processador|FD|ULA_bit7|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout\;
\processador|FD|mux_RTimed|ALT_INV_saida_MUX[1]~1_combout\ <= NOT \processador|FD|mux_RTimed|saida_MUX[1]~1_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[1]~1_combout\ <= NOT \processador|FD|BancoReg|saidaB[1]~1_combout\;
\processador|FD|mux_RTimed|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \processador|FD|mux_RTimed|saida_MUX[0]~0_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[0]~0_combout\ <= NOT \processador|FD|BancoReg|saidaB[0]~0_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~26_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~26_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~25_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~25_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~24_combout\;
\processador|UC|ALT_INV_palavraControle[8]~1_combout\ <= NOT \processador|UC|palavraControle[8]~1_combout\;
\processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit28|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit28|soma|Add1~0_combout\;
\processador|FD|ULA_bit26|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit26|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit26|soma|Add1~1_combout\;
\processador|FD|ULA_bit26|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit26|soma|Add0~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[29]~31_combout\ <= NOT \processador|FD|saidaULA_final[29]~31_combout\;
\processador|FD|ULA_bit29|Muxao|ALT_INV_saida_MUX~2_combout\ <= NOT \processador|FD|ULA_bit29|Muxao|saida_MUX~2_combout\;
\processador|FD|ULA_bit29|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit27|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit27|soma|Add1~1_combout\;
\processador|FD|ULA_bit25|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit25|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit25|soma|Add1~1_combout\;
\processador|FD|ULA_bit22|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit22|soma|Add1~1_combout\;
\processador|FD|ULA_bit20|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit20|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit20|soma|Add1~1_combout\;
\processador|FD|ULA_bit20|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit20|soma|Add0~0_combout\;
\processador|FD|ULA_bit25|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit25|soma|Add0~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[28]~30_combout\ <= NOT \processador|FD|saidaULA_final[28]~30_combout\;
\processador|FD|ULA_bit28|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit28|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[27]~29_combout\ <= NOT \processador|FD|saidaULA_final[27]~29_combout\;
\processador|FD|ULA_bit27|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout\;
\processador|FD|ALT_INV_saidaULA_final[26]~28_combout\ <= NOT \processador|FD|saidaULA_final[26]~28_combout\;
\processador|FD|ULA_bit26|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit25|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit25|soma|Add1~0_combout\;
\processador|FD|ULA_bit23|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit23|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit23|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit23|soma|Add1~1_combout\;
\processador|FD|ULA_bit23|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit23|soma|Add0~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[25]~27_combout\ <= NOT \processador|FD|saidaULA_final[25]~27_combout\;
\processador|FD|ULA_bit25|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[24]~26_combout\ <= NOT \processador|FD|saidaULA_final[24]~26_combout\;
\processador|FD|ULA_bit24|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit23|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit23|soma|Add1~0_combout\;
\processador|FD|ULA_bit21|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit21|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit21|soma|Add1~1_combout\;
\processador|FD|ULA_bit21|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit21|soma|Add0~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[23]~25_combout\ <= NOT \processador|FD|saidaULA_final[23]~25_combout\;
\processador|FD|ULA_bit23|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[22]~24_combout\ <= NOT \processador|FD|saidaULA_final[22]~24_combout\;
\processador|FD|ULA_bit22|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~23_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~22_combout\;
\processador|FD|ALT_INV_saidaULA_final[21]~23_combout\ <= NOT \processador|FD|saidaULA_final[21]~23_combout\;
\processador|FD|ULA_bit21|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit20|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit20|soma|Add1~0_combout\;
\processador|FD|ULA_bit18|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit18|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit18|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit18|soma|Add1~1_combout\;
\processador|FD|ULA_bit18|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit18|soma|Add0~0_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~21_combout\;
\processador|FD|ALT_INV_saidaULA_final[20]~22_combout\ <= NOT \processador|FD|saidaULA_final[20]~22_combout\;
\processador|FD|ULA_bit20|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~20_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~20_combout\;
\processador|FD|ALT_INV_saidaULA_final[19]~21_combout\ <= NOT \processador|FD|saidaULA_final[19]~21_combout\;
\processador|FD|ULA_bit19|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit18|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit18|soma|Add1~0_combout\;
\processador|FD|ULA_bit16|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit16|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit16|soma|Add1~1_combout\;
\processador|FD|ULA_bit16|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit16|soma|Add0~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[18]~20_combout\ <= NOT \processador|FD|saidaULA_final[18]~20_combout\;
\processador|FD|ULA_bit18|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit17|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit17|soma|Add1~1_combout\;
\processador|FD|ULA_bit15|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit15|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit15|soma|Add1~1_combout\;
\processador|FD|ULA_bit15|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit15|soma|Add0~0_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~19_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~19_combout\;
\processador|FD|ALT_INV_saidaULA_final[17]~19_combout\ <= NOT \processador|FD|saidaULA_final[17]~19_combout\;
\processador|FD|ULA_bit17|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~18_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~18_combout\;
\processador|FD|ALT_INV_saidaULA_final[16]~18_combout\ <= NOT \processador|FD|saidaULA_final[16]~18_combout\;
\processador|FD|ULA_bit16|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit15|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit15|soma|Add1~0_combout\;
\processador|FD|ULA_bit13|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit13|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit13|soma|Add1~1_combout\;
\processador|FD|ULA_bit13|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit13|soma|Add0~0_combout\;
\processador|FD|ULA_bit15|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit14|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit13|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit13|soma|Add1~0_combout\;
\processador|FD|ULA_bit11|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit11|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit11|soma|Add1~1_combout\;
\processador|FD|ULA_bit11|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit11|soma|Add0~0_combout\;
\processador|FD|ULA_bit13|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit12|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit12|soma|Add1~1_combout\;
\processador|FD|ULA_bit10|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit10|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit10|soma|Add1~1_combout\;
\processador|FD|ULA_bit10|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit10|soma|Add0~0_combout\;
\processador|FD|memRAM|ALT_INV_ram~42_q\ <= NOT \processador|FD|memRAM|ram~42_q\;
\processador|FD|memRAM|ALT_INV_ram~74_q\ <= NOT \processador|FD|memRAM|ram~74_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[8]~17_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[8]~17_combout\;
\processador|FD|memRAM|ALT_INV_ram~41_q\ <= NOT \processador|FD|memRAM|ram~41_q\;
\processador|FD|memRAM|ALT_INV_ram~73_q\ <= NOT \processador|FD|memRAM|ram~73_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[7]~15_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[7]~15_combout\;
\processador|FD|memRAM|ALT_INV_ram~40_q\ <= NOT \processador|FD|memRAM|ram~40_q\;
\processador|FD|memRAM|ALT_INV_ram~72_q\ <= NOT \processador|FD|memRAM|ram~72_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[6]~13_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[6]~13_combout\;
\processador|FD|memRAM|ALT_INV_ram~39_q\ <= NOT \processador|FD|memRAM|ram~39_q\;
\processador|FD|memRAM|ALT_INV_ram~71_q\ <= NOT \processador|FD|memRAM|ram~71_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[5]~11_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[5]~11_combout\;
\processador|FD|memRAM|ALT_INV_ram~38_q\ <= NOT \processador|FD|memRAM|ram~38_q\;
\processador|FD|memRAM|ALT_INV_ram~70_q\ <= NOT \processador|FD|memRAM|ram~70_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[4]~9_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[4]~9_combout\;
\processador|FD|memRAM|ALT_INV_ram~37_q\ <= NOT \processador|FD|memRAM|ram~37_q\;
\processador|FD|memRAM|ALT_INV_ram~69_q\ <= NOT \processador|FD|memRAM|ram~69_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[3]~7_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[3]~7_combout\;
\processador|FD|memRAM|ALT_INV_ram~36_q\ <= NOT \processador|FD|memRAM|ram~36_q\;
\processador|FD|memRAM|ALT_INV_ram~68_q\ <= NOT \processador|FD|memRAM|ram~68_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[2]~5_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[2]~5_combout\;
\processador|FD|memRAM|ALT_INV_ram~35_q\ <= NOT \processador|FD|memRAM|ram~35_q\;
\processador|FD|memRAM|ALT_INV_ram~67_q\ <= NOT \processador|FD|memRAM|ram~67_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[1]~3_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[1]~3_combout\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[1]~2_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[1]~2_combout\;
\processador|FD|muxULAram|ALT_INV_Equal1~0_combout\ <= NOT \processador|FD|muxULAram|Equal1~0_combout\;
\processador|FD|memRAM|ALT_INV_ram~66_q\ <= NOT \processador|FD|memRAM|ram~66_q\;
\processador|UC|ALT_INV_palavraControle[1]~2_combout\ <= NOT \processador|UC|palavraControle[1]~2_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~29_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~29_combout\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[0]~0_combout\;
\processador|UC|ALT_INV_Equal1~0_combout\ <= NOT \processador|UC|Equal1~0_combout\;
\processador|FD|memRAM|ALT_INV_ram~34_q\ <= NOT \processador|FD|memRAM|ram~34_q\;
\processador|FD|ALT_INV_saidaULA_final[0]~35_combout\ <= NOT \processador|FD|saidaULA_final[0]~35_combout\;
\processador|FD|ULA_bit30|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit30|soma|Add1~0_combout\;
\processador|FD|ULA_bit28|Muxao|ALT_INV_saida_MUX~2_combout\ <= NOT \processador|FD|ULA_bit28|Muxao|saida_MUX~2_combout\;
\processador|FD|ULA_bit28|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit28|soma|Add1~1_combout\;
\processador|FD|ULA_bit28|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit28|soma|Add0~0_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[31]~32_combout\ <= NOT \processador|FD|BancoReg|saidaB[31]~32_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[30]~31_combout\ <= NOT \processador|FD|BancoReg|saidaB[30]~31_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[29]~30_combout\ <= NOT \processador|FD|BancoReg|saidaB[29]~30_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[28]~29_combout\ <= NOT \processador|FD|BancoReg|saidaB[28]~29_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[27]~28_combout\ <= NOT \processador|FD|BancoReg|saidaB[27]~28_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[26]~27_combout\ <= NOT \processador|FD|BancoReg|saidaB[26]~27_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[25]~26_combout\ <= NOT \processador|FD|BancoReg|saidaB[25]~26_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[24]~25_combout\ <= NOT \processador|FD|BancoReg|saidaB[24]~25_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[23]~24_combout\ <= NOT \processador|FD|BancoReg|saidaB[23]~24_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[22]~23_combout\ <= NOT \processador|FD|BancoReg|saidaB[22]~23_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[21]~22_combout\ <= NOT \processador|FD|BancoReg|saidaB[21]~22_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[20]~21_combout\ <= NOT \processador|FD|BancoReg|saidaB[20]~21_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[19]~20_combout\ <= NOT \processador|FD|BancoReg|saidaB[19]~20_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[18]~19_combout\ <= NOT \processador|FD|BancoReg|saidaB[18]~19_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[17]~18_combout\ <= NOT \processador|FD|BancoReg|saidaB[17]~18_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[16]~17_combout\ <= NOT \processador|FD|BancoReg|saidaB[16]~17_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[15]~16_combout\ <= NOT \processador|FD|BancoReg|saidaB[15]~16_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[14]~15_combout\ <= NOT \processador|FD|BancoReg|saidaB[14]~15_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[13]~14_combout\ <= NOT \processador|FD|BancoReg|saidaB[13]~14_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[12]~13_combout\ <= NOT \processador|FD|BancoReg|saidaB[12]~13_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[11]~12_combout\ <= NOT \processador|FD|BancoReg|saidaB[11]~12_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[5]~11_combout\ <= NOT \processador|FD|BancoReg|saidaB[5]~11_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[10]~10_combout\ <= NOT \processador|FD|BancoReg|saidaB[10]~10_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[9]~9_combout\ <= NOT \processador|FD|BancoReg|saidaB[9]~9_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[8]~8_combout\ <= NOT \processador|FD|BancoReg|saidaB[8]~8_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[7]~7_combout\ <= NOT \processador|FD|BancoReg|saidaB[7]~7_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[6]~6_combout\ <= NOT \processador|FD|BancoReg|saidaB[6]~6_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[5]~5_combout\ <= NOT \processador|FD|BancoReg|saidaB[5]~5_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[4]~4_combout\ <= NOT \processador|FD|BancoReg|saidaB[4]~4_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[3]~3_combout\ <= NOT \processador|FD|BancoReg|saidaB[3]~3_combout\;
\processador|FD|BancoReg|ALT_INV_Equal0~0_combout\ <= NOT \processador|FD|BancoReg|Equal0~0_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~28_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~27_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1222_combout\ <= NOT \processador|FD|BancoReg|registrador~1222_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[2]~2_combout\ <= NOT \processador|FD|BancoReg|saidaB[2]~2_combout\;
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~2_combout\ <= NOT \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\;
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~1_combout\ <= NOT \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\;
\processador|FD|LogicAND|ALT_INV_andOUT~0_combout\ <= NOT \processador|FD|LogicAND|andOUT~0_combout\;
\processador|FD|LogicAND2|ALT_INV_andOUT~combout\ <= NOT \processador|FD|LogicAND2|andOUT~combout\;
\processador|FD|ALT_INV_Equal0~8_combout\ <= NOT \processador|FD|Equal0~8_combout\;
\processador|FD|ALT_INV_Equal0~7_combout\ <= NOT \processador|FD|Equal0~7_combout\;
\processador|FD|ALT_INV_Equal0~6_combout\ <= NOT \processador|FD|Equal0~6_combout\;
\processador|FD|ALT_INV_Equal0~5_combout\ <= NOT \processador|FD|Equal0~5_combout\;
\processador|FD|ALT_INV_Equal0~4_combout\ <= NOT \processador|FD|Equal0~4_combout\;
\processador|FD|ALT_INV_Equal0~3_combout\ <= NOT \processador|FD|Equal0~3_combout\;
\processador|FD|ALT_INV_Equal0~2_combout\ <= NOT \processador|FD|Equal0~2_combout\;
\processador|FD|ALT_INV_Equal0~1_combout\ <= NOT \processador|FD|Equal0~1_combout\;
\processador|FD|ALT_INV_Equal0~0_combout\ <= NOT \processador|FD|Equal0~0_combout\;
\processador|FD|ULA_bit26|Muxao|ALT_INV_saida_MUX~3_combout\ <= NOT \processador|FD|ULA_bit26|Muxao|saida_MUX~3_combout\;
\processador|FD|ULA_bit26|Muxao|ALT_INV_saida_MUX~2_combout\ <= NOT \processador|FD|ULA_bit26|Muxao|saida_MUX~2_combout\;
\processador|FD|ULA_bit28|Muxao|ALT_INV_saida_MUX~3_combout\ <= NOT \processador|FD|ULA_bit28|Muxao|saida_MUX~3_combout\;
\processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~2_combout\ <= NOT \processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout\;
\processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~3_combout\ <= NOT \processador|FD|ULA_bit30|Muxao|saida_MUX~3_combout\;
\processador|FD|ULA_bit30|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit30|soma|Add1~1_combout\;
\processador|FD|ULA_bit30|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit30|soma|Add0~0_combout\;
\processador|UC|ALT_INV_palavraControle[11]~3_combout\ <= NOT \processador|UC|palavraControle[11]~3_combout\;
\processador|FD|memRAM|ALT_INV_ram~65_q\ <= NOT \processador|FD|memRAM|ram~65_q\;
\processador|FD|memRAM|ALT_INV_ram~97_q\ <= NOT \processador|FD|memRAM|ram~97_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[31]~64_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[31]~64_combout\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[30]~62_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[30]~62_combout\;
\processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~2_combout\ <= NOT \processador|FD|ULA_bit30|Muxao|saida_MUX~2_combout\;
\processador|FD|memRAM|ALT_INV_ram~64_q\ <= NOT \processador|FD|memRAM|ram~64_q\;
\processador|FD|memRAM|ALT_INV_ram~96_q\ <= NOT \processador|FD|memRAM|ram~96_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[29]~60_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[29]~60_combout\;
\processador|FD|ULA_bit29|Muxao|ALT_INV_saida_MUX~3_combout\ <= NOT \processador|FD|ULA_bit29|Muxao|saida_MUX~3_combout\;
\processador|FD|memRAM|ALT_INV_ram~63_q\ <= NOT \processador|FD|memRAM|ram~63_q\;
\processador|FD|memRAM|ALT_INV_ram~95_q\ <= NOT \processador|FD|memRAM|ram~95_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[28]~58_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[28]~58_combout\;
\processador|FD|memRAM|ALT_INV_ram~62_q\ <= NOT \processador|FD|memRAM|ram~62_q\;
\processador|FD|memRAM|ALT_INV_ram~94_q\ <= NOT \processador|FD|memRAM|ram~94_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[27]~56_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[27]~56_combout\;
\processador|FD|memRAM|ALT_INV_ram~61_q\ <= NOT \processador|FD|memRAM|ram~61_q\;
\processador|FD|memRAM|ALT_INV_ram~93_q\ <= NOT \processador|FD|memRAM|ram~93_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[26]~54_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[26]~54_combout\;
\processador|FD|memRAM|ALT_INV_ram~60_q\ <= NOT \processador|FD|memRAM|ram~60_q\;
\processador|FD|memRAM|ALT_INV_ram~92_q\ <= NOT \processador|FD|memRAM|ram~92_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[25]~52_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[25]~52_combout\;
\processador|FD|memRAM|ALT_INV_ram~59_q\ <= NOT \processador|FD|memRAM|ram~59_q\;
\processador|FD|memRAM|ALT_INV_ram~91_q\ <= NOT \processador|FD|memRAM|ram~91_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[24]~50_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[24]~50_combout\;
\processador|FD|memRAM|ALT_INV_ram~58_q\ <= NOT \processador|FD|memRAM|ram~58_q\;
\processador|FD|memRAM|ALT_INV_ram~90_q\ <= NOT \processador|FD|memRAM|ram~90_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[23]~48_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[23]~48_combout\;
\processador|FD|memRAM|ALT_INV_ram~57_q\ <= NOT \processador|FD|memRAM|ram~57_q\;
\processador|FD|memRAM|ALT_INV_ram~89_q\ <= NOT \processador|FD|memRAM|ram~89_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[22]~46_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[22]~46_combout\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[22]~45_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[22]~45_combout\;
\processador|FD|memRAM|ALT_INV_ram~56_q\ <= NOT \processador|FD|memRAM|ram~56_q\;
\processador|FD|memRAM|ALT_INV_ram~88_q\ <= NOT \processador|FD|memRAM|ram~88_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[21]~43_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[21]~43_combout\;
\processador|FD|memRAM|ALT_INV_ram~55_q\ <= NOT \processador|FD|memRAM|ram~55_q\;
\processador|FD|memRAM|ALT_INV_ram~87_q\ <= NOT \processador|FD|memRAM|ram~87_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[20]~41_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[20]~41_combout\;
\processador|FD|memRAM|ALT_INV_ram~54_q\ <= NOT \processador|FD|memRAM|ram~54_q\;
\processador|FD|memRAM|ALT_INV_ram~86_q\ <= NOT \processador|FD|memRAM|ram~86_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[19]~39_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[19]~39_combout\;
\processador|FD|memRAM|ALT_INV_ram~53_q\ <= NOT \processador|FD|memRAM|ram~53_q\;
\processador|FD|memRAM|ALT_INV_ram~85_q\ <= NOT \processador|FD|memRAM|ram~85_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[18]~37_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[18]~37_combout\;
\processador|FD|memRAM|ALT_INV_ram~52_q\ <= NOT \processador|FD|memRAM|ram~52_q\;
\processador|FD|memRAM|ALT_INV_ram~84_q\ <= NOT \processador|FD|memRAM|ram~84_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[17]~35_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[17]~35_combout\;
\processador|FD|memRAM|ALT_INV_ram~51_q\ <= NOT \processador|FD|memRAM|ram~51_q\;
\processador|FD|memRAM|ALT_INV_ram~83_q\ <= NOT \processador|FD|memRAM|ram~83_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[16]~33_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[16]~33_combout\;
\processador|FD|muxULAram|ALT_INV_Equal2~0_combout\ <= NOT \processador|FD|muxULAram|Equal2~0_combout\;
\processador|FD|memRAM|ALT_INV_ram~50_q\ <= NOT \processador|FD|memRAM|ram~50_q\;
\processador|FD|memRAM|ALT_INV_ram~82_q\ <= NOT \processador|FD|memRAM|ram~82_q\;
\processador|FD|memRAM|ALT_INV_ram~49_q\ <= NOT \processador|FD|memRAM|ram~49_q\;
\processador|FD|memRAM|ALT_INV_ram~81_q\ <= NOT \processador|FD|memRAM|ram~81_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[15]~31_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[15]~31_combout\;
\processador|FD|memRAM|ALT_INV_ram~48_q\ <= NOT \processador|FD|memRAM|ram~48_q\;
\processador|FD|memRAM|ALT_INV_ram~80_q\ <= NOT \processador|FD|memRAM|ram~80_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[14]~29_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[14]~29_combout\;
\processador|FD|memRAM|ALT_INV_ram~47_q\ <= NOT \processador|FD|memRAM|ram~47_q\;
\processador|FD|memRAM|ALT_INV_ram~79_q\ <= NOT \processador|FD|memRAM|ram~79_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[13]~27_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[13]~27_combout\;
\processador|FD|memRAM|ALT_INV_ram~46_q\ <= NOT \processador|FD|memRAM|ram~46_q\;
\processador|FD|memRAM|ALT_INV_ram~78_q\ <= NOT \processador|FD|memRAM|ram~78_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[12]~25_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[12]~25_combout\;
\processador|FD|memRAM|ALT_INV_ram~45_q\ <= NOT \processador|FD|memRAM|ram~45_q\;
\processador|FD|memRAM|ALT_INV_ram~77_q\ <= NOT \processador|FD|memRAM|ram~77_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[11]~23_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[11]~23_combout\;
\processador|FD|memRAM|ALT_INV_ram~44_q\ <= NOT \processador|FD|memRAM|ram~44_q\;
\processador|FD|memRAM|ALT_INV_ram~76_q\ <= NOT \processador|FD|memRAM|ram~76_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[10]~21_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[10]~21_combout\;
\processador|FD|memRAM|ALT_INV_ram~43_q\ <= NOT \processador|FD|memRAM|ram~43_q\;
\processador|FD|memRAM|ALT_INV_ram~75_q\ <= NOT \processador|FD|memRAM|ram~75_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[9]~19_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[9]~19_combout\;
\processador|UC|UC_ULA|ALT_INV_Functcrtl\(2) <= NOT \processador|UC|UC_ULA|Functcrtl\(2);
\processador|UC|UC_ULA|ALT_INV_Functcrtl\(1) <= NOT \processador|UC|UC_ULA|Functcrtl\(1);
\processador|UC|UC_ULA|ALT_INV_Functcrtl\(0) <= NOT \processador|UC|UC_ULA|Functcrtl\(0);
\processador|FD|ALT_INV_Equal2~0_combout\ <= NOT \processador|FD|Equal2~0_combout\;
\processador|UC|ALT_INV_palavraControle[13]~6_combout\ <= NOT \processador|UC|palavraControle[13]~6_combout\;
\processador|FD|ULA_bit7|soma|ALT_INV_Add1~3_combout\ <= NOT \processador|FD|ULA_bit7|soma|Add1~3_combout\;
\processador|FD|ULA_bit7|soma|ALT_INV_Add1~2_combout\ <= NOT \processador|FD|ULA_bit7|soma|Add1~2_combout\;
\processador|UC|UC_ULA|ALT_INV_comb~4_combout\ <= NOT \processador|UC|UC_ULA|comb~4_combout\;
\processador|UC|ALT_INV_palavraControle[0]~5_combout\ <= NOT \processador|UC|palavraControle[0]~5_combout\;
\processador|FD|ALT_INV_result_slt\(0) <= NOT \processador|FD|result_slt\(0);
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~37_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~37_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~36_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~36_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~35_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~35_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~34_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~34_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~33_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~33_combout\;
\processador|UC|UC_ULA|ALT_INV_comb~3_combout\ <= NOT \processador|UC|UC_ULA|comb~3_combout\;
\processador|UC|UC_ULA|ALT_INV_comb~2_combout\ <= NOT \processador|UC|UC_ULA|comb~2_combout\;
\processador|UC|UC_ULA|ALT_INV_comb~1_combout\ <= NOT \processador|UC|UC_ULA|comb~1_combout\;
\processador|UC|UC_ULA|ALT_INV_comb~0_combout\ <= NOT \processador|UC|UC_ULA|comb~0_combout\;
\processador|UC|UC_ULA|ALT_INV_Functcrtl[2]~2_combout\ <= NOT \processador|UC|UC_ULA|Functcrtl[2]~2_combout\;
\processador|UC|UC_ULA|ALT_INV_Functcrtl~1_combout\ <= NOT \processador|UC|UC_ULA|Functcrtl~1_combout\;
\processador|UC|UC_ULA|ALT_INV_Equal3~0_combout\ <= NOT \processador|UC|UC_ULA|Equal3~0_combout\;
\processador|UC|UC_ULA|ALT_INV_Functcrtl~0_combout\ <= NOT \processador|UC|UC_ULA|Functcrtl~0_combout\;
\processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\ <= NOT \processador|UC|UC_ULA|ULActrl[2]~5_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~32_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~32_combout\;
\processador|UC|ALT_INV_palavraControle[9]~4_combout\ <= NOT \processador|UC|palavraControle[9]~4_combout\;
\processador|FD|ALT_INV_Equal0~12_combout\ <= NOT \processador|FD|Equal0~12_combout\;
\processador|FD|ALT_INV_Equal0~11_combout\ <= NOT \processador|FD|Equal0~11_combout\;
\processador|FD|ALT_INV_Equal0~10_combout\ <= NOT \processador|FD|Equal0~10_combout\;
\processador|FD|ALT_INV_Equal0~9_combout\ <= NOT \processador|FD|Equal0~9_combout\;
\processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[24]~24_combout\ <= NOT \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~24_combout\;
\processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[24]~23_combout\ <= NOT \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~23_combout\;
\processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[24]~22_combout\ <= NOT \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~22_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~31_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~31_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~30_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~30_combout\;

\LEDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[0]~output_o\);

\LEDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[1]~output_o\);

\LEDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[2]~output_o\);

\LEDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[3]~output_o\);

\LEDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[4]~output_o\);

\LEDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[5]~output_o\);

\LEDR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[6]~output_o\);

\LEDR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[7]~output_o\);

\LEDR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[8]~output_o\);

\LEDR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[9]~output_o\);

\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

\HEX2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

\HEX2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

\HEX2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

\HEX2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

\HEX2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

\HEX2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

\HEX2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

\HEX3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

\HEX3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

\HEX3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

\HEX3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

\HEX3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

\HEX3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

\HEX3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

\HEX4[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX4[0]~output_o\);

\HEX4[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX4[1]~output_o\);

\HEX4[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX4[2]~output_o\);

\HEX4[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX4[3]~output_o\);

\HEX4[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX4[4]~output_o\);

\HEX4[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX4[5]~output_o\);

\HEX4[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX4[6]~output_o\);

\HEX5[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX5[0]~output_o\);

\HEX5[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX5[1]~output_o\);

\HEX5[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX5[2]~output_o\);

\HEX5[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX5[3]~output_o\);

\HEX5[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX5[4]~output_o\);

\HEX5[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX5[5]~output_o\);

\HEX5[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX5[6]~output_o\);

\saida_PC[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(0),
	devoe => ww_devoe,
	o => \saida_PC[0]~output_o\);

\saida_PC[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(1),
	devoe => ww_devoe,
	o => \saida_PC[1]~output_o\);

\saida_PC[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(2),
	devoe => ww_devoe,
	o => \saida_PC[2]~output_o\);

\saida_PC[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(3),
	devoe => ww_devoe,
	o => \saida_PC[3]~output_o\);

\saida_PC[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(4),
	devoe => ww_devoe,
	o => \saida_PC[4]~output_o\);

\saida_PC[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(5),
	devoe => ww_devoe,
	o => \saida_PC[5]~output_o\);

\saida_PC[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(6),
	devoe => ww_devoe,
	o => \saida_PC[6]~output_o\);

\saida_PC[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(7),
	devoe => ww_devoe,
	o => \saida_PC[7]~output_o\);

\saida_PC[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(8),
	devoe => ww_devoe,
	o => \saida_PC[8]~output_o\);

\saida_PC[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(9),
	devoe => ww_devoe,
	o => \saida_PC[9]~output_o\);

\saida_PC[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(10),
	devoe => ww_devoe,
	o => \saida_PC[10]~output_o\);

\saida_PC[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(11),
	devoe => ww_devoe,
	o => \saida_PC[11]~output_o\);

\saida_PC[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(12),
	devoe => ww_devoe,
	o => \saida_PC[12]~output_o\);

\saida_PC[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(13),
	devoe => ww_devoe,
	o => \saida_PC[13]~output_o\);

\saida_PC[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(14),
	devoe => ww_devoe,
	o => \saida_PC[14]~output_o\);

\saida_PC[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(15),
	devoe => ww_devoe,
	o => \saida_PC[15]~output_o\);

\saida_PC[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(16),
	devoe => ww_devoe,
	o => \saida_PC[16]~output_o\);

\saida_PC[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(17),
	devoe => ww_devoe,
	o => \saida_PC[17]~output_o\);

\saida_PC[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(18),
	devoe => ww_devoe,
	o => \saida_PC[18]~output_o\);

\saida_PC[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(19),
	devoe => ww_devoe,
	o => \saida_PC[19]~output_o\);

\saida_PC[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(20),
	devoe => ww_devoe,
	o => \saida_PC[20]~output_o\);

\saida_PC[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(21),
	devoe => ww_devoe,
	o => \saida_PC[21]~output_o\);

\saida_PC[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(22),
	devoe => ww_devoe,
	o => \saida_PC[22]~output_o\);

\saida_PC[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(23),
	devoe => ww_devoe,
	o => \saida_PC[23]~output_o\);

\saida_PC[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(24),
	devoe => ww_devoe,
	o => \saida_PC[24]~output_o\);

\saida_PC[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(25),
	devoe => ww_devoe,
	o => \saida_PC[25]~output_o\);

\saida_PC[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(26),
	devoe => ww_devoe,
	o => \saida_PC[26]~output_o\);

\saida_PC[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(27),
	devoe => ww_devoe,
	o => \saida_PC[27]~output_o\);

\saida_PC[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(28),
	devoe => ww_devoe,
	o => \saida_PC[28]~output_o\);

\saida_PC[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(29),
	devoe => ww_devoe,
	o => \saida_PC[29]~output_o\);

\saida_PC[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(30),
	devoe => ww_devoe,
	o => \saida_PC[30]~output_o\);

\saida_PC[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(31),
	devoe => ww_devoe,
	o => \saida_PC[31]~output_o\);

\saida[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[0]~2_combout\,
	devoe => ww_devoe,
	o => \saida[0]~output_o\);

\saida[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[1]~3_combout\,
	devoe => ww_devoe,
	o => \saida[1]~output_o\);

\saida[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[2]~4_combout\,
	devoe => ww_devoe,
	o => \saida[2]~output_o\);

\saida[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[3]~5_combout\,
	devoe => ww_devoe,
	o => \saida[3]~output_o\);

\saida[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[4]~6_combout\,
	devoe => ww_devoe,
	o => \saida[4]~output_o\);

\saida[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[5]~7_combout\,
	devoe => ww_devoe,
	o => \saida[5]~output_o\);

\saida[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[6]~8_combout\,
	devoe => ww_devoe,
	o => \saida[6]~output_o\);

\saida[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[7]~9_combout\,
	devoe => ww_devoe,
	o => \saida[7]~output_o\);

\saida[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[8]~10_combout\,
	devoe => ww_devoe,
	o => \saida[8]~output_o\);

\saida[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[9]~11_combout\,
	devoe => ww_devoe,
	o => \saida[9]~output_o\);

\saida[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[10]~12_combout\,
	devoe => ww_devoe,
	o => \saida[10]~output_o\);

\saida[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[11]~13_combout\,
	devoe => ww_devoe,
	o => \saida[11]~output_o\);

\saida[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[12]~14_combout\,
	devoe => ww_devoe,
	o => \saida[12]~output_o\);

\saida[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[13]~15_combout\,
	devoe => ww_devoe,
	o => \saida[13]~output_o\);

\saida[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[14]~16_combout\,
	devoe => ww_devoe,
	o => \saida[14]~output_o\);

\saida[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[15]~17_combout\,
	devoe => ww_devoe,
	o => \saida[15]~output_o\);

\saida[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[16]~18_combout\,
	devoe => ww_devoe,
	o => \saida[16]~output_o\);

\saida[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[17]~19_combout\,
	devoe => ww_devoe,
	o => \saida[17]~output_o\);

\saida[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[18]~20_combout\,
	devoe => ww_devoe,
	o => \saida[18]~output_o\);

\saida[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[19]~21_combout\,
	devoe => ww_devoe,
	o => \saida[19]~output_o\);

\saida[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[20]~22_combout\,
	devoe => ww_devoe,
	o => \saida[20]~output_o\);

\saida[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[21]~23_combout\,
	devoe => ww_devoe,
	o => \saida[21]~output_o\);

\saida[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[22]~24_combout\,
	devoe => ww_devoe,
	o => \saida[22]~output_o\);

\saida[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[23]~25_combout\,
	devoe => ww_devoe,
	o => \saida[23]~output_o\);

\saida[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[24]~26_combout\,
	devoe => ww_devoe,
	o => \saida[24]~output_o\);

\saida[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[25]~27_combout\,
	devoe => ww_devoe,
	o => \saida[25]~output_o\);

\saida[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[26]~28_combout\,
	devoe => ww_devoe,
	o => \saida[26]~output_o\);

\saida[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[27]~29_combout\,
	devoe => ww_devoe,
	o => \saida[27]~output_o\);

\saida[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[28]~30_combout\,
	devoe => ww_devoe,
	o => \saida[28]~output_o\);

\saida[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[29]~32_combout\,
	devoe => ww_devoe,
	o => \saida[29]~output_o\);

\saida[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[30]~33_combout\,
	devoe => ww_devoe,
	o => \saida[30]~output_o\);

\saida[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[31]~34_combout\,
	devoe => ww_devoe,
	o => \saida[31]~output_o\);

\inA[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[0]~30_combout\,
	devoe => ww_devoe,
	o => \inA[0]~output_o\);

\inA[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[1]~29_combout\,
	devoe => ww_devoe,
	o => \inA[1]~output_o\);

\inA[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[2]~28_combout\,
	devoe => ww_devoe,
	o => \inA[2]~output_o\);

\inA[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[3]~27_combout\,
	devoe => ww_devoe,
	o => \inA[3]~output_o\);

\inA[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[4]~26_combout\,
	devoe => ww_devoe,
	o => \inA[4]~output_o\);

\inA[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[5]~25_combout\,
	devoe => ww_devoe,
	o => \inA[5]~output_o\);

\inA[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[6]~24_combout\,
	devoe => ww_devoe,
	o => \inA[6]~output_o\);

\inA[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[7]~31_combout\,
	devoe => ww_devoe,
	o => \inA[7]~output_o\);

\inA[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[8]~23_combout\,
	devoe => ww_devoe,
	o => \inA[8]~output_o\);

\inA[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[9]~22_combout\,
	devoe => ww_devoe,
	o => \inA[9]~output_o\);

\inA[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[10]~21_combout\,
	devoe => ww_devoe,
	o => \inA[10]~output_o\);

\inA[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[11]~20_combout\,
	devoe => ww_devoe,
	o => \inA[11]~output_o\);

\inA[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[12]~19_combout\,
	devoe => ww_devoe,
	o => \inA[12]~output_o\);

\inA[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[13]~18_combout\,
	devoe => ww_devoe,
	o => \inA[13]~output_o\);

\inA[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[14]~17_combout\,
	devoe => ww_devoe,
	o => \inA[14]~output_o\);

\inA[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[15]~16_combout\,
	devoe => ww_devoe,
	o => \inA[15]~output_o\);

\inA[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[16]~15_combout\,
	devoe => ww_devoe,
	o => \inA[16]~output_o\);

\inA[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[17]~14_combout\,
	devoe => ww_devoe,
	o => \inA[17]~output_o\);

\inA[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[18]~13_combout\,
	devoe => ww_devoe,
	o => \inA[18]~output_o\);

\inA[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[19]~12_combout\,
	devoe => ww_devoe,
	o => \inA[19]~output_o\);

\inA[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[20]~11_combout\,
	devoe => ww_devoe,
	o => \inA[20]~output_o\);

\inA[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[21]~10_combout\,
	devoe => ww_devoe,
	o => \inA[21]~output_o\);

\inA[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[22]~9_combout\,
	devoe => ww_devoe,
	o => \inA[22]~output_o\);

\inA[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[23]~8_combout\,
	devoe => ww_devoe,
	o => \inA[23]~output_o\);

\inA[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[24]~7_combout\,
	devoe => ww_devoe,
	o => \inA[24]~output_o\);

\inA[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[25]~6_combout\,
	devoe => ww_devoe,
	o => \inA[25]~output_o\);

\inA[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[26]~5_combout\,
	devoe => ww_devoe,
	o => \inA[26]~output_o\);

\inA[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[27]~4_combout\,
	devoe => ww_devoe,
	o => \inA[27]~output_o\);

\inA[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[28]~3_combout\,
	devoe => ww_devoe,
	o => \inA[28]~output_o\);

\inA[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[29]~2_combout\,
	devoe => ww_devoe,
	o => \inA[29]~output_o\);

\inA[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[30]~1_combout\,
	devoe => ww_devoe,
	o => \inA[30]~output_o\);

\inA[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[31]~0_combout\,
	devoe => ww_devoe,
	o => \inA[31]~output_o\);

\inB[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[0]~0_combout\,
	devoe => ww_devoe,
	o => \inB[0]~output_o\);

\inB[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[1]~1_combout\,
	devoe => ww_devoe,
	o => \inB[1]~output_o\);

\inB[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[2]~2_combout\,
	devoe => ww_devoe,
	o => \inB[2]~output_o\);

\inB[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[3]~3_combout\,
	devoe => ww_devoe,
	o => \inB[3]~output_o\);

\inB[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[4]~4_combout\,
	devoe => ww_devoe,
	o => \inB[4]~output_o\);

\inB[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[5]~5_combout\,
	devoe => ww_devoe,
	o => \inB[5]~output_o\);

\inB[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[6]~6_combout\,
	devoe => ww_devoe,
	o => \inB[6]~output_o\);

\inB[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[7]~7_combout\,
	devoe => ww_devoe,
	o => \inB[7]~output_o\);

\inB[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[8]~8_combout\,
	devoe => ww_devoe,
	o => \inB[8]~output_o\);

\inB[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[9]~9_combout\,
	devoe => ww_devoe,
	o => \inB[9]~output_o\);

\inB[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[10]~10_combout\,
	devoe => ww_devoe,
	o => \inB[10]~output_o\);

\inB[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[11]~11_combout\,
	devoe => ww_devoe,
	o => \inB[11]~output_o\);

\inB[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[12]~12_combout\,
	devoe => ww_devoe,
	o => \inB[12]~output_o\);

\inB[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[13]~13_combout\,
	devoe => ww_devoe,
	o => \inB[13]~output_o\);

\inB[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[14]~14_combout\,
	devoe => ww_devoe,
	o => \inB[14]~output_o\);

\inB[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[15]~15_combout\,
	devoe => ww_devoe,
	o => \inB[15]~output_o\);

\inB[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[16]~16_combout\,
	devoe => ww_devoe,
	o => \inB[16]~output_o\);

\inB[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[17]~17_combout\,
	devoe => ww_devoe,
	o => \inB[17]~output_o\);

\inB[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[18]~18_combout\,
	devoe => ww_devoe,
	o => \inB[18]~output_o\);

\inB[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[19]~19_combout\,
	devoe => ww_devoe,
	o => \inB[19]~output_o\);

\inB[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[20]~20_combout\,
	devoe => ww_devoe,
	o => \inB[20]~output_o\);

\inB[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[21]~21_combout\,
	devoe => ww_devoe,
	o => \inB[21]~output_o\);

\inB[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[22]~22_combout\,
	devoe => ww_devoe,
	o => \inB[22]~output_o\);

\inB[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[23]~23_combout\,
	devoe => ww_devoe,
	o => \inB[23]~output_o\);

\inB[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[24]~24_combout\,
	devoe => ww_devoe,
	o => \inB[24]~output_o\);

\inB[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[25]~25_combout\,
	devoe => ww_devoe,
	o => \inB[25]~output_o\);

\inB[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[26]~26_combout\,
	devoe => ww_devoe,
	o => \inB[26]~output_o\);

\inB[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[27]~27_combout\,
	devoe => ww_devoe,
	o => \inB[27]~output_o\);

\inB[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[28]~28_combout\,
	devoe => ww_devoe,
	o => \inB[28]~output_o\);

\inB[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[29]~29_combout\,
	devoe => ww_devoe,
	o => \inB[29]~output_o\);

\inB[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[30]~30_combout\,
	devoe => ww_devoe,
	o => \inB[30]~output_o\);

\inB[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[31]~31_combout\,
	devoe => ww_devoe,
	o => \inB[31]~output_o\);

\inB_inv[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[0]~0_combout\,
	devoe => ww_devoe,
	o => \inB_inv[0]~output_o\);

\inB_inv[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~129_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[1]~output_o\);

\inB_inv[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~133_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[2]~output_o\);

\inB_inv[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~137_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[3]~output_o\);

\inB_inv[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~141_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[4]~output_o\);

\inB_inv[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~145_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[5]~output_o\);

\inB_inv[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~149_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[6]~output_o\);

\inB_inv[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~153_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[7]~output_o\);

\inB_inv[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~157_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[8]~output_o\);

\inB_inv[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~161_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[9]~output_o\);

\inB_inv[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~165_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[10]~output_o\);

\inB_inv[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~169_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[11]~output_o\);

\inB_inv[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~173_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[12]~output_o\);

\inB_inv[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~177_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[13]~output_o\);

\inB_inv[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~181_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[14]~output_o\);

\inB_inv[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~185_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[15]~output_o\);

\inB_inv[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~189_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[16]~output_o\);

\inB_inv[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~193_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[17]~output_o\);

\inB_inv[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~197_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[18]~output_o\);

\inB_inv[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~201_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[19]~output_o\);

\inB_inv[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~205_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[20]~output_o\);

\inB_inv[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~209_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[21]~output_o\);

\inB_inv[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~213_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[22]~output_o\);

\inB_inv[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~217_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[23]~output_o\);

\inB_inv[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~221_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[24]~output_o\);

\inB_inv[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~225_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[25]~output_o\);

\inB_inv[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~229_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[26]~output_o\);

\inB_inv[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~233_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[27]~output_o\);

\inB_inv[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~237_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[28]~output_o\);

\inB_inv[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~241_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[29]~output_o\);

\inB_inv[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~245_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[30]~output_o\);

\inB_inv[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~249_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[31]~output_o\);

\saidaMegaMux[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[0]~1_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[0]~output_o\);

\saidaMegaMux[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[1]~4_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[1]~output_o\);

\saidaMegaMux[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[2]~6_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[2]~output_o\);

\saidaMegaMux[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[3]~8_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[3]~output_o\);

\saidaMegaMux[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[4]~10_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[4]~output_o\);

\saidaMegaMux[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[5]~12_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[5]~output_o\);

\saidaMegaMux[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[6]~14_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[6]~output_o\);

\saidaMegaMux[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[7]~16_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[7]~output_o\);

\saidaMegaMux[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[8]~18_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[8]~output_o\);

\saidaMegaMux[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[9]~20_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[9]~output_o\);

\saidaMegaMux[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[10]~22_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[10]~output_o\);

\saidaMegaMux[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[11]~24_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[11]~output_o\);

\saidaMegaMux[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[12]~26_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[12]~output_o\);

\saidaMegaMux[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[13]~28_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[13]~output_o\);

\saidaMegaMux[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[14]~30_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[14]~output_o\);

\saidaMegaMux[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[15]~32_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[15]~output_o\);

\saidaMegaMux[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[16]~34_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[16]~output_o\);

\saidaMegaMux[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[17]~36_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[17]~output_o\);

\saidaMegaMux[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[18]~38_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[18]~output_o\);

\saidaMegaMux[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[19]~40_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[19]~output_o\);

\saidaMegaMux[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[20]~42_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[20]~output_o\);

\saidaMegaMux[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[21]~44_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[21]~output_o\);

\saidaMegaMux[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[22]~47_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[22]~output_o\);

\saidaMegaMux[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[23]~49_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[23]~output_o\);

\saidaMegaMux[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[24]~51_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[24]~output_o\);

\saidaMegaMux[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[25]~53_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[25]~output_o\);

\saidaMegaMux[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[26]~55_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[26]~output_o\);

\saidaMegaMux[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[27]~57_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[27]~output_o\);

\saidaMegaMux[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[28]~59_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[28]~output_o\);

\saidaMegaMux[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[29]~61_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[29]~output_o\);

\saidaMegaMux[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[30]~63_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[30]~output_o\);

\saidaMegaMux[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[31]~65_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[31]~output_o\);

\clock~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock,
	o => \clock~input_o\);

\processador|FD|fetchInstruction|SOMA|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMA|Add0~13_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(5) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~10\ ))
-- \processador|FD|fetchInstruction|SOMA|Add0~14\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(5) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	cin => \processador|FD|fetchInstruction|SOMA|Add0~10\,
	sumout => \processador|FD|fetchInstruction|SOMA|Add0~13_sumout\,
	cout => \processador|FD|fetchInstruction|SOMA|Add0~14\);

\processador|FD|fetchInstruction|SOMA|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMA|Add0~17_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(6) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~14\ ))
-- \processador|FD|fetchInstruction|SOMA|Add0~18\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(6) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	cin => \processador|FD|fetchInstruction|SOMA|Add0~14\,
	sumout => \processador|FD|fetchInstruction|SOMA|Add0~17_sumout\,
	cout => \processador|FD|fetchInstruction|SOMA|Add0~18\);

\processador|FD|fetchInstruction|ROM|memROM~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~11_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(3) & ((!\processador|FD|fetchInstruction|PC|DOUT\(4) $ (!\processador|FD|fetchInstruction|PC|DOUT\(5))))) # (\processador|FD|fetchInstruction|PC|DOUT\(3) 
-- & (\processador|FD|fetchInstruction|PC|DOUT\(2) & (\processador|FD|fetchInstruction|PC|DOUT\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110111000001000011011100000100001101110000010000110111000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~11_combout\);

\processador|FD|fetchInstruction|SOMA|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMA|Add0~1_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(2) ) + ( VCC ) + ( !VCC ))
-- \processador|FD|fetchInstruction|SOMA|Add0~2\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	cin => GND,
	sumout => \processador|FD|fetchInstruction|SOMA|Add0~1_sumout\,
	cout => \processador|FD|fetchInstruction|SOMA|Add0~2\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~11_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~1_sumout\ ) + ( !VCC ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~2\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~11_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~1_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~11_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~1_sumout\,
	cin => GND,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~2\);

\processador|FD|fetchInstruction|ROM|memROM~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~1_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(6) & ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( (\processador|FD|fetchInstruction|PC|DOUT\(2) & (\processador|FD|fetchInstruction|PC|DOUT\(3) & 
-- (\processador|FD|fetchInstruction|PC|DOUT\(4) & \processador|FD|fetchInstruction|PC|DOUT\(5)))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(6) & ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(2) & 
-- ((!\processador|FD|fetchInstruction|PC|DOUT\(3) & (\processador|FD|fetchInstruction|PC|DOUT\(4))) # (\processador|FD|fetchInstruction|PC|DOUT\(3) & ((!\processador|FD|fetchInstruction|PC|DOUT\(5)))))) # (\processador|FD|fetchInstruction|PC|DOUT\(2) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(4) & (!\processador|FD|fetchInstruction|PC|DOUT\(3) $ (!\processador|FD|fetchInstruction|PC|DOUT\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101001001000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	combout => \processador|FD|fetchInstruction|ROM|memROM~1_combout\);

\processador|FD|fetchInstruction|ROM|memROM~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~5_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(6) & !\processador|FD|fetchInstruction|PC|DOUT\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	combout => \processador|FD|fetchInstruction|ROM|memROM~5_combout\);

\processador|FD|fetchInstruction|ROM|memROM~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~6_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(6) & ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( (\processador|FD|fetchInstruction|PC|DOUT\(2) & (!\processador|FD|fetchInstruction|PC|DOUT\(3) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(4) & !\processador|FD|fetchInstruction|PC|DOUT\(5)))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(6) & ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(2) 
-- & (!\processador|FD|fetchInstruction|PC|DOUT\(3) & (!\processador|FD|fetchInstruction|PC|DOUT\(4) & !\processador|FD|fetchInstruction|PC|DOUT\(5)))) # (\processador|FD|fetchInstruction|PC|DOUT\(2) & (!\processador|FD|fetchInstruction|PC|DOUT\(3) $ 
-- (((\processador|FD|fetchInstruction|PC|DOUT\(4) & \processador|FD|fetchInstruction|PC|DOUT\(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010001000001010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	combout => \processador|FD|fetchInstruction|ROM|memROM~6_combout\);

\processador|FD|fetchInstruction|ROM|memROM~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~7_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(2) & (!\processador|FD|fetchInstruction|PC|DOUT\(3) & (!\processador|FD|fetchInstruction|PC|DOUT\(4)))) # (\processador|FD|fetchInstruction|PC|DOUT\(2) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(3) $ (((\processador|FD|fetchInstruction|PC|DOUT\(5))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010010010001110001001001000111000100100100011100010010010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~7_combout\);

\processador|FD|fetchInstruction|ROM|memROM~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~9_combout\ = ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(3) & (!\processador|FD|fetchInstruction|PC|DOUT\(4) & (!\processador|FD|fetchInstruction|PC|DOUT\(5) & 
-- !\processador|FD|fetchInstruction|PC|DOUT\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	combout => \processador|FD|fetchInstruction|ROM|memROM~9_combout\);

\processador|FD|fetchInstruction|ROM|memROM~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~8_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(2) & (\processador|FD|fetchInstruction|PC|DOUT\(5) & (!\processador|FD|fetchInstruction|PC|DOUT\(3) $ (\processador|FD|fetchInstruction|PC|DOUT\(4))))) # 
-- (\processador|FD|fetchInstruction|PC|DOUT\(2) & ((!\processador|FD|fetchInstruction|PC|DOUT\(4) & (\processador|FD|fetchInstruction|PC|DOUT\(3) & \processador|FD|fetchInstruction|PC|DOUT\(5))) # (\processador|FD|fetchInstruction|PC|DOUT\(4) & 
-- ((!\processador|FD|fetchInstruction|PC|DOUT\(5))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110010010000001011001001000000101100100100000010110010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~8_combout\);

\processador|FD|fetchInstruction|ROM|memROM~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~10_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(3) & (!\processador|FD|fetchInstruction|PC|DOUT\(4) $ (((\processador|FD|fetchInstruction|PC|DOUT\(2) & 
-- !\processador|FD|fetchInstruction|PC|DOUT\(5)))))) # (\processador|FD|fetchInstruction|PC|DOUT\(3) & (((\processador|FD|fetchInstruction|PC|DOUT\(4) & !\processador|FD|fetchInstruction|PC|DOUT\(5)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000011111000000100001111100000010000111110000001000011111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~10_combout\);

\processador|UC|palavraControle[8]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|palavraControle[8]~1_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~8_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~10_combout\ & ( (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~7_combout\ & !\processador|FD|fetchInstruction|ROM|memROM~9_combout\)) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~8_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~10_combout\ & ( 
-- (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout\) # ((\processador|FD|fetchInstruction|ROM|memROM~6_combout\ & \processador|FD|fetchInstruction|ROM|memROM~7_combout\)))) ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~8_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~10_combout\ & ( (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~6_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~7_combout\ & \processador|FD|fetchInstruction|ROM|memROM~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000001010101000000010000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~6_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~7_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~9_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~8_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~10_combout\,
	combout => \processador|UC|palavraControle[8]~1_combout\);

\processador|UC|UC_ULA|ULActrl[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|ULActrl[2]~3_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~8_combout\ ) # ( !\processador|FD|fetchInstruction|ROM|memROM~8_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~5_combout\) # 
-- ((!\processador|FD|fetchInstruction|ROM|memROM~6_combout\) # ((!\processador|FD|fetchInstruction|ROM|memROM~7_combout\) # (!\processador|FD|fetchInstruction|ROM|memROM~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111110111111111111111111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~6_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~7_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~9_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~8_combout\,
	combout => \processador|UC|UC_ULA|ULActrl[2]~3_combout\);

\processador|UC|UC_ULA|Functcrtl[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|Functcrtl[2]~2_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & 
-- !\processador|FD|fetchInstruction|PC|DOUT\(2))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & 
-- (\processador|FD|fetchInstruction|PC|DOUT\(2) & \processador|FD|fetchInstruction|PC|DOUT\(3)))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(4) & ( !\processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(2) & \processador|FD|fetchInstruction|PC|DOUT\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000010001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|UC|UC_ULA|Functcrtl[2]~2_combout\);

\processador|UC|UC_ULA|comb~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|comb~4_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & 
-- (\processador|FD|fetchInstruction|PC|DOUT\(2) & !\processador|FD|fetchInstruction|PC|DOUT\(3)))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(7) & !\processador|FD|fetchInstruction|PC|DOUT\(2))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT\(4) & ( !\processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(7) & ((!\processador|FD|fetchInstruction|PC|DOUT\(2)) # (\processador|FD|fetchInstruction|PC|DOUT\(3))))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(4) & ( !\processador|FD|fetchInstruction|PC|DOUT\(5) 
-- & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (\processador|FD|fetchInstruction|PC|DOUT\(2) & \processador|FD|fetchInstruction|PC|DOUT\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000100000001000100010000000100000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|UC|UC_ULA|comb~4_combout\);

\processador|UC|UC_ULA|Functcrtl[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|Functcrtl\(2) = ( \processador|UC|UC_ULA|Functcrtl[2]~2_combout\ & ( !\processador|UC|UC_ULA|comb~4_combout\ ) ) # ( !\processador|UC|UC_ULA|Functcrtl[2]~2_combout\ & ( !\processador|UC|UC_ULA|comb~4_combout\ & ( 
-- \processador|UC|UC_ULA|Functcrtl\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|UC|UC_ULA|ALT_INV_Functcrtl\(2),
	datae => \processador|UC|UC_ULA|ALT_INV_Functcrtl[2]~2_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_comb~4_combout\,
	combout => \processador|UC|UC_ULA|Functcrtl\(2));

\processador|UC|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|Equal0~0_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(2) & \processador|FD|fetchInstruction|PC|DOUT\(3)))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (\processador|FD|fetchInstruction|PC|DOUT\(2) & \processador|FD|fetchInstruction|PC|DOUT\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|UC|Equal0~0_combout\);

\processador|UC|UC_ULA|ULActrl[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|ULActrl[2]~5_combout\ = (!\processador|UC|UC_ULA|Functcrtl\(2) & ((\processador|UC|Equal0~0_combout\))) # (\processador|UC|UC_ULA|Functcrtl\(2) & (\processador|UC|UC_ULA|ULActrl[2]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~3_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_Functcrtl\(2),
	datac => \processador|UC|ALT_INV_Equal0~0_combout\,
	combout => \processador|UC|UC_ULA|ULActrl[2]~5_combout\);

\processador|FD|fetchInstruction|ROM|memROM~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~22_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(3) & (\processador|FD|fetchInstruction|PC|DOUT\(2) & (!\processador|FD|fetchInstruction|PC|DOUT\(4) $ (!\processador|FD|fetchInstruction|PC|DOUT\(5))))) 
-- # (\processador|FD|fetchInstruction|PC|DOUT\(3) & (\processador|FD|fetchInstruction|PC|DOUT\(5) & (!\processador|FD|fetchInstruction|PC|DOUT\(2) $ (!\processador|FD|fetchInstruction|PC|DOUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001010010000001000101001000000100010100100000010001010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~22_combout\);

\processador|FD|fetchInstruction|ROM|memROM~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~23_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	combout => \processador|FD|fetchInstruction|ROM|memROM~23_combout\);

\processador|FD|fetchInstruction|ROM|memROM~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~16_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(3) & (((\processador|FD|fetchInstruction|PC|DOUT\(2) & \processador|FD|fetchInstruction|PC|DOUT\(5))) # (\processador|FD|fetchInstruction|PC|DOUT\(4)))) 
-- # (\processador|FD|fetchInstruction|PC|DOUT\(3) & ((!\processador|FD|fetchInstruction|PC|DOUT\(4)) # ((!\processador|FD|fetchInstruction|PC|DOUT\(2) & \processador|FD|fetchInstruction|PC|DOUT\(5)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110001111110001111000111111000111100011111100011110001111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~16_combout\);

\processador|FD|fetchInstruction|ROM|memROM~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~21_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & \processador|FD|fetchInstruction|ROM|memROM~16_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~16_combout\,
	combout => \processador|FD|fetchInstruction|ROM|memROM~21_combout\);

\processador|FD|fetchInstruction|ROM|memROM~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~29_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(3) & (!\processador|FD|fetchInstruction|PC|DOUT\(4) & !\processador|FD|fetchInstruction|PC|DOUT\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~29_combout\);

\processador|UC|palavraControle[9]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|palavraControle[9]~4_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~8_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~10_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~6_combout\)))) # (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~29_combout\ & ((\processador|FD|fetchInstruction|ROM|memROM~7_combout\)))) ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~8_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~10_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~6_combout\))) # 
-- (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~29_combout\)) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~8_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~10_combout\ & ( 
-- (!\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & !\processador|FD|fetchInstruction|ROM|memROM~6_combout\) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~8_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~10_combout\ & ( 
-- (!\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & (((!\processador|FD|fetchInstruction|ROM|memROM~6_combout\)))) # (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~6_combout\ & !\processador|FD|fetchInstruction|ROM|memROM~7_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout\ & ((\processador|FD|fetchInstruction|ROM|memROM~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000010110001101000001010000011100100111001001010000011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~29_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~6_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~7_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~8_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~10_combout\,
	combout => \processador|UC|palavraControle[9]~4_combout\);

\processador|FD|BancoReg|registrador~1224\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1224_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~21_combout\ & \processador|UC|palavraControle[9]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	datac => \processador|UC|ALT_INV_palavraControle[9]~4_combout\,
	combout => \processador|FD|BancoReg|registrador~1224_combout\);

\processador|FD|BancoReg|registrador~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[31]~65_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~325_q\);

\processador|FD|fetchInstruction|ROM|memROM~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~24_combout\ = (\processador|FD|fetchInstruction|PC|DOUT\(2) & (\processador|FD|fetchInstruction|PC|DOUT\(3) & \processador|FD|fetchInstruction|PC|DOUT\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~24_combout\);

\processador|FD|fetchInstruction|ROM|memROM~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~25_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(3) & (!\processador|FD|fetchInstruction|PC|DOUT\(2) & (!\processador|FD|fetchInstruction|PC|DOUT\(4) & !\processador|FD|fetchInstruction|PC|DOUT\(5)))) # 
-- (\processador|FD|fetchInstruction|PC|DOUT\(3) & (\processador|FD|fetchInstruction|PC|DOUT\(5) & (!\processador|FD|fetchInstruction|PC|DOUT\(2) $ (!\processador|FD|fetchInstruction|PC|DOUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000010010100000000001001010000000000100101000000000010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~25_combout\);

\processador|FD|fetchInstruction|ROM|memROM~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~26_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(3) & (\processador|FD|fetchInstruction|PC|DOUT\(4) & ((!\processador|FD|fetchInstruction|PC|DOUT\(2)) # (\processador|FD|fetchInstruction|PC|DOUT\(5))))) 
-- # (\processador|FD|fetchInstruction|PC|DOUT\(3) & ((!\processador|FD|fetchInstruction|PC|DOUT\(5) & ((!\processador|FD|fetchInstruction|PC|DOUT\(4)))) # (\processador|FD|fetchInstruction|PC|DOUT\(5) & (!\processador|FD|fetchInstruction|PC|DOUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100000101110001110000010111000111000001011100011100000101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~26_combout\);

\processador|FD|BancoReg|saidaB[5]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[5]~11_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~25_combout\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~25_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~26_combout\,
	combout => \processador|FD|BancoReg|saidaB[5]~11_combout\);

\processador|FD|BancoReg|saidaB[31]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[31]~32_combout\ = (\processador|FD|BancoReg|registrador~325_q\ & \processador|FD|BancoReg|saidaB[5]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~325_q\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaB[5]~11_combout\,
	combout => \processador|FD|BancoReg|saidaB[31]~32_combout\);

\processador|FD|BancoReg|registrador~1223\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1223_combout\ = (\processador|UC|palavraControle[9]~4_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~5_combout\) # ((!\processador|FD|fetchInstruction|ROM|memROM~22_combout\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101010000000001110101000000000111010100000000011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~16_combout\,
	datad => \processador|UC|ALT_INV_palavraControle[9]~4_combout\,
	combout => \processador|FD|BancoReg|registrador~1223_combout\);

\processador|FD|BancoReg|registrador~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[30]~63_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~68_q\);

\processador|FD|fetchInstruction|ROM|memROM~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~2_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(2) & (!\processador|FD|fetchInstruction|PC|DOUT\(3) & (!\processador|FD|fetchInstruction|PC|DOUT\(4) & !\processador|FD|fetchInstruction|PC|DOUT\(6)))) # 
-- (\processador|FD|fetchInstruction|PC|DOUT\(2) & (\processador|FD|fetchInstruction|PC|DOUT\(3) & (\processador|FD|fetchInstruction|PC|DOUT\(4) & \processador|FD|fetchInstruction|PC|DOUT\(6))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000001100000000000000110000000000000011000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	combout => \processador|FD|fetchInstruction|ROM|memROM~2_combout\);

\processador|FD|fetchInstruction|ROM|memROM~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~3_combout\ = (\processador|FD|fetchInstruction|PC|DOUT\(5) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & \processador|FD|fetchInstruction|ROM|memROM~2_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~2_combout\,
	combout => \processador|FD|fetchInstruction|ROM|memROM~3_combout\);

\processador|FD|BancoReg|registrador~1067\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1067_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~68_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~68_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1067_combout\);

\processador|FD|BancoReg|registrador~1068\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1068_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~324_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~324_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1068_combout\);

\processador|FD|BancoReg|registrador~1225\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1225_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~21_combout\ & \processador|UC|palavraControle[9]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	datac => \processador|UC|ALT_INV_palavraControle[9]~4_combout\,
	combout => \processador|FD|BancoReg|registrador~1225_combout\);

\processador|FD|BancoReg|registrador~804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[30]~63_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~804_q\);

\processador|FD|BancoReg|registrador~1069\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1069_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~804_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~804_q\,
	combout => \processador|FD|BancoReg|registrador~1069_combout\);

\processador|FD|fetchInstruction|ROM|memROM~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~32_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	combout => \processador|FD|fetchInstruction|ROM|memROM~32_combout\);

\processador|FD|BancoReg|registrador~1226\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1226_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~32_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~21_combout\ & \processador|UC|palavraControle[9]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~32_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	datac => \processador|UC|ALT_INV_palavraControle[9]~4_combout\,
	combout => \processador|FD|BancoReg|registrador~1226_combout\);

\processador|FD|BancoReg|registrador~1060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[30]~63_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1060_q\);

\processador|FD|BancoReg|registrador~1070\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1070_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1060_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1060_q\,
	combout => \processador|FD|BancoReg|registrador~1070_combout\);

\processador|FD|fetchInstruction|ROM|memROM~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~4_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(6) & ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( (\processador|FD|fetchInstruction|PC|DOUT\(2) & (\processador|FD|fetchInstruction|PC|DOUT\(3) & 
-- (\processador|FD|fetchInstruction|PC|DOUT\(4) & \processador|FD|fetchInstruction|PC|DOUT\(5)))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(6) & ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(4) & 
-- (((\processador|FD|fetchInstruction|PC|DOUT\(5)) # (\processador|FD|fetchInstruction|PC|DOUT\(3))))) # (\processador|FD|fetchInstruction|PC|DOUT\(4) & ((!\processador|FD|fetchInstruction|PC|DOUT\(2)) # (!\processador|FD|fetchInstruction|PC|DOUT\(3) $ 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101111111110000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	combout => \processador|FD|fetchInstruction|ROM|memROM~4_combout\);

\processador|FD|BancoReg|registrador~1071\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1071_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1070_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1069_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1068_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1067_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1067_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1068_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1069_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1070_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1071_combout\);

\processador|FD|BancoReg|saidaA[30]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[30]~1_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1071_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1071_combout\,
	combout => \processador|FD|BancoReg|saidaA[30]~1_combout\);

\processador|FD|fetchInstruction|ROM|memROM~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~12_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & \processador|FD|fetchInstruction|ROM|memROM~11_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~11_combout\,
	combout => \processador|FD|fetchInstruction|ROM|memROM~12_combout\);

\processador|FD|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|Equal2~0_combout\ = ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( !\processador|FD|fetchInstruction|PC|DOUT\(6) & ( (\processador|FD|fetchInstruction|PC|DOUT\(5) & (\processador|FD|fetchInstruction|PC|DOUT\(4) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(3) & !\processador|FD|fetchInstruction|PC|DOUT\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	combout => \processador|FD|Equal2~0_combout\);

\processador|FD|ULA_bit30|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit30|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[30]~1_combout\ $ (!\processador|FD|soma1inv|Add0~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[30]~1_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~5_sumout\,
	combout => \processador|FD|ULA_bit30|soma|Add0~0_combout\);

\processador|FD|BancoReg|registrador~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[29]~61_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~67_q\);

\processador|FD|BancoReg|registrador~1072\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1072_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~67_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~67_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1072_combout\);

\processador|FD|BancoReg|registrador~1073\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1073_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~323_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~323_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1073_combout\);

\processador|FD|BancoReg|registrador~803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[29]~61_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~803_q\);

\processador|FD|BancoReg|registrador~1074\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1074_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~803_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~803_q\,
	combout => \processador|FD|BancoReg|registrador~1074_combout\);

\processador|FD|BancoReg|registrador~1059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[29]~61_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1059_q\);

\processador|FD|BancoReg|registrador~1075\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1075_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1059_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1059_q\,
	combout => \processador|FD|BancoReg|registrador~1075_combout\);

\processador|FD|BancoReg|registrador~1076\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1076_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1075_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1074_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1073_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1072_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1072_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1073_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1074_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1075_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1076_combout\);

\processador|FD|BancoReg|saidaA[29]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[29]~2_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1076_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1076_combout\,
	combout => \processador|FD|BancoReg|saidaA[29]~2_combout\);

\processador|UC|palavraControle[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|palavraControle[1]~0_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & \processador|FD|fetchInstruction|ROM|memROM~7_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~7_combout\,
	combout => \processador|UC|palavraControle[1]~0_combout\);

\processador|UC|UC_ULA|ULActrl[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|ULActrl[2]~0_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~6_combout\ & \processador|UC|palavraControle[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~6_combout\,
	datab => \processador|UC|ALT_INV_palavraControle[1]~0_combout\,
	combout => \processador|UC|UC_ULA|ULActrl[2]~0_combout\);

\processador|UC|Equal10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|Equal10~0_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~10_combout\ & ( (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & (\processador|UC|UC_ULA|ULActrl[2]~0_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~9_combout\ & \processador|FD|fetchInstruction|ROM|memROM~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~9_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~8_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~10_combout\,
	combout => \processador|UC|Equal10~0_combout\);

\processador|UC|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|Equal1~0_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~9_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~5_combout\) # ((!\processador|FD|fetchInstruction|ROM|memROM~8_combout\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100010001000110010001000100011001000100010001100100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~9_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~8_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~10_combout\,
	combout => \processador|UC|Equal1~0_combout\);

\processador|FD|muxULAram|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[0]~0_combout\ = (!\processador|UC|Equal10~0_combout\ & ((!\processador|UC|UC_ULA|ULActrl[2]~0_combout\) # (!\processador|UC|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011001000110010001100100011001000110010001100100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~0_combout\,
	datab => \processador|UC|ALT_INV_Equal10~0_combout\,
	datac => \processador|UC|ALT_INV_Equal1~0_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[0]~0_combout\);

\processador|UC|palavraControle[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|palavraControle[1]~2_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~29_combout\ & (\processador|UC|palavraControle[1]~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~8_combout\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~29_combout\,
	datab => \processador|UC|ALT_INV_palavraControle[1]~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~8_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~10_combout\,
	combout => \processador|UC|palavraControle[1]~2_combout\);

\processador|FD|muxULAram|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|Equal1~0_combout\ = (\processador|FD|muxULAram|saida_MUX[0]~0_combout\ & \processador|UC|palavraControle[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|muxULAram|ALT_INV_saida_MUX[0]~0_combout\,
	datab => \processador|UC|ALT_INV_palavraControle[1]~2_combout\,
	combout => \processador|FD|muxULAram|Equal1~0_combout\);

\processador|UC|palavraControle[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|palavraControle[0]~5_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~8_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~10_combout\ & ( (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~9_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~6_combout\) # (\processador|FD|fetchInstruction|ROM|memROM~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~6_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~7_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~9_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~8_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~10_combout\,
	combout => \processador|UC|palavraControle[0]~5_combout\);

\processador|FD|memRAM|ram~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~99_combout\ = (\processador|UC|palavraControle[0]~5_combout\ & (((\processador|FD|Equal2~0_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111000000000001111100000000000111110000000000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_Equal2~0_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datad => \processador|UC|ALT_INV_palavraControle[0]~5_combout\,
	combout => \processador|FD|memRAM|ram~99_combout\);

\processador|FD|memRAM|ram~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[28]~29_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~94_q\);

\processador|FD|memRAM|ram~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[28]~29_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~62_q\);

\processador|UC|UC_ULA|Functcrtl~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|Functcrtl~1_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & 
-- (\processador|FD|fetchInstruction|PC|DOUT\(2) & !\processador|FD|fetchInstruction|PC|DOUT\(3)))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(2) & \processador|FD|fetchInstruction|PC|DOUT\(3)))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT\(4) & ( !\processador|FD|fetchInstruction|PC|DOUT\(5) & ( 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(2) & \processador|FD|fetchInstruction|PC|DOUT\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000100000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|UC|UC_ULA|Functcrtl~1_combout\);

\processador|UC|UC_ULA|comb~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|comb~3_combout\ = ( \processador|UC|UC_ULA|Functcrtl~1_combout\ & ( \processador|UC|UC_ULA|Functcrtl[2]~2_combout\ ) ) # ( !\processador|UC|UC_ULA|Functcrtl~1_combout\ & ( \processador|UC|UC_ULA|Functcrtl[2]~2_combout\ ) ) # ( 
-- \processador|UC|UC_ULA|Functcrtl~1_combout\ & ( !\processador|UC|UC_ULA|Functcrtl[2]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \processador|UC|UC_ULA|ALT_INV_Functcrtl~1_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_Functcrtl[2]~2_combout\,
	combout => \processador|UC|UC_ULA|comb~3_combout\);

\processador|UC|UC_ULA|Functcrtl~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|Functcrtl~0_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(4) & ( !\processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(2) & !\processador|FD|fetchInstruction|PC|DOUT\(3)))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(4) & ( !\processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) 
-- & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (\processador|FD|fetchInstruction|PC|DOUT\(2) & \processador|FD|fetchInstruction|PC|DOUT\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|UC|UC_ULA|Functcrtl~0_combout\);

\processador|UC|UC_ULA|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|Equal3~0_combout\ = ( !\processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(2) & !\processador|FD|fetchInstruction|PC|DOUT\(3)))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT\(4) & ( !\processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (\processador|FD|fetchInstruction|PC|DOUT\(2) & \processador|FD|fetchInstruction|PC|DOUT\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|UC|UC_ULA|Equal3~0_combout\);

\processador|UC|UC_ULA|comb~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|comb~2_combout\ = ( !\processador|UC|UC_ULA|Functcrtl~1_combout\ & ( !\processador|UC|UC_ULA|Functcrtl[2]~2_combout\ & ( (\processador|UC|UC_ULA|Equal3~0_combout\) # (\processador|UC|UC_ULA|Functcrtl~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \processador|UC|UC_ULA|ALT_INV_Functcrtl~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_Equal3~0_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_Functcrtl~1_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_Functcrtl[2]~2_combout\,
	combout => \processador|UC|UC_ULA|comb~2_combout\);

\processador|UC|UC_ULA|Functcrtl[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|Functcrtl\(1) = ( \processador|UC|UC_ULA|comb~3_combout\ & ( !\processador|UC|UC_ULA|comb~2_combout\ ) ) # ( !\processador|UC|UC_ULA|comb~3_combout\ & ( !\processador|UC|UC_ULA|comb~2_combout\ & ( 
-- \processador|UC|UC_ULA|Functcrtl\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|UC|UC_ULA|ALT_INV_Functcrtl\(1),
	datae => \processador|UC|UC_ULA|ALT_INV_comb~3_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_comb~2_combout\,
	combout => \processador|UC|UC_ULA|Functcrtl\(1));

\processador|UC|UC_ULA|ULActrl[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|ULActrl[1]~4_combout\ = (\processador|UC|UC_ULA|ULActrl[2]~3_combout\ & (!\processador|UC|Equal0~0_combout\ & !\processador|UC|UC_ULA|Functcrtl\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~3_combout\,
	datab => \processador|UC|ALT_INV_Equal0~0_combout\,
	datac => \processador|UC|UC_ULA|ALT_INV_Functcrtl\(1),
	combout => \processador|UC|UC_ULA|ULActrl[1]~4_combout\);

\processador|FD|BancoReg|registrador~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[28]~59_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~66_q\);

\processador|FD|BancoReg|registrador~1077\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1077_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~66_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~66_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1077_combout\);

\processador|FD|BancoReg|registrador~1078\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1078_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~322_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~322_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1078_combout\);

\processador|FD|BancoReg|registrador~802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[28]~59_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~802_q\);

\processador|FD|BancoReg|registrador~1079\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1079_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~802_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~802_q\,
	combout => \processador|FD|BancoReg|registrador~1079_combout\);

\processador|FD|BancoReg|registrador~1058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[28]~59_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1058_q\);

\processador|FD|BancoReg|registrador~1080\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1080_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1058_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1058_q\,
	combout => \processador|FD|BancoReg|registrador~1080_combout\);

\processador|FD|BancoReg|registrador~1081\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1081_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1080_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1079_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1078_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1077_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1077_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1078_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1079_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1080_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1081_combout\);

\processador|FD|BancoReg|saidaA[28]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[28]~3_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1081_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1081_combout\,
	combout => \processador|FD|BancoReg|saidaA[28]~3_combout\);

\processador|FD|memRAM|ram~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[27]~28_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~93_q\);

\processador|FD|memRAM|ram~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[27]~28_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~61_q\);

\processador|FD|BancoReg|registrador~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[27]~57_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~65_q\);

\processador|FD|BancoReg|registrador~1082\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1082_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~65_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~65_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1082_combout\);

\processador|FD|BancoReg|registrador~1083\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1083_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~321_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~321_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1083_combout\);

\processador|FD|BancoReg|registrador~801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[27]~57_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~801_q\);

\processador|FD|BancoReg|registrador~1084\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1084_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~801_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~801_q\,
	combout => \processador|FD|BancoReg|registrador~1084_combout\);

\processador|FD|BancoReg|registrador~1057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[27]~57_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1057_q\);

\processador|FD|BancoReg|registrador~1085\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1085_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1057_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1057_q\,
	combout => \processador|FD|BancoReg|registrador~1085_combout\);

\processador|FD|BancoReg|registrador~1086\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1086_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1085_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1084_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1083_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1082_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1082_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1083_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1084_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1085_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1086_combout\);

\processador|FD|BancoReg|saidaA[27]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[27]~4_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1086_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1086_combout\,
	combout => \processador|FD|BancoReg|saidaA[27]~4_combout\);

\processador|FD|memRAM|ram~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[26]~27_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~92_q\);

\processador|FD|memRAM|ram~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[26]~27_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~60_q\);

\processador|FD|BancoReg|registrador~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[26]~55_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~64_q\);

\processador|FD|BancoReg|registrador~1087\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1087_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~64_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~64_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1087_combout\);

\processador|FD|BancoReg|registrador~1088\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1088_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~320_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~320_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1088_combout\);

\processador|FD|BancoReg|registrador~800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[26]~55_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~800_q\);

\processador|FD|BancoReg|registrador~1089\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1089_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~800_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~800_q\,
	combout => \processador|FD|BancoReg|registrador~1089_combout\);

\processador|FD|BancoReg|registrador~1056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[26]~55_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1056_q\);

\processador|FD|BancoReg|registrador~1090\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1090_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1056_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1056_q\,
	combout => \processador|FD|BancoReg|registrador~1090_combout\);

\processador|FD|BancoReg|registrador~1091\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1091_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1090_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1089_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1088_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1087_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1087_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1088_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1089_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1090_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1091_combout\);

\processador|FD|BancoReg|saidaA[26]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[26]~5_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1091_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1091_combout\,
	combout => \processador|FD|BancoReg|saidaA[26]~5_combout\);

\processador|FD|memRAM|ram~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[25]~26_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~91_q\);

\processador|FD|memRAM|ram~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[25]~26_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~59_q\);

\processador|FD|BancoReg|registrador~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[25]~53_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~63_q\);

\processador|FD|BancoReg|registrador~1092\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1092_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~63_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~63_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1092_combout\);

\processador|FD|BancoReg|registrador~1093\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1093_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~319_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~319_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1093_combout\);

\processador|FD|BancoReg|registrador~799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[25]~53_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~799_q\);

\processador|FD|BancoReg|registrador~1094\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1094_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~799_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~799_q\,
	combout => \processador|FD|BancoReg|registrador~1094_combout\);

\processador|FD|BancoReg|registrador~1055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[25]~53_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1055_q\);

\processador|FD|BancoReg|registrador~1095\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1095_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1055_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1055_q\,
	combout => \processador|FD|BancoReg|registrador~1095_combout\);

\processador|FD|BancoReg|registrador~1096\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1096_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1095_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1094_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1093_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1092_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1092_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1093_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1094_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1095_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1096_combout\);

\processador|FD|BancoReg|saidaA[25]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[25]~6_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1096_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1096_combout\,
	combout => \processador|FD|BancoReg|saidaA[25]~6_combout\);

\processador|FD|memRAM|ram~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[24]~25_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~90_q\);

\processador|FD|memRAM|ram~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[24]~25_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~58_q\);

\processador|FD|BancoReg|registrador~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[24]~51_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~62_q\);

\processador|FD|BancoReg|registrador~1097\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1097_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~62_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~62_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1097_combout\);

\processador|FD|BancoReg|registrador~1098\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1098_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~318_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~318_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1098_combout\);

\processador|FD|BancoReg|registrador~798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[24]~51_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~798_q\);

\processador|FD|BancoReg|registrador~1099\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1099_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~798_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~798_q\,
	combout => \processador|FD|BancoReg|registrador~1099_combout\);

\processador|FD|BancoReg|registrador~1054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[24]~51_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1054_q\);

\processador|FD|BancoReg|registrador~1100\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1100_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1054_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1054_q\,
	combout => \processador|FD|BancoReg|registrador~1100_combout\);

\processador|FD|BancoReg|registrador~1101\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1101_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1100_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1099_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1098_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1097_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1097_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1098_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1099_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1100_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1101_combout\);

\processador|FD|BancoReg|saidaA[24]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[24]~7_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1101_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1101_combout\,
	combout => \processador|FD|BancoReg|saidaA[24]~7_combout\);

\processador|FD|memRAM|ram~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[23]~24_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~89_q\);

\processador|FD|memRAM|ram~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[23]~24_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~57_q\);

\processador|FD|BancoReg|registrador~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[23]~49_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~61_q\);

\processador|FD|BancoReg|registrador~1102\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1102_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~61_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~61_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1102_combout\);

\processador|FD|BancoReg|registrador~1103\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1103_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~317_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~317_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1103_combout\);

\processador|FD|BancoReg|registrador~797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[23]~49_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~797_q\);

\processador|FD|BancoReg|registrador~1104\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1104_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~797_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~797_q\,
	combout => \processador|FD|BancoReg|registrador~1104_combout\);

\processador|FD|BancoReg|registrador~1053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[23]~49_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1053_q\);

\processador|FD|BancoReg|registrador~1105\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1105_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1053_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1053_q\,
	combout => \processador|FD|BancoReg|registrador~1105_combout\);

\processador|FD|BancoReg|registrador~1106\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1106_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1105_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1104_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1103_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1102_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1102_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1103_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1104_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1105_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1106_combout\);

\processador|FD|BancoReg|saidaA[23]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[23]~8_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1106_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1106_combout\,
	combout => \processador|FD|BancoReg|saidaA[23]~8_combout\);

\processador|FD|memRAM|ram~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[22]~23_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~88_q\);

\processador|FD|memRAM|ram~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[22]~23_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~56_q\);

\processador|FD|BancoReg|registrador~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[22]~47_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~60_q\);

\processador|FD|BancoReg|registrador~1107\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1107_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~60_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~60_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1107_combout\);

\processador|FD|BancoReg|registrador~1108\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1108_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~316_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~316_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1108_combout\);

\processador|FD|BancoReg|registrador~796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[22]~47_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~796_q\);

\processador|FD|BancoReg|registrador~1109\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1109_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~796_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~796_q\,
	combout => \processador|FD|BancoReg|registrador~1109_combout\);

\processador|FD|BancoReg|registrador~1052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[22]~47_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1052_q\);

\processador|FD|BancoReg|registrador~1110\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1110_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1052_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1052_q\,
	combout => \processador|FD|BancoReg|registrador~1110_combout\);

\processador|FD|BancoReg|registrador~1111\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1111_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1110_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1109_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1108_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1107_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1107_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1108_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1109_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1110_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1111_combout\);

\processador|FD|BancoReg|saidaA[22]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[22]~9_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1111_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1111_combout\,
	combout => \processador|FD|BancoReg|saidaA[22]~9_combout\);

\processador|FD|memRAM|ram~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[21]~22_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~87_q\);

\processador|FD|memRAM|ram~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[21]~22_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~55_q\);

\processador|FD|BancoReg|registrador~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[21]~44_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~59_q\);

\processador|FD|BancoReg|registrador~1112\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1112_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~59_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~59_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1112_combout\);

\processador|FD|BancoReg|registrador~1113\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1113_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~315_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~315_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1113_combout\);

\processador|FD|BancoReg|registrador~795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[21]~44_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~795_q\);

\processador|FD|BancoReg|registrador~1114\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1114_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~795_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~795_q\,
	combout => \processador|FD|BancoReg|registrador~1114_combout\);

\processador|FD|BancoReg|registrador~1051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[21]~44_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1051_q\);

\processador|FD|BancoReg|registrador~1115\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1115_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1051_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1051_q\,
	combout => \processador|FD|BancoReg|registrador~1115_combout\);

\processador|FD|BancoReg|registrador~1116\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1116_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1115_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1114_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1113_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1112_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1112_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1113_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1114_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1115_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1116_combout\);

\processador|FD|BancoReg|saidaA[21]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[21]~10_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1116_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1116_combout\,
	combout => \processador|FD|BancoReg|saidaA[21]~10_combout\);

\processador|FD|memRAM|ram~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[20]~21_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~86_q\);

\processador|FD|memRAM|ram~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[20]~21_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~54_q\);

\processador|FD|fetchInstruction|ROM|memROM~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~13_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(4) & (\processador|FD|fetchInstruction|PC|DOUT\(2) & ((\processador|FD|fetchInstruction|PC|DOUT\(5))))) # (\processador|FD|fetchInstruction|PC|DOUT\(4) & 
-- ((!\processador|FD|fetchInstruction|PC|DOUT\(5) & (\processador|FD|fetchInstruction|PC|DOUT\(2))) # (\processador|FD|fetchInstruction|PC|DOUT\(5) & ((\processador|FD|fetchInstruction|PC|DOUT\(3))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010011000001010101001100000101010100110000010101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~13_combout\);

\processador|FD|fetchInstruction|ROM|memROM~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~20_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & \processador|FD|fetchInstruction|ROM|memROM~13_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~13_combout\,
	combout => \processador|FD|fetchInstruction|ROM|memROM~20_combout\);

\processador|FD|BancoReg|registrador~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[20]~42_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~58_q\);

\processador|FD|BancoReg|registrador~1117\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1117_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~58_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~58_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1117_combout\);

\processador|FD|BancoReg|registrador~1118\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1118_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~314_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~314_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1118_combout\);

\processador|FD|BancoReg|registrador~794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[20]~42_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~794_q\);

\processador|FD|BancoReg|registrador~1119\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1119_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~794_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~794_q\,
	combout => \processador|FD|BancoReg|registrador~1119_combout\);

\processador|FD|BancoReg|registrador~1050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[20]~42_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1050_q\);

\processador|FD|BancoReg|registrador~1120\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1120_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1050_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1050_q\,
	combout => \processador|FD|BancoReg|registrador~1120_combout\);

\processador|FD|BancoReg|registrador~1121\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1121_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1120_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1119_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1118_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1117_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1117_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1118_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1119_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1120_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1121_combout\);

\processador|FD|BancoReg|saidaA[20]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[20]~11_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1121_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1121_combout\,
	combout => \processador|FD|BancoReg|saidaA[20]~11_combout\);

\processador|FD|memRAM|ram~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[19]~20_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~85_q\);

\processador|FD|memRAM|ram~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[19]~20_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~53_q\);

\processador|FD|fetchInstruction|ROM|memROM~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~14_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(6) & ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( (\processador|FD|fetchInstruction|PC|DOUT\(2) & (\processador|FD|fetchInstruction|PC|DOUT\(3) & 
-- (\processador|FD|fetchInstruction|PC|DOUT\(4) & \processador|FD|fetchInstruction|PC|DOUT\(5)))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(6) & ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(2) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(4) $ (((\processador|FD|fetchInstruction|PC|DOUT\(5)) # (\processador|FD|fetchInstruction|PC|DOUT\(3)))))) # (\processador|FD|fetchInstruction|PC|DOUT\(2) & ((!\processador|FD|fetchInstruction|PC|DOUT\(3) & 
-- ((!\processador|FD|fetchInstruction|PC|DOUT\(4)) # (!\processador|FD|fetchInstruction|PC|DOUT\(5)))) # (\processador|FD|fetchInstruction|PC|DOUT\(3) & ((\processador|FD|fetchInstruction|PC|DOUT\(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100011001011011000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	combout => \processador|FD|fetchInstruction|ROM|memROM~14_combout\);

\processador|FD|BancoReg|registrador~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[19]~40_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~57_q\);

\processador|FD|BancoReg|registrador~1122\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1122_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~57_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~57_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1122_combout\);

\processador|FD|BancoReg|registrador~1123\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1123_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~313_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~313_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1123_combout\);

\processador|FD|BancoReg|registrador~793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[19]~40_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~793_q\);

\processador|FD|BancoReg|registrador~1124\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1124_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~793_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~793_q\,
	combout => \processador|FD|BancoReg|registrador~1124_combout\);

\processador|FD|BancoReg|registrador~1049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[19]~40_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1049_q\);

\processador|FD|BancoReg|registrador~1125\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1125_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1049_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1049_q\,
	combout => \processador|FD|BancoReg|registrador~1125_combout\);

\processador|FD|BancoReg|registrador~1126\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1126_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1125_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1124_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1123_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1122_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1122_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1123_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1124_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1125_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1126_combout\);

\processador|FD|BancoReg|saidaA[19]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[19]~12_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1126_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1126_combout\,
	combout => \processador|FD|BancoReg|saidaA[19]~12_combout\);

\processador|FD|memRAM|ram~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[18]~19_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~84_q\);

\processador|FD|memRAM|ram~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[18]~19_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~52_q\);

\processador|FD|fetchInstruction|ROM|memROM~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~19_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & 
-- \processador|FD|fetchInstruction|PC|DOUT\(3))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & 
-- ((!\processador|FD|fetchInstruction|PC|DOUT\(3)) # (\processador|FD|fetchInstruction|PC|DOUT\(2))))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT\(4) & ( !\processador|FD|fetchInstruction|PC|DOUT\(5) & ( 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & !\processador|FD|fetchInstruction|PC|DOUT\(3))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(4) & ( !\processador|FD|fetchInstruction|PC|DOUT\(5) & ( 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (\processador|FD|fetchInstruction|PC|DOUT\(2) & \processador|FD|fetchInstruction|PC|DOUT\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000100010000000000010001000000010000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~19_combout\);

\processador|FD|BancoReg|registrador~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[18]~38_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~56_q\);

\processador|FD|BancoReg|registrador~1127\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1127_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~56_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~56_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1127_combout\);

\processador|FD|BancoReg|registrador~1128\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1128_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~312_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~312_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1128_combout\);

\processador|FD|BancoReg|registrador~792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[18]~38_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~792_q\);

\processador|FD|BancoReg|registrador~1129\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1129_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~792_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~792_q\,
	combout => \processador|FD|BancoReg|registrador~1129_combout\);

\processador|FD|BancoReg|registrador~1048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[18]~38_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1048_q\);

\processador|FD|BancoReg|registrador~1130\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1130_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1048_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1048_q\,
	combout => \processador|FD|BancoReg|registrador~1130_combout\);

\processador|FD|BancoReg|registrador~1131\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1131_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1130_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1129_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1128_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1127_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1127_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1128_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1129_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1130_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1131_combout\);

\processador|FD|BancoReg|saidaA[18]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[18]~13_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1131_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1131_combout\,
	combout => \processador|FD|BancoReg|saidaA[18]~13_combout\);

\processador|FD|memRAM|ram~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[17]~18_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~83_q\);

\processador|FD|memRAM|ram~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[17]~18_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~51_q\);

\processador|FD|fetchInstruction|ROM|memROM~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~18_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & 
-- ((!\processador|FD|fetchInstruction|PC|DOUT\(2)) # (\processador|FD|fetchInstruction|PC|DOUT\(3))))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(5) & ( 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & ((!\processador|FD|fetchInstruction|PC|DOUT\(3)) # (\processador|FD|fetchInstruction|PC|DOUT\(2))))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT\(4) & 
-- ( !\processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & ((\processador|FD|fetchInstruction|PC|DOUT\(3)) # (\processador|FD|fetchInstruction|PC|DOUT\(2))))) ) ) ) 
-- # ( !\processador|FD|fetchInstruction|PC|DOUT\(4) & ( !\processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(2) & 
-- \processador|FD|fetchInstruction|PC|DOUT\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000010001000100010001000000010001000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~18_combout\);

\processador|FD|BancoReg|registrador~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[17]~36_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~55_q\);

\processador|FD|BancoReg|registrador~1132\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1132_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~55_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~55_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1132_combout\);

\processador|FD|BancoReg|registrador~1133\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1133_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~311_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~311_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1133_combout\);

\processador|FD|BancoReg|registrador~791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[17]~36_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~791_q\);

\processador|FD|BancoReg|registrador~1134\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1134_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~791_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~791_q\,
	combout => \processador|FD|BancoReg|registrador~1134_combout\);

\processador|FD|BancoReg|registrador~1047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[17]~36_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1047_q\);

\processador|FD|BancoReg|registrador~1135\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1135_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1047_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1047_q\,
	combout => \processador|FD|BancoReg|registrador~1135_combout\);

\processador|FD|BancoReg|registrador~1136\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1136_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1135_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1134_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1133_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1132_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1132_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1133_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1134_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1135_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1136_combout\);

\processador|FD|BancoReg|saidaA[17]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[17]~14_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1136_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1136_combout\,
	combout => \processador|FD|BancoReg|saidaA[17]~14_combout\);

\processador|FD|memRAM|ram~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[16]~17_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~82_q\);

\processador|FD|memRAM|ram~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[16]~17_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~50_q\);

\processador|FD|BancoReg|registrador~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[16]~34_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~54_q\);

\processador|FD|BancoReg|registrador~1137\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1137_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~54_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~54_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1137_combout\);

\processador|FD|BancoReg|registrador~1138\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1138_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~310_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~310_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1138_combout\);

\processador|FD|BancoReg|registrador~790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[16]~34_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~790_q\);

\processador|FD|BancoReg|registrador~1139\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1139_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~790_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~790_q\,
	combout => \processador|FD|BancoReg|registrador~1139_combout\);

\processador|FD|BancoReg|registrador~1046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[16]~34_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1046_q\);

\processador|FD|BancoReg|registrador~1140\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1140_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1046_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1046_q\,
	combout => \processador|FD|BancoReg|registrador~1140_combout\);

\processador|FD|BancoReg|registrador~1141\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1141_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1140_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1139_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1138_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1137_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1137_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1138_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1139_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1140_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1141_combout\);

\processador|FD|BancoReg|saidaA[16]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[16]~15_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1141_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1141_combout\,
	combout => \processador|FD|BancoReg|saidaA[16]~15_combout\);

\processador|FD|BancoReg|registrador~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[15]~32_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~53_q\);

\processador|FD|BancoReg|registrador~1142\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1142_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~53_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~53_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1142_combout\);

\processador|FD|BancoReg|registrador~1143\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1143_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~309_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~309_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1143_combout\);

\processador|FD|BancoReg|registrador~789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[15]~32_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~789_q\);

\processador|FD|BancoReg|registrador~1144\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1144_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~789_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~789_q\,
	combout => \processador|FD|BancoReg|registrador~1144_combout\);

\processador|FD|BancoReg|registrador~1045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[15]~32_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1045_q\);

\processador|FD|BancoReg|registrador~1145\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1145_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1045_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1045_q\,
	combout => \processador|FD|BancoReg|registrador~1145_combout\);

\processador|FD|BancoReg|registrador~1146\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1146_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1145_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1144_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1143_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1142_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1142_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1143_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1144_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1145_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1146_combout\);

\processador|FD|BancoReg|saidaA[15]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[15]~16_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1146_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1146_combout\,
	combout => \processador|FD|BancoReg|saidaA[15]~16_combout\);

\processador|FD|BancoReg|registrador~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[14]~30_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~52_q\);

\processador|FD|BancoReg|registrador~1147\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1147_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~52_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~52_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1147_combout\);

\processador|FD|BancoReg|registrador~1148\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1148_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~308_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~308_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1148_combout\);

\processador|FD|BancoReg|registrador~788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[14]~30_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~788_q\);

\processador|FD|BancoReg|registrador~1149\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1149_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~788_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~788_q\,
	combout => \processador|FD|BancoReg|registrador~1149_combout\);

\processador|FD|BancoReg|registrador~1044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[14]~30_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1044_q\);

\processador|FD|BancoReg|registrador~1150\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1150_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1044_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1044_q\,
	combout => \processador|FD|BancoReg|registrador~1150_combout\);

\processador|FD|BancoReg|registrador~1151\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1151_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1150_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1149_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1148_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1147_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1147_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1148_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1149_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1150_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1151_combout\);

\processador|FD|BancoReg|saidaA[14]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[14]~17_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1151_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1151_combout\,
	combout => \processador|FD|BancoReg|saidaA[14]~17_combout\);

\processador|FD|BancoReg|registrador~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[13]~28_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~51_q\);

\processador|FD|BancoReg|registrador~1152\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1152_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~51_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~51_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1152_combout\);

\processador|FD|BancoReg|registrador~1153\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1153_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~307_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~307_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1153_combout\);

\processador|FD|BancoReg|registrador~787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[13]~28_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~787_q\);

\processador|FD|BancoReg|registrador~1154\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1154_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~787_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~787_q\,
	combout => \processador|FD|BancoReg|registrador~1154_combout\);

\processador|FD|BancoReg|registrador~1043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[13]~28_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1043_q\);

\processador|FD|BancoReg|registrador~1155\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1155_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1043_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1043_q\,
	combout => \processador|FD|BancoReg|registrador~1155_combout\);

\processador|FD|BancoReg|registrador~1156\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1156_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1155_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1154_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1153_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1152_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1152_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1153_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1154_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1155_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1156_combout\);

\processador|FD|BancoReg|saidaA[13]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[13]~18_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1156_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1156_combout\,
	combout => \processador|FD|BancoReg|saidaA[13]~18_combout\);

\processador|FD|BancoReg|registrador~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[12]~26_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~50_q\);

\processador|FD|BancoReg|registrador~1157\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1157_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~50_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~50_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1157_combout\);

\processador|FD|BancoReg|registrador~1158\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1158_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~306_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~306_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1158_combout\);

\processador|FD|BancoReg|registrador~786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[12]~26_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~786_q\);

\processador|FD|BancoReg|registrador~1159\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1159_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~786_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~786_q\,
	combout => \processador|FD|BancoReg|registrador~1159_combout\);

\processador|FD|BancoReg|registrador~1042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[12]~26_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1042_q\);

\processador|FD|BancoReg|registrador~1160\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1160_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1042_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1042_q\,
	combout => \processador|FD|BancoReg|registrador~1160_combout\);

\processador|FD|BancoReg|registrador~1161\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1161_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1160_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1159_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1158_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1157_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1157_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1158_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1159_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1160_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1161_combout\);

\processador|FD|BancoReg|saidaA[12]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[12]~19_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1161_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1161_combout\,
	combout => \processador|FD|BancoReg|saidaA[12]~19_combout\);

\processador|FD|BancoReg|registrador~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[11]~24_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~49_q\);

\processador|FD|BancoReg|registrador~1162\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1162_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~49_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~49_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1162_combout\);

\processador|FD|BancoReg|registrador~1163\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1163_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~305_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~305_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1163_combout\);

\processador|FD|BancoReg|registrador~785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[11]~24_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~785_q\);

\processador|FD|BancoReg|registrador~1164\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1164_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~785_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~785_q\,
	combout => \processador|FD|BancoReg|registrador~1164_combout\);

\processador|FD|BancoReg|registrador~1041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[11]~24_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1041_q\);

\processador|FD|BancoReg|registrador~1165\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1165_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1041_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1041_q\,
	combout => \processador|FD|BancoReg|registrador~1165_combout\);

\processador|FD|BancoReg|registrador~1166\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1166_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1165_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1164_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1163_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1162_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1162_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1163_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1164_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1165_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1166_combout\);

\processador|FD|BancoReg|saidaA[11]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[11]~20_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1166_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1166_combout\,
	combout => \processador|FD|BancoReg|saidaA[11]~20_combout\);

\processador|FD|BancoReg|registrador~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[10]~22_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~48_q\);

\processador|FD|BancoReg|registrador~1167\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1167_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~48_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~48_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1167_combout\);

\processador|FD|BancoReg|registrador~1168\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1168_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~304_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~304_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1168_combout\);

\processador|FD|BancoReg|registrador~784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[10]~22_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~784_q\);

\processador|FD|BancoReg|registrador~1169\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1169_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~784_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~784_q\,
	combout => \processador|FD|BancoReg|registrador~1169_combout\);

\processador|FD|BancoReg|registrador~1040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[10]~22_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1040_q\);

\processador|FD|BancoReg|registrador~1170\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1170_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1040_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1040_q\,
	combout => \processador|FD|BancoReg|registrador~1170_combout\);

\processador|FD|BancoReg|registrador~1171\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1171_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1170_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1169_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1168_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1167_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1167_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1168_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1169_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1170_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1171_combout\);

\processador|FD|BancoReg|saidaA[10]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[10]~21_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1171_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1171_combout\,
	combout => \processador|FD|BancoReg|saidaA[10]~21_combout\);

\processador|FD|BancoReg|registrador~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[9]~20_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~47_q\);

\processador|FD|BancoReg|registrador~1172\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1172_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~47_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~47_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1172_combout\);

\processador|FD|BancoReg|registrador~1173\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1173_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~303_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~303_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1173_combout\);

\processador|FD|BancoReg|registrador~783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[9]~20_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~783_q\);

\processador|FD|BancoReg|registrador~1174\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1174_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~783_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~783_q\,
	combout => \processador|FD|BancoReg|registrador~1174_combout\);

\processador|FD|BancoReg|registrador~1039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[9]~20_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1039_q\);

\processador|FD|BancoReg|registrador~1175\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1175_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1039_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1039_q\,
	combout => \processador|FD|BancoReg|registrador~1175_combout\);

\processador|FD|BancoReg|registrador~1176\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1176_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1175_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1174_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1173_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1172_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1172_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1173_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1174_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1175_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1176_combout\);

\processador|FD|BancoReg|saidaA[9]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[9]~22_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1176_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1176_combout\,
	combout => \processador|FD|BancoReg|saidaA[9]~22_combout\);

\processador|FD|BancoReg|registrador~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[8]~18_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~46_q\);

\processador|FD|BancoReg|registrador~1177\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1177_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~46_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~46_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1177_combout\);

\processador|FD|BancoReg|registrador~1178\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1178_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~302_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~302_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1178_combout\);

\processador|FD|BancoReg|registrador~782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[8]~18_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~782_q\);

\processador|FD|BancoReg|registrador~1179\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1179_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~782_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~782_q\,
	combout => \processador|FD|BancoReg|registrador~1179_combout\);

\processador|FD|BancoReg|registrador~1038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[8]~18_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1038_q\);

\processador|FD|BancoReg|registrador~1180\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1180_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1038_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1038_q\,
	combout => \processador|FD|BancoReg|registrador~1180_combout\);

\processador|FD|BancoReg|registrador~1181\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1181_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1180_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1179_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1178_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1177_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1177_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1178_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1179_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1180_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1181_combout\);

\processador|FD|BancoReg|saidaA[8]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[8]~23_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1181_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1181_combout\,
	combout => \processador|FD|BancoReg|saidaA[8]~23_combout\);

\processador|FD|BancoReg|registrador~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[7]~16_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~45_q\);

\processador|FD|BancoReg|registrador~1182\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1182_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~45_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~45_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1182_combout\);

\processador|FD|BancoReg|registrador~1183\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1183_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~301_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~301_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1183_combout\);

\processador|FD|BancoReg|registrador~781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[7]~16_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~781_q\);

\processador|FD|BancoReg|registrador~1184\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1184_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~781_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~781_q\,
	combout => \processador|FD|BancoReg|registrador~1184_combout\);

\processador|FD|BancoReg|registrador~1037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[7]~16_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1037_q\);

\processador|FD|BancoReg|registrador~1185\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1185_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1037_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1037_q\,
	combout => \processador|FD|BancoReg|registrador~1185_combout\);

\processador|FD|BancoReg|registrador~1186\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1186_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1185_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1184_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1183_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1182_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1182_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1183_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1184_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1185_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1186_combout\);

\processador|FD|BancoReg|saidaA[7]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[7]~31_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1186_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1186_combout\,
	combout => \processador|FD|BancoReg|saidaA[7]~31_combout\);

\processador|FD|BancoReg|registrador~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[5]~12_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~43_q\);

\processador|FD|BancoReg|registrador~1192\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1192_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~43_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~43_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1192_combout\);

\processador|FD|BancoReg|registrador~1193\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1193_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~299_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~299_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1193_combout\);

\processador|FD|BancoReg|registrador~779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[5]~12_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~779_q\);

\processador|FD|BancoReg|registrador~1194\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1194_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~779_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~779_q\,
	combout => \processador|FD|BancoReg|registrador~1194_combout\);

\processador|FD|BancoReg|registrador~1035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[5]~12_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1035_q\);

\processador|FD|BancoReg|registrador~1195\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1195_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1035_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1035_q\,
	combout => \processador|FD|BancoReg|registrador~1195_combout\);

\processador|FD|BancoReg|registrador~1196\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1196_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1195_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1194_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1193_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1192_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1192_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1193_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1194_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1195_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1196_combout\);

\processador|FD|BancoReg|saidaA[5]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[5]~25_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1196_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1196_combout\,
	combout => \processador|FD|BancoReg|saidaA[5]~25_combout\);

\processador|FD|BancoReg|registrador~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[4]~10_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~42_q\);

\processador|FD|BancoReg|registrador~1197\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1197_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~42_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~42_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1197_combout\);

\processador|FD|BancoReg|registrador~1198\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1198_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~298_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & ((\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001010000001000000101000000100000010100000010000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~298_q\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1198_combout\);

\processador|FD|BancoReg|registrador~778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[4]~10_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~778_q\);

\processador|FD|BancoReg|registrador~1199\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1199_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~778_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~778_q\,
	combout => \processador|FD|BancoReg|registrador~1199_combout\);

\processador|FD|BancoReg|registrador~1034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[4]~10_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1034_q\);

\processador|FD|BancoReg|registrador~1200\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1200_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1034_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1034_q\,
	combout => \processador|FD|BancoReg|registrador~1200_combout\);

\processador|FD|BancoReg|registrador~1201\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1201_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1200_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1199_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1198_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1197_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1197_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1198_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1199_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1200_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1201_combout\);

\processador|FD|BancoReg|saidaA[4]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[4]~26_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1201_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1201_combout\,
	combout => \processador|FD|BancoReg|saidaA[4]~26_combout\);

\processador|FD|BancoReg|registrador~1222\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1222_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & ((\processador|FD|fetchInstruction|ROM|memROM~26_combout\) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~25_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~26_combout\,
	combout => \processador|FD|BancoReg|registrador~1222_combout\);

\processador|FD|BancoReg|registrador~1202\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1202_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~41_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~41_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1202_combout\);

\processador|FD|BancoReg|registrador~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[3]~8_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~297_q\);

\processador|FD|BancoReg|registrador~1203\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1203_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|BancoReg|registrador~297_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ((\processador|FD|fetchInstruction|ROM|memROM~3_combout\))))) # (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & 
-- (((\processador|FD|fetchInstruction|ROM|memROM~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001011111100000000101111110000000010111111000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~297_q\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1203_combout\);

\processador|FD|BancoReg|registrador~777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[3]~8_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~777_q\);

\processador|FD|BancoReg|registrador~1204\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1204_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~777_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~777_q\,
	combout => \processador|FD|BancoReg|registrador~1204_combout\);

\processador|FD|BancoReg|registrador~1033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[3]~8_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1033_q\);

\processador|FD|BancoReg|registrador~1205\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1205_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1033_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1033_q\,
	combout => \processador|FD|BancoReg|registrador~1205_combout\);

\processador|FD|BancoReg|registrador~1206\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1206_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1205_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1204_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( !\processador|FD|BancoReg|registrador~1203_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1202_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101110011001100110000001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1202_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1203_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1204_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1205_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1206_combout\);

\processador|FD|BancoReg|saidaA[3]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[3]~27_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1206_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1206_combout\,
	combout => \processador|FD|BancoReg|saidaA[3]~27_combout\);

\processador|FD|BancoReg|registrador~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[2]~6_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~40_q\);

\processador|FD|BancoReg|registrador~1207\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1207_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~40_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~40_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1207_combout\);

\processador|FD|BancoReg|registrador~1208\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1208_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ((\processador|FD|fetchInstruction|ROM|memROM~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~296_q\)))) # (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ $ (!\processador|FD|fetchInstruction|ROM|memROM~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010111110000001001011111000000100101111100000010010111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~296_q\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1208_combout\);

\processador|FD|BancoReg|registrador~776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[2]~6_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~776_q\);

\processador|FD|BancoReg|registrador~1209\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1209_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~776_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~776_q\,
	combout => \processador|FD|BancoReg|registrador~1209_combout\);

\processador|FD|BancoReg|registrador~1032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[2]~6_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1032_q\);

\processador|FD|BancoReg|registrador~1210\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1210_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1032_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1032_q\,
	combout => \processador|FD|BancoReg|registrador~1210_combout\);

\processador|FD|BancoReg|registrador~1211\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1211_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1210_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1209_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1208_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1207_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1207_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1208_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1209_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1210_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1211_combout\);

\processador|FD|BancoReg|saidaA[2]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[2]~28_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1211_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1211_combout\,
	combout => \processador|FD|BancoReg|saidaA[2]~28_combout\);

\processador|FD|BancoReg|registrador~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[1]~4_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~39_q\);

\processador|FD|BancoReg|registrador~1212\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1212_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~39_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~39_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1212_combout\);

\processador|FD|BancoReg|registrador~1213\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1213_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & ((\processador|FD|fetchInstruction|ROM|memROM~0_combout\) # 
-- (\processador|FD|BancoReg|registrador~295_q\)))) # (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (((!\processador|FD|fetchInstruction|ROM|memROM~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111101001010000011110100101000001111010010100000111101001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~295_q\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1213_combout\);

\processador|FD|BancoReg|registrador~775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[1]~4_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~775_q\);

\processador|FD|BancoReg|registrador~1214\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1214_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~775_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~775_q\,
	combout => \processador|FD|BancoReg|registrador~1214_combout\);

\processador|FD|BancoReg|registrador~1031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[1]~4_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1031_q\);

\processador|FD|BancoReg|registrador~1215\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1215_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1031_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1031_q\,
	combout => \processador|FD|BancoReg|registrador~1215_combout\);

\processador|FD|BancoReg|registrador~1216\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1216_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1215_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1214_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1213_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1212_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1212_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1213_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1214_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1215_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1216_combout\);

\processador|FD|BancoReg|saidaA[1]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[1]~29_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1216_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1216_combout\,
	combout => \processador|FD|BancoReg|saidaA[1]~29_combout\);

\processador|FD|soma1inv|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~125_sumout\ = SUM(( (!\processador|UC|UC_ULA|Functcrtl\(2) & (\processador|UC|Equal0~0_combout\)) # (\processador|UC|UC_ULA|Functcrtl\(2) & ((\processador|UC|UC_ULA|ULActrl[2]~3_combout\))) ) + ( 
-- !\processador|FD|mux_RTimed|saida_MUX[0]~0_combout\ $ (((!\processador|UC|UC_ULA|Functcrtl\(2) & (!\processador|UC|Equal0~0_combout\)) # (\processador|UC|UC_ULA|Functcrtl\(2) & ((!\processador|UC|UC_ULA|ULActrl[2]~3_combout\))))) ) + ( !VCC ))
-- \processador|FD|soma1inv|Add0~126\ = CARRY(( (!\processador|UC|UC_ULA|Functcrtl\(2) & (\processador|UC|Equal0~0_combout\)) # (\processador|UC|UC_ULA|Functcrtl\(2) & ((\processador|UC|UC_ULA|ULActrl[2]~3_combout\))) ) + ( 
-- !\processador|FD|mux_RTimed|saida_MUX[0]~0_combout\ $ (((!\processador|UC|UC_ULA|Functcrtl\(2) & (!\processador|UC|Equal0~0_combout\)) # (\processador|UC|UC_ULA|Functcrtl\(2) & ((!\processador|UC|UC_ULA|ULActrl[2]~3_combout\))))) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110000010011100000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|UC_ULA|ALT_INV_Functcrtl\(2),
	datab => \processador|UC|ALT_INV_Equal0~0_combout\,
	datac => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~3_combout\,
	dataf => \processador|FD|mux_RTimed|ALT_INV_saida_MUX[0]~0_combout\,
	cin => GND,
	sumout => \processador|FD|soma1inv|Add0~125_sumout\,
	cout => \processador|FD|soma1inv|Add0~126\);

\processador|FD|soma1inv|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~121_sumout\ = SUM(( !\processador|FD|mux_RTimed|saida_MUX[1]~1_combout\ $ (((!\processador|UC|UC_ULA|Functcrtl\(2) & (!\processador|UC|Equal0~0_combout\)) # (\processador|UC|UC_ULA|Functcrtl\(2) & 
-- ((!\processador|UC|UC_ULA|ULActrl[2]~3_combout\))))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~126\ ))
-- \processador|FD|soma1inv|Add0~122\ = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[1]~1_combout\ $ (((!\processador|UC|UC_ULA|Functcrtl\(2) & (!\processador|UC|Equal0~0_combout\)) # (\processador|UC|UC_ULA|Functcrtl\(2) & 
-- ((!\processador|UC|UC_ULA|ULActrl[2]~3_combout\))))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011111011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|UC_ULA|ALT_INV_Functcrtl\(2),
	datab => \processador|UC|ALT_INV_Equal0~0_combout\,
	datac => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~3_combout\,
	datad => \processador|FD|mux_RTimed|ALT_INV_saida_MUX[1]~1_combout\,
	cin => \processador|FD|soma1inv|Add0~126\,
	sumout => \processador|FD|soma1inv|Add0~121_sumout\,
	cout => \processador|FD|soma1inv|Add0~122\);

\processador|UC|UC_ULA|comb~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|comb~1_combout\ = ( !\processador|UC|UC_ULA|Functcrtl~1_combout\ & ( !\processador|UC|UC_ULA|Functcrtl[2]~2_combout\ & ( (!\processador|UC|UC_ULA|Functcrtl~0_combout\ & (\processador|UC|palavraControle[1]~0_combout\ & 
-- ((\processador|UC|UC_ULA|Equal3~0_combout\)))) # (\processador|UC|UC_ULA|Functcrtl~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~12_combout\ & ((!\processador|UC|UC_ULA|Equal3~0_combout\) # (\processador|UC|palavraControle[1]~0_combout\)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[1]~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~12_combout\,
	datac => \processador|UC|UC_ULA|ALT_INV_Functcrtl~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_Equal3~0_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_Functcrtl~1_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_Functcrtl[2]~2_combout\,
	combout => \processador|UC|UC_ULA|comb~1_combout\);

\processador|UC|UC_ULA|comb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|comb~0_combout\ = ( \processador|UC|UC_ULA|Functcrtl~1_combout\ & ( \processador|UC|UC_ULA|Functcrtl[2]~2_combout\ ) ) # ( !\processador|UC|UC_ULA|Functcrtl~1_combout\ & ( \processador|UC|UC_ULA|Functcrtl[2]~2_combout\ ) ) # ( 
-- \processador|UC|UC_ULA|Functcrtl~1_combout\ & ( !\processador|UC|UC_ULA|Functcrtl[2]~2_combout\ ) ) # ( !\processador|UC|UC_ULA|Functcrtl~1_combout\ & ( !\processador|UC|UC_ULA|Functcrtl[2]~2_combout\ & ( (!\processador|UC|palavraControle[1]~0_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~12_combout\ & \processador|UC|UC_ULA|Functcrtl~0_combout\)) # (\processador|UC|UC_ULA|Equal3~0_combout\))) # (\processador|UC|palavraControle[1]~0_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~12_combout\ & (\processador|UC|UC_ULA|Functcrtl~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110010101110111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[1]~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~12_combout\,
	datac => \processador|UC|UC_ULA|ALT_INV_Functcrtl~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_Equal3~0_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_Functcrtl~1_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_Functcrtl[2]~2_combout\,
	combout => \processador|UC|UC_ULA|comb~0_combout\);

\processador|UC|UC_ULA|Functcrtl[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|Functcrtl\(0) = ( \processador|UC|UC_ULA|comb~1_combout\ & ( !\processador|UC|UC_ULA|comb~0_combout\ ) ) # ( !\processador|UC|UC_ULA|comb~1_combout\ & ( !\processador|UC|UC_ULA|comb~0_combout\ & ( 
-- \processador|UC|UC_ULA|Functcrtl\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|UC|UC_ULA|ALT_INV_Functcrtl\(0),
	datae => \processador|UC|UC_ULA|ALT_INV_comb~1_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_comb~0_combout\,
	combout => \processador|UC|UC_ULA|Functcrtl\(0));

\processador|UC|UC_ULA|ULActrl[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|ULActrl[0]~1_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~10_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~6_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~9_combout\))) # (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & (((!\processador|FD|fetchInstruction|ROM|memROM~9_combout\) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout\)))) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~10_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout\ & (((\processador|FD|fetchInstruction|ROM|memROM~6_combout\)))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & ((\processador|FD|fetchInstruction|ROM|memROM~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110101011100000111010100110000001101010111000001110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~6_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~9_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~8_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~10_combout\,
	combout => \processador|UC|UC_ULA|ULActrl[0]~1_combout\);

\processador|UC|UC_ULA|ULActrl[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|ULActrl[0]~2_combout\ = ( \processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( \processador|UC|UC_ULA|Functcrtl\(0) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[2]~0_combout\ & 
-- (\processador|UC|UC_ULA|Functcrtl\(0) & ((!\processador|FD|fetchInstruction|ROM|memROM~5_combout\) # (!\processador|FD|fetchInstruction|ROM|memROM~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001000000000001111111100000000110010000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~8_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_Functcrtl\(0),
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	combout => \processador|UC|UC_ULA|ULActrl[0]~2_combout\);

\processador|FD|ULA_bit1|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (\processador|FD|soma1inv|Add0~121_sumout\) # (\processador|FD|BancoReg|saidaA[1]~29_combout\) ) ) ) 
-- # ( !\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (\processador|FD|BancoReg|saidaA[1]~29_combout\ & \processador|FD|soma1inv|Add0~121_sumout\) ) ) ) # ( \processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ( 
-- !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[1]~29_combout\ & (!\processador|FD|soma1inv|Add0~121_sumout\ & (\processador|FD|BancoReg|saidaA[0]~30_combout\ & \processador|FD|soma1inv|Add0~125_sumout\))) # 
-- (\processador|FD|BancoReg|saidaA[1]~29_combout\ & (\processador|FD|soma1inv|Add0~121_sumout\ & ((!\processador|FD|BancoReg|saidaA[0]~30_combout\) # (!\processador|FD|soma1inv|Add0~125_sumout\)))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ( 
-- !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( !\processador|FD|BancoReg|saidaA[1]~29_combout\ $ (!\processador|FD|soma1inv|Add0~121_sumout\ $ (((\processador|FD|BancoReg|saidaA[0]~30_combout\ & \processador|FD|soma1inv|Add0~125_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001101001000100010001100000010001000100010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[1]~29_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~121_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[0]~30_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~125_sumout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout\);

\processador|FD|saidaULA_final[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[0]~0_combout\ = (!\processador|FD|Equal2~0_combout\ & !\processador|UC|Equal10~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_Equal2~0_combout\,
	datab => \processador|UC|ALT_INV_Equal10~0_combout\,
	combout => \processador|FD|saidaULA_final[0]~0_combout\);

\processador|FD|muxULAram|saida_MUX[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[1]~2_combout\ = (\processador|FD|saidaULA_final[0]~0_combout\ & (!\processador|UC|palavraControle[1]~2_combout\ & ((!\processador|UC|UC_ULA|ULActrl[2]~0_combout\) # (!\processador|UC|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000000000001100100000000000110010000000000011001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~0_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datac => \processador|UC|ALT_INV_Equal1~0_combout\,
	datad => \processador|UC|ALT_INV_palavraControle[1]~2_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[1]~2_combout\);

\processador|FD|muxULAram|saida_MUX[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[1]~3_combout\ = (\processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout\ & \processador|FD|muxULAram|saida_MUX[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit1|Muxao|ALT_INV_saida_MUX~0_combout\,
	datab => \processador|FD|muxULAram|ALT_INV_saida_MUX[1]~2_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[1]~3_combout\);

\processador|FD|memRAM|ram~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[1]~1_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~67_q\);

\processador|FD|memRAM|ram~35\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[1]~1_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~35_q\);

\processador|FD|muxULAram|saida_MUX[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[1]~4_combout\ = ( \processador|FD|memRAM|ram~67_q\ & ( \processador|FD|memRAM|ram~35_q\ & ( (\processador|FD|muxULAram|saida_MUX[1]~3_combout\) # (\processador|FD|muxULAram|Equal1~0_combout\) ) ) ) # ( 
-- !\processador|FD|memRAM|ram~67_q\ & ( \processador|FD|memRAM|ram~35_q\ & ( ((!\processador|FD|saidaULA_final[0]~35_combout\ & (!\processador|FD|saidaULA_final[0]~1_combout\ & \processador|FD|muxULAram|Equal1~0_combout\))) # 
-- (\processador|FD|muxULAram|saida_MUX[1]~3_combout\) ) ) ) # ( \processador|FD|memRAM|ram~67_q\ & ( !\processador|FD|memRAM|ram~35_q\ & ( ((\processador|FD|muxULAram|Equal1~0_combout\ & ((\processador|FD|saidaULA_final[0]~1_combout\) # 
-- (\processador|FD|saidaULA_final[0]~35_combout\)))) # (\processador|FD|muxULAram|saida_MUX[1]~3_combout\) ) ) ) # ( !\processador|FD|memRAM|ram~67_q\ & ( !\processador|FD|memRAM|ram~35_q\ & ( \processador|FD|muxULAram|saida_MUX[1]~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000001111111111100001000111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|muxULAram|ALT_INV_saida_MUX[1]~3_combout\,
	datae => \processador|FD|memRAM|ALT_INV_ram~67_q\,
	dataf => \processador|FD|memRAM|ALT_INV_ram~35_q\,
	combout => \processador|FD|muxULAram|saida_MUX[1]~4_combout\);

\processador|FD|BancoReg|registrador~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[1]~4_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~295_q\);

\processador|FD|BancoReg|saidaB[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[1]~1_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~26_combout\ & ( \processador|FD|BancoReg|registrador~295_q\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & !\processador|FD|fetchInstruction|ROM|memROM~25_combout\)) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~26_combout\ & ( \processador|FD|BancoReg|registrador~295_q\ & ( 
-- (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~24_combout\) # ((!\processador|FD|fetchInstruction|PC|DOUT\(4) & \processador|FD|fetchInstruction|ROM|memROM~25_combout\)))) ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~26_combout\ & ( !\processador|FD|BancoReg|registrador~295_q\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~25_combout\)) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~26_combout\ & ( !\processador|FD|BancoReg|registrador~295_q\ & ( (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~25_combout\ & ((!\processador|FD|fetchInstruction|PC|DOUT\(4)) # (!\processador|FD|fetchInstruction|ROM|memROM~24_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001110000011000000000000001100000011100000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~25_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~26_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~295_q\,
	combout => \processador|FD|BancoReg|saidaB[1]~1_combout\);

\processador|FD|mux_RTimed|saida_MUX[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[1]~1_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[1]~1_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~18_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~18_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[1]~1_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[1]~1_combout\);

\processador|FD|soma1inv|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~117_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[2]~2_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~19_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~122\ ))
-- \processador|FD|soma1inv|Add0~118\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[2]~2_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~19_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~19_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[2]~2_combout\,
	cin => \processador|FD|soma1inv|Add0~122\,
	sumout => \processador|FD|soma1inv|Add0~117_sumout\,
	cout => \processador|FD|soma1inv|Add0~118\);

\processador|FD|BancoReg|registrador~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[0]~1_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~38_q\);

\processador|FD|BancoReg|registrador~1217\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1217_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~38_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~38_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1217_combout\);

\processador|FD|BancoReg|registrador~1218\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1218_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ((\processador|FD|fetchInstruction|ROM|memROM~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~294_q\))) # (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101010100000001010101010000000101010101000000010101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~294_q\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1218_combout\);

\processador|FD|BancoReg|registrador~774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[0]~1_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~774_q\);

\processador|FD|BancoReg|registrador~1219\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1219_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~774_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~774_q\,
	combout => \processador|FD|BancoReg|registrador~1219_combout\);

\processador|FD|BancoReg|registrador~1030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[0]~1_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1030_q\);

\processador|FD|BancoReg|registrador~1220\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1220_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1030_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1030_q\,
	combout => \processador|FD|BancoReg|registrador~1220_combout\);

\processador|FD|BancoReg|registrador~1221\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1221_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1220_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1219_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1218_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1217_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1217_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1218_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1219_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1220_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1221_combout\);

\processador|FD|ULA_bit1|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit1|soma|Add1~0_combout\ = ( \processador|FD|soma1inv|Add0~125_sumout\ & ( (!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|BancoReg|registrador~1216_combout\ & (\processador|FD|soma1inv|Add0~121_sumout\ & 
-- \processador|FD|BancoReg|registrador~1221_combout\)) # (\processador|FD|BancoReg|registrador~1216_combout\ & ((\processador|FD|BancoReg|registrador~1221_combout\) # (\processador|FD|soma1inv|Add0~121_sumout\))))) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~125_sumout\ & ( (!\processador|FD|BancoReg|Equal1~0_combout\ & (\processador|FD|BancoReg|registrador~1216_combout\ & \processador|FD|soma1inv|Add0~121_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100010101000000010000000100000001000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1216_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~121_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1221_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~125_sumout\,
	combout => \processador|FD|ULA_bit1|soma|Add1~0_combout\);

\processador|FD|ULA_bit2|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[2]~28_combout\ & (\processador|FD|soma1inv|Add0~117_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~2_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[2]~28_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\) # (\processador|FD|soma1inv|Add0~117_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[2]~28_combout\ $ (!\processador|FD|soma1inv|Add0~117_sumout\ $ (\processador|FD|ULA_bit1|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ((!\processador|FD|BancoReg|saidaA[2]~28_combout\ & 
-- (!\processador|FD|soma1inv|Add0~117_sumout\ & \processador|FD|ULA_bit1|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[2]~28_combout\ & (\processador|FD|soma1inv|Add0~117_sumout\ & !\processador|FD|ULA_bit1|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100011000000100010111011101101001000110000001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[2]~28_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~117_sumout\,
	datac => \processador|FD|ULA_bit1|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout\);

\processador|FD|muxULAram|saida_MUX[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[2]~5_combout\ = (\processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout\ & \processador|FD|muxULAram|saida_MUX[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit2|Muxao|ALT_INV_saida_MUX~0_combout\,
	datab => \processador|FD|muxULAram|ALT_INV_saida_MUX[1]~2_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[2]~5_combout\);

\processador|FD|memRAM|ram~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[2]~2_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~68_q\);

\processador|FD|memRAM|ram~36\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[2]~2_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~36_q\);

\processador|FD|muxULAram|saida_MUX[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[2]~6_combout\ = ( \processador|FD|memRAM|ram~68_q\ & ( \processador|FD|memRAM|ram~36_q\ & ( (\processador|FD|muxULAram|saida_MUX[2]~5_combout\) # (\processador|FD|muxULAram|Equal1~0_combout\) ) ) ) # ( 
-- !\processador|FD|memRAM|ram~68_q\ & ( \processador|FD|memRAM|ram~36_q\ & ( ((!\processador|FD|saidaULA_final[0]~35_combout\ & (!\processador|FD|saidaULA_final[0]~1_combout\ & \processador|FD|muxULAram|Equal1~0_combout\))) # 
-- (\processador|FD|muxULAram|saida_MUX[2]~5_combout\) ) ) ) # ( \processador|FD|memRAM|ram~68_q\ & ( !\processador|FD|memRAM|ram~36_q\ & ( ((\processador|FD|muxULAram|Equal1~0_combout\ & ((\processador|FD|saidaULA_final[0]~1_combout\) # 
-- (\processador|FD|saidaULA_final[0]~35_combout\)))) # (\processador|FD|muxULAram|saida_MUX[2]~5_combout\) ) ) ) # ( !\processador|FD|memRAM|ram~68_q\ & ( !\processador|FD|memRAM|ram~36_q\ & ( \processador|FD|muxULAram|saida_MUX[2]~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000001111111111100001000111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|muxULAram|ALT_INV_saida_MUX[2]~5_combout\,
	datae => \processador|FD|memRAM|ALT_INV_ram~68_q\,
	dataf => \processador|FD|memRAM|ALT_INV_ram~36_q\,
	combout => \processador|FD|muxULAram|saida_MUX[2]~6_combout\);

\processador|FD|BancoReg|registrador~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[2]~6_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~296_q\);

\processador|FD|BancoReg|saidaB[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[2]~2_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~26_combout\ & ( \processador|FD|BancoReg|registrador~296_q\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & \processador|FD|fetchInstruction|ROM|memROM~25_combout\)) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~26_combout\ & ( \processador|FD|BancoReg|registrador~296_q\ & ( 
-- (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout\))) # (\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(4))))) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~26_combout\ & ( !\processador|FD|BancoReg|registrador~296_q\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & \processador|FD|fetchInstruction|ROM|memROM~25_combout\)) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~26_combout\ & ( !\processador|FD|BancoReg|registrador~296_q\ & ( 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(4) & (\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & \processador|FD|fetchInstruction|ROM|memROM~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000000000110000001110000000100000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~25_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~26_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~296_q\,
	combout => \processador|FD|BancoReg|saidaB[2]~2_combout\);

\processador|FD|soma1inv|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~113_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[3]~3_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~14_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~118\ ))
-- \processador|FD|soma1inv|Add0~114\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[3]~3_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~14_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~14_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[3]~3_combout\,
	cin => \processador|FD|soma1inv|Add0~118\,
	sumout => \processador|FD|soma1inv|Add0~113_sumout\,
	cout => \processador|FD|soma1inv|Add0~114\);

\processador|FD|ULA_bit2|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit2|soma|Add1~0_combout\ = ( \processador|FD|BancoReg|saidaA[0]~30_combout\ & ( \processador|FD|soma1inv|Add0~125_sumout\ & ( (!\processador|FD|BancoReg|saidaA[2]~28_combout\ & (\processador|FD|soma1inv|Add0~117_sumout\ & 
-- ((\processador|FD|soma1inv|Add0~121_sumout\) # (\processador|FD|BancoReg|saidaA[1]~29_combout\)))) # (\processador|FD|BancoReg|saidaA[2]~28_combout\ & (((\processador|FD|soma1inv|Add0~121_sumout\) # (\processador|FD|BancoReg|saidaA[1]~29_combout\)) # 
-- (\processador|FD|soma1inv|Add0~117_sumout\))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[0]~30_combout\ & ( \processador|FD|soma1inv|Add0~125_sumout\ & ( (!\processador|FD|BancoReg|saidaA[2]~28_combout\ & (\processador|FD|soma1inv|Add0~117_sumout\ & 
-- (\processador|FD|BancoReg|saidaA[1]~29_combout\ & \processador|FD|soma1inv|Add0~121_sumout\))) # (\processador|FD|BancoReg|saidaA[2]~28_combout\ & (((\processador|FD|BancoReg|saidaA[1]~29_combout\ & \processador|FD|soma1inv|Add0~121_sumout\)) # 
-- (\processador|FD|soma1inv|Add0~117_sumout\))) ) ) ) # ( \processador|FD|BancoReg|saidaA[0]~30_combout\ & ( !\processador|FD|soma1inv|Add0~125_sumout\ & ( (!\processador|FD|BancoReg|saidaA[2]~28_combout\ & (\processador|FD|soma1inv|Add0~117_sumout\ & 
-- (\processador|FD|BancoReg|saidaA[1]~29_combout\ & \processador|FD|soma1inv|Add0~121_sumout\))) # (\processador|FD|BancoReg|saidaA[2]~28_combout\ & (((\processador|FD|BancoReg|saidaA[1]~29_combout\ & \processador|FD|soma1inv|Add0~121_sumout\)) # 
-- (\processador|FD|soma1inv|Add0~117_sumout\))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[0]~30_combout\ & ( !\processador|FD|soma1inv|Add0~125_sumout\ & ( (!\processador|FD|BancoReg|saidaA[2]~28_combout\ & (\processador|FD|soma1inv|Add0~117_sumout\ & 
-- (\processador|FD|BancoReg|saidaA[1]~29_combout\ & \processador|FD|soma1inv|Add0~121_sumout\))) # (\processador|FD|BancoReg|saidaA[2]~28_combout\ & (((\processador|FD|BancoReg|saidaA[1]~29_combout\ & \processador|FD|soma1inv|Add0~121_sumout\)) # 
-- (\processador|FD|soma1inv|Add0~117_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010111000100010001011100010001000101110001011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[2]~28_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~117_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[1]~29_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~121_sumout\,
	datae => \processador|FD|BancoReg|ALT_INV_saidaA[0]~30_combout\,
	dataf => \processador|FD|soma1inv|ALT_INV_Add0~125_sumout\,
	combout => \processador|FD|ULA_bit2|soma|Add1~0_combout\);

\processador|FD|ULA_bit3|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[3]~27_combout\ & (\processador|FD|soma1inv|Add0~113_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~2_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[3]~27_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\) # (\processador|FD|soma1inv|Add0~113_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[3]~27_combout\ $ (!\processador|FD|soma1inv|Add0~113_sumout\ $ (\processador|FD|ULA_bit2|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ((!\processador|FD|BancoReg|saidaA[3]~27_combout\ & 
-- (!\processador|FD|soma1inv|Add0~113_sumout\ & \processador|FD|ULA_bit2|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[3]~27_combout\ & (\processador|FD|soma1inv|Add0~113_sumout\ & !\processador|FD|ULA_bit2|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100011000000100010111011101101001000110000001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[3]~27_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~113_sumout\,
	datac => \processador|FD|ULA_bit2|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout\);

\processador|FD|muxULAram|saida_MUX[3]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[3]~7_combout\ = (\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout\ & \processador|FD|muxULAram|saida_MUX[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit3|Muxao|ALT_INV_saida_MUX~0_combout\,
	datab => \processador|FD|muxULAram|ALT_INV_saida_MUX[1]~2_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[3]~7_combout\);

\processador|FD|memRAM|ram~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[3]~3_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~69_q\);

\processador|FD|memRAM|ram~37\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[3]~3_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~37_q\);

\processador|FD|muxULAram|saida_MUX[3]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[3]~8_combout\ = ( \processador|FD|memRAM|ram~69_q\ & ( \processador|FD|memRAM|ram~37_q\ & ( (\processador|FD|muxULAram|saida_MUX[3]~7_combout\) # (\processador|FD|muxULAram|Equal1~0_combout\) ) ) ) # ( 
-- !\processador|FD|memRAM|ram~69_q\ & ( \processador|FD|memRAM|ram~37_q\ & ( ((!\processador|FD|saidaULA_final[0]~35_combout\ & (!\processador|FD|saidaULA_final[0]~1_combout\ & \processador|FD|muxULAram|Equal1~0_combout\))) # 
-- (\processador|FD|muxULAram|saida_MUX[3]~7_combout\) ) ) ) # ( \processador|FD|memRAM|ram~69_q\ & ( !\processador|FD|memRAM|ram~37_q\ & ( ((\processador|FD|muxULAram|Equal1~0_combout\ & ((\processador|FD|saidaULA_final[0]~1_combout\) # 
-- (\processador|FD|saidaULA_final[0]~35_combout\)))) # (\processador|FD|muxULAram|saida_MUX[3]~7_combout\) ) ) ) # ( !\processador|FD|memRAM|ram~69_q\ & ( !\processador|FD|memRAM|ram~37_q\ & ( \processador|FD|muxULAram|saida_MUX[3]~7_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000001111111111100001000111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|muxULAram|ALT_INV_saida_MUX[3]~7_combout\,
	datae => \processador|FD|memRAM|ALT_INV_ram~69_q\,
	dataf => \processador|FD|memRAM|ALT_INV_ram~37_q\,
	combout => \processador|FD|muxULAram|saida_MUX[3]~8_combout\);

\processador|FD|BancoReg|registrador~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[3]~8_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~41_q\);

\processador|FD|fetchInstruction|ROM|memROM~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ = ( !\processador|FD|fetchInstruction|PC|DOUT\(6) & ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( (\processador|FD|fetchInstruction|PC|DOUT\(2) & (\processador|FD|fetchInstruction|PC|DOUT\(3) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(4) & \processador|FD|fetchInstruction|PC|DOUT\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	combout => \processador|FD|fetchInstruction|ROM|memROM~27_combout\);

\processador|FD|fetchInstruction|ROM|memROM~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~28_combout\ = ( !\processador|FD|fetchInstruction|PC|DOUT\(6) & ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(2)) # 
-- ((!\processador|FD|fetchInstruction|PC|DOUT\(3)) # ((!\processador|FD|fetchInstruction|PC|DOUT\(4)) # (!\processador|FD|fetchInstruction|PC|DOUT\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111110000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	combout => \processador|FD|fetchInstruction|ROM|memROM~28_combout\);

\processador|FD|BancoReg|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|Equal0~0_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~26_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~5_combout\ ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~26_combout\ & ( 
-- (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & ((!\processador|FD|fetchInstruction|PC|DOUT\(4)) # ((!\processador|FD|fetchInstruction|ROM|memROM~24_combout\) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001111000011110000111100001110000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~25_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~26_combout\,
	combout => \processador|FD|BancoReg|Equal0~0_combout\);

\processador|FD|BancoReg|saidaB[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[3]~3_combout\ = ( \processador|FD|BancoReg|registrador~297_q\ & ( \processador|FD|BancoReg|Equal0~0_combout\ & ( (!\processador|FD|BancoReg|registrador~1222_combout\ & (((\processador|FD|BancoReg|registrador~41_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout\))) # (\processador|FD|BancoReg|registrador~1222_combout\ & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & 
-- \processador|FD|fetchInstruction|ROM|memROM~28_combout\)))) ) ) ) # ( !\processador|FD|BancoReg|registrador~297_q\ & ( \processador|FD|BancoReg|Equal0~0_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & 
-- (!\processador|FD|BancoReg|registrador~1222_combout\ & (\processador|FD|BancoReg|registrador~41_q\ & !\processador|FD|fetchInstruction|ROM|memROM~27_combout\))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & 
-- (!\processador|FD|BancoReg|registrador~1222_combout\ $ (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000010110100010000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1222_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~41_q\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	datae => \processador|FD|BancoReg|ALT_INV_registrador~297_q\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|BancoReg|saidaB[3]~3_combout\);

\processador|FD|soma1inv|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~109_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[4]~4_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~20_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~114\ ))
-- \processador|FD|soma1inv|Add0~110\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[4]~4_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~20_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~20_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[4]~4_combout\,
	cin => \processador|FD|soma1inv|Add0~114\,
	sumout => \processador|FD|soma1inv|Add0~109_sumout\,
	cout => \processador|FD|soma1inv|Add0~110\);

\processador|FD|ULA_bit3|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit3|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit1|soma|Add1~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[3]~27_combout\ & (\processador|FD|soma1inv|Add0~113_sumout\ & ((\processador|FD|soma1inv|Add0~117_sumout\) # 
-- (\processador|FD|BancoReg|saidaA[2]~28_combout\)))) # (\processador|FD|BancoReg|saidaA[3]~27_combout\ & (((\processador|FD|soma1inv|Add0~117_sumout\) # (\processador|FD|BancoReg|saidaA[2]~28_combout\)) # (\processador|FD|soma1inv|Add0~113_sumout\))) ) ) # 
-- ( !\processador|FD|ULA_bit1|soma|Add1~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[3]~27_combout\ & (\processador|FD|soma1inv|Add0~113_sumout\ & (\processador|FD|BancoReg|saidaA[2]~28_combout\ & \processador|FD|soma1inv|Add0~117_sumout\))) # 
-- (\processador|FD|BancoReg|saidaA[3]~27_combout\ & (((\processador|FD|BancoReg|saidaA[2]~28_combout\ & \processador|FD|soma1inv|Add0~117_sumout\)) # (\processador|FD|soma1inv|Add0~113_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010111000101110111011100010001000101110001011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[3]~27_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~113_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[2]~28_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~117_sumout\,
	datae => \processador|FD|ULA_bit1|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit3|soma|Add1~0_combout\);

\processador|FD|ULA_bit4|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[4]~26_combout\ & (\processador|FD|soma1inv|Add0~109_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~2_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[4]~26_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\) # (\processador|FD|soma1inv|Add0~109_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[4]~26_combout\ $ (!\processador|FD|soma1inv|Add0~109_sumout\ $ (\processador|FD|ULA_bit3|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ((!\processador|FD|BancoReg|saidaA[4]~26_combout\ & 
-- (!\processador|FD|soma1inv|Add0~109_sumout\ & \processador|FD|ULA_bit3|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[4]~26_combout\ & (\processador|FD|soma1inv|Add0~109_sumout\ & !\processador|FD|ULA_bit3|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100011000000100010111011101101001000110000001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[4]~26_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~109_sumout\,
	datac => \processador|FD|ULA_bit3|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout\);

\processador|FD|muxULAram|saida_MUX[4]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[4]~9_combout\ = (\processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout\ & \processador|FD|muxULAram|saida_MUX[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit4|Muxao|ALT_INV_saida_MUX~1_combout\,
	datab => \processador|FD|muxULAram|ALT_INV_saida_MUX[1]~2_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[4]~9_combout\);

\processador|FD|memRAM|ram~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[4]~4_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~70_q\);

\processador|FD|memRAM|ram~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[4]~4_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~38_q\);

\processador|FD|muxULAram|saida_MUX[4]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[4]~10_combout\ = ( \processador|FD|memRAM|ram~70_q\ & ( \processador|FD|memRAM|ram~38_q\ & ( (\processador|FD|muxULAram|saida_MUX[4]~9_combout\) # (\processador|FD|muxULAram|Equal1~0_combout\) ) ) ) # ( 
-- !\processador|FD|memRAM|ram~70_q\ & ( \processador|FD|memRAM|ram~38_q\ & ( ((!\processador|FD|saidaULA_final[0]~35_combout\ & (!\processador|FD|saidaULA_final[0]~1_combout\ & \processador|FD|muxULAram|Equal1~0_combout\))) # 
-- (\processador|FD|muxULAram|saida_MUX[4]~9_combout\) ) ) ) # ( \processador|FD|memRAM|ram~70_q\ & ( !\processador|FD|memRAM|ram~38_q\ & ( ((\processador|FD|muxULAram|Equal1~0_combout\ & ((\processador|FD|saidaULA_final[0]~1_combout\) # 
-- (\processador|FD|saidaULA_final[0]~35_combout\)))) # (\processador|FD|muxULAram|saida_MUX[4]~9_combout\) ) ) ) # ( !\processador|FD|memRAM|ram~70_q\ & ( !\processador|FD|memRAM|ram~38_q\ & ( \processador|FD|muxULAram|saida_MUX[4]~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000001111111111100001000111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|muxULAram|ALT_INV_saida_MUX[4]~9_combout\,
	datae => \processador|FD|memRAM|ALT_INV_ram~70_q\,
	dataf => \processador|FD|memRAM|ALT_INV_ram~38_q\,
	combout => \processador|FD|muxULAram|saida_MUX[4]~10_combout\);

\processador|FD|BancoReg|registrador~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[4]~10_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~298_q\);

\processador|FD|BancoReg|saidaB[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[4]~4_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~26_combout\ & ( \processador|FD|BancoReg|registrador~298_q\ & ( (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & 
-- ((!\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout\))) # (\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & (!\processador|FD|fetchInstruction|PC|DOUT\(4) & 
-- \processador|FD|fetchInstruction|ROM|memROM~25_combout\)))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~26_combout\ & ( !\processador|FD|BancoReg|registrador~298_q\ & ( (!\processador|FD|fetchInstruction|PC|DOUT\(4) & 
-- (\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & \processador|FD|fetchInstruction|ROM|memROM~25_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000000001100000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~25_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~26_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~298_q\,
	combout => \processador|FD|BancoReg|saidaB[4]~4_combout\);

\processador|FD|soma1inv|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~105_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[5]~5_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~21_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~110\ ))
-- \processador|FD|soma1inv|Add0~106\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[5]~5_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~21_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[5]~5_combout\,
	cin => \processador|FD|soma1inv|Add0~110\,
	sumout => \processador|FD|soma1inv|Add0~105_sumout\,
	cout => \processador|FD|soma1inv|Add0~106\);

\processador|FD|ULA_bit4|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit4|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit2|soma|Add1~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[4]~26_combout\ & (\processador|FD|soma1inv|Add0~109_sumout\ & ((\processador|FD|soma1inv|Add0~113_sumout\) # 
-- (\processador|FD|BancoReg|saidaA[3]~27_combout\)))) # (\processador|FD|BancoReg|saidaA[4]~26_combout\ & (((\processador|FD|soma1inv|Add0~113_sumout\) # (\processador|FD|BancoReg|saidaA[3]~27_combout\)) # (\processador|FD|soma1inv|Add0~109_sumout\))) ) ) # 
-- ( !\processador|FD|ULA_bit2|soma|Add1~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[4]~26_combout\ & (\processador|FD|soma1inv|Add0~109_sumout\ & (\processador|FD|BancoReg|saidaA[3]~27_combout\ & \processador|FD|soma1inv|Add0~113_sumout\))) # 
-- (\processador|FD|BancoReg|saidaA[4]~26_combout\ & (((\processador|FD|BancoReg|saidaA[3]~27_combout\ & \processador|FD|soma1inv|Add0~113_sumout\)) # (\processador|FD|soma1inv|Add0~109_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010111000101110111011100010001000101110001011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[4]~26_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~109_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[3]~27_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~113_sumout\,
	datae => \processador|FD|ULA_bit2|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit4|soma|Add1~0_combout\);

\processador|FD|ULA_bit5|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[5]~25_combout\ & (\processador|FD|soma1inv|Add0~105_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~2_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[5]~25_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\) # (\processador|FD|soma1inv|Add0~105_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[5]~25_combout\ $ (!\processador|FD|soma1inv|Add0~105_sumout\ $ (\processador|FD|ULA_bit4|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ((!\processador|FD|BancoReg|saidaA[5]~25_combout\ & 
-- (!\processador|FD|soma1inv|Add0~105_sumout\ & \processador|FD|ULA_bit4|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[5]~25_combout\ & (\processador|FD|soma1inv|Add0~105_sumout\ & !\processador|FD|ULA_bit4|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100011000000100010111011101101001000110000001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[5]~25_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~105_sumout\,
	datac => \processador|FD|ULA_bit4|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout\);

\processador|FD|muxULAram|saida_MUX[5]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[5]~11_combout\ = (\processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout\ & \processador|FD|muxULAram|saida_MUX[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit5|Muxao|ALT_INV_saida_MUX~0_combout\,
	datab => \processador|FD|muxULAram|ALT_INV_saida_MUX[1]~2_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[5]~11_combout\);

\processador|FD|memRAM|ram~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[5]~5_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~71_q\);

\processador|FD|memRAM|ram~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[5]~5_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~39_q\);

\processador|FD|muxULAram|saida_MUX[5]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[5]~12_combout\ = ( \processador|FD|memRAM|ram~71_q\ & ( \processador|FD|memRAM|ram~39_q\ & ( (\processador|FD|muxULAram|saida_MUX[5]~11_combout\) # (\processador|FD|muxULAram|Equal1~0_combout\) ) ) ) # ( 
-- !\processador|FD|memRAM|ram~71_q\ & ( \processador|FD|memRAM|ram~39_q\ & ( ((!\processador|FD|saidaULA_final[0]~35_combout\ & (!\processador|FD|saidaULA_final[0]~1_combout\ & \processador|FD|muxULAram|Equal1~0_combout\))) # 
-- (\processador|FD|muxULAram|saida_MUX[5]~11_combout\) ) ) ) # ( \processador|FD|memRAM|ram~71_q\ & ( !\processador|FD|memRAM|ram~39_q\ & ( ((\processador|FD|muxULAram|Equal1~0_combout\ & ((\processador|FD|saidaULA_final[0]~1_combout\) # 
-- (\processador|FD|saidaULA_final[0]~35_combout\)))) # (\processador|FD|muxULAram|saida_MUX[5]~11_combout\) ) ) ) # ( !\processador|FD|memRAM|ram~71_q\ & ( !\processador|FD|memRAM|ram~39_q\ & ( \processador|FD|muxULAram|saida_MUX[5]~11_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000001111111111100001000111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|muxULAram|ALT_INV_saida_MUX[5]~11_combout\,
	datae => \processador|FD|memRAM|ALT_INV_ram~71_q\,
	dataf => \processador|FD|memRAM|ALT_INV_ram~39_q\,
	combout => \processador|FD|muxULAram|saida_MUX[5]~12_combout\);

\processador|FD|BancoReg|registrador~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[5]~12_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~299_q\);

\processador|FD|BancoReg|saidaB[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[5]~5_combout\ = ( \processador|FD|BancoReg|registrador~299_q\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~25_combout\ & !\processador|FD|fetchInstruction|ROM|memROM~26_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~25_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~26_combout\,
	datae => \processador|FD|BancoReg|ALT_INV_registrador~299_q\,
	combout => \processador|FD|BancoReg|saidaB[5]~5_combout\);

\processador|FD|soma1inv|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~101_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[6]~6_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~106\ ))
-- \processador|FD|soma1inv|Add0~102\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[6]~6_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[6]~6_combout\,
	cin => \processador|FD|soma1inv|Add0~106\,
	sumout => \processador|FD|soma1inv|Add0~101_sumout\,
	cout => \processador|FD|soma1inv|Add0~102\);

\processador|FD|ULA_bit5|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit5|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit3|soma|Add1~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[5]~25_combout\ & (\processador|FD|soma1inv|Add0~105_sumout\ & ((\processador|FD|soma1inv|Add0~109_sumout\) # 
-- (\processador|FD|BancoReg|saidaA[4]~26_combout\)))) # (\processador|FD|BancoReg|saidaA[5]~25_combout\ & (((\processador|FD|soma1inv|Add0~109_sumout\) # (\processador|FD|BancoReg|saidaA[4]~26_combout\)) # (\processador|FD|soma1inv|Add0~105_sumout\))) ) ) # 
-- ( !\processador|FD|ULA_bit3|soma|Add1~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[5]~25_combout\ & (\processador|FD|soma1inv|Add0~105_sumout\ & (\processador|FD|BancoReg|saidaA[4]~26_combout\ & \processador|FD|soma1inv|Add0~109_sumout\))) # 
-- (\processador|FD|BancoReg|saidaA[5]~25_combout\ & (((\processador|FD|BancoReg|saidaA[4]~26_combout\ & \processador|FD|soma1inv|Add0~109_sumout\)) # (\processador|FD|soma1inv|Add0~105_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010111000101110111011100010001000101110001011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[5]~25_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~105_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[4]~26_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~109_sumout\,
	datae => \processador|FD|ULA_bit3|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit5|soma|Add1~0_combout\);

\processador|FD|ULA_bit6|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[6]~24_combout\ & (\processador|FD|soma1inv|Add0~101_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~2_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[6]~24_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\) # (\processador|FD|soma1inv|Add0~101_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[6]~24_combout\ $ (!\processador|FD|soma1inv|Add0~101_sumout\ $ (\processador|FD|ULA_bit5|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ((!\processador|FD|BancoReg|saidaA[6]~24_combout\ & 
-- (!\processador|FD|soma1inv|Add0~101_sumout\ & \processador|FD|ULA_bit5|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[6]~24_combout\ & (\processador|FD|soma1inv|Add0~101_sumout\ & !\processador|FD|ULA_bit5|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100011000000100010111011101101001000110000001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[6]~24_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~101_sumout\,
	datac => \processador|FD|ULA_bit5|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout\);

\processador|FD|muxULAram|saida_MUX[6]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[6]~13_combout\ = (\processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout\ & \processador|FD|muxULAram|saida_MUX[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit6|Muxao|ALT_INV_saida_MUX~0_combout\,
	datab => \processador|FD|muxULAram|ALT_INV_saida_MUX[1]~2_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[6]~13_combout\);

\processador|FD|memRAM|ram~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[6]~6_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~72_q\);

\processador|FD|memRAM|ram~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[6]~6_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~40_q\);

\processador|FD|muxULAram|saida_MUX[6]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[6]~14_combout\ = ( \processador|FD|memRAM|ram~72_q\ & ( \processador|FD|memRAM|ram~40_q\ & ( (\processador|FD|muxULAram|saida_MUX[6]~13_combout\) # (\processador|FD|muxULAram|Equal1~0_combout\) ) ) ) # ( 
-- !\processador|FD|memRAM|ram~72_q\ & ( \processador|FD|memRAM|ram~40_q\ & ( ((!\processador|FD|saidaULA_final[0]~35_combout\ & (!\processador|FD|saidaULA_final[0]~1_combout\ & \processador|FD|muxULAram|Equal1~0_combout\))) # 
-- (\processador|FD|muxULAram|saida_MUX[6]~13_combout\) ) ) ) # ( \processador|FD|memRAM|ram~72_q\ & ( !\processador|FD|memRAM|ram~40_q\ & ( ((\processador|FD|muxULAram|Equal1~0_combout\ & ((\processador|FD|saidaULA_final[0]~1_combout\) # 
-- (\processador|FD|saidaULA_final[0]~35_combout\)))) # (\processador|FD|muxULAram|saida_MUX[6]~13_combout\) ) ) ) # ( !\processador|FD|memRAM|ram~72_q\ & ( !\processador|FD|memRAM|ram~40_q\ & ( \processador|FD|muxULAram|saida_MUX[6]~13_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000001111111111100001000111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|muxULAram|ALT_INV_saida_MUX[6]~13_combout\,
	datae => \processador|FD|memRAM|ALT_INV_ram~72_q\,
	dataf => \processador|FD|memRAM|ALT_INV_ram~40_q\,
	combout => \processador|FD|muxULAram|saida_MUX[6]~14_combout\);

\processador|FD|BancoReg|registrador~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[6]~14_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~300_q\);

\processador|FD|BancoReg|saidaB[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[6]~6_combout\ = ( \processador|FD|BancoReg|registrador~300_q\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~25_combout\ & !\processador|FD|fetchInstruction|ROM|memROM~26_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~25_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~26_combout\,
	datae => \processador|FD|BancoReg|ALT_INV_registrador~300_q\,
	combout => \processador|FD|BancoReg|saidaB[6]~6_combout\);

\processador|FD|soma1inv|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~97_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[7]~7_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~102\ ))
-- \processador|FD|soma1inv|Add0~98\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[7]~7_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[7]~7_combout\,
	cin => \processador|FD|soma1inv|Add0~102\,
	sumout => \processador|FD|soma1inv|Add0~97_sumout\,
	cout => \processador|FD|soma1inv|Add0~98\);

\processador|FD|ULA_bit4|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit4|soma|Add0~0_combout\ = !\processador|FD|soma1inv|Add0~109_sumout\ $ (((!\processador|FD|BancoReg|registrador~1201_combout\) # (\processador|FD|BancoReg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010110100101101001011010010110100101101001011010010110100101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1201_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~109_sumout\,
	combout => \processador|FD|ULA_bit4|soma|Add0~0_combout\);

\processador|FD|ULA_bit4|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit4|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~117_sumout\ & ( \processador|FD|ULA_bit1|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit4|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~113_sumout\) # 
-- (\processador|FD|BancoReg|saidaA[3]~27_combout\))) ) ) ) # ( !\processador|FD|soma1inv|Add0~117_sumout\ & ( \processador|FD|ULA_bit1|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit4|soma|Add0~0_combout\ & 
-- ((!\processador|FD|BancoReg|saidaA[3]~27_combout\ & (\processador|FD|soma1inv|Add0~113_sumout\ & \processador|FD|BancoReg|saidaA[2]~28_combout\)) # (\processador|FD|BancoReg|saidaA[3]~27_combout\ & ((\processador|FD|BancoReg|saidaA[2]~28_combout\) # 
-- (\processador|FD|soma1inv|Add0~113_sumout\))))) ) ) ) # ( \processador|FD|soma1inv|Add0~117_sumout\ & ( !\processador|FD|ULA_bit1|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit4|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[3]~27_combout\ & 
-- (\processador|FD|soma1inv|Add0~113_sumout\ & \processador|FD|BancoReg|saidaA[2]~28_combout\)) # (\processador|FD|BancoReg|saidaA[3]~27_combout\ & ((\processador|FD|BancoReg|saidaA[2]~28_combout\) # (\processador|FD|soma1inv|Add0~113_sumout\))))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~117_sumout\ & ( !\processador|FD|ULA_bit1|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit4|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[3]~27_combout\ & \processador|FD|soma1inv|Add0~113_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010001010100000001000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit4|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[3]~27_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~113_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[2]~28_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~117_sumout\,
	dataf => \processador|FD|ULA_bit1|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit4|soma|Add1~1_combout\);

\processador|FD|ULA_bit4|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & (\processador|FD|BancoReg|registrador~1201_combout\ & \processador|FD|soma1inv|Add0~109_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1201_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~109_sumout\,
	combout => \processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout\);

\processador|FD|ULA_bit6|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit6|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit4|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[6]~24_combout\ & ((!\processador|FD|soma1inv|Add0~101_sumout\) # 
-- ((!\processador|FD|BancoReg|saidaA[5]~25_combout\ & !\processador|FD|soma1inv|Add0~105_sumout\)))) # (\processador|FD|BancoReg|saidaA[6]~24_combout\ & (!\processador|FD|soma1inv|Add0~101_sumout\ & (!\processador|FD|BancoReg|saidaA[5]~25_combout\ & 
-- !\processador|FD|soma1inv|Add0~105_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit4|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[6]~24_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~101_sumout\) # ((!\processador|FD|BancoReg|saidaA[5]~25_combout\ & !\processador|FD|soma1inv|Add0~105_sumout\)))) # (\processador|FD|BancoReg|saidaA[6]~24_combout\ & (!\processador|FD|soma1inv|Add0~101_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[5]~25_combout\ & !\processador|FD|soma1inv|Add0~105_sumout\))) ) ) ) # ( \processador|FD|ULA_bit4|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[6]~24_combout\ & ((!\processador|FD|soma1inv|Add0~101_sumout\) # ((!\processador|FD|BancoReg|saidaA[5]~25_combout\ & !\processador|FD|soma1inv|Add0~105_sumout\)))) # (\processador|FD|BancoReg|saidaA[6]~24_combout\ & 
-- (!\processador|FD|soma1inv|Add0~101_sumout\ & (!\processador|FD|BancoReg|saidaA[5]~25_combout\ & !\processador|FD|soma1inv|Add0~105_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit4|soma|Add1~1_combout\ & ( 
-- !\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[6]~24_combout\ & ((!\processador|FD|soma1inv|Add0~101_sumout\) # ((!\processador|FD|BancoReg|saidaA[5]~25_combout\) # 
-- (!\processador|FD|soma1inv|Add0~105_sumout\)))) # (\processador|FD|BancoReg|saidaA[6]~24_combout\ & (!\processador|FD|soma1inv|Add0~101_sumout\ & ((!\processador|FD|BancoReg|saidaA[5]~25_combout\) # (!\processador|FD|soma1inv|Add0~105_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[6]~24_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~101_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[5]~25_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~105_sumout\,
	datae => \processador|FD|ULA_bit4|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit4|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|ULA_bit6|soma|Add1~0_combout\);

\processador|FD|ULA_bit7|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[7]~31_combout\ & (\processador|FD|soma1inv|Add0~97_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~2_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[7]~31_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\) # (\processador|FD|soma1inv|Add0~97_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[7]~31_combout\ $ (!\processador|FD|soma1inv|Add0~97_sumout\ $ (!\processador|FD|ULA_bit6|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ((!\processador|FD|BancoReg|saidaA[7]~31_combout\ & 
-- (!\processador|FD|soma1inv|Add0~97_sumout\ & !\processador|FD|ULA_bit6|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[7]~31_combout\ & (\processador|FD|soma1inv|Add0~97_sumout\ & \processador|FD|ULA_bit6|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[7]~31_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~97_sumout\,
	datac => \processador|FD|ULA_bit6|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout\);

\processador|FD|muxULAram|saida_MUX[7]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[7]~15_combout\ = (\processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout\ & \processador|FD|muxULAram|saida_MUX[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit7|Muxao|ALT_INV_saida_MUX~1_combout\,
	datab => \processador|FD|muxULAram|ALT_INV_saida_MUX[1]~2_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[7]~15_combout\);

\processador|FD|memRAM|ram~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[7]~7_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~73_q\);

\processador|FD|memRAM|ram~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[7]~7_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~41_q\);

\processador|FD|muxULAram|saida_MUX[7]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[7]~16_combout\ = ( \processador|FD|memRAM|ram~73_q\ & ( \processador|FD|memRAM|ram~41_q\ & ( (\processador|FD|muxULAram|saida_MUX[7]~15_combout\) # (\processador|FD|muxULAram|Equal1~0_combout\) ) ) ) # ( 
-- !\processador|FD|memRAM|ram~73_q\ & ( \processador|FD|memRAM|ram~41_q\ & ( ((!\processador|FD|saidaULA_final[0]~35_combout\ & (!\processador|FD|saidaULA_final[0]~1_combout\ & \processador|FD|muxULAram|Equal1~0_combout\))) # 
-- (\processador|FD|muxULAram|saida_MUX[7]~15_combout\) ) ) ) # ( \processador|FD|memRAM|ram~73_q\ & ( !\processador|FD|memRAM|ram~41_q\ & ( ((\processador|FD|muxULAram|Equal1~0_combout\ & ((\processador|FD|saidaULA_final[0]~1_combout\) # 
-- (\processador|FD|saidaULA_final[0]~35_combout\)))) # (\processador|FD|muxULAram|saida_MUX[7]~15_combout\) ) ) ) # ( !\processador|FD|memRAM|ram~73_q\ & ( !\processador|FD|memRAM|ram~41_q\ & ( \processador|FD|muxULAram|saida_MUX[7]~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000001111111111100001000111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|muxULAram|ALT_INV_saida_MUX[7]~15_combout\,
	datae => \processador|FD|memRAM|ALT_INV_ram~73_q\,
	dataf => \processador|FD|memRAM|ALT_INV_ram~41_q\,
	combout => \processador|FD|muxULAram|saida_MUX[7]~16_combout\);

\processador|FD|BancoReg|registrador~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[7]~16_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~301_q\);

\processador|FD|BancoReg|saidaB[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[7]~7_combout\ = ( \processador|FD|BancoReg|registrador~301_q\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~25_combout\ & !\processador|FD|fetchInstruction|ROM|memROM~26_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~25_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~26_combout\,
	datae => \processador|FD|BancoReg|ALT_INV_registrador~301_q\,
	combout => \processador|FD|BancoReg|saidaB[7]~7_combout\);

\processador|FD|soma1inv|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~93_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[8]~8_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~98\ ))
-- \processador|FD|soma1inv|Add0~94\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[8]~8_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[8]~8_combout\,
	cin => \processador|FD|soma1inv|Add0~98\,
	sumout => \processador|FD|soma1inv|Add0~93_sumout\,
	cout => \processador|FD|soma1inv|Add0~94\);

\processador|FD|ULA_bit7|soma|Add1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit7|soma|Add1~2_combout\ = ( \processador|FD|BancoReg|Equal1~0_combout\ & ( \processador|FD|BancoReg|registrador~1196_combout\ & ( (!\processador|FD|BancoReg|saidaA[7]~31_combout\ & (\processador|FD|soma1inv|Add0~97_sumout\ & 
-- (\processador|FD|BancoReg|saidaA[6]~24_combout\ & \processador|FD|soma1inv|Add0~101_sumout\))) # (\processador|FD|BancoReg|saidaA[7]~31_combout\ & (((\processador|FD|BancoReg|saidaA[6]~24_combout\ & \processador|FD|soma1inv|Add0~101_sumout\)) # 
-- (\processador|FD|soma1inv|Add0~97_sumout\))) ) ) ) # ( !\processador|FD|BancoReg|Equal1~0_combout\ & ( \processador|FD|BancoReg|registrador~1196_combout\ & ( (!\processador|FD|BancoReg|saidaA[7]~31_combout\ & (\processador|FD|soma1inv|Add0~97_sumout\ & 
-- ((\processador|FD|soma1inv|Add0~101_sumout\) # (\processador|FD|BancoReg|saidaA[6]~24_combout\)))) # (\processador|FD|BancoReg|saidaA[7]~31_combout\ & (((\processador|FD|soma1inv|Add0~101_sumout\) # (\processador|FD|BancoReg|saidaA[6]~24_combout\)) # 
-- (\processador|FD|soma1inv|Add0~97_sumout\))) ) ) ) # ( \processador|FD|BancoReg|Equal1~0_combout\ & ( !\processador|FD|BancoReg|registrador~1196_combout\ & ( (!\processador|FD|BancoReg|saidaA[7]~31_combout\ & (\processador|FD|soma1inv|Add0~97_sumout\ & 
-- (\processador|FD|BancoReg|saidaA[6]~24_combout\ & \processador|FD|soma1inv|Add0~101_sumout\))) # (\processador|FD|BancoReg|saidaA[7]~31_combout\ & (((\processador|FD|BancoReg|saidaA[6]~24_combout\ & \processador|FD|soma1inv|Add0~101_sumout\)) # 
-- (\processador|FD|soma1inv|Add0~97_sumout\))) ) ) ) # ( !\processador|FD|BancoReg|Equal1~0_combout\ & ( !\processador|FD|BancoReg|registrador~1196_combout\ & ( (!\processador|FD|BancoReg|saidaA[7]~31_combout\ & (\processador|FD|soma1inv|Add0~97_sumout\ & 
-- (\processador|FD|BancoReg|saidaA[6]~24_combout\ & \processador|FD|soma1inv|Add0~101_sumout\))) # (\processador|FD|BancoReg|saidaA[7]~31_combout\ & (((\processador|FD|BancoReg|saidaA[6]~24_combout\ & \processador|FD|soma1inv|Add0~101_sumout\)) # 
-- (\processador|FD|soma1inv|Add0~97_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010111000100010001011100010111011101110001000100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[7]~31_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~97_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[6]~24_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~101_sumout\,
	datae => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1196_combout\,
	combout => \processador|FD|ULA_bit7|soma|Add1~2_combout\);

\processador|FD|ULA_bit7|soma|Add1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit7|soma|Add1~3_combout\ = ( \processador|FD|soma1inv|Add0~105_sumout\ & ( (!\processador|FD|BancoReg|saidaA[7]~31_combout\ & (\processador|FD|soma1inv|Add0~97_sumout\ & ((\processador|FD|soma1inv|Add0~101_sumout\) # 
-- (\processador|FD|BancoReg|saidaA[6]~24_combout\)))) # (\processador|FD|BancoReg|saidaA[7]~31_combout\ & (((\processador|FD|soma1inv|Add0~101_sumout\) # (\processador|FD|BancoReg|saidaA[6]~24_combout\)) # (\processador|FD|soma1inv|Add0~97_sumout\))) ) ) # 
-- ( !\processador|FD|soma1inv|Add0~105_sumout\ & ( (!\processador|FD|BancoReg|saidaA[7]~31_combout\ & (\processador|FD|soma1inv|Add0~97_sumout\ & (\processador|FD|BancoReg|saidaA[6]~24_combout\ & \processador|FD|soma1inv|Add0~101_sumout\))) # 
-- (\processador|FD|BancoReg|saidaA[7]~31_combout\ & (((\processador|FD|BancoReg|saidaA[6]~24_combout\ & \processador|FD|soma1inv|Add0~101_sumout\)) # (\processador|FD|soma1inv|Add0~97_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010111000101110111011100010001000101110001011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[7]~31_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~97_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[6]~24_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~101_sumout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~105_sumout\,
	combout => \processador|FD|ULA_bit7|soma|Add1~3_combout\);

\processador|FD|ULA_bit7|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit7|soma|Add1~1_combout\ = (!\processador|FD|ULA_bit7|soma|Add1~2_combout\ & (\processador|FD|ULA_bit4|soma|Add1~0_combout\ & \processador|FD|ULA_bit7|soma|Add1~3_combout\)) # (\processador|FD|ULA_bit7|soma|Add1~2_combout\ & 
-- ((\processador|FD|ULA_bit7|soma|Add1~3_combout\) # (\processador|FD|ULA_bit4|soma|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100010111000101110001011100010111000101110001011100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit7|soma|ALT_INV_Add1~2_combout\,
	datab => \processador|FD|ULA_bit4|soma|ALT_INV_Add1~0_combout\,
	datac => \processador|FD|ULA_bit7|soma|ALT_INV_Add1~3_combout\,
	combout => \processador|FD|ULA_bit7|soma|Add1~1_combout\);

\processador|FD|ULA_bit8|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[8]~23_combout\ & (\processador|FD|soma1inv|Add0~93_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~2_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[8]~23_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\) # (\processador|FD|soma1inv|Add0~93_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[8]~23_combout\ $ (!\processador|FD|soma1inv|Add0~93_sumout\ $ (\processador|FD|ULA_bit7|soma|Add1~1_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ((!\processador|FD|BancoReg|saidaA[8]~23_combout\ & 
-- (!\processador|FD|soma1inv|Add0~93_sumout\ & \processador|FD|ULA_bit7|soma|Add1~1_combout\)) # (\processador|FD|BancoReg|saidaA[8]~23_combout\ & (\processador|FD|soma1inv|Add0~93_sumout\ & !\processador|FD|ULA_bit7|soma|Add1~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100011000000100010111011101101001000110000001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[8]~23_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~93_sumout\,
	datac => \processador|FD|ULA_bit7|soma|ALT_INV_Add1~1_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout\);

\processador|FD|muxULAram|saida_MUX[8]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[8]~17_combout\ = (\processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout\ & \processador|FD|muxULAram|saida_MUX[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit8|Muxao|ALT_INV_saida_MUX~0_combout\,
	datab => \processador|FD|muxULAram|ALT_INV_saida_MUX[1]~2_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[8]~17_combout\);

\processador|FD|memRAM|ram~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[8]~8_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~74_q\);

\processador|FD|memRAM|ram~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[8]~8_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~42_q\);

\processador|FD|muxULAram|saida_MUX[8]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[8]~18_combout\ = ( \processador|FD|memRAM|ram~74_q\ & ( \processador|FD|memRAM|ram~42_q\ & ( (\processador|FD|muxULAram|saida_MUX[8]~17_combout\) # (\processador|FD|muxULAram|Equal1~0_combout\) ) ) ) # ( 
-- !\processador|FD|memRAM|ram~74_q\ & ( \processador|FD|memRAM|ram~42_q\ & ( ((!\processador|FD|saidaULA_final[0]~35_combout\ & (!\processador|FD|saidaULA_final[0]~1_combout\ & \processador|FD|muxULAram|Equal1~0_combout\))) # 
-- (\processador|FD|muxULAram|saida_MUX[8]~17_combout\) ) ) ) # ( \processador|FD|memRAM|ram~74_q\ & ( !\processador|FD|memRAM|ram~42_q\ & ( ((\processador|FD|muxULAram|Equal1~0_combout\ & ((\processador|FD|saidaULA_final[0]~1_combout\) # 
-- (\processador|FD|saidaULA_final[0]~35_combout\)))) # (\processador|FD|muxULAram|saida_MUX[8]~17_combout\) ) ) ) # ( !\processador|FD|memRAM|ram~74_q\ & ( !\processador|FD|memRAM|ram~42_q\ & ( \processador|FD|muxULAram|saida_MUX[8]~17_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000001111111111100001000111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|muxULAram|ALT_INV_saida_MUX[8]~17_combout\,
	datae => \processador|FD|memRAM|ALT_INV_ram~74_q\,
	dataf => \processador|FD|memRAM|ALT_INV_ram~42_q\,
	combout => \processador|FD|muxULAram|saida_MUX[8]~18_combout\);

\processador|FD|BancoReg|registrador~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[8]~18_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~302_q\);

\processador|FD|BancoReg|saidaB[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[8]~8_combout\ = ( \processador|FD|BancoReg|registrador~302_q\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~25_combout\ & !\processador|FD|fetchInstruction|ROM|memROM~26_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~25_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~26_combout\,
	datae => \processador|FD|BancoReg|ALT_INV_registrador~302_q\,
	combout => \processador|FD|BancoReg|saidaB[8]~8_combout\);

\processador|FD|soma1inv|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~89_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[9]~9_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~94\ ))
-- \processador|FD|soma1inv|Add0~90\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[9]~9_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[9]~9_combout\,
	cin => \processador|FD|soma1inv|Add0~94\,
	sumout => \processador|FD|soma1inv|Add0~89_sumout\,
	cout => \processador|FD|soma1inv|Add0~90\);

\processador|FD|ULA_bit6|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit6|soma|Add0~0_combout\ = !\processador|FD|soma1inv|Add0~101_sumout\ $ (((!\processador|FD|BancoReg|registrador~1191_combout\) # (\processador|FD|BancoReg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010110100101101001011010010110100101101001011010010110100101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1191_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~101_sumout\,
	combout => \processador|FD|ULA_bit6|soma|Add0~0_combout\);

\processador|FD|ULA_bit6|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit6|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~109_sumout\ & ( \processador|FD|ULA_bit3|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit6|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~105_sumout\) # 
-- (\processador|FD|BancoReg|saidaA[5]~25_combout\))) ) ) ) # ( !\processador|FD|soma1inv|Add0~109_sumout\ & ( \processador|FD|ULA_bit3|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit6|soma|Add0~0_combout\ & 
-- ((!\processador|FD|BancoReg|saidaA[5]~25_combout\ & (\processador|FD|soma1inv|Add0~105_sumout\ & \processador|FD|BancoReg|saidaA[4]~26_combout\)) # (\processador|FD|BancoReg|saidaA[5]~25_combout\ & ((\processador|FD|BancoReg|saidaA[4]~26_combout\) # 
-- (\processador|FD|soma1inv|Add0~105_sumout\))))) ) ) ) # ( \processador|FD|soma1inv|Add0~109_sumout\ & ( !\processador|FD|ULA_bit3|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit6|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[5]~25_combout\ & 
-- (\processador|FD|soma1inv|Add0~105_sumout\ & \processador|FD|BancoReg|saidaA[4]~26_combout\)) # (\processador|FD|BancoReg|saidaA[5]~25_combout\ & ((\processador|FD|BancoReg|saidaA[4]~26_combout\) # (\processador|FD|soma1inv|Add0~105_sumout\))))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~109_sumout\ & ( !\processador|FD|ULA_bit3|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit6|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[5]~25_combout\ & \processador|FD|soma1inv|Add0~105_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010001010100000001000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit6|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[5]~25_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~105_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[4]~26_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~109_sumout\,
	dataf => \processador|FD|ULA_bit3|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit6|soma|Add1~1_combout\);

\processador|FD|ULA_bit6|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & (\processador|FD|BancoReg|registrador~1191_combout\ & \processador|FD|soma1inv|Add0~101_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1191_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~101_sumout\,
	combout => \processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout\);

\processador|FD|ULA_bit8|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit8|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit6|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[8]~23_combout\ & ((!\processador|FD|soma1inv|Add0~93_sumout\) # 
-- ((!\processador|FD|BancoReg|saidaA[7]~31_combout\ & !\processador|FD|soma1inv|Add0~97_sumout\)))) # (\processador|FD|BancoReg|saidaA[8]~23_combout\ & (!\processador|FD|soma1inv|Add0~93_sumout\ & (!\processador|FD|BancoReg|saidaA[7]~31_combout\ & 
-- !\processador|FD|soma1inv|Add0~97_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit6|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[8]~23_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~93_sumout\) # ((!\processador|FD|BancoReg|saidaA[7]~31_combout\ & !\processador|FD|soma1inv|Add0~97_sumout\)))) # (\processador|FD|BancoReg|saidaA[8]~23_combout\ & (!\processador|FD|soma1inv|Add0~93_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[7]~31_combout\ & !\processador|FD|soma1inv|Add0~97_sumout\))) ) ) ) # ( \processador|FD|ULA_bit6|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[8]~23_combout\ & ((!\processador|FD|soma1inv|Add0~93_sumout\) # ((!\processador|FD|BancoReg|saidaA[7]~31_combout\ & !\processador|FD|soma1inv|Add0~97_sumout\)))) # (\processador|FD|BancoReg|saidaA[8]~23_combout\ & 
-- (!\processador|FD|soma1inv|Add0~93_sumout\ & (!\processador|FD|BancoReg|saidaA[7]~31_combout\ & !\processador|FD|soma1inv|Add0~97_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit6|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout\ 
-- & ( (!\processador|FD|BancoReg|saidaA[8]~23_combout\ & ((!\processador|FD|soma1inv|Add0~93_sumout\) # ((!\processador|FD|BancoReg|saidaA[7]~31_combout\) # (!\processador|FD|soma1inv|Add0~97_sumout\)))) # (\processador|FD|BancoReg|saidaA[8]~23_combout\ & 
-- (!\processador|FD|soma1inv|Add0~93_sumout\ & ((!\processador|FD|BancoReg|saidaA[7]~31_combout\) # (!\processador|FD|soma1inv|Add0~97_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[8]~23_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~93_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[7]~31_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~97_sumout\,
	datae => \processador|FD|ULA_bit6|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit6|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|ULA_bit8|soma|Add1~0_combout\);

\processador|FD|ULA_bit9|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[9]~22_combout\ & (\processador|FD|soma1inv|Add0~89_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~2_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[9]~22_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\) # (\processador|FD|soma1inv|Add0~89_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[9]~22_combout\ $ (!\processador|FD|soma1inv|Add0~89_sumout\ $ (!\processador|FD|ULA_bit8|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ((!\processador|FD|BancoReg|saidaA[9]~22_combout\ & 
-- (!\processador|FD|soma1inv|Add0~89_sumout\ & !\processador|FD|ULA_bit8|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[9]~22_combout\ & (\processador|FD|soma1inv|Add0~89_sumout\ & \processador|FD|ULA_bit8|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[9]~22_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~89_sumout\,
	datac => \processador|FD|ULA_bit8|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout\);

\processador|FD|muxULAram|saida_MUX[9]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[9]~19_combout\ = (\processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout\ & \processador|FD|muxULAram|saida_MUX[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit9|Muxao|ALT_INV_saida_MUX~1_combout\,
	datab => \processador|FD|muxULAram|ALT_INV_saida_MUX[1]~2_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[9]~19_combout\);

\processador|FD|memRAM|ram~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[9]~9_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~75_q\);

\processador|FD|memRAM|ram~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[9]~9_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~43_q\);

\processador|FD|muxULAram|saida_MUX[9]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[9]~20_combout\ = ( \processador|FD|memRAM|ram~75_q\ & ( \processador|FD|memRAM|ram~43_q\ & ( (\processador|FD|muxULAram|saida_MUX[9]~19_combout\) # (\processador|FD|muxULAram|Equal1~0_combout\) ) ) ) # ( 
-- !\processador|FD|memRAM|ram~75_q\ & ( \processador|FD|memRAM|ram~43_q\ & ( ((!\processador|FD|saidaULA_final[0]~35_combout\ & (!\processador|FD|saidaULA_final[0]~1_combout\ & \processador|FD|muxULAram|Equal1~0_combout\))) # 
-- (\processador|FD|muxULAram|saida_MUX[9]~19_combout\) ) ) ) # ( \processador|FD|memRAM|ram~75_q\ & ( !\processador|FD|memRAM|ram~43_q\ & ( ((\processador|FD|muxULAram|Equal1~0_combout\ & ((\processador|FD|saidaULA_final[0]~1_combout\) # 
-- (\processador|FD|saidaULA_final[0]~35_combout\)))) # (\processador|FD|muxULAram|saida_MUX[9]~19_combout\) ) ) ) # ( !\processador|FD|memRAM|ram~75_q\ & ( !\processador|FD|memRAM|ram~43_q\ & ( \processador|FD|muxULAram|saida_MUX[9]~19_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000001111111111100001000111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|muxULAram|ALT_INV_saida_MUX[9]~19_combout\,
	datae => \processador|FD|memRAM|ALT_INV_ram~75_q\,
	dataf => \processador|FD|memRAM|ALT_INV_ram~43_q\,
	combout => \processador|FD|muxULAram|saida_MUX[9]~20_combout\);

\processador|FD|BancoReg|registrador~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[9]~20_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~303_q\);

\processador|FD|BancoReg|saidaB[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[9]~9_combout\ = ( \processador|FD|BancoReg|registrador~303_q\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~25_combout\ & !\processador|FD|fetchInstruction|ROM|memROM~26_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~25_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~26_combout\,
	datae => \processador|FD|BancoReg|ALT_INV_registrador~303_q\,
	combout => \processador|FD|BancoReg|saidaB[9]~9_combout\);

\processador|FD|soma1inv|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~85_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[10]~10_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~90\ ))
-- \processador|FD|soma1inv|Add0~86\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[10]~10_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[10]~10_combout\,
	cin => \processador|FD|soma1inv|Add0~90\,
	sumout => \processador|FD|soma1inv|Add0~85_sumout\,
	cout => \processador|FD|soma1inv|Add0~86\);

\processador|FD|ULA_bit7|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit7|soma|Add0~0_combout\ = !\processador|FD|soma1inv|Add0~97_sumout\ $ (((!\processador|FD|BancoReg|registrador~1186_combout\) # (\processador|FD|BancoReg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010110100101101001011010010110100101101001011010010110100101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1186_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~97_sumout\,
	combout => \processador|FD|ULA_bit7|soma|Add0~0_combout\);

\processador|FD|ULA_bit7|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit7|soma|Add1~0_combout\ = ( \processador|FD|soma1inv|Add0~105_sumout\ & ( \processador|FD|ULA_bit4|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit7|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~101_sumout\) # 
-- (\processador|FD|BancoReg|saidaA[6]~24_combout\))) ) ) ) # ( !\processador|FD|soma1inv|Add0~105_sumout\ & ( \processador|FD|ULA_bit4|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit7|soma|Add0~0_combout\ & 
-- ((!\processador|FD|BancoReg|saidaA[6]~24_combout\ & (\processador|FD|soma1inv|Add0~101_sumout\ & \processador|FD|BancoReg|saidaA[5]~25_combout\)) # (\processador|FD|BancoReg|saidaA[6]~24_combout\ & ((\processador|FD|BancoReg|saidaA[5]~25_combout\) # 
-- (\processador|FD|soma1inv|Add0~101_sumout\))))) ) ) ) # ( \processador|FD|soma1inv|Add0~105_sumout\ & ( !\processador|FD|ULA_bit4|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit7|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[6]~24_combout\ & 
-- (\processador|FD|soma1inv|Add0~101_sumout\ & \processador|FD|BancoReg|saidaA[5]~25_combout\)) # (\processador|FD|BancoReg|saidaA[6]~24_combout\ & ((\processador|FD|BancoReg|saidaA[5]~25_combout\) # (\processador|FD|soma1inv|Add0~101_sumout\))))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~105_sumout\ & ( !\processador|FD|ULA_bit4|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit7|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[6]~24_combout\ & \processador|FD|soma1inv|Add0~101_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010001010100000001000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit7|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[6]~24_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~101_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[5]~25_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~105_sumout\,
	dataf => \processador|FD|ULA_bit4|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit7|soma|Add1~0_combout\);

\processador|FD|ULA_bit7|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & (\processador|FD|BancoReg|registrador~1186_combout\ & \processador|FD|soma1inv|Add0~97_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1186_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~97_sumout\,
	combout => \processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout\);

\processador|FD|ULA_bit9|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit9|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit7|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[9]~22_combout\ & ((!\processador|FD|soma1inv|Add0~89_sumout\) # 
-- ((!\processador|FD|BancoReg|saidaA[8]~23_combout\ & !\processador|FD|soma1inv|Add0~93_sumout\)))) # (\processador|FD|BancoReg|saidaA[9]~22_combout\ & (!\processador|FD|soma1inv|Add0~89_sumout\ & (!\processador|FD|BancoReg|saidaA[8]~23_combout\ & 
-- !\processador|FD|soma1inv|Add0~93_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit7|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[9]~22_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~89_sumout\) # ((!\processador|FD|BancoReg|saidaA[8]~23_combout\ & !\processador|FD|soma1inv|Add0~93_sumout\)))) # (\processador|FD|BancoReg|saidaA[9]~22_combout\ & (!\processador|FD|soma1inv|Add0~89_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[8]~23_combout\ & !\processador|FD|soma1inv|Add0~93_sumout\))) ) ) ) # ( \processador|FD|ULA_bit7|soma|Add1~0_combout\ & ( !\processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[9]~22_combout\ & ((!\processador|FD|soma1inv|Add0~89_sumout\) # ((!\processador|FD|BancoReg|saidaA[8]~23_combout\ & !\processador|FD|soma1inv|Add0~93_sumout\)))) # (\processador|FD|BancoReg|saidaA[9]~22_combout\ & 
-- (!\processador|FD|soma1inv|Add0~89_sumout\ & (!\processador|FD|BancoReg|saidaA[8]~23_combout\ & !\processador|FD|soma1inv|Add0~93_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit7|soma|Add1~0_combout\ & ( !\processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout\ 
-- & ( (!\processador|FD|BancoReg|saidaA[9]~22_combout\ & ((!\processador|FD|soma1inv|Add0~89_sumout\) # ((!\processador|FD|BancoReg|saidaA[8]~23_combout\) # (!\processador|FD|soma1inv|Add0~93_sumout\)))) # (\processador|FD|BancoReg|saidaA[9]~22_combout\ & 
-- (!\processador|FD|soma1inv|Add0~89_sumout\ & ((!\processador|FD|BancoReg|saidaA[8]~23_combout\) # (!\processador|FD|soma1inv|Add0~93_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[9]~22_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~89_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[8]~23_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~93_sumout\,
	datae => \processador|FD|ULA_bit7|soma|ALT_INV_Add1~0_combout\,
	dataf => \processador|FD|ULA_bit7|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|ULA_bit9|soma|Add1~0_combout\);

\processador|FD|ULA_bit10|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[10]~21_combout\ & (\processador|FD|soma1inv|Add0~85_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~2_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[10]~21_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\) # (\processador|FD|soma1inv|Add0~85_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[10]~21_combout\ $ (!\processador|FD|soma1inv|Add0~85_sumout\ $ (!\processador|FD|ULA_bit9|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ((!\processador|FD|BancoReg|saidaA[10]~21_combout\ & 
-- (!\processador|FD|soma1inv|Add0~85_sumout\ & !\processador|FD|ULA_bit9|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[10]~21_combout\ & (\processador|FD|soma1inv|Add0~85_sumout\ & \processador|FD|ULA_bit9|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[10]~21_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~85_sumout\,
	datac => \processador|FD|ULA_bit9|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout\);

\processador|FD|muxULAram|saida_MUX[10]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[10]~21_combout\ = (\processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout\ & \processador|FD|muxULAram|saida_MUX[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit10|Muxao|ALT_INV_saida_MUX~0_combout\,
	datab => \processador|FD|muxULAram|ALT_INV_saida_MUX[1]~2_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[10]~21_combout\);

\processador|FD|memRAM|ram~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[10]~10_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~76_q\);

\processador|FD|memRAM|ram~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[10]~10_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~44_q\);

\processador|FD|muxULAram|saida_MUX[10]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[10]~22_combout\ = ( \processador|FD|memRAM|ram~76_q\ & ( \processador|FD|memRAM|ram~44_q\ & ( (\processador|FD|muxULAram|saida_MUX[10]~21_combout\) # (\processador|FD|muxULAram|Equal1~0_combout\) ) ) ) # ( 
-- !\processador|FD|memRAM|ram~76_q\ & ( \processador|FD|memRAM|ram~44_q\ & ( ((!\processador|FD|saidaULA_final[0]~35_combout\ & (!\processador|FD|saidaULA_final[0]~1_combout\ & \processador|FD|muxULAram|Equal1~0_combout\))) # 
-- (\processador|FD|muxULAram|saida_MUX[10]~21_combout\) ) ) ) # ( \processador|FD|memRAM|ram~76_q\ & ( !\processador|FD|memRAM|ram~44_q\ & ( ((\processador|FD|muxULAram|Equal1~0_combout\ & ((\processador|FD|saidaULA_final[0]~1_combout\) # 
-- (\processador|FD|saidaULA_final[0]~35_combout\)))) # (\processador|FD|muxULAram|saida_MUX[10]~21_combout\) ) ) ) # ( !\processador|FD|memRAM|ram~76_q\ & ( !\processador|FD|memRAM|ram~44_q\ & ( \processador|FD|muxULAram|saida_MUX[10]~21_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000001111111111100001000111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|muxULAram|ALT_INV_saida_MUX[10]~21_combout\,
	datae => \processador|FD|memRAM|ALT_INV_ram~76_q\,
	dataf => \processador|FD|memRAM|ALT_INV_ram~44_q\,
	combout => \processador|FD|muxULAram|saida_MUX[10]~22_combout\);

\processador|FD|BancoReg|registrador~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[10]~22_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~304_q\);

\processador|FD|BancoReg|saidaB[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[10]~10_combout\ = ( \processador|FD|BancoReg|registrador~304_q\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~25_combout\ & !\processador|FD|fetchInstruction|ROM|memROM~26_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~25_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~26_combout\,
	datae => \processador|FD|BancoReg|ALT_INV_registrador~304_q\,
	combout => \processador|FD|BancoReg|saidaB[10]~10_combout\);

\processador|FD|soma1inv|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~81_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[11]~12_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~86\ ))
-- \processador|FD|soma1inv|Add0~82\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[11]~12_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[11]~12_combout\,
	cin => \processador|FD|soma1inv|Add0~86\,
	sumout => \processador|FD|soma1inv|Add0~81_sumout\,
	cout => \processador|FD|soma1inv|Add0~82\);

\processador|FD|ULA_bit8|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit8|soma|Add0~0_combout\ = !\processador|FD|soma1inv|Add0~93_sumout\ $ (((!\processador|FD|BancoReg|registrador~1181_combout\) # (\processador|FD|BancoReg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010110100101101001011010010110100101101001011010010110100101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1181_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~93_sumout\,
	combout => \processador|FD|ULA_bit8|soma|Add0~0_combout\);

\processador|FD|ULA_bit8|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit8|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~101_sumout\ & ( \processador|FD|ULA_bit5|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit8|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~97_sumout\) # 
-- (\processador|FD|BancoReg|saidaA[7]~31_combout\))) ) ) ) # ( !\processador|FD|soma1inv|Add0~101_sumout\ & ( \processador|FD|ULA_bit5|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit8|soma|Add0~0_combout\ & 
-- ((!\processador|FD|BancoReg|saidaA[7]~31_combout\ & (\processador|FD|soma1inv|Add0~97_sumout\ & \processador|FD|BancoReg|saidaA[6]~24_combout\)) # (\processador|FD|BancoReg|saidaA[7]~31_combout\ & ((\processador|FD|BancoReg|saidaA[6]~24_combout\) # 
-- (\processador|FD|soma1inv|Add0~97_sumout\))))) ) ) ) # ( \processador|FD|soma1inv|Add0~101_sumout\ & ( !\processador|FD|ULA_bit5|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit8|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[7]~31_combout\ & 
-- (\processador|FD|soma1inv|Add0~97_sumout\ & \processador|FD|BancoReg|saidaA[6]~24_combout\)) # (\processador|FD|BancoReg|saidaA[7]~31_combout\ & ((\processador|FD|BancoReg|saidaA[6]~24_combout\) # (\processador|FD|soma1inv|Add0~97_sumout\))))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~101_sumout\ & ( !\processador|FD|ULA_bit5|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit8|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[7]~31_combout\ & \processador|FD|soma1inv|Add0~97_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010001010100000001000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit8|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[7]~31_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~97_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[6]~24_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~101_sumout\,
	dataf => \processador|FD|ULA_bit5|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit8|soma|Add1~1_combout\);

\processador|FD|ULA_bit8|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit8|Muxao|saida_MUX~1_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & (\processador|FD|BancoReg|registrador~1181_combout\ & \processador|FD|soma1inv|Add0~93_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1181_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~93_sumout\,
	combout => \processador|FD|ULA_bit8|Muxao|saida_MUX~1_combout\);

\processador|FD|ULA_bit10|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit10|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit8|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit8|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[10]~21_combout\ & ((!\processador|FD|soma1inv|Add0~85_sumout\) # 
-- ((!\processador|FD|BancoReg|saidaA[9]~22_combout\ & !\processador|FD|soma1inv|Add0~89_sumout\)))) # (\processador|FD|BancoReg|saidaA[10]~21_combout\ & (!\processador|FD|soma1inv|Add0~85_sumout\ & (!\processador|FD|BancoReg|saidaA[9]~22_combout\ & 
-- !\processador|FD|soma1inv|Add0~89_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit8|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit8|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[10]~21_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~85_sumout\) # ((!\processador|FD|BancoReg|saidaA[9]~22_combout\ & !\processador|FD|soma1inv|Add0~89_sumout\)))) # (\processador|FD|BancoReg|saidaA[10]~21_combout\ & (!\processador|FD|soma1inv|Add0~85_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[9]~22_combout\ & !\processador|FD|soma1inv|Add0~89_sumout\))) ) ) ) # ( \processador|FD|ULA_bit8|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit8|Muxao|saida_MUX~1_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[10]~21_combout\ & ((!\processador|FD|soma1inv|Add0~85_sumout\) # ((!\processador|FD|BancoReg|saidaA[9]~22_combout\ & !\processador|FD|soma1inv|Add0~89_sumout\)))) # (\processador|FD|BancoReg|saidaA[10]~21_combout\ & 
-- (!\processador|FD|soma1inv|Add0~85_sumout\ & (!\processador|FD|BancoReg|saidaA[9]~22_combout\ & !\processador|FD|soma1inv|Add0~89_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit8|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit8|Muxao|saida_MUX~1_combout\ 
-- & ( (!\processador|FD|BancoReg|saidaA[10]~21_combout\ & ((!\processador|FD|soma1inv|Add0~85_sumout\) # ((!\processador|FD|BancoReg|saidaA[9]~22_combout\) # (!\processador|FD|soma1inv|Add0~89_sumout\)))) # (\processador|FD|BancoReg|saidaA[10]~21_combout\ & 
-- (!\processador|FD|soma1inv|Add0~85_sumout\ & ((!\processador|FD|BancoReg|saidaA[9]~22_combout\) # (!\processador|FD|soma1inv|Add0~89_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[10]~21_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~85_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[9]~22_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~89_sumout\,
	datae => \processador|FD|ULA_bit8|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit8|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|ULA_bit10|soma|Add1~0_combout\);

\processador|FD|ULA_bit11|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[11]~20_combout\ & (\processador|FD|soma1inv|Add0~81_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~2_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[11]~20_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\) # (\processador|FD|soma1inv|Add0~81_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[11]~20_combout\ $ (!\processador|FD|soma1inv|Add0~81_sumout\ $ (!\processador|FD|ULA_bit10|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ((!\processador|FD|BancoReg|saidaA[11]~20_combout\ & 
-- (!\processador|FD|soma1inv|Add0~81_sumout\ & !\processador|FD|ULA_bit10|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[11]~20_combout\ & (\processador|FD|soma1inv|Add0~81_sumout\ & \processador|FD|ULA_bit10|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[11]~20_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~81_sumout\,
	datac => \processador|FD|ULA_bit10|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout\);

\processador|FD|muxULAram|saida_MUX[11]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[11]~23_combout\ = (\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout\ & \processador|FD|muxULAram|saida_MUX[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit11|Muxao|ALT_INV_saida_MUX~0_combout\,
	datab => \processador|FD|muxULAram|ALT_INV_saida_MUX[1]~2_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[11]~23_combout\);

\processador|FD|memRAM|ram~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[11]~12_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~77_q\);

\processador|FD|memRAM|ram~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[11]~12_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~45_q\);

\processador|FD|muxULAram|saida_MUX[11]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[11]~24_combout\ = ( \processador|FD|memRAM|ram~77_q\ & ( \processador|FD|memRAM|ram~45_q\ & ( (\processador|FD|muxULAram|saida_MUX[11]~23_combout\) # (\processador|FD|muxULAram|Equal1~0_combout\) ) ) ) # ( 
-- !\processador|FD|memRAM|ram~77_q\ & ( \processador|FD|memRAM|ram~45_q\ & ( ((!\processador|FD|saidaULA_final[0]~35_combout\ & (!\processador|FD|saidaULA_final[0]~1_combout\ & \processador|FD|muxULAram|Equal1~0_combout\))) # 
-- (\processador|FD|muxULAram|saida_MUX[11]~23_combout\) ) ) ) # ( \processador|FD|memRAM|ram~77_q\ & ( !\processador|FD|memRAM|ram~45_q\ & ( ((\processador|FD|muxULAram|Equal1~0_combout\ & ((\processador|FD|saidaULA_final[0]~1_combout\) # 
-- (\processador|FD|saidaULA_final[0]~35_combout\)))) # (\processador|FD|muxULAram|saida_MUX[11]~23_combout\) ) ) ) # ( !\processador|FD|memRAM|ram~77_q\ & ( !\processador|FD|memRAM|ram~45_q\ & ( \processador|FD|muxULAram|saida_MUX[11]~23_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000001111111111100001000111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|muxULAram|ALT_INV_saida_MUX[11]~23_combout\,
	datae => \processador|FD|memRAM|ALT_INV_ram~77_q\,
	dataf => \processador|FD|memRAM|ALT_INV_ram~45_q\,
	combout => \processador|FD|muxULAram|saida_MUX[11]~24_combout\);

\processador|FD|BancoReg|registrador~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[11]~24_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~305_q\);

\processador|FD|BancoReg|saidaB[11]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[11]~12_combout\ = (\processador|FD|BancoReg|saidaB[5]~11_combout\ & \processador|FD|BancoReg|registrador~305_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaB[5]~11_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~305_q\,
	combout => \processador|FD|BancoReg|saidaB[11]~12_combout\);

\processador|FD|soma1inv|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~77_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[12]~13_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~82\ ))
-- \processador|FD|soma1inv|Add0~78\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[12]~13_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[12]~13_combout\,
	cin => \processador|FD|soma1inv|Add0~82\,
	sumout => \processador|FD|soma1inv|Add0~77_sumout\,
	cout => \processador|FD|soma1inv|Add0~78\);

\processador|FD|ULA_bit9|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit9|soma|Add0~0_combout\ = !\processador|FD|soma1inv|Add0~89_sumout\ $ (((!\processador|FD|BancoReg|registrador~1176_combout\) # (\processador|FD|BancoReg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010110100101101001011010010110100101101001011010010110100101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1176_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~89_sumout\,
	combout => \processador|FD|ULA_bit9|soma|Add0~0_combout\);

\processador|FD|ULA_bit9|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit9|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~97_sumout\ & ( \processador|FD|ULA_bit6|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit9|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[8]~23_combout\ & 
-- (\processador|FD|soma1inv|Add0~93_sumout\ & \processador|FD|BancoReg|saidaA[7]~31_combout\)) # (\processador|FD|BancoReg|saidaA[8]~23_combout\ & ((\processador|FD|BancoReg|saidaA[7]~31_combout\) # (\processador|FD|soma1inv|Add0~93_sumout\))))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~97_sumout\ & ( \processador|FD|ULA_bit6|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit9|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[8]~23_combout\ & \processador|FD|soma1inv|Add0~93_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~97_sumout\ & ( !\processador|FD|ULA_bit6|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit9|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~93_sumout\) # (\processador|FD|BancoReg|saidaA[8]~23_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~97_sumout\ & ( !\processador|FD|ULA_bit6|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit9|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[8]~23_combout\ & (\processador|FD|soma1inv|Add0~93_sumout\ & 
-- \processador|FD|BancoReg|saidaA[7]~31_combout\)) # (\processador|FD|BancoReg|saidaA[8]~23_combout\ & ((\processador|FD|BancoReg|saidaA[7]~31_combout\) # (\processador|FD|soma1inv|Add0~93_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit9|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[8]~23_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~93_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[7]~31_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~97_sumout\,
	dataf => \processador|FD|ULA_bit6|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit9|soma|Add1~1_combout\);

\processador|FD|ULA_bit9|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & (\processador|FD|BancoReg|registrador~1176_combout\ & \processador|FD|soma1inv|Add0~89_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1176_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~89_sumout\,
	combout => \processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout\);

\processador|FD|ULA_bit11|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit11|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit9|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[11]~20_combout\ & ((!\processador|FD|soma1inv|Add0~81_sumout\) # 
-- ((!\processador|FD|BancoReg|saidaA[10]~21_combout\ & !\processador|FD|soma1inv|Add0~85_sumout\)))) # (\processador|FD|BancoReg|saidaA[11]~20_combout\ & (!\processador|FD|soma1inv|Add0~81_sumout\ & (!\processador|FD|BancoReg|saidaA[10]~21_combout\ & 
-- !\processador|FD|soma1inv|Add0~85_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit9|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[11]~20_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~81_sumout\) # ((!\processador|FD|BancoReg|saidaA[10]~21_combout\ & !\processador|FD|soma1inv|Add0~85_sumout\)))) # (\processador|FD|BancoReg|saidaA[11]~20_combout\ & (!\processador|FD|soma1inv|Add0~81_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[10]~21_combout\ & !\processador|FD|soma1inv|Add0~85_sumout\))) ) ) ) # ( \processador|FD|ULA_bit9|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[11]~20_combout\ & ((!\processador|FD|soma1inv|Add0~81_sumout\) # ((!\processador|FD|BancoReg|saidaA[10]~21_combout\ & !\processador|FD|soma1inv|Add0~85_sumout\)))) # (\processador|FD|BancoReg|saidaA[11]~20_combout\ & 
-- (!\processador|FD|soma1inv|Add0~81_sumout\ & (!\processador|FD|BancoReg|saidaA[10]~21_combout\ & !\processador|FD|soma1inv|Add0~85_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit9|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout\ 
-- & ( (!\processador|FD|BancoReg|saidaA[11]~20_combout\ & ((!\processador|FD|soma1inv|Add0~81_sumout\) # ((!\processador|FD|BancoReg|saidaA[10]~21_combout\) # (!\processador|FD|soma1inv|Add0~85_sumout\)))) # (\processador|FD|BancoReg|saidaA[11]~20_combout\ 
-- & (!\processador|FD|soma1inv|Add0~81_sumout\ & ((!\processador|FD|BancoReg|saidaA[10]~21_combout\) # (!\processador|FD|soma1inv|Add0~85_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[11]~20_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~81_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[10]~21_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~85_sumout\,
	datae => \processador|FD|ULA_bit9|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit9|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|ULA_bit11|soma|Add1~0_combout\);

\processador|FD|ULA_bit12|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit12|Muxao|saida_MUX~1_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[12]~19_combout\ & (\processador|FD|soma1inv|Add0~77_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~2_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[12]~19_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\) # (\processador|FD|soma1inv|Add0~77_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[12]~19_combout\ $ (!\processador|FD|soma1inv|Add0~77_sumout\ $ (!\processador|FD|ULA_bit11|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ((!\processador|FD|BancoReg|saidaA[12]~19_combout\ & 
-- (!\processador|FD|soma1inv|Add0~77_sumout\ & !\processador|FD|ULA_bit11|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[12]~19_combout\ & (\processador|FD|soma1inv|Add0~77_sumout\ & \processador|FD|ULA_bit11|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[12]~19_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~77_sumout\,
	datac => \processador|FD|ULA_bit11|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit12|Muxao|saida_MUX~1_combout\);

\processador|FD|muxULAram|saida_MUX[12]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[12]~25_combout\ = (\processador|FD|ULA_bit12|Muxao|saida_MUX~1_combout\ & \processador|FD|muxULAram|saida_MUX[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit12|Muxao|ALT_INV_saida_MUX~1_combout\,
	datab => \processador|FD|muxULAram|ALT_INV_saida_MUX[1]~2_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[12]~25_combout\);

\processador|FD|memRAM|ram~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[12]~13_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~78_q\);

\processador|FD|memRAM|ram~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[12]~13_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~46_q\);

\processador|FD|muxULAram|saida_MUX[12]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[12]~26_combout\ = ( \processador|FD|memRAM|ram~78_q\ & ( \processador|FD|memRAM|ram~46_q\ & ( (\processador|FD|muxULAram|saida_MUX[12]~25_combout\) # (\processador|FD|muxULAram|Equal1~0_combout\) ) ) ) # ( 
-- !\processador|FD|memRAM|ram~78_q\ & ( \processador|FD|memRAM|ram~46_q\ & ( ((!\processador|FD|saidaULA_final[0]~35_combout\ & (!\processador|FD|saidaULA_final[0]~1_combout\ & \processador|FD|muxULAram|Equal1~0_combout\))) # 
-- (\processador|FD|muxULAram|saida_MUX[12]~25_combout\) ) ) ) # ( \processador|FD|memRAM|ram~78_q\ & ( !\processador|FD|memRAM|ram~46_q\ & ( ((\processador|FD|muxULAram|Equal1~0_combout\ & ((\processador|FD|saidaULA_final[0]~1_combout\) # 
-- (\processador|FD|saidaULA_final[0]~35_combout\)))) # (\processador|FD|muxULAram|saida_MUX[12]~25_combout\) ) ) ) # ( !\processador|FD|memRAM|ram~78_q\ & ( !\processador|FD|memRAM|ram~46_q\ & ( \processador|FD|muxULAram|saida_MUX[12]~25_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000001111111111100001000111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|muxULAram|ALT_INV_saida_MUX[12]~25_combout\,
	datae => \processador|FD|memRAM|ALT_INV_ram~78_q\,
	dataf => \processador|FD|memRAM|ALT_INV_ram~46_q\,
	combout => \processador|FD|muxULAram|saida_MUX[12]~26_combout\);

\processador|FD|BancoReg|registrador~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[12]~26_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~306_q\);

\processador|FD|BancoReg|saidaB[12]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[12]~13_combout\ = (\processador|FD|BancoReg|saidaB[5]~11_combout\ & \processador|FD|BancoReg|registrador~306_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaB[5]~11_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~306_q\,
	combout => \processador|FD|BancoReg|saidaB[12]~13_combout\);

\processador|FD|soma1inv|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~73_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[13]~14_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~78\ ))
-- \processador|FD|soma1inv|Add0~74\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[13]~14_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[13]~14_combout\,
	cin => \processador|FD|soma1inv|Add0~78\,
	sumout => \processador|FD|soma1inv|Add0~73_sumout\,
	cout => \processador|FD|soma1inv|Add0~74\);

\processador|FD|ULA_bit10|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit10|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[10]~21_combout\ $ (!\processador|FD|soma1inv|Add0~85_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[10]~21_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~85_sumout\,
	combout => \processador|FD|ULA_bit10|soma|Add0~0_combout\);

\processador|FD|ULA_bit10|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit10|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~93_sumout\ & ( \processador|FD|ULA_bit7|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit10|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~89_sumout\) # 
-- (\processador|FD|BancoReg|saidaA[9]~22_combout\))) ) ) ) # ( !\processador|FD|soma1inv|Add0~93_sumout\ & ( \processador|FD|ULA_bit7|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit10|soma|Add0~0_combout\ & 
-- ((!\processador|FD|BancoReg|saidaA[9]~22_combout\ & (\processador|FD|soma1inv|Add0~89_sumout\ & \processador|FD|BancoReg|saidaA[8]~23_combout\)) # (\processador|FD|BancoReg|saidaA[9]~22_combout\ & ((\processador|FD|BancoReg|saidaA[8]~23_combout\) # 
-- (\processador|FD|soma1inv|Add0~89_sumout\))))) ) ) ) # ( \processador|FD|soma1inv|Add0~93_sumout\ & ( !\processador|FD|ULA_bit7|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit10|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[9]~22_combout\ & 
-- (\processador|FD|soma1inv|Add0~89_sumout\ & \processador|FD|BancoReg|saidaA[8]~23_combout\)) # (\processador|FD|BancoReg|saidaA[9]~22_combout\ & ((\processador|FD|BancoReg|saidaA[8]~23_combout\) # (\processador|FD|soma1inv|Add0~89_sumout\))))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~93_sumout\ & ( !\processador|FD|ULA_bit7|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit10|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[9]~22_combout\ & \processador|FD|soma1inv|Add0~89_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010001010100000001000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit10|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[9]~22_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~89_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[8]~23_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~93_sumout\,
	dataf => \processador|FD|ULA_bit7|soma|ALT_INV_Add1~1_combout\,
	combout => \processador|FD|ULA_bit10|soma|Add1~1_combout\);

\processador|FD|ULA_bit10|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout\ = (\processador|FD|BancoReg|saidaA[10]~21_combout\ & \processador|FD|soma1inv|Add0~85_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[10]~21_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~85_sumout\,
	combout => \processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout\);

\processador|FD|ULA_bit12|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit12|soma|Add1~1_combout\ = ( \processador|FD|ULA_bit10|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[12]~19_combout\ & ((!\processador|FD|soma1inv|Add0~77_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[11]~20_combout\ & !\processador|FD|soma1inv|Add0~81_sumout\)))) # (\processador|FD|BancoReg|saidaA[12]~19_combout\ & (!\processador|FD|soma1inv|Add0~77_sumout\ & (!\processador|FD|BancoReg|saidaA[11]~20_combout\ & 
-- !\processador|FD|soma1inv|Add0~81_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit10|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[12]~19_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~77_sumout\) # ((!\processador|FD|BancoReg|saidaA[11]~20_combout\ & !\processador|FD|soma1inv|Add0~81_sumout\)))) # (\processador|FD|BancoReg|saidaA[12]~19_combout\ & (!\processador|FD|soma1inv|Add0~77_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[11]~20_combout\ & !\processador|FD|soma1inv|Add0~81_sumout\))) ) ) ) # ( \processador|FD|ULA_bit10|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[12]~19_combout\ & ((!\processador|FD|soma1inv|Add0~77_sumout\) # ((!\processador|FD|BancoReg|saidaA[11]~20_combout\ & !\processador|FD|soma1inv|Add0~81_sumout\)))) # (\processador|FD|BancoReg|saidaA[12]~19_combout\ & 
-- (!\processador|FD|soma1inv|Add0~77_sumout\ & (!\processador|FD|BancoReg|saidaA[11]~20_combout\ & !\processador|FD|soma1inv|Add0~81_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit10|soma|Add1~1_combout\ & ( 
-- !\processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[12]~19_combout\ & ((!\processador|FD|soma1inv|Add0~77_sumout\) # ((!\processador|FD|BancoReg|saidaA[11]~20_combout\) # 
-- (!\processador|FD|soma1inv|Add0~81_sumout\)))) # (\processador|FD|BancoReg|saidaA[12]~19_combout\ & (!\processador|FD|soma1inv|Add0~77_sumout\ & ((!\processador|FD|BancoReg|saidaA[11]~20_combout\) # (!\processador|FD|soma1inv|Add0~81_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[12]~19_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~77_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[11]~20_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~81_sumout\,
	datae => \processador|FD|ULA_bit10|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit10|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|ULA_bit12|soma|Add1~1_combout\);

\processador|FD|ULA_bit13|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[13]~18_combout\ & (\processador|FD|soma1inv|Add0~73_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~2_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[13]~18_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\) # (\processador|FD|soma1inv|Add0~73_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[13]~18_combout\ $ (!\processador|FD|soma1inv|Add0~73_sumout\ $ (!\processador|FD|ULA_bit12|soma|Add1~1_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ((!\processador|FD|BancoReg|saidaA[13]~18_combout\ & 
-- (!\processador|FD|soma1inv|Add0~73_sumout\ & !\processador|FD|ULA_bit12|soma|Add1~1_combout\)) # (\processador|FD|BancoReg|saidaA[13]~18_combout\ & (\processador|FD|soma1inv|Add0~73_sumout\ & \processador|FD|ULA_bit12|soma|Add1~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[13]~18_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~73_sumout\,
	datac => \processador|FD|ULA_bit12|soma|ALT_INV_Add1~1_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout\);

\processador|FD|muxULAram|saida_MUX[13]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[13]~27_combout\ = (\processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout\ & \processador|FD|muxULAram|saida_MUX[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit13|Muxao|ALT_INV_saida_MUX~0_combout\,
	datab => \processador|FD|muxULAram|ALT_INV_saida_MUX[1]~2_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[13]~27_combout\);

\processador|FD|memRAM|ram~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[13]~14_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~79_q\);

\processador|FD|memRAM|ram~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[13]~14_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~47_q\);

\processador|FD|muxULAram|saida_MUX[13]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[13]~28_combout\ = ( \processador|FD|memRAM|ram~79_q\ & ( \processador|FD|memRAM|ram~47_q\ & ( (\processador|FD|muxULAram|saida_MUX[13]~27_combout\) # (\processador|FD|muxULAram|Equal1~0_combout\) ) ) ) # ( 
-- !\processador|FD|memRAM|ram~79_q\ & ( \processador|FD|memRAM|ram~47_q\ & ( ((!\processador|FD|saidaULA_final[0]~35_combout\ & (!\processador|FD|saidaULA_final[0]~1_combout\ & \processador|FD|muxULAram|Equal1~0_combout\))) # 
-- (\processador|FD|muxULAram|saida_MUX[13]~27_combout\) ) ) ) # ( \processador|FD|memRAM|ram~79_q\ & ( !\processador|FD|memRAM|ram~47_q\ & ( ((\processador|FD|muxULAram|Equal1~0_combout\ & ((\processador|FD|saidaULA_final[0]~1_combout\) # 
-- (\processador|FD|saidaULA_final[0]~35_combout\)))) # (\processador|FD|muxULAram|saida_MUX[13]~27_combout\) ) ) ) # ( !\processador|FD|memRAM|ram~79_q\ & ( !\processador|FD|memRAM|ram~47_q\ & ( \processador|FD|muxULAram|saida_MUX[13]~27_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000001111111111100001000111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|muxULAram|ALT_INV_saida_MUX[13]~27_combout\,
	datae => \processador|FD|memRAM|ALT_INV_ram~79_q\,
	dataf => \processador|FD|memRAM|ALT_INV_ram~47_q\,
	combout => \processador|FD|muxULAram|saida_MUX[13]~28_combout\);

\processador|FD|BancoReg|registrador~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[13]~28_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~307_q\);

\processador|FD|BancoReg|saidaB[13]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[13]~14_combout\ = (\processador|FD|BancoReg|saidaB[5]~11_combout\ & \processador|FD|BancoReg|registrador~307_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaB[5]~11_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~307_q\,
	combout => \processador|FD|BancoReg|saidaB[13]~14_combout\);

\processador|FD|soma1inv|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~69_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[14]~15_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~21_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~74\ ))
-- \processador|FD|soma1inv|Add0~70\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[14]~15_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~21_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[14]~15_combout\,
	cin => \processador|FD|soma1inv|Add0~74\,
	sumout => \processador|FD|soma1inv|Add0~69_sumout\,
	cout => \processador|FD|soma1inv|Add0~70\);

\processador|FD|ULA_bit11|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit11|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[11]~20_combout\ $ (!\processador|FD|soma1inv|Add0~81_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[11]~20_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~81_sumout\,
	combout => \processador|FD|ULA_bit11|soma|Add0~0_combout\);

\processador|FD|ULA_bit11|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit11|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~89_sumout\ & ( \processador|FD|ULA_bit8|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit11|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[10]~21_combout\ & 
-- (\processador|FD|soma1inv|Add0~85_sumout\ & \processador|FD|BancoReg|saidaA[9]~22_combout\)) # (\processador|FD|BancoReg|saidaA[10]~21_combout\ & ((\processador|FD|BancoReg|saidaA[9]~22_combout\) # (\processador|FD|soma1inv|Add0~85_sumout\))))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~89_sumout\ & ( \processador|FD|ULA_bit8|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit11|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[10]~21_combout\ & \processador|FD|soma1inv|Add0~85_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~89_sumout\ & ( !\processador|FD|ULA_bit8|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit11|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~85_sumout\) # (\processador|FD|BancoReg|saidaA[10]~21_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~89_sumout\ & ( !\processador|FD|ULA_bit8|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit11|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[10]~21_combout\ & (\processador|FD|soma1inv|Add0~85_sumout\ & 
-- \processador|FD|BancoReg|saidaA[9]~22_combout\)) # (\processador|FD|BancoReg|saidaA[10]~21_combout\ & ((\processador|FD|BancoReg|saidaA[9]~22_combout\) # (\processador|FD|soma1inv|Add0~85_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit11|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[10]~21_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~85_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[9]~22_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~89_sumout\,
	dataf => \processador|FD|ULA_bit8|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit11|soma|Add1~1_combout\);

\processador|FD|ULA_bit11|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout\ = (\processador|FD|BancoReg|saidaA[11]~20_combout\ & \processador|FD|soma1inv|Add0~81_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[11]~20_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~81_sumout\,
	combout => \processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout\);

\processador|FD|ULA_bit13|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit13|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit11|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[13]~18_combout\ & ((!\processador|FD|soma1inv|Add0~73_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[12]~19_combout\ & !\processador|FD|soma1inv|Add0~77_sumout\)))) # (\processador|FD|BancoReg|saidaA[13]~18_combout\ & (!\processador|FD|soma1inv|Add0~73_sumout\ & (!\processador|FD|BancoReg|saidaA[12]~19_combout\ & 
-- !\processador|FD|soma1inv|Add0~77_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit11|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[13]~18_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~73_sumout\) # ((!\processador|FD|BancoReg|saidaA[12]~19_combout\ & !\processador|FD|soma1inv|Add0~77_sumout\)))) # (\processador|FD|BancoReg|saidaA[13]~18_combout\ & (!\processador|FD|soma1inv|Add0~73_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[12]~19_combout\ & !\processador|FD|soma1inv|Add0~77_sumout\))) ) ) ) # ( \processador|FD|ULA_bit11|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[13]~18_combout\ & ((!\processador|FD|soma1inv|Add0~73_sumout\) # ((!\processador|FD|BancoReg|saidaA[12]~19_combout\ & !\processador|FD|soma1inv|Add0~77_sumout\)))) # (\processador|FD|BancoReg|saidaA[13]~18_combout\ & 
-- (!\processador|FD|soma1inv|Add0~73_sumout\ & (!\processador|FD|BancoReg|saidaA[12]~19_combout\ & !\processador|FD|soma1inv|Add0~77_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit11|soma|Add1~1_combout\ & ( 
-- !\processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[13]~18_combout\ & ((!\processador|FD|soma1inv|Add0~73_sumout\) # ((!\processador|FD|BancoReg|saidaA[12]~19_combout\) # 
-- (!\processador|FD|soma1inv|Add0~77_sumout\)))) # (\processador|FD|BancoReg|saidaA[13]~18_combout\ & (!\processador|FD|soma1inv|Add0~73_sumout\ & ((!\processador|FD|BancoReg|saidaA[12]~19_combout\) # (!\processador|FD|soma1inv|Add0~77_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[13]~18_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~73_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[12]~19_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~77_sumout\,
	datae => \processador|FD|ULA_bit11|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit11|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|ULA_bit13|soma|Add1~0_combout\);

\processador|FD|ULA_bit14|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[14]~17_combout\ & (\processador|FD|soma1inv|Add0~69_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~2_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[14]~17_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\) # (\processador|FD|soma1inv|Add0~69_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[14]~17_combout\ $ (!\processador|FD|soma1inv|Add0~69_sumout\ $ (!\processador|FD|ULA_bit13|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ((!\processador|FD|BancoReg|saidaA[14]~17_combout\ & 
-- (!\processador|FD|soma1inv|Add0~69_sumout\ & !\processador|FD|ULA_bit13|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[14]~17_combout\ & (\processador|FD|soma1inv|Add0~69_sumout\ & \processador|FD|ULA_bit13|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[14]~17_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~69_sumout\,
	datac => \processador|FD|ULA_bit13|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout\);

\processador|FD|muxULAram|saida_MUX[14]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[14]~29_combout\ = (\processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout\ & \processador|FD|muxULAram|saida_MUX[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit14|Muxao|ALT_INV_saida_MUX~1_combout\,
	datab => \processador|FD|muxULAram|ALT_INV_saida_MUX[1]~2_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[14]~29_combout\);

\processador|FD|memRAM|ram~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[14]~15_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~80_q\);

\processador|FD|memRAM|ram~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[14]~15_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~48_q\);

\processador|FD|muxULAram|saida_MUX[14]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[14]~30_combout\ = ( \processador|FD|memRAM|ram~80_q\ & ( \processador|FD|memRAM|ram~48_q\ & ( (\processador|FD|muxULAram|saida_MUX[14]~29_combout\) # (\processador|FD|muxULAram|Equal1~0_combout\) ) ) ) # ( 
-- !\processador|FD|memRAM|ram~80_q\ & ( \processador|FD|memRAM|ram~48_q\ & ( ((!\processador|FD|saidaULA_final[0]~35_combout\ & (!\processador|FD|saidaULA_final[0]~1_combout\ & \processador|FD|muxULAram|Equal1~0_combout\))) # 
-- (\processador|FD|muxULAram|saida_MUX[14]~29_combout\) ) ) ) # ( \processador|FD|memRAM|ram~80_q\ & ( !\processador|FD|memRAM|ram~48_q\ & ( ((\processador|FD|muxULAram|Equal1~0_combout\ & ((\processador|FD|saidaULA_final[0]~1_combout\) # 
-- (\processador|FD|saidaULA_final[0]~35_combout\)))) # (\processador|FD|muxULAram|saida_MUX[14]~29_combout\) ) ) ) # ( !\processador|FD|memRAM|ram~80_q\ & ( !\processador|FD|memRAM|ram~48_q\ & ( \processador|FD|muxULAram|saida_MUX[14]~29_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000001111111111100001000111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|muxULAram|ALT_INV_saida_MUX[14]~29_combout\,
	datae => \processador|FD|memRAM|ALT_INV_ram~80_q\,
	dataf => \processador|FD|memRAM|ALT_INV_ram~48_q\,
	combout => \processador|FD|muxULAram|saida_MUX[14]~30_combout\);

\processador|FD|BancoReg|registrador~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[14]~30_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~308_q\);

\processador|FD|BancoReg|saidaB[14]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[14]~15_combout\ = (\processador|FD|BancoReg|saidaB[5]~11_combout\ & \processador|FD|BancoReg|registrador~308_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaB[5]~11_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~308_q\,
	combout => \processador|FD|BancoReg|saidaB[14]~15_combout\);

\processador|FD|soma1inv|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~65_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[15]~16_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~70\ ))
-- \processador|FD|soma1inv|Add0~66\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[15]~16_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[15]~16_combout\,
	cin => \processador|FD|soma1inv|Add0~70\,
	sumout => \processador|FD|soma1inv|Add0~65_sumout\,
	cout => \processador|FD|soma1inv|Add0~66\);

\processador|FD|ULA_bit12|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit12|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[12]~19_combout\ $ (!\processador|FD|soma1inv|Add0~77_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[12]~19_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~77_sumout\,
	combout => \processador|FD|ULA_bit12|soma|Add0~0_combout\);

\processador|FD|ULA_bit12|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit12|soma|Add1~0_combout\ = ( \processador|FD|soma1inv|Add0~85_sumout\ & ( \processador|FD|ULA_bit9|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit12|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[11]~20_combout\ & 
-- (\processador|FD|soma1inv|Add0~81_sumout\ & \processador|FD|BancoReg|saidaA[10]~21_combout\)) # (\processador|FD|BancoReg|saidaA[11]~20_combout\ & ((\processador|FD|BancoReg|saidaA[10]~21_combout\) # (\processador|FD|soma1inv|Add0~81_sumout\))))) ) ) ) # 
-- ( !\processador|FD|soma1inv|Add0~85_sumout\ & ( \processador|FD|ULA_bit9|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit12|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[11]~20_combout\ & \processador|FD|soma1inv|Add0~81_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~85_sumout\ & ( !\processador|FD|ULA_bit9|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit12|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~81_sumout\) # (\processador|FD|BancoReg|saidaA[11]~20_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~85_sumout\ & ( !\processador|FD|ULA_bit9|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit12|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[11]~20_combout\ & (\processador|FD|soma1inv|Add0~81_sumout\ & 
-- \processador|FD|BancoReg|saidaA[10]~21_combout\)) # (\processador|FD|BancoReg|saidaA[11]~20_combout\ & ((\processador|FD|BancoReg|saidaA[10]~21_combout\) # (\processador|FD|soma1inv|Add0~81_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit12|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[11]~20_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~81_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[10]~21_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~85_sumout\,
	dataf => \processador|FD|ULA_bit9|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit12|soma|Add1~0_combout\);

\processador|FD|ULA_bit12|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout\ = (\processador|FD|BancoReg|saidaA[12]~19_combout\ & \processador|FD|soma1inv|Add0~77_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[12]~19_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~77_sumout\,
	combout => \processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout\);

\processador|FD|ULA_bit14|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit14|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit12|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[14]~17_combout\ & ((!\processador|FD|soma1inv|Add0~69_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[13]~18_combout\ & !\processador|FD|soma1inv|Add0~73_sumout\)))) # (\processador|FD|BancoReg|saidaA[14]~17_combout\ & (!\processador|FD|soma1inv|Add0~69_sumout\ & (!\processador|FD|BancoReg|saidaA[13]~18_combout\ & 
-- !\processador|FD|soma1inv|Add0~73_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit12|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[14]~17_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~69_sumout\) # ((!\processador|FD|BancoReg|saidaA[13]~18_combout\ & !\processador|FD|soma1inv|Add0~73_sumout\)))) # (\processador|FD|BancoReg|saidaA[14]~17_combout\ & (!\processador|FD|soma1inv|Add0~69_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[13]~18_combout\ & !\processador|FD|soma1inv|Add0~73_sumout\))) ) ) ) # ( \processador|FD|ULA_bit12|soma|Add1~0_combout\ & ( !\processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[14]~17_combout\ & ((!\processador|FD|soma1inv|Add0~69_sumout\) # ((!\processador|FD|BancoReg|saidaA[13]~18_combout\ & !\processador|FD|soma1inv|Add0~73_sumout\)))) # (\processador|FD|BancoReg|saidaA[14]~17_combout\ & 
-- (!\processador|FD|soma1inv|Add0~69_sumout\ & (!\processador|FD|BancoReg|saidaA[13]~18_combout\ & !\processador|FD|soma1inv|Add0~73_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit12|soma|Add1~0_combout\ & ( 
-- !\processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[14]~17_combout\ & ((!\processador|FD|soma1inv|Add0~69_sumout\) # ((!\processador|FD|BancoReg|saidaA[13]~18_combout\) # 
-- (!\processador|FD|soma1inv|Add0~73_sumout\)))) # (\processador|FD|BancoReg|saidaA[14]~17_combout\ & (!\processador|FD|soma1inv|Add0~69_sumout\ & ((!\processador|FD|BancoReg|saidaA[13]~18_combout\) # (!\processador|FD|soma1inv|Add0~73_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[14]~17_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~69_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[13]~18_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~73_sumout\,
	datae => \processador|FD|ULA_bit12|soma|ALT_INV_Add1~0_combout\,
	dataf => \processador|FD|ULA_bit12|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|ULA_bit14|soma|Add1~0_combout\);

\processador|FD|ULA_bit15|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[15]~16_combout\ & (\processador|FD|soma1inv|Add0~65_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~2_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[15]~16_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\) # (\processador|FD|soma1inv|Add0~65_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[15]~16_combout\ $ (!\processador|FD|soma1inv|Add0~65_sumout\ $ (!\processador|FD|ULA_bit14|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ((!\processador|FD|BancoReg|saidaA[15]~16_combout\ & 
-- (!\processador|FD|soma1inv|Add0~65_sumout\ & !\processador|FD|ULA_bit14|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[15]~16_combout\ & (\processador|FD|soma1inv|Add0~65_sumout\ & \processador|FD|ULA_bit14|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[15]~16_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~65_sumout\,
	datac => \processador|FD|ULA_bit14|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout\);

\processador|FD|muxULAram|saida_MUX[15]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[15]~31_combout\ = (\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout\ & \processador|FD|muxULAram|saida_MUX[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit15|Muxao|ALT_INV_saida_MUX~0_combout\,
	datab => \processador|FD|muxULAram|ALT_INV_saida_MUX[1]~2_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[15]~31_combout\);

\processador|FD|memRAM|ram~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[15]~16_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~81_q\);

\processador|FD|memRAM|ram~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[15]~16_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~49_q\);

\processador|FD|muxULAram|saida_MUX[15]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[15]~32_combout\ = ( \processador|FD|memRAM|ram~81_q\ & ( \processador|FD|memRAM|ram~49_q\ & ( (\processador|FD|muxULAram|saida_MUX[15]~31_combout\) # (\processador|FD|muxULAram|Equal1~0_combout\) ) ) ) # ( 
-- !\processador|FD|memRAM|ram~81_q\ & ( \processador|FD|memRAM|ram~49_q\ & ( ((!\processador|FD|saidaULA_final[0]~35_combout\ & (!\processador|FD|saidaULA_final[0]~1_combout\ & \processador|FD|muxULAram|Equal1~0_combout\))) # 
-- (\processador|FD|muxULAram|saida_MUX[15]~31_combout\) ) ) ) # ( \processador|FD|memRAM|ram~81_q\ & ( !\processador|FD|memRAM|ram~49_q\ & ( ((\processador|FD|muxULAram|Equal1~0_combout\ & ((\processador|FD|saidaULA_final[0]~1_combout\) # 
-- (\processador|FD|saidaULA_final[0]~35_combout\)))) # (\processador|FD|muxULAram|saida_MUX[15]~31_combout\) ) ) ) # ( !\processador|FD|memRAM|ram~81_q\ & ( !\processador|FD|memRAM|ram~49_q\ & ( \processador|FD|muxULAram|saida_MUX[15]~31_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000001111111111100001000111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~31_combout\,
	datae => \processador|FD|memRAM|ALT_INV_ram~81_q\,
	dataf => \processador|FD|memRAM|ALT_INV_ram~49_q\,
	combout => \processador|FD|muxULAram|saida_MUX[15]~32_combout\);

\processador|FD|BancoReg|registrador~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[15]~32_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~309_q\);

\processador|FD|BancoReg|saidaB[15]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[15]~16_combout\ = (\processador|FD|BancoReg|saidaB[5]~11_combout\ & \processador|FD|BancoReg|registrador~309_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaB[5]~11_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~309_q\,
	combout => \processador|FD|BancoReg|saidaB[15]~16_combout\);

\processador|FD|soma1inv|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~61_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[16]~17_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~66\ ))
-- \processador|FD|soma1inv|Add0~62\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[16]~17_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[16]~17_combout\,
	cin => \processador|FD|soma1inv|Add0~66\,
	sumout => \processador|FD|soma1inv|Add0~61_sumout\,
	cout => \processador|FD|soma1inv|Add0~62\);

\processador|FD|ULA_bit13|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit13|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[13]~18_combout\ $ (!\processador|FD|soma1inv|Add0~73_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[13]~18_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~73_sumout\,
	combout => \processador|FD|ULA_bit13|soma|Add0~0_combout\);

\processador|FD|ULA_bit13|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit13|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~81_sumout\ & ( \processador|FD|ULA_bit10|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit13|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[12]~19_combout\ & 
-- (\processador|FD|soma1inv|Add0~77_sumout\ & \processador|FD|BancoReg|saidaA[11]~20_combout\)) # (\processador|FD|BancoReg|saidaA[12]~19_combout\ & ((\processador|FD|BancoReg|saidaA[11]~20_combout\) # (\processador|FD|soma1inv|Add0~77_sumout\))))) ) ) ) # 
-- ( !\processador|FD|soma1inv|Add0~81_sumout\ & ( \processador|FD|ULA_bit10|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit13|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[12]~19_combout\ & \processador|FD|soma1inv|Add0~77_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~81_sumout\ & ( !\processador|FD|ULA_bit10|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit13|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~77_sumout\) # (\processador|FD|BancoReg|saidaA[12]~19_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~81_sumout\ & ( !\processador|FD|ULA_bit10|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit13|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[12]~19_combout\ & (\processador|FD|soma1inv|Add0~77_sumout\ & 
-- \processador|FD|BancoReg|saidaA[11]~20_combout\)) # (\processador|FD|BancoReg|saidaA[12]~19_combout\ & ((\processador|FD|BancoReg|saidaA[11]~20_combout\) # (\processador|FD|soma1inv|Add0~77_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit13|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[12]~19_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~77_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[11]~20_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~81_sumout\,
	dataf => \processador|FD|ULA_bit10|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit13|soma|Add1~1_combout\);

\processador|FD|ULA_bit13|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout\ = (\processador|FD|BancoReg|saidaA[13]~18_combout\ & \processador|FD|soma1inv|Add0~73_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[13]~18_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~73_sumout\,
	combout => \processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout\);

\processador|FD|ULA_bit15|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit15|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit13|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[15]~16_combout\ & ((!\processador|FD|soma1inv|Add0~65_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[14]~17_combout\ & !\processador|FD|soma1inv|Add0~69_sumout\)))) # (\processador|FD|BancoReg|saidaA[15]~16_combout\ & (!\processador|FD|soma1inv|Add0~65_sumout\ & (!\processador|FD|BancoReg|saidaA[14]~17_combout\ & 
-- !\processador|FD|soma1inv|Add0~69_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit13|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[15]~16_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~65_sumout\) # ((!\processador|FD|BancoReg|saidaA[14]~17_combout\ & !\processador|FD|soma1inv|Add0~69_sumout\)))) # (\processador|FD|BancoReg|saidaA[15]~16_combout\ & (!\processador|FD|soma1inv|Add0~65_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[14]~17_combout\ & !\processador|FD|soma1inv|Add0~69_sumout\))) ) ) ) # ( \processador|FD|ULA_bit13|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[15]~16_combout\ & ((!\processador|FD|soma1inv|Add0~65_sumout\) # ((!\processador|FD|BancoReg|saidaA[14]~17_combout\ & !\processador|FD|soma1inv|Add0~69_sumout\)))) # (\processador|FD|BancoReg|saidaA[15]~16_combout\ & 
-- (!\processador|FD|soma1inv|Add0~65_sumout\ & (!\processador|FD|BancoReg|saidaA[14]~17_combout\ & !\processador|FD|soma1inv|Add0~69_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit13|soma|Add1~1_combout\ & ( 
-- !\processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[15]~16_combout\ & ((!\processador|FD|soma1inv|Add0~65_sumout\) # ((!\processador|FD|BancoReg|saidaA[14]~17_combout\) # 
-- (!\processador|FD|soma1inv|Add0~69_sumout\)))) # (\processador|FD|BancoReg|saidaA[15]~16_combout\ & (!\processador|FD|soma1inv|Add0~65_sumout\ & ((!\processador|FD|BancoReg|saidaA[14]~17_combout\) # (!\processador|FD|soma1inv|Add0~69_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[15]~16_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~65_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[14]~17_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~69_sumout\,
	datae => \processador|FD|ULA_bit13|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit13|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|ULA_bit15|soma|Add1~0_combout\);

\processador|FD|ULA_bit16|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[16]~15_combout\ & (\processador|FD|soma1inv|Add0~61_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~2_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[16]~15_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\) # (\processador|FD|soma1inv|Add0~61_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[16]~15_combout\ $ (!\processador|FD|soma1inv|Add0~61_sumout\ $ (!\processador|FD|ULA_bit15|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ((!\processador|FD|BancoReg|saidaA[16]~15_combout\ & 
-- (!\processador|FD|soma1inv|Add0~61_sumout\ & !\processador|FD|ULA_bit15|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[16]~15_combout\ & (\processador|FD|soma1inv|Add0~61_sumout\ & \processador|FD|ULA_bit15|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[16]~15_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~61_sumout\,
	datac => \processador|FD|ULA_bit15|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout\);

\processador|FD|saidaULA_final[16]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[16]~18_combout\ = (!\processador|FD|Equal2~0_combout\ & ((!\processador|UC|Equal10~0_combout\ & ((\processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout\))) # (\processador|UC|Equal10~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001001100010000000100110001000000010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~12_combout\,
	datab => \processador|FD|ALT_INV_Equal2~0_combout\,
	datac => \processador|UC|ALT_INV_Equal10~0_combout\,
	datad => \processador|FD|ULA_bit16|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[16]~18_combout\);

\processador|FD|muxULAram|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|Equal2~0_combout\ = (\processador|FD|muxULAram|saida_MUX[0]~0_combout\ & !\processador|UC|palavraControle[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|muxULAram|ALT_INV_saida_MUX[0]~0_combout\,
	datab => \processador|UC|ALT_INV_palavraControle[1]~2_combout\,
	combout => \processador|FD|muxULAram|Equal2~0_combout\);

\processador|FD|muxULAram|saida_MUX[16]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[16]~33_combout\ = (!\processador|FD|muxULAram|Equal2~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~12_combout\ & ((!\processador|FD|muxULAram|Equal1~0_combout\)))) # 
-- (\processador|FD|muxULAram|Equal2~0_combout\ & (((\processador|FD|saidaULA_final[16]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110011010100000011001101010000001100110101000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~12_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[16]~18_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|muxULAram|ALT_INV_Equal2~0_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[16]~33_combout\);

\processador|FD|muxULAram|saida_MUX[16]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[16]~34_combout\ = ( \processador|FD|memRAM|ram~50_q\ & ( \processador|FD|muxULAram|saida_MUX[16]~33_combout\ ) ) # ( !\processador|FD|memRAM|ram~50_q\ & ( \processador|FD|muxULAram|saida_MUX[16]~33_combout\ ) ) # ( 
-- \processador|FD|memRAM|ram~50_q\ & ( !\processador|FD|muxULAram|saida_MUX[16]~33_combout\ & ( (\processador|FD|muxULAram|Equal1~0_combout\ & (((!\processador|FD|saidaULA_final[0]~35_combout\ & !\processador|FD|saidaULA_final[0]~1_combout\)) # 
-- (\processador|FD|memRAM|ram~82_q\))) ) ) ) # ( !\processador|FD|memRAM|ram~50_q\ & ( !\processador|FD|muxULAram|saida_MUX[16]~33_combout\ & ( (\processador|FD|memRAM|ram~82_q\ & (\processador|FD|muxULAram|Equal1~0_combout\ & 
-- ((\processador|FD|saidaULA_final[0]~1_combout\) # (\processador|FD|saidaULA_final[0]~35_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000000001000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|memRAM|ALT_INV_ram~82_q\,
	datad => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datae => \processador|FD|memRAM|ALT_INV_ram~50_q\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[16]~33_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[16]~34_combout\);

\processador|FD|BancoReg|registrador~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[16]~34_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~310_q\);

\processador|FD|BancoReg|saidaB[16]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[16]~17_combout\ = (\processador|FD|BancoReg|saidaB[5]~11_combout\ & \processador|FD|BancoReg|registrador~310_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaB[5]~11_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~310_q\,
	combout => \processador|FD|BancoReg|saidaB[16]~17_combout\);

\processador|FD|soma1inv|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~57_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[17]~18_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~62\ ))
-- \processador|FD|soma1inv|Add0~58\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[17]~18_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[17]~18_combout\,
	cin => \processador|FD|soma1inv|Add0~62\,
	sumout => \processador|FD|soma1inv|Add0~57_sumout\,
	cout => \processador|FD|soma1inv|Add0~58\);

\processador|FD|ULA_bit14|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit14|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[14]~17_combout\ $ (!\processador|FD|soma1inv|Add0~69_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[14]~17_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~69_sumout\,
	combout => \processador|FD|ULA_bit14|soma|Add0~0_combout\);

\processador|FD|ULA_bit14|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit14|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~77_sumout\ & ( \processador|FD|ULA_bit11|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit14|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[13]~18_combout\ & 
-- (\processador|FD|soma1inv|Add0~73_sumout\ & \processador|FD|BancoReg|saidaA[12]~19_combout\)) # (\processador|FD|BancoReg|saidaA[13]~18_combout\ & ((\processador|FD|BancoReg|saidaA[12]~19_combout\) # (\processador|FD|soma1inv|Add0~73_sumout\))))) ) ) ) # 
-- ( !\processador|FD|soma1inv|Add0~77_sumout\ & ( \processador|FD|ULA_bit11|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit14|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[13]~18_combout\ & \processador|FD|soma1inv|Add0~73_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~77_sumout\ & ( !\processador|FD|ULA_bit11|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit14|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~73_sumout\) # (\processador|FD|BancoReg|saidaA[13]~18_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~77_sumout\ & ( !\processador|FD|ULA_bit11|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit14|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[13]~18_combout\ & (\processador|FD|soma1inv|Add0~73_sumout\ & 
-- \processador|FD|BancoReg|saidaA[12]~19_combout\)) # (\processador|FD|BancoReg|saidaA[13]~18_combout\ & ((\processador|FD|BancoReg|saidaA[12]~19_combout\) # (\processador|FD|soma1inv|Add0~73_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit14|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[13]~18_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~73_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[12]~19_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~77_sumout\,
	dataf => \processador|FD|ULA_bit11|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit14|soma|Add1~1_combout\);

\processador|FD|ULA_bit14|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout\ = (\processador|FD|BancoReg|saidaA[14]~17_combout\ & \processador|FD|soma1inv|Add0~69_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[14]~17_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~69_sumout\,
	combout => \processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout\);

\processador|FD|ULA_bit16|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit16|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit14|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[16]~15_combout\ & ((!\processador|FD|soma1inv|Add0~61_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[15]~16_combout\ & !\processador|FD|soma1inv|Add0~65_sumout\)))) # (\processador|FD|BancoReg|saidaA[16]~15_combout\ & (!\processador|FD|soma1inv|Add0~61_sumout\ & (!\processador|FD|BancoReg|saidaA[15]~16_combout\ & 
-- !\processador|FD|soma1inv|Add0~65_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit14|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[16]~15_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~61_sumout\) # ((!\processador|FD|BancoReg|saidaA[15]~16_combout\ & !\processador|FD|soma1inv|Add0~65_sumout\)))) # (\processador|FD|BancoReg|saidaA[16]~15_combout\ & (!\processador|FD|soma1inv|Add0~61_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[15]~16_combout\ & !\processador|FD|soma1inv|Add0~65_sumout\))) ) ) ) # ( \processador|FD|ULA_bit14|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[16]~15_combout\ & ((!\processador|FD|soma1inv|Add0~61_sumout\) # ((!\processador|FD|BancoReg|saidaA[15]~16_combout\ & !\processador|FD|soma1inv|Add0~65_sumout\)))) # (\processador|FD|BancoReg|saidaA[16]~15_combout\ & 
-- (!\processador|FD|soma1inv|Add0~61_sumout\ & (!\processador|FD|BancoReg|saidaA[15]~16_combout\ & !\processador|FD|soma1inv|Add0~65_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit14|soma|Add1~1_combout\ & ( 
-- !\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[16]~15_combout\ & ((!\processador|FD|soma1inv|Add0~61_sumout\) # ((!\processador|FD|BancoReg|saidaA[15]~16_combout\) # 
-- (!\processador|FD|soma1inv|Add0~65_sumout\)))) # (\processador|FD|BancoReg|saidaA[16]~15_combout\ & (!\processador|FD|soma1inv|Add0~61_sumout\ & ((!\processador|FD|BancoReg|saidaA[15]~16_combout\) # (!\processador|FD|soma1inv|Add0~65_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[16]~15_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~61_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[15]~16_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~65_sumout\,
	datae => \processador|FD|ULA_bit14|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit14|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|ULA_bit16|soma|Add1~0_combout\);

\processador|FD|ULA_bit17|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[17]~14_combout\ & (\processador|FD|soma1inv|Add0~57_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~2_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[17]~14_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\) # (\processador|FD|soma1inv|Add0~57_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[17]~14_combout\ $ (!\processador|FD|soma1inv|Add0~57_sumout\ $ (!\processador|FD|ULA_bit16|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ((!\processador|FD|BancoReg|saidaA[17]~14_combout\ & 
-- (!\processador|FD|soma1inv|Add0~57_sumout\ & !\processador|FD|ULA_bit16|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[17]~14_combout\ & (\processador|FD|soma1inv|Add0~57_sumout\ & \processador|FD|ULA_bit16|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[17]~14_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~57_sumout\,
	datac => \processador|FD|ULA_bit16|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout\);

\processador|FD|saidaULA_final[17]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[17]~19_combout\ = (!\processador|FD|Equal2~0_combout\ & ((!\processador|UC|Equal10~0_combout\ & ((\processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout\))) # (\processador|UC|Equal10~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001001100010000000100110001000000010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~18_combout\,
	datab => \processador|FD|ALT_INV_Equal2~0_combout\,
	datac => \processador|UC|ALT_INV_Equal10~0_combout\,
	datad => \processador|FD|ULA_bit17|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|saidaULA_final[17]~19_combout\);

\processador|FD|muxULAram|saida_MUX[17]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[17]~35_combout\ = (!\processador|FD|muxULAram|Equal2~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~18_combout\ & ((!\processador|FD|muxULAram|Equal1~0_combout\)))) # 
-- (\processador|FD|muxULAram|Equal2~0_combout\ & (((\processador|FD|saidaULA_final[17]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110011010100000011001101010000001100110101000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~18_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[17]~19_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|muxULAram|ALT_INV_Equal2~0_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[17]~35_combout\);

\processador|FD|muxULAram|saida_MUX[17]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[17]~36_combout\ = ( \processador|FD|memRAM|ram~51_q\ & ( \processador|FD|muxULAram|saida_MUX[17]~35_combout\ ) ) # ( !\processador|FD|memRAM|ram~51_q\ & ( \processador|FD|muxULAram|saida_MUX[17]~35_combout\ ) ) # ( 
-- \processador|FD|memRAM|ram~51_q\ & ( !\processador|FD|muxULAram|saida_MUX[17]~35_combout\ & ( (\processador|FD|muxULAram|Equal1~0_combout\ & (((!\processador|FD|saidaULA_final[0]~35_combout\ & !\processador|FD|saidaULA_final[0]~1_combout\)) # 
-- (\processador|FD|memRAM|ram~83_q\))) ) ) ) # ( !\processador|FD|memRAM|ram~51_q\ & ( !\processador|FD|muxULAram|saida_MUX[17]~35_combout\ & ( (\processador|FD|muxULAram|Equal1~0_combout\ & (\processador|FD|memRAM|ram~83_q\ & 
-- ((\processador|FD|saidaULA_final[0]~1_combout\) # (\processador|FD|saidaULA_final[0]~35_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000010000000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~83_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~51_q\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[17]~35_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[17]~36_combout\);

\processador|FD|BancoReg|registrador~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[17]~36_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~311_q\);

\processador|FD|BancoReg|saidaB[17]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[17]~18_combout\ = (\processador|FD|BancoReg|saidaB[5]~11_combout\ & \processador|FD|BancoReg|registrador~311_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaB[5]~11_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~311_q\,
	combout => \processador|FD|BancoReg|saidaB[17]~18_combout\);

\processador|FD|soma1inv|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~53_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[18]~19_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~58\ ))
-- \processador|FD|soma1inv|Add0~54\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[18]~19_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[18]~19_combout\,
	cin => \processador|FD|soma1inv|Add0~58\,
	sumout => \processador|FD|soma1inv|Add0~53_sumout\,
	cout => \processador|FD|soma1inv|Add0~54\);

\processador|FD|ULA_bit15|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit15|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[15]~16_combout\ $ (!\processador|FD|soma1inv|Add0~65_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[15]~16_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~65_sumout\,
	combout => \processador|FD|ULA_bit15|soma|Add0~0_combout\);

\processador|FD|ULA_bit15|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit15|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~73_sumout\ & ( \processador|FD|ULA_bit12|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit15|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[14]~17_combout\ & 
-- (\processador|FD|soma1inv|Add0~69_sumout\ & \processador|FD|BancoReg|saidaA[13]~18_combout\)) # (\processador|FD|BancoReg|saidaA[14]~17_combout\ & ((\processador|FD|BancoReg|saidaA[13]~18_combout\) # (\processador|FD|soma1inv|Add0~69_sumout\))))) ) ) ) # 
-- ( !\processador|FD|soma1inv|Add0~73_sumout\ & ( \processador|FD|ULA_bit12|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit15|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[14]~17_combout\ & \processador|FD|soma1inv|Add0~69_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~73_sumout\ & ( !\processador|FD|ULA_bit12|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit15|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~69_sumout\) # (\processador|FD|BancoReg|saidaA[14]~17_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~73_sumout\ & ( !\processador|FD|ULA_bit12|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit15|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[14]~17_combout\ & (\processador|FD|soma1inv|Add0~69_sumout\ & 
-- \processador|FD|BancoReg|saidaA[13]~18_combout\)) # (\processador|FD|BancoReg|saidaA[14]~17_combout\ & ((\processador|FD|BancoReg|saidaA[13]~18_combout\) # (\processador|FD|soma1inv|Add0~69_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit15|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[14]~17_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~69_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[13]~18_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~73_sumout\,
	dataf => \processador|FD|ULA_bit12|soma|ALT_INV_Add1~1_combout\,
	combout => \processador|FD|ULA_bit15|soma|Add1~1_combout\);

\processador|FD|ULA_bit15|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout\ = (\processador|FD|BancoReg|saidaA[15]~16_combout\ & \processador|FD|soma1inv|Add0~65_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[15]~16_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~65_sumout\,
	combout => \processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout\);

\processador|FD|ULA_bit17|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit17|soma|Add1~1_combout\ = ( \processador|FD|ULA_bit15|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[17]~14_combout\ & ((!\processador|FD|soma1inv|Add0~57_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[16]~15_combout\ & !\processador|FD|soma1inv|Add0~61_sumout\)))) # (\processador|FD|BancoReg|saidaA[17]~14_combout\ & (!\processador|FD|soma1inv|Add0~57_sumout\ & (!\processador|FD|BancoReg|saidaA[16]~15_combout\ & 
-- !\processador|FD|soma1inv|Add0~61_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit15|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[17]~14_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~57_sumout\) # ((!\processador|FD|BancoReg|saidaA[16]~15_combout\ & !\processador|FD|soma1inv|Add0~61_sumout\)))) # (\processador|FD|BancoReg|saidaA[17]~14_combout\ & (!\processador|FD|soma1inv|Add0~57_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[16]~15_combout\ & !\processador|FD|soma1inv|Add0~61_sumout\))) ) ) ) # ( \processador|FD|ULA_bit15|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[17]~14_combout\ & ((!\processador|FD|soma1inv|Add0~57_sumout\) # ((!\processador|FD|BancoReg|saidaA[16]~15_combout\ & !\processador|FD|soma1inv|Add0~61_sumout\)))) # (\processador|FD|BancoReg|saidaA[17]~14_combout\ & 
-- (!\processador|FD|soma1inv|Add0~57_sumout\ & (!\processador|FD|BancoReg|saidaA[16]~15_combout\ & !\processador|FD|soma1inv|Add0~61_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit15|soma|Add1~1_combout\ & ( 
-- !\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[17]~14_combout\ & ((!\processador|FD|soma1inv|Add0~57_sumout\) # ((!\processador|FD|BancoReg|saidaA[16]~15_combout\) # 
-- (!\processador|FD|soma1inv|Add0~61_sumout\)))) # (\processador|FD|BancoReg|saidaA[17]~14_combout\ & (!\processador|FD|soma1inv|Add0~57_sumout\ & ((!\processador|FD|BancoReg|saidaA[16]~15_combout\) # (!\processador|FD|soma1inv|Add0~61_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[17]~14_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~57_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[16]~15_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~61_sumout\,
	datae => \processador|FD|ULA_bit15|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit15|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|ULA_bit17|soma|Add1~1_combout\);

\processador|FD|ULA_bit18|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[18]~13_combout\ & (\processador|FD|soma1inv|Add0~53_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~2_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[18]~13_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\) # (\processador|FD|soma1inv|Add0~53_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[18]~13_combout\ $ (!\processador|FD|soma1inv|Add0~53_sumout\ $ (!\processador|FD|ULA_bit17|soma|Add1~1_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ((!\processador|FD|BancoReg|saidaA[18]~13_combout\ & 
-- (!\processador|FD|soma1inv|Add0~53_sumout\ & !\processador|FD|ULA_bit17|soma|Add1~1_combout\)) # (\processador|FD|BancoReg|saidaA[18]~13_combout\ & (\processador|FD|soma1inv|Add0~53_sumout\ & \processador|FD|ULA_bit17|soma|Add1~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[18]~13_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~53_sumout\,
	datac => \processador|FD|ULA_bit17|soma|ALT_INV_Add1~1_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout\);

\processador|FD|saidaULA_final[18]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[18]~20_combout\ = (!\processador|FD|Equal2~0_combout\ & ((!\processador|UC|Equal10~0_combout\ & ((\processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout\))) # (\processador|UC|Equal10~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001001100010000000100110001000000010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~19_combout\,
	datab => \processador|FD|ALT_INV_Equal2~0_combout\,
	datac => \processador|UC|ALT_INV_Equal10~0_combout\,
	datad => \processador|FD|ULA_bit18|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[18]~20_combout\);

\processador|FD|muxULAram|saida_MUX[18]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[18]~37_combout\ = (!\processador|FD|muxULAram|Equal2~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~19_combout\ & ((!\processador|FD|muxULAram|Equal1~0_combout\)))) # 
-- (\processador|FD|muxULAram|Equal2~0_combout\ & (((\processador|FD|saidaULA_final[18]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110011010100000011001101010000001100110101000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~19_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[18]~20_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|muxULAram|ALT_INV_Equal2~0_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[18]~37_combout\);

\processador|FD|muxULAram|saida_MUX[18]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[18]~38_combout\ = ( \processador|FD|memRAM|ram~52_q\ & ( \processador|FD|muxULAram|saida_MUX[18]~37_combout\ ) ) # ( !\processador|FD|memRAM|ram~52_q\ & ( \processador|FD|muxULAram|saida_MUX[18]~37_combout\ ) ) # ( 
-- \processador|FD|memRAM|ram~52_q\ & ( !\processador|FD|muxULAram|saida_MUX[18]~37_combout\ & ( (\processador|FD|muxULAram|Equal1~0_combout\ & (((!\processador|FD|saidaULA_final[0]~35_combout\ & !\processador|FD|saidaULA_final[0]~1_combout\)) # 
-- (\processador|FD|memRAM|ram~84_q\))) ) ) ) # ( !\processador|FD|memRAM|ram~52_q\ & ( !\processador|FD|muxULAram|saida_MUX[18]~37_combout\ & ( (\processador|FD|muxULAram|Equal1~0_combout\ & (\processador|FD|memRAM|ram~84_q\ & 
-- ((\processador|FD|saidaULA_final[0]~1_combout\) # (\processador|FD|saidaULA_final[0]~35_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000010000000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~84_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~52_q\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[18]~37_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[18]~38_combout\);

\processador|FD|BancoReg|registrador~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[18]~38_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~312_q\);

\processador|FD|BancoReg|saidaB[18]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[18]~19_combout\ = (\processador|FD|BancoReg|saidaB[5]~11_combout\ & \processador|FD|BancoReg|registrador~312_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaB[5]~11_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~312_q\,
	combout => \processador|FD|BancoReg|saidaB[18]~19_combout\);

\processador|FD|soma1inv|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~49_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[19]~20_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~54\ ))
-- \processador|FD|soma1inv|Add0~50\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[19]~20_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[19]~20_combout\,
	cin => \processador|FD|soma1inv|Add0~54\,
	sumout => \processador|FD|soma1inv|Add0~49_sumout\,
	cout => \processador|FD|soma1inv|Add0~50\);

\processador|FD|ULA_bit16|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit16|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[16]~15_combout\ $ (!\processador|FD|soma1inv|Add0~61_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[16]~15_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~61_sumout\,
	combout => \processador|FD|ULA_bit16|soma|Add0~0_combout\);

\processador|FD|ULA_bit16|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit16|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~69_sumout\ & ( \processador|FD|ULA_bit13|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit16|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[15]~16_combout\ & 
-- (\processador|FD|soma1inv|Add0~65_sumout\ & \processador|FD|BancoReg|saidaA[14]~17_combout\)) # (\processador|FD|BancoReg|saidaA[15]~16_combout\ & ((\processador|FD|BancoReg|saidaA[14]~17_combout\) # (\processador|FD|soma1inv|Add0~65_sumout\))))) ) ) ) # 
-- ( !\processador|FD|soma1inv|Add0~69_sumout\ & ( \processador|FD|ULA_bit13|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit16|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[15]~16_combout\ & \processador|FD|soma1inv|Add0~65_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~69_sumout\ & ( !\processador|FD|ULA_bit13|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit16|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~65_sumout\) # (\processador|FD|BancoReg|saidaA[15]~16_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~69_sumout\ & ( !\processador|FD|ULA_bit13|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit16|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[15]~16_combout\ & (\processador|FD|soma1inv|Add0~65_sumout\ & 
-- \processador|FD|BancoReg|saidaA[14]~17_combout\)) # (\processador|FD|BancoReg|saidaA[15]~16_combout\ & ((\processador|FD|BancoReg|saidaA[14]~17_combout\) # (\processador|FD|soma1inv|Add0~65_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit16|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[15]~16_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~65_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[14]~17_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~69_sumout\,
	dataf => \processador|FD|ULA_bit13|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit16|soma|Add1~1_combout\);

\processador|FD|ULA_bit16|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout\ = (\processador|FD|BancoReg|saidaA[16]~15_combout\ & \processador|FD|soma1inv|Add0~61_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[16]~15_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~61_sumout\,
	combout => \processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout\);

\processador|FD|ULA_bit18|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit18|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit16|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[18]~13_combout\ & ((!\processador|FD|soma1inv|Add0~53_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[17]~14_combout\ & !\processador|FD|soma1inv|Add0~57_sumout\)))) # (\processador|FD|BancoReg|saidaA[18]~13_combout\ & (!\processador|FD|soma1inv|Add0~53_sumout\ & (!\processador|FD|BancoReg|saidaA[17]~14_combout\ & 
-- !\processador|FD|soma1inv|Add0~57_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit16|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[18]~13_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~53_sumout\) # ((!\processador|FD|BancoReg|saidaA[17]~14_combout\ & !\processador|FD|soma1inv|Add0~57_sumout\)))) # (\processador|FD|BancoReg|saidaA[18]~13_combout\ & (!\processador|FD|soma1inv|Add0~53_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[17]~14_combout\ & !\processador|FD|soma1inv|Add0~57_sumout\))) ) ) ) # ( \processador|FD|ULA_bit16|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[18]~13_combout\ & ((!\processador|FD|soma1inv|Add0~53_sumout\) # ((!\processador|FD|BancoReg|saidaA[17]~14_combout\ & !\processador|FD|soma1inv|Add0~57_sumout\)))) # (\processador|FD|BancoReg|saidaA[18]~13_combout\ & 
-- (!\processador|FD|soma1inv|Add0~53_sumout\ & (!\processador|FD|BancoReg|saidaA[17]~14_combout\ & !\processador|FD|soma1inv|Add0~57_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit16|soma|Add1~1_combout\ & ( 
-- !\processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[18]~13_combout\ & ((!\processador|FD|soma1inv|Add0~53_sumout\) # ((!\processador|FD|BancoReg|saidaA[17]~14_combout\) # 
-- (!\processador|FD|soma1inv|Add0~57_sumout\)))) # (\processador|FD|BancoReg|saidaA[18]~13_combout\ & (!\processador|FD|soma1inv|Add0~53_sumout\ & ((!\processador|FD|BancoReg|saidaA[17]~14_combout\) # (!\processador|FD|soma1inv|Add0~57_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[18]~13_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~53_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[17]~14_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~57_sumout\,
	datae => \processador|FD|ULA_bit16|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit16|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|ULA_bit18|soma|Add1~0_combout\);

\processador|FD|ULA_bit19|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[19]~12_combout\ & (\processador|FD|soma1inv|Add0~49_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~2_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[19]~12_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\) # (\processador|FD|soma1inv|Add0~49_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[19]~12_combout\ $ (!\processador|FD|soma1inv|Add0~49_sumout\ $ (!\processador|FD|ULA_bit18|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ((!\processador|FD|BancoReg|saidaA[19]~12_combout\ & 
-- (!\processador|FD|soma1inv|Add0~49_sumout\ & !\processador|FD|ULA_bit18|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[19]~12_combout\ & (\processador|FD|soma1inv|Add0~49_sumout\ & \processador|FD|ULA_bit18|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[19]~12_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~49_sumout\,
	datac => \processador|FD|ULA_bit18|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout\);

\processador|FD|saidaULA_final[19]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[19]~21_combout\ = (!\processador|FD|Equal2~0_combout\ & ((!\processador|UC|Equal10~0_combout\ & ((\processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout\))) # (\processador|UC|Equal10~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001001100010000000100110001000000010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~14_combout\,
	datab => \processador|FD|ALT_INV_Equal2~0_combout\,
	datac => \processador|UC|ALT_INV_Equal10~0_combout\,
	datad => \processador|FD|ULA_bit19|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|saidaULA_final[19]~21_combout\);

\processador|FD|muxULAram|saida_MUX[19]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[19]~39_combout\ = (!\processador|FD|muxULAram|Equal2~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~14_combout\ & ((!\processador|FD|muxULAram|Equal1~0_combout\)))) # 
-- (\processador|FD|muxULAram|Equal2~0_combout\ & (((\processador|FD|saidaULA_final[19]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110011010100000011001101010000001100110101000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~14_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[19]~21_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|muxULAram|ALT_INV_Equal2~0_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[19]~39_combout\);

\processador|FD|muxULAram|saida_MUX[19]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[19]~40_combout\ = ( \processador|FD|memRAM|ram~53_q\ & ( \processador|FD|muxULAram|saida_MUX[19]~39_combout\ ) ) # ( !\processador|FD|memRAM|ram~53_q\ & ( \processador|FD|muxULAram|saida_MUX[19]~39_combout\ ) ) # ( 
-- \processador|FD|memRAM|ram~53_q\ & ( !\processador|FD|muxULAram|saida_MUX[19]~39_combout\ & ( (\processador|FD|muxULAram|Equal1~0_combout\ & (((!\processador|FD|saidaULA_final[0]~35_combout\ & !\processador|FD|saidaULA_final[0]~1_combout\)) # 
-- (\processador|FD|memRAM|ram~85_q\))) ) ) ) # ( !\processador|FD|memRAM|ram~53_q\ & ( !\processador|FD|muxULAram|saida_MUX[19]~39_combout\ & ( (\processador|FD|muxULAram|Equal1~0_combout\ & (\processador|FD|memRAM|ram~85_q\ & 
-- ((\processador|FD|saidaULA_final[0]~1_combout\) # (\processador|FD|saidaULA_final[0]~35_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000010000000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~85_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~53_q\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[19]~39_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[19]~40_combout\);

\processador|FD|BancoReg|registrador~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[19]~40_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~313_q\);

\processador|FD|BancoReg|saidaB[19]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[19]~20_combout\ = (\processador|FD|BancoReg|saidaB[5]~11_combout\ & \processador|FD|BancoReg|registrador~313_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaB[5]~11_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~313_q\,
	combout => \processador|FD|BancoReg|saidaB[19]~20_combout\);

\processador|FD|soma1inv|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~45_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[20]~21_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~50\ ))
-- \processador|FD|soma1inv|Add0~46\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[20]~21_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[20]~21_combout\,
	cin => \processador|FD|soma1inv|Add0~50\,
	sumout => \processador|FD|soma1inv|Add0~45_sumout\,
	cout => \processador|FD|soma1inv|Add0~46\);

\processador|FD|ULA_bit17|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit17|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[17]~14_combout\ $ (!\processador|FD|soma1inv|Add0~57_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[17]~14_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~57_sumout\,
	combout => \processador|FD|ULA_bit17|soma|Add0~0_combout\);

\processador|FD|ULA_bit17|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit17|soma|Add1~0_combout\ = ( \processador|FD|soma1inv|Add0~65_sumout\ & ( \processador|FD|ULA_bit14|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit17|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[16]~15_combout\ & 
-- (\processador|FD|soma1inv|Add0~61_sumout\ & \processador|FD|BancoReg|saidaA[15]~16_combout\)) # (\processador|FD|BancoReg|saidaA[16]~15_combout\ & ((\processador|FD|BancoReg|saidaA[15]~16_combout\) # (\processador|FD|soma1inv|Add0~61_sumout\))))) ) ) ) # 
-- ( !\processador|FD|soma1inv|Add0~65_sumout\ & ( \processador|FD|ULA_bit14|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit17|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[16]~15_combout\ & \processador|FD|soma1inv|Add0~61_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~65_sumout\ & ( !\processador|FD|ULA_bit14|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit17|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~61_sumout\) # (\processador|FD|BancoReg|saidaA[16]~15_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~65_sumout\ & ( !\processador|FD|ULA_bit14|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit17|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[16]~15_combout\ & (\processador|FD|soma1inv|Add0~61_sumout\ & 
-- \processador|FD|BancoReg|saidaA[15]~16_combout\)) # (\processador|FD|BancoReg|saidaA[16]~15_combout\ & ((\processador|FD|BancoReg|saidaA[15]~16_combout\) # (\processador|FD|soma1inv|Add0~61_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit17|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[16]~15_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~61_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[15]~16_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~65_sumout\,
	dataf => \processador|FD|ULA_bit14|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit17|soma|Add1~0_combout\);

\processador|FD|ULA_bit17|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout\ = (\processador|FD|BancoReg|saidaA[17]~14_combout\ & \processador|FD|soma1inv|Add0~57_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[17]~14_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~57_sumout\,
	combout => \processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout\);

\processador|FD|ULA_bit19|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit19|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit17|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[19]~12_combout\ & ((!\processador|FD|soma1inv|Add0~49_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[18]~13_combout\ & !\processador|FD|soma1inv|Add0~53_sumout\)))) # (\processador|FD|BancoReg|saidaA[19]~12_combout\ & (!\processador|FD|soma1inv|Add0~49_sumout\ & (!\processador|FD|BancoReg|saidaA[18]~13_combout\ & 
-- !\processador|FD|soma1inv|Add0~53_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit17|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[19]~12_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~49_sumout\) # ((!\processador|FD|BancoReg|saidaA[18]~13_combout\ & !\processador|FD|soma1inv|Add0~53_sumout\)))) # (\processador|FD|BancoReg|saidaA[19]~12_combout\ & (!\processador|FD|soma1inv|Add0~49_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[18]~13_combout\ & !\processador|FD|soma1inv|Add0~53_sumout\))) ) ) ) # ( \processador|FD|ULA_bit17|soma|Add1~0_combout\ & ( !\processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[19]~12_combout\ & ((!\processador|FD|soma1inv|Add0~49_sumout\) # ((!\processador|FD|BancoReg|saidaA[18]~13_combout\ & !\processador|FD|soma1inv|Add0~53_sumout\)))) # (\processador|FD|BancoReg|saidaA[19]~12_combout\ & 
-- (!\processador|FD|soma1inv|Add0~49_sumout\ & (!\processador|FD|BancoReg|saidaA[18]~13_combout\ & !\processador|FD|soma1inv|Add0~53_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit17|soma|Add1~0_combout\ & ( 
-- !\processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[19]~12_combout\ & ((!\processador|FD|soma1inv|Add0~49_sumout\) # ((!\processador|FD|BancoReg|saidaA[18]~13_combout\) # 
-- (!\processador|FD|soma1inv|Add0~53_sumout\)))) # (\processador|FD|BancoReg|saidaA[19]~12_combout\ & (!\processador|FD|soma1inv|Add0~49_sumout\ & ((!\processador|FD|BancoReg|saidaA[18]~13_combout\) # (!\processador|FD|soma1inv|Add0~53_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[19]~12_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~49_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[18]~13_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~53_sumout\,
	datae => \processador|FD|ULA_bit17|soma|ALT_INV_Add1~0_combout\,
	dataf => \processador|FD|ULA_bit17|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|ULA_bit19|soma|Add1~0_combout\);

\processador|FD|ULA_bit20|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[20]~11_combout\ & (\processador|FD|soma1inv|Add0~45_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~2_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[20]~11_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\) # (\processador|FD|soma1inv|Add0~45_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[20]~11_combout\ $ (!\processador|FD|soma1inv|Add0~45_sumout\ $ (!\processador|FD|ULA_bit19|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ((!\processador|FD|BancoReg|saidaA[20]~11_combout\ & 
-- (!\processador|FD|soma1inv|Add0~45_sumout\ & !\processador|FD|ULA_bit19|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[20]~11_combout\ & (\processador|FD|soma1inv|Add0~45_sumout\ & \processador|FD|ULA_bit19|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[20]~11_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~45_sumout\,
	datac => \processador|FD|ULA_bit19|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout\);

\processador|FD|saidaULA_final[20]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[20]~22_combout\ = (!\processador|FD|Equal2~0_combout\ & ((!\processador|UC|Equal10~0_combout\ & ((\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout\))) # (\processador|UC|Equal10~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001001100010000000100110001000000010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~20_combout\,
	datab => \processador|FD|ALT_INV_Equal2~0_combout\,
	datac => \processador|UC|ALT_INV_Equal10~0_combout\,
	datad => \processador|FD|ULA_bit20|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[20]~22_combout\);

\processador|FD|muxULAram|saida_MUX[20]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[20]~41_combout\ = (!\processador|FD|muxULAram|Equal2~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~20_combout\ & ((!\processador|FD|muxULAram|Equal1~0_combout\)))) # 
-- (\processador|FD|muxULAram|Equal2~0_combout\ & (((\processador|FD|saidaULA_final[20]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110011010100000011001101010000001100110101000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~20_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[20]~22_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|muxULAram|ALT_INV_Equal2~0_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[20]~41_combout\);

\processador|FD|muxULAram|saida_MUX[20]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[20]~42_combout\ = ( \processador|FD|memRAM|ram~54_q\ & ( \processador|FD|muxULAram|saida_MUX[20]~41_combout\ ) ) # ( !\processador|FD|memRAM|ram~54_q\ & ( \processador|FD|muxULAram|saida_MUX[20]~41_combout\ ) ) # ( 
-- \processador|FD|memRAM|ram~54_q\ & ( !\processador|FD|muxULAram|saida_MUX[20]~41_combout\ & ( (\processador|FD|muxULAram|Equal1~0_combout\ & (((!\processador|FD|saidaULA_final[0]~35_combout\ & !\processador|FD|saidaULA_final[0]~1_combout\)) # 
-- (\processador|FD|memRAM|ram~86_q\))) ) ) ) # ( !\processador|FD|memRAM|ram~54_q\ & ( !\processador|FD|muxULAram|saida_MUX[20]~41_combout\ & ( (\processador|FD|muxULAram|Equal1~0_combout\ & (\processador|FD|memRAM|ram~86_q\ & 
-- ((\processador|FD|saidaULA_final[0]~1_combout\) # (\processador|FD|saidaULA_final[0]~35_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000010000000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~86_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~54_q\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[20]~41_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[20]~42_combout\);

\processador|FD|BancoReg|registrador~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[20]~42_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~314_q\);

\processador|FD|BancoReg|saidaB[20]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[20]~21_combout\ = (\processador|FD|BancoReg|saidaB[5]~11_combout\ & \processador|FD|BancoReg|registrador~314_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaB[5]~11_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~314_q\,
	combout => \processador|FD|BancoReg|saidaB[20]~21_combout\);

\processador|FD|soma1inv|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~41_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[21]~22_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~46\ ))
-- \processador|FD|soma1inv|Add0~42\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[21]~22_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[21]~22_combout\,
	cin => \processador|FD|soma1inv|Add0~46\,
	sumout => \processador|FD|soma1inv|Add0~41_sumout\,
	cout => \processador|FD|soma1inv|Add0~42\);

\processador|FD|ULA_bit18|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit18|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[18]~13_combout\ $ (!\processador|FD|soma1inv|Add0~53_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[18]~13_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~53_sumout\,
	combout => \processador|FD|ULA_bit18|soma|Add0~0_combout\);

\processador|FD|ULA_bit18|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit18|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~61_sumout\ & ( \processador|FD|ULA_bit15|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit18|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[17]~14_combout\ & 
-- (\processador|FD|soma1inv|Add0~57_sumout\ & \processador|FD|BancoReg|saidaA[16]~15_combout\)) # (\processador|FD|BancoReg|saidaA[17]~14_combout\ & ((\processador|FD|BancoReg|saidaA[16]~15_combout\) # (\processador|FD|soma1inv|Add0~57_sumout\))))) ) ) ) # 
-- ( !\processador|FD|soma1inv|Add0~61_sumout\ & ( \processador|FD|ULA_bit15|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit18|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[17]~14_combout\ & \processador|FD|soma1inv|Add0~57_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~61_sumout\ & ( !\processador|FD|ULA_bit15|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit18|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~57_sumout\) # (\processador|FD|BancoReg|saidaA[17]~14_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~61_sumout\ & ( !\processador|FD|ULA_bit15|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit18|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[17]~14_combout\ & (\processador|FD|soma1inv|Add0~57_sumout\ & 
-- \processador|FD|BancoReg|saidaA[16]~15_combout\)) # (\processador|FD|BancoReg|saidaA[17]~14_combout\ & ((\processador|FD|BancoReg|saidaA[16]~15_combout\) # (\processador|FD|soma1inv|Add0~57_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit18|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[17]~14_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~57_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[16]~15_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~61_sumout\,
	dataf => \processador|FD|ULA_bit15|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit18|soma|Add1~1_combout\);

\processador|FD|ULA_bit18|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit18|Muxao|saida_MUX~1_combout\ = (\processador|FD|BancoReg|saidaA[18]~13_combout\ & \processador|FD|soma1inv|Add0~53_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[18]~13_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~53_sumout\,
	combout => \processador|FD|ULA_bit18|Muxao|saida_MUX~1_combout\);

\processador|FD|ULA_bit20|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit20|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit18|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit18|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[20]~11_combout\ & ((!\processador|FD|soma1inv|Add0~45_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[19]~12_combout\ & !\processador|FD|soma1inv|Add0~49_sumout\)))) # (\processador|FD|BancoReg|saidaA[20]~11_combout\ & (!\processador|FD|soma1inv|Add0~45_sumout\ & (!\processador|FD|BancoReg|saidaA[19]~12_combout\ & 
-- !\processador|FD|soma1inv|Add0~49_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit18|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit18|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[20]~11_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~45_sumout\) # ((!\processador|FD|BancoReg|saidaA[19]~12_combout\ & !\processador|FD|soma1inv|Add0~49_sumout\)))) # (\processador|FD|BancoReg|saidaA[20]~11_combout\ & (!\processador|FD|soma1inv|Add0~45_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[19]~12_combout\ & !\processador|FD|soma1inv|Add0~49_sumout\))) ) ) ) # ( \processador|FD|ULA_bit18|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit18|Muxao|saida_MUX~1_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[20]~11_combout\ & ((!\processador|FD|soma1inv|Add0~45_sumout\) # ((!\processador|FD|BancoReg|saidaA[19]~12_combout\ & !\processador|FD|soma1inv|Add0~49_sumout\)))) # (\processador|FD|BancoReg|saidaA[20]~11_combout\ & 
-- (!\processador|FD|soma1inv|Add0~45_sumout\ & (!\processador|FD|BancoReg|saidaA[19]~12_combout\ & !\processador|FD|soma1inv|Add0~49_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit18|soma|Add1~1_combout\ & ( 
-- !\processador|FD|ULA_bit18|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[20]~11_combout\ & ((!\processador|FD|soma1inv|Add0~45_sumout\) # ((!\processador|FD|BancoReg|saidaA[19]~12_combout\) # 
-- (!\processador|FD|soma1inv|Add0~49_sumout\)))) # (\processador|FD|BancoReg|saidaA[20]~11_combout\ & (!\processador|FD|soma1inv|Add0~45_sumout\ & ((!\processador|FD|BancoReg|saidaA[19]~12_combout\) # (!\processador|FD|soma1inv|Add0~49_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[20]~11_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~45_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[19]~12_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~49_sumout\,
	datae => \processador|FD|ULA_bit18|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit18|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|ULA_bit20|soma|Add1~0_combout\);

\processador|FD|ULA_bit21|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[21]~10_combout\ & (\processador|FD|soma1inv|Add0~41_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~2_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[21]~10_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\) # (\processador|FD|soma1inv|Add0~41_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[21]~10_combout\ $ (!\processador|FD|soma1inv|Add0~41_sumout\ $ (!\processador|FD|ULA_bit20|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ((!\processador|FD|BancoReg|saidaA[21]~10_combout\ & 
-- (!\processador|FD|soma1inv|Add0~41_sumout\ & !\processador|FD|ULA_bit20|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[21]~10_combout\ & (\processador|FD|soma1inv|Add0~41_sumout\ & \processador|FD|ULA_bit20|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[21]~10_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~41_sumout\,
	datac => \processador|FD|ULA_bit20|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout\);

\processador|FD|saidaULA_final[21]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[21]~23_combout\ = (!\processador|FD|Equal2~0_combout\ & ((!\processador|UC|Equal10~0_combout\ & ((\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout\))) # (\processador|UC|Equal10~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001001100010000000100110001000000010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	datab => \processador|FD|ALT_INV_Equal2~0_combout\,
	datac => \processador|UC|ALT_INV_Equal10~0_combout\,
	datad => \processador|FD|ULA_bit21|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[21]~23_combout\);

\processador|FD|muxULAram|saida_MUX[21]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[21]~43_combout\ = (!\processador|FD|muxULAram|Equal2~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~21_combout\ & ((!\processador|FD|muxULAram|Equal1~0_combout\)))) # 
-- (\processador|FD|muxULAram|Equal2~0_combout\ & (((\processador|FD|saidaULA_final[21]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110011010100000011001101010000001100110101000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[21]~23_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|muxULAram|ALT_INV_Equal2~0_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[21]~43_combout\);

\processador|FD|muxULAram|saida_MUX[21]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[21]~44_combout\ = ( \processador|FD|memRAM|ram~55_q\ & ( \processador|FD|muxULAram|saida_MUX[21]~43_combout\ ) ) # ( !\processador|FD|memRAM|ram~55_q\ & ( \processador|FD|muxULAram|saida_MUX[21]~43_combout\ ) ) # ( 
-- \processador|FD|memRAM|ram~55_q\ & ( !\processador|FD|muxULAram|saida_MUX[21]~43_combout\ & ( (\processador|FD|muxULAram|Equal1~0_combout\ & (((!\processador|FD|saidaULA_final[0]~35_combout\ & !\processador|FD|saidaULA_final[0]~1_combout\)) # 
-- (\processador|FD|memRAM|ram~87_q\))) ) ) ) # ( !\processador|FD|memRAM|ram~55_q\ & ( !\processador|FD|muxULAram|saida_MUX[21]~43_combout\ & ( (\processador|FD|muxULAram|Equal1~0_combout\ & (\processador|FD|memRAM|ram~87_q\ & 
-- ((\processador|FD|saidaULA_final[0]~1_combout\) # (\processador|FD|saidaULA_final[0]~35_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000010000000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~87_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~55_q\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[21]~43_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[21]~44_combout\);

\processador|FD|BancoReg|registrador~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[21]~44_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~315_q\);

\processador|FD|BancoReg|saidaB[21]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[21]~22_combout\ = (\processador|FD|BancoReg|saidaB[5]~11_combout\ & \processador|FD|BancoReg|registrador~315_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaB[5]~11_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~315_q\,
	combout => \processador|FD|BancoReg|saidaB[21]~22_combout\);

\processador|FD|soma1inv|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~37_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[22]~23_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~42\ ))
-- \processador|FD|soma1inv|Add0~38\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[22]~23_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[22]~23_combout\,
	cin => \processador|FD|soma1inv|Add0~42\,
	sumout => \processador|FD|soma1inv|Add0~37_sumout\,
	cout => \processador|FD|soma1inv|Add0~38\);

\processador|FD|ULA_bit19|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit19|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[19]~12_combout\ $ (!\processador|FD|soma1inv|Add0~49_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[19]~12_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~49_sumout\,
	combout => \processador|FD|ULA_bit19|soma|Add0~0_combout\);

\processador|FD|ULA_bit19|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit19|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~57_sumout\ & ( \processador|FD|ULA_bit16|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit19|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[18]~13_combout\ & 
-- (\processador|FD|soma1inv|Add0~53_sumout\ & \processador|FD|BancoReg|saidaA[17]~14_combout\)) # (\processador|FD|BancoReg|saidaA[18]~13_combout\ & ((\processador|FD|BancoReg|saidaA[17]~14_combout\) # (\processador|FD|soma1inv|Add0~53_sumout\))))) ) ) ) # 
-- ( !\processador|FD|soma1inv|Add0~57_sumout\ & ( \processador|FD|ULA_bit16|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit19|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[18]~13_combout\ & \processador|FD|soma1inv|Add0~53_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~57_sumout\ & ( !\processador|FD|ULA_bit16|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit19|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~53_sumout\) # (\processador|FD|BancoReg|saidaA[18]~13_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~57_sumout\ & ( !\processador|FD|ULA_bit16|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit19|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[18]~13_combout\ & (\processador|FD|soma1inv|Add0~53_sumout\ & 
-- \processador|FD|BancoReg|saidaA[17]~14_combout\)) # (\processador|FD|BancoReg|saidaA[18]~13_combout\ & ((\processador|FD|BancoReg|saidaA[17]~14_combout\) # (\processador|FD|soma1inv|Add0~53_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit19|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[18]~13_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~53_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[17]~14_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~57_sumout\,
	dataf => \processador|FD|ULA_bit16|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit19|soma|Add1~1_combout\);

\processador|FD|ULA_bit19|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout\ = (\processador|FD|BancoReg|saidaA[19]~12_combout\ & \processador|FD|soma1inv|Add0~49_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[19]~12_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~49_sumout\,
	combout => \processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout\);

\processador|FD|ULA_bit21|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit21|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit19|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[21]~10_combout\ & ((!\processador|FD|soma1inv|Add0~41_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[20]~11_combout\ & !\processador|FD|soma1inv|Add0~45_sumout\)))) # (\processador|FD|BancoReg|saidaA[21]~10_combout\ & (!\processador|FD|soma1inv|Add0~41_sumout\ & (!\processador|FD|BancoReg|saidaA[20]~11_combout\ & 
-- !\processador|FD|soma1inv|Add0~45_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit19|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[21]~10_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~41_sumout\) # ((!\processador|FD|BancoReg|saidaA[20]~11_combout\ & !\processador|FD|soma1inv|Add0~45_sumout\)))) # (\processador|FD|BancoReg|saidaA[21]~10_combout\ & (!\processador|FD|soma1inv|Add0~41_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[20]~11_combout\ & !\processador|FD|soma1inv|Add0~45_sumout\))) ) ) ) # ( \processador|FD|ULA_bit19|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[21]~10_combout\ & ((!\processador|FD|soma1inv|Add0~41_sumout\) # ((!\processador|FD|BancoReg|saidaA[20]~11_combout\ & !\processador|FD|soma1inv|Add0~45_sumout\)))) # (\processador|FD|BancoReg|saidaA[21]~10_combout\ & 
-- (!\processador|FD|soma1inv|Add0~41_sumout\ & (!\processador|FD|BancoReg|saidaA[20]~11_combout\ & !\processador|FD|soma1inv|Add0~45_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit19|soma|Add1~1_combout\ & ( 
-- !\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[21]~10_combout\ & ((!\processador|FD|soma1inv|Add0~41_sumout\) # ((!\processador|FD|BancoReg|saidaA[20]~11_combout\) # 
-- (!\processador|FD|soma1inv|Add0~45_sumout\)))) # (\processador|FD|BancoReg|saidaA[21]~10_combout\ & (!\processador|FD|soma1inv|Add0~41_sumout\ & ((!\processador|FD|BancoReg|saidaA[20]~11_combout\) # (!\processador|FD|soma1inv|Add0~45_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[21]~10_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~41_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[20]~11_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~45_sumout\,
	datae => \processador|FD|ULA_bit19|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit19|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|ULA_bit21|soma|Add1~0_combout\);

\processador|FD|ULA_bit22|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[22]~9_combout\ & (\processador|FD|soma1inv|Add0~37_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~2_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[22]~9_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\) # (\processador|FD|soma1inv|Add0~37_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[22]~9_combout\ $ (!\processador|FD|soma1inv|Add0~37_sumout\ $ (!\processador|FD|ULA_bit21|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ((!\processador|FD|BancoReg|saidaA[22]~9_combout\ & 
-- (!\processador|FD|soma1inv|Add0~37_sumout\ & !\processador|FD|ULA_bit21|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[22]~9_combout\ & (\processador|FD|soma1inv|Add0~37_sumout\ & \processador|FD|ULA_bit21|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[22]~9_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~37_sumout\,
	datac => \processador|FD|ULA_bit21|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout\);

\processador|FD|saidaULA_final[22]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[22]~24_combout\ = (!\processador|FD|Equal2~0_combout\ & ((!\processador|UC|Equal10~0_combout\ & ((\processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout\))) # (\processador|UC|Equal10~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001001100010000000100110001000000010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datab => \processador|FD|ALT_INV_Equal2~0_combout\,
	datac => \processador|UC|ALT_INV_Equal10~0_combout\,
	datad => \processador|FD|ULA_bit22|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|saidaULA_final[22]~24_combout\);

\processador|FD|muxULAram|saida_MUX[22]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[22]~45_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & !\processador|FD|muxULAram|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datab => \processador|FD|muxULAram|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[22]~45_combout\);

\processador|FD|muxULAram|saida_MUX[22]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[22]~46_combout\ = (!\processador|FD|muxULAram|saida_MUX[22]~45_combout\ & ((!\processador|FD|saidaULA_final[22]~24_combout\) # (!\processador|FD|muxULAram|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000111000001110000011100000111000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[22]~24_combout\,
	datab => \processador|FD|muxULAram|ALT_INV_Equal2~0_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_saida_MUX[22]~45_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[22]~46_combout\);

\processador|FD|muxULAram|saida_MUX[22]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[22]~47_combout\ = ( \processador|FD|memRAM|ram~56_q\ & ( \processador|FD|muxULAram|saida_MUX[22]~46_combout\ & ( (\processador|FD|muxULAram|Equal1~0_combout\ & (((!\processador|FD|saidaULA_final[0]~35_combout\ & 
-- !\processador|FD|saidaULA_final[0]~1_combout\)) # (\processador|FD|memRAM|ram~88_q\))) ) ) ) # ( !\processador|FD|memRAM|ram~56_q\ & ( \processador|FD|muxULAram|saida_MUX[22]~46_combout\ & ( (\processador|FD|muxULAram|Equal1~0_combout\ & 
-- (\processador|FD|memRAM|ram~88_q\ & ((\processador|FD|saidaULA_final[0]~1_combout\) # (\processador|FD|saidaULA_final[0]~35_combout\)))) ) ) ) # ( \processador|FD|memRAM|ram~56_q\ & ( !\processador|FD|muxULAram|saida_MUX[22]~46_combout\ ) ) # ( 
-- !\processador|FD|memRAM|ram~56_q\ & ( !\processador|FD|muxULAram|saida_MUX[22]~46_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000001110000100000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~88_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~56_q\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[22]~46_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[22]~47_combout\);

\processador|FD|BancoReg|registrador~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[22]~47_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~316_q\);

\processador|FD|BancoReg|saidaB[22]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[22]~23_combout\ = (\processador|FD|BancoReg|saidaB[5]~11_combout\ & \processador|FD|BancoReg|registrador~316_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaB[5]~11_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~316_q\,
	combout => \processador|FD|BancoReg|saidaB[22]~23_combout\);

\processador|FD|soma1inv|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~33_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[23]~24_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~38\ ))
-- \processador|FD|soma1inv|Add0~34\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[23]~24_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[23]~24_combout\,
	cin => \processador|FD|soma1inv|Add0~38\,
	sumout => \processador|FD|soma1inv|Add0~33_sumout\,
	cout => \processador|FD|soma1inv|Add0~34\);

\processador|FD|ULA_bit22|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit22|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[22]~9_combout\ $ (!\processador|FD|soma1inv|Add0~37_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[22]~9_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~37_sumout\,
	combout => \processador|FD|ULA_bit22|soma|Add0~0_combout\);

\processador|FD|ULA_bit22|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit22|soma|Add1~0_combout\ = ( \processador|FD|soma1inv|Add0~45_sumout\ & ( \processador|FD|ULA_bit19|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit22|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[21]~10_combout\ & 
-- (\processador|FD|soma1inv|Add0~41_sumout\ & \processador|FD|BancoReg|saidaA[20]~11_combout\)) # (\processador|FD|BancoReg|saidaA[21]~10_combout\ & ((\processador|FD|BancoReg|saidaA[20]~11_combout\) # (\processador|FD|soma1inv|Add0~41_sumout\))))) ) ) ) # 
-- ( !\processador|FD|soma1inv|Add0~45_sumout\ & ( \processador|FD|ULA_bit19|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit22|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[21]~10_combout\ & \processador|FD|soma1inv|Add0~41_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~45_sumout\ & ( !\processador|FD|ULA_bit19|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit22|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~41_sumout\) # (\processador|FD|BancoReg|saidaA[21]~10_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~45_sumout\ & ( !\processador|FD|ULA_bit19|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit22|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[21]~10_combout\ & (\processador|FD|soma1inv|Add0~41_sumout\ & 
-- \processador|FD|BancoReg|saidaA[20]~11_combout\)) # (\processador|FD|BancoReg|saidaA[21]~10_combout\ & ((\processador|FD|BancoReg|saidaA[20]~11_combout\) # (\processador|FD|soma1inv|Add0~41_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit22|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[21]~10_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~41_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[20]~11_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~45_sumout\,
	dataf => \processador|FD|ULA_bit19|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit22|soma|Add1~0_combout\);

\processador|FD|ULA_bit22|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout\ = (\processador|FD|BancoReg|saidaA[22]~9_combout\ & \processador|FD|soma1inv|Add0~37_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[22]~9_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~37_sumout\,
	combout => \processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout\);

\processador|FD|ULA_bit23|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (\processador|FD|soma1inv|Add0~33_sumout\) # (\processador|FD|BancoReg|saidaA[23]~8_combout\) ) ) ) 
-- # ( !\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (\processador|FD|BancoReg|saidaA[23]~8_combout\ & \processador|FD|soma1inv|Add0~33_sumout\) ) ) ) # ( \processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ( 
-- !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[23]~8_combout\ & (!\processador|FD|soma1inv|Add0~33_sumout\ & ((\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout\) # (\processador|FD|ULA_bit22|soma|Add1~0_combout\)))) 
-- # (\processador|FD|BancoReg|saidaA[23]~8_combout\ & (\processador|FD|soma1inv|Add0~33_sumout\ & (!\processador|FD|ULA_bit22|soma|Add1~0_combout\ & !\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( !\processador|FD|BancoReg|saidaA[23]~8_combout\ $ (!\processador|FD|soma1inv|Add0~33_sumout\ $ (((\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout\) # 
-- (\processador|FD|ULA_bit22|soma|Add1~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001000110001000100000010001000100010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[23]~8_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~33_sumout\,
	datac => \processador|FD|ULA_bit22|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|FD|ULA_bit22|Muxao|ALT_INV_saida_MUX~0_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout\);

\processador|FD|saidaULA_final[23]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[23]~25_combout\ = (!\processador|FD|Equal2~0_combout\ & ((!\processador|UC|Equal10~0_combout\ & ((\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout\))) # (\processador|UC|Equal10~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001001100010000000100110001000000010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datab => \processador|FD|ALT_INV_Equal2~0_combout\,
	datac => \processador|UC|ALT_INV_Equal10~0_combout\,
	datad => \processador|FD|ULA_bit23|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[23]~25_combout\);

\processador|FD|muxULAram|saida_MUX[23]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[23]~48_combout\ = (!\processador|FD|muxULAram|saida_MUX[22]~45_combout\ & ((!\processador|FD|saidaULA_final[23]~25_combout\) # (!\processador|FD|muxULAram|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000111000001110000011100000111000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[23]~25_combout\,
	datab => \processador|FD|muxULAram|ALT_INV_Equal2~0_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_saida_MUX[22]~45_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[23]~48_combout\);

\processador|FD|muxULAram|saida_MUX[23]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[23]~49_combout\ = ( \processador|FD|memRAM|ram~57_q\ & ( \processador|FD|muxULAram|saida_MUX[23]~48_combout\ & ( (\processador|FD|muxULAram|Equal1~0_combout\ & (((!\processador|FD|saidaULA_final[0]~35_combout\ & 
-- !\processador|FD|saidaULA_final[0]~1_combout\)) # (\processador|FD|memRAM|ram~89_q\))) ) ) ) # ( !\processador|FD|memRAM|ram~57_q\ & ( \processador|FD|muxULAram|saida_MUX[23]~48_combout\ & ( (\processador|FD|muxULAram|Equal1~0_combout\ & 
-- (\processador|FD|memRAM|ram~89_q\ & ((\processador|FD|saidaULA_final[0]~1_combout\) # (\processador|FD|saidaULA_final[0]~35_combout\)))) ) ) ) # ( \processador|FD|memRAM|ram~57_q\ & ( !\processador|FD|muxULAram|saida_MUX[23]~48_combout\ ) ) # ( 
-- !\processador|FD|memRAM|ram~57_q\ & ( !\processador|FD|muxULAram|saida_MUX[23]~48_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000001110000100000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~89_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~57_q\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[23]~48_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[23]~49_combout\);

\processador|FD|BancoReg|registrador~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[23]~49_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~317_q\);

\processador|FD|BancoReg|saidaB[23]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[23]~24_combout\ = (\processador|FD|BancoReg|saidaB[5]~11_combout\ & \processador|FD|BancoReg|registrador~317_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaB[5]~11_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~317_q\,
	combout => \processador|FD|BancoReg|saidaB[23]~24_combout\);

\processador|FD|soma1inv|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~29_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[24]~25_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~34\ ))
-- \processador|FD|soma1inv|Add0~30\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[24]~25_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[24]~25_combout\,
	cin => \processador|FD|soma1inv|Add0~34\,
	sumout => \processador|FD|soma1inv|Add0~29_sumout\,
	cout => \processador|FD|soma1inv|Add0~30\);

\processador|FD|ULA_bit21|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit21|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[21]~10_combout\ $ (!\processador|FD|soma1inv|Add0~41_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[21]~10_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~41_sumout\,
	combout => \processador|FD|ULA_bit21|soma|Add0~0_combout\);

\processador|FD|ULA_bit21|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit21|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~49_sumout\ & ( \processador|FD|ULA_bit18|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit21|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[20]~11_combout\ & 
-- (\processador|FD|soma1inv|Add0~45_sumout\ & \processador|FD|BancoReg|saidaA[19]~12_combout\)) # (\processador|FD|BancoReg|saidaA[20]~11_combout\ & ((\processador|FD|BancoReg|saidaA[19]~12_combout\) # (\processador|FD|soma1inv|Add0~45_sumout\))))) ) ) ) # 
-- ( !\processador|FD|soma1inv|Add0~49_sumout\ & ( \processador|FD|ULA_bit18|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit21|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[20]~11_combout\ & \processador|FD|soma1inv|Add0~45_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~49_sumout\ & ( !\processador|FD|ULA_bit18|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit21|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~45_sumout\) # (\processador|FD|BancoReg|saidaA[20]~11_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~49_sumout\ & ( !\processador|FD|ULA_bit18|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit21|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[20]~11_combout\ & (\processador|FD|soma1inv|Add0~45_sumout\ & 
-- \processador|FD|BancoReg|saidaA[19]~12_combout\)) # (\processador|FD|BancoReg|saidaA[20]~11_combout\ & ((\processador|FD|BancoReg|saidaA[19]~12_combout\) # (\processador|FD|soma1inv|Add0~45_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit21|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[20]~11_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~45_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[19]~12_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~49_sumout\,
	dataf => \processador|FD|ULA_bit18|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit21|soma|Add1~1_combout\);

\processador|FD|ULA_bit21|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout\ = (\processador|FD|BancoReg|saidaA[21]~10_combout\ & \processador|FD|soma1inv|Add0~41_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[21]~10_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~41_sumout\,
	combout => \processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout\);

\processador|FD|ULA_bit23|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit23|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit21|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[23]~8_combout\ & ((!\processador|FD|soma1inv|Add0~33_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[22]~9_combout\ & !\processador|FD|soma1inv|Add0~37_sumout\)))) # (\processador|FD|BancoReg|saidaA[23]~8_combout\ & (!\processador|FD|soma1inv|Add0~33_sumout\ & (!\processador|FD|BancoReg|saidaA[22]~9_combout\ & 
-- !\processador|FD|soma1inv|Add0~37_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit21|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[23]~8_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~33_sumout\) # ((!\processador|FD|BancoReg|saidaA[22]~9_combout\ & !\processador|FD|soma1inv|Add0~37_sumout\)))) # (\processador|FD|BancoReg|saidaA[23]~8_combout\ & (!\processador|FD|soma1inv|Add0~33_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[22]~9_combout\ & !\processador|FD|soma1inv|Add0~37_sumout\))) ) ) ) # ( \processador|FD|ULA_bit21|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[23]~8_combout\ & ((!\processador|FD|soma1inv|Add0~33_sumout\) # ((!\processador|FD|BancoReg|saidaA[22]~9_combout\ & !\processador|FD|soma1inv|Add0~37_sumout\)))) # (\processador|FD|BancoReg|saidaA[23]~8_combout\ & 
-- (!\processador|FD|soma1inv|Add0~33_sumout\ & (!\processador|FD|BancoReg|saidaA[22]~9_combout\ & !\processador|FD|soma1inv|Add0~37_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit21|soma|Add1~1_combout\ & ( 
-- !\processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[23]~8_combout\ & ((!\processador|FD|soma1inv|Add0~33_sumout\) # ((!\processador|FD|BancoReg|saidaA[22]~9_combout\) # (!\processador|FD|soma1inv|Add0~37_sumout\)))) 
-- # (\processador|FD|BancoReg|saidaA[23]~8_combout\ & (!\processador|FD|soma1inv|Add0~33_sumout\ & ((!\processador|FD|BancoReg|saidaA[22]~9_combout\) # (!\processador|FD|soma1inv|Add0~37_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[23]~8_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~33_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[22]~9_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~37_sumout\,
	datae => \processador|FD|ULA_bit21|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit21|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|ULA_bit23|soma|Add1~0_combout\);

\processador|FD|ULA_bit24|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[24]~7_combout\ & (\processador|FD|soma1inv|Add0~29_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~2_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[24]~7_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\) # (\processador|FD|soma1inv|Add0~29_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[24]~7_combout\ $ (!\processador|FD|soma1inv|Add0~29_sumout\ $ (!\processador|FD|ULA_bit23|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ((!\processador|FD|BancoReg|saidaA[24]~7_combout\ & 
-- (!\processador|FD|soma1inv|Add0~29_sumout\ & !\processador|FD|ULA_bit23|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[24]~7_combout\ & (\processador|FD|soma1inv|Add0~29_sumout\ & \processador|FD|ULA_bit23|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[24]~7_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~29_sumout\,
	datac => \processador|FD|ULA_bit23|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout\);

\processador|FD|saidaULA_final[24]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[24]~26_combout\ = (!\processador|FD|Equal2~0_combout\ & ((!\processador|UC|Equal10~0_combout\ & ((\processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout\))) # (\processador|UC|Equal10~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001001100010000000100110001000000010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datab => \processador|FD|ALT_INV_Equal2~0_combout\,
	datac => \processador|UC|ALT_INV_Equal10~0_combout\,
	datad => \processador|FD|ULA_bit24|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|saidaULA_final[24]~26_combout\);

\processador|FD|muxULAram|saida_MUX[24]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[24]~50_combout\ = (!\processador|FD|muxULAram|saida_MUX[22]~45_combout\ & ((!\processador|FD|saidaULA_final[24]~26_combout\) # (!\processador|FD|muxULAram|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000111000001110000011100000111000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[24]~26_combout\,
	datab => \processador|FD|muxULAram|ALT_INV_Equal2~0_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_saida_MUX[22]~45_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[24]~50_combout\);

\processador|FD|muxULAram|saida_MUX[24]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[24]~51_combout\ = ( \processador|FD|memRAM|ram~58_q\ & ( \processador|FD|muxULAram|saida_MUX[24]~50_combout\ & ( (\processador|FD|muxULAram|Equal1~0_combout\ & (((!\processador|FD|saidaULA_final[0]~35_combout\ & 
-- !\processador|FD|saidaULA_final[0]~1_combout\)) # (\processador|FD|memRAM|ram~90_q\))) ) ) ) # ( !\processador|FD|memRAM|ram~58_q\ & ( \processador|FD|muxULAram|saida_MUX[24]~50_combout\ & ( (\processador|FD|muxULAram|Equal1~0_combout\ & 
-- (\processador|FD|memRAM|ram~90_q\ & ((\processador|FD|saidaULA_final[0]~1_combout\) # (\processador|FD|saidaULA_final[0]~35_combout\)))) ) ) ) # ( \processador|FD|memRAM|ram~58_q\ & ( !\processador|FD|muxULAram|saida_MUX[24]~50_combout\ ) ) # ( 
-- !\processador|FD|memRAM|ram~58_q\ & ( !\processador|FD|muxULAram|saida_MUX[24]~50_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000001110000100000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~90_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~58_q\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[24]~50_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[24]~51_combout\);

\processador|FD|BancoReg|registrador~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[24]~51_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~318_q\);

\processador|FD|BancoReg|saidaB[24]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[24]~25_combout\ = (\processador|FD|BancoReg|saidaB[5]~11_combout\ & \processador|FD|BancoReg|registrador~318_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaB[5]~11_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~318_q\,
	combout => \processador|FD|BancoReg|saidaB[24]~25_combout\);

\processador|FD|soma1inv|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~25_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[25]~26_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~30\ ))
-- \processador|FD|soma1inv|Add0~26\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[25]~26_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[25]~26_combout\,
	cin => \processador|FD|soma1inv|Add0~30\,
	sumout => \processador|FD|soma1inv|Add0~25_sumout\,
	cout => \processador|FD|soma1inv|Add0~26\);

\processador|FD|ULA_bit24|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit24|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[24]~7_combout\ $ (!\processador|FD|soma1inv|Add0~29_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[24]~7_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~29_sumout\,
	combout => \processador|FD|ULA_bit24|soma|Add0~0_combout\);

\processador|FD|ULA_bit24|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit24|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~37_sumout\ & ( \processador|FD|ULA_bit21|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit24|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[23]~8_combout\ & 
-- (\processador|FD|soma1inv|Add0~33_sumout\ & \processador|FD|BancoReg|saidaA[22]~9_combout\)) # (\processador|FD|BancoReg|saidaA[23]~8_combout\ & ((\processador|FD|BancoReg|saidaA[22]~9_combout\) # (\processador|FD|soma1inv|Add0~33_sumout\))))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~37_sumout\ & ( \processador|FD|ULA_bit21|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit24|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[23]~8_combout\ & \processador|FD|soma1inv|Add0~33_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~37_sumout\ & ( !\processador|FD|ULA_bit21|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit24|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~33_sumout\) # (\processador|FD|BancoReg|saidaA[23]~8_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~37_sumout\ & ( !\processador|FD|ULA_bit21|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit24|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[23]~8_combout\ & (\processador|FD|soma1inv|Add0~33_sumout\ & 
-- \processador|FD|BancoReg|saidaA[22]~9_combout\)) # (\processador|FD|BancoReg|saidaA[23]~8_combout\ & ((\processador|FD|BancoReg|saidaA[22]~9_combout\) # (\processador|FD|soma1inv|Add0~33_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit24|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[23]~8_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~33_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[22]~9_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~37_sumout\,
	dataf => \processador|FD|ULA_bit21|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit24|soma|Add1~1_combout\);

\processador|FD|ULA_bit24|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout\ = (\processador|FD|BancoReg|saidaA[24]~7_combout\ & \processador|FD|soma1inv|Add0~29_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[24]~7_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~29_sumout\,
	combout => \processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout\);

\processador|FD|ULA_bit25|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (\processador|FD|soma1inv|Add0~25_sumout\) # (\processador|FD|BancoReg|saidaA[25]~6_combout\) ) ) ) 
-- # ( !\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (\processador|FD|BancoReg|saidaA[25]~6_combout\ & \processador|FD|soma1inv|Add0~25_sumout\) ) ) ) # ( \processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ( 
-- !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[25]~6_combout\ & (!\processador|FD|soma1inv|Add0~25_sumout\ & ((\processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout\) # (\processador|FD|ULA_bit24|soma|Add1~1_combout\)))) 
-- # (\processador|FD|BancoReg|saidaA[25]~6_combout\ & (\processador|FD|soma1inv|Add0~25_sumout\ & (!\processador|FD|ULA_bit24|soma|Add1~1_combout\ & !\processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( !\processador|FD|BancoReg|saidaA[25]~6_combout\ $ (!\processador|FD|soma1inv|Add0~25_sumout\ $ (((\processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout\) # 
-- (\processador|FD|ULA_bit24|soma|Add1~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001000110001000100000010001000100010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[25]~6_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~25_sumout\,
	datac => \processador|FD|ULA_bit24|soma|ALT_INV_Add1~1_combout\,
	datad => \processador|FD|ULA_bit24|Muxao|ALT_INV_saida_MUX~0_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout\);

\processador|FD|saidaULA_final[25]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[25]~27_combout\ = (!\processador|FD|Equal2~0_combout\ & ((!\processador|UC|Equal10~0_combout\ & ((\processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout\))) # (\processador|UC|Equal10~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001001100010000000100110001000000010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datab => \processador|FD|ALT_INV_Equal2~0_combout\,
	datac => \processador|UC|ALT_INV_Equal10~0_combout\,
	datad => \processador|FD|ULA_bit25|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[25]~27_combout\);

\processador|FD|muxULAram|saida_MUX[25]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[25]~52_combout\ = (!\processador|FD|muxULAram|saida_MUX[22]~45_combout\ & ((!\processador|FD|saidaULA_final[25]~27_combout\) # (!\processador|FD|muxULAram|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000111000001110000011100000111000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[25]~27_combout\,
	datab => \processador|FD|muxULAram|ALT_INV_Equal2~0_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_saida_MUX[22]~45_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[25]~52_combout\);

\processador|FD|muxULAram|saida_MUX[25]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[25]~53_combout\ = ( \processador|FD|memRAM|ram~59_q\ & ( \processador|FD|muxULAram|saida_MUX[25]~52_combout\ & ( (\processador|FD|muxULAram|Equal1~0_combout\ & (((!\processador|FD|saidaULA_final[0]~35_combout\ & 
-- !\processador|FD|saidaULA_final[0]~1_combout\)) # (\processador|FD|memRAM|ram~91_q\))) ) ) ) # ( !\processador|FD|memRAM|ram~59_q\ & ( \processador|FD|muxULAram|saida_MUX[25]~52_combout\ & ( (\processador|FD|muxULAram|Equal1~0_combout\ & 
-- (\processador|FD|memRAM|ram~91_q\ & ((\processador|FD|saidaULA_final[0]~1_combout\) # (\processador|FD|saidaULA_final[0]~35_combout\)))) ) ) ) # ( \processador|FD|memRAM|ram~59_q\ & ( !\processador|FD|muxULAram|saida_MUX[25]~52_combout\ ) ) # ( 
-- !\processador|FD|memRAM|ram~59_q\ & ( !\processador|FD|muxULAram|saida_MUX[25]~52_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000001110000100000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~91_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~59_q\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[25]~52_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[25]~53_combout\);

\processador|FD|BancoReg|registrador~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[25]~53_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~319_q\);

\processador|FD|BancoReg|saidaB[25]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[25]~26_combout\ = (\processador|FD|BancoReg|saidaB[5]~11_combout\ & \processador|FD|BancoReg|registrador~319_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaB[5]~11_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~319_q\,
	combout => \processador|FD|BancoReg|saidaB[25]~26_combout\);

\processador|FD|soma1inv|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~21_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[26]~27_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~26\ ))
-- \processador|FD|soma1inv|Add0~22\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[26]~27_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[26]~27_combout\,
	cin => \processador|FD|soma1inv|Add0~26\,
	sumout => \processador|FD|soma1inv|Add0~21_sumout\,
	cout => \processador|FD|soma1inv|Add0~22\);

\processador|FD|ULA_bit23|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit23|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[23]~8_combout\ $ (!\processador|FD|soma1inv|Add0~33_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[23]~8_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~33_sumout\,
	combout => \processador|FD|ULA_bit23|soma|Add0~0_combout\);

\processador|FD|ULA_bit23|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit23|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~41_sumout\ & ( \processador|FD|ULA_bit20|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit23|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[22]~9_combout\ & 
-- (\processador|FD|soma1inv|Add0~37_sumout\ & \processador|FD|BancoReg|saidaA[21]~10_combout\)) # (\processador|FD|BancoReg|saidaA[22]~9_combout\ & ((\processador|FD|BancoReg|saidaA[21]~10_combout\) # (\processador|FD|soma1inv|Add0~37_sumout\))))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~41_sumout\ & ( \processador|FD|ULA_bit20|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit23|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[22]~9_combout\ & \processador|FD|soma1inv|Add0~37_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~41_sumout\ & ( !\processador|FD|ULA_bit20|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit23|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~37_sumout\) # (\processador|FD|BancoReg|saidaA[22]~9_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~41_sumout\ & ( !\processador|FD|ULA_bit20|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit23|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[22]~9_combout\ & (\processador|FD|soma1inv|Add0~37_sumout\ & 
-- \processador|FD|BancoReg|saidaA[21]~10_combout\)) # (\processador|FD|BancoReg|saidaA[22]~9_combout\ & ((\processador|FD|BancoReg|saidaA[21]~10_combout\) # (\processador|FD|soma1inv|Add0~37_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit23|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[22]~9_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~37_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[21]~10_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~41_sumout\,
	dataf => \processador|FD|ULA_bit20|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit23|soma|Add1~1_combout\);

\processador|FD|ULA_bit23|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit23|Muxao|saida_MUX~1_combout\ = (\processador|FD|BancoReg|saidaA[23]~8_combout\ & \processador|FD|soma1inv|Add0~33_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[23]~8_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~33_sumout\,
	combout => \processador|FD|ULA_bit23|Muxao|saida_MUX~1_combout\);

\processador|FD|ULA_bit25|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit25|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit23|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit23|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[25]~6_combout\ & ((!\processador|FD|soma1inv|Add0~25_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[24]~7_combout\ & !\processador|FD|soma1inv|Add0~29_sumout\)))) # (\processador|FD|BancoReg|saidaA[25]~6_combout\ & (!\processador|FD|soma1inv|Add0~25_sumout\ & (!\processador|FD|BancoReg|saidaA[24]~7_combout\ & 
-- !\processador|FD|soma1inv|Add0~29_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit23|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit23|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[25]~6_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~25_sumout\) # ((!\processador|FD|BancoReg|saidaA[24]~7_combout\ & !\processador|FD|soma1inv|Add0~29_sumout\)))) # (\processador|FD|BancoReg|saidaA[25]~6_combout\ & (!\processador|FD|soma1inv|Add0~25_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[24]~7_combout\ & !\processador|FD|soma1inv|Add0~29_sumout\))) ) ) ) # ( \processador|FD|ULA_bit23|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit23|Muxao|saida_MUX~1_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[25]~6_combout\ & ((!\processador|FD|soma1inv|Add0~25_sumout\) # ((!\processador|FD|BancoReg|saidaA[24]~7_combout\ & !\processador|FD|soma1inv|Add0~29_sumout\)))) # (\processador|FD|BancoReg|saidaA[25]~6_combout\ & 
-- (!\processador|FD|soma1inv|Add0~25_sumout\ & (!\processador|FD|BancoReg|saidaA[24]~7_combout\ & !\processador|FD|soma1inv|Add0~29_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit23|soma|Add1~1_combout\ & ( 
-- !\processador|FD|ULA_bit23|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[25]~6_combout\ & ((!\processador|FD|soma1inv|Add0~25_sumout\) # ((!\processador|FD|BancoReg|saidaA[24]~7_combout\) # (!\processador|FD|soma1inv|Add0~29_sumout\)))) 
-- # (\processador|FD|BancoReg|saidaA[25]~6_combout\ & (!\processador|FD|soma1inv|Add0~25_sumout\ & ((!\processador|FD|BancoReg|saidaA[24]~7_combout\) # (!\processador|FD|soma1inv|Add0~29_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[25]~6_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~25_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[24]~7_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~29_sumout\,
	datae => \processador|FD|ULA_bit23|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit23|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|ULA_bit25|soma|Add1~0_combout\);

\processador|FD|ULA_bit26|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[26]~5_combout\ & (\processador|FD|soma1inv|Add0~21_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~2_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[26]~5_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\) # (\processador|FD|soma1inv|Add0~21_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[26]~5_combout\ $ (!\processador|FD|soma1inv|Add0~21_sumout\ $ (!\processador|FD|ULA_bit25|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ((!\processador|FD|BancoReg|saidaA[26]~5_combout\ & 
-- (!\processador|FD|soma1inv|Add0~21_sumout\ & !\processador|FD|ULA_bit25|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[26]~5_combout\ & (\processador|FD|soma1inv|Add0~21_sumout\ & \processador|FD|ULA_bit25|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[26]~5_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~21_sumout\,
	datac => \processador|FD|ULA_bit25|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout\);

\processador|FD|saidaULA_final[26]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[26]~28_combout\ = (!\processador|FD|Equal2~0_combout\ & ((!\processador|UC|Equal10~0_combout\ & ((\processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout\))) # (\processador|UC|Equal10~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001001100010000000100110001000000010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datab => \processador|FD|ALT_INV_Equal2~0_combout\,
	datac => \processador|UC|ALT_INV_Equal10~0_combout\,
	datad => \processador|FD|ULA_bit26|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[26]~28_combout\);

\processador|FD|muxULAram|saida_MUX[26]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[26]~54_combout\ = (!\processador|FD|muxULAram|saida_MUX[22]~45_combout\ & ((!\processador|FD|saidaULA_final[26]~28_combout\) # (!\processador|FD|muxULAram|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000111000001110000011100000111000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[26]~28_combout\,
	datab => \processador|FD|muxULAram|ALT_INV_Equal2~0_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_saida_MUX[22]~45_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[26]~54_combout\);

\processador|FD|muxULAram|saida_MUX[26]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[26]~55_combout\ = ( \processador|FD|memRAM|ram~60_q\ & ( \processador|FD|muxULAram|saida_MUX[26]~54_combout\ & ( (\processador|FD|muxULAram|Equal1~0_combout\ & (((!\processador|FD|saidaULA_final[0]~35_combout\ & 
-- !\processador|FD|saidaULA_final[0]~1_combout\)) # (\processador|FD|memRAM|ram~92_q\))) ) ) ) # ( !\processador|FD|memRAM|ram~60_q\ & ( \processador|FD|muxULAram|saida_MUX[26]~54_combout\ & ( (\processador|FD|muxULAram|Equal1~0_combout\ & 
-- (\processador|FD|memRAM|ram~92_q\ & ((\processador|FD|saidaULA_final[0]~1_combout\) # (\processador|FD|saidaULA_final[0]~35_combout\)))) ) ) ) # ( \processador|FD|memRAM|ram~60_q\ & ( !\processador|FD|muxULAram|saida_MUX[26]~54_combout\ ) ) # ( 
-- !\processador|FD|memRAM|ram~60_q\ & ( !\processador|FD|muxULAram|saida_MUX[26]~54_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000001110000100000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~92_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~60_q\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[26]~54_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[26]~55_combout\);

\processador|FD|BancoReg|registrador~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[26]~55_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~320_q\);

\processador|FD|BancoReg|saidaB[26]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[26]~27_combout\ = (\processador|FD|BancoReg|saidaB[5]~11_combout\ & \processador|FD|BancoReg|registrador~320_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaB[5]~11_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~320_q\,
	combout => \processador|FD|BancoReg|saidaB[26]~27_combout\);

\processador|FD|soma1inv|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~17_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[27]~28_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~22\ ))
-- \processador|FD|soma1inv|Add0~18\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[27]~28_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[27]~28_combout\,
	cin => \processador|FD|soma1inv|Add0~22\,
	sumout => \processador|FD|soma1inv|Add0~17_sumout\,
	cout => \processador|FD|soma1inv|Add0~18\);

\processador|FD|ULA_bit26|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit26|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit24|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[26]~5_combout\ & ((!\processador|FD|soma1inv|Add0~21_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[25]~6_combout\ & !\processador|FD|soma1inv|Add0~25_sumout\)))) # (\processador|FD|BancoReg|saidaA[26]~5_combout\ & (!\processador|FD|soma1inv|Add0~21_sumout\ & (!\processador|FD|BancoReg|saidaA[25]~6_combout\ & 
-- !\processador|FD|soma1inv|Add0~25_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit24|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[26]~5_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~21_sumout\) # ((!\processador|FD|BancoReg|saidaA[25]~6_combout\ & !\processador|FD|soma1inv|Add0~25_sumout\)))) # (\processador|FD|BancoReg|saidaA[26]~5_combout\ & (!\processador|FD|soma1inv|Add0~21_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[25]~6_combout\ & !\processador|FD|soma1inv|Add0~25_sumout\))) ) ) ) # ( \processador|FD|ULA_bit24|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[26]~5_combout\ & ((!\processador|FD|soma1inv|Add0~21_sumout\) # ((!\processador|FD|BancoReg|saidaA[25]~6_combout\ & !\processador|FD|soma1inv|Add0~25_sumout\)))) # (\processador|FD|BancoReg|saidaA[26]~5_combout\ & 
-- (!\processador|FD|soma1inv|Add0~21_sumout\ & (!\processador|FD|BancoReg|saidaA[25]~6_combout\ & !\processador|FD|soma1inv|Add0~25_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit24|soma|Add1~1_combout\ & ( 
-- !\processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[26]~5_combout\ & ((!\processador|FD|soma1inv|Add0~21_sumout\) # ((!\processador|FD|BancoReg|saidaA[25]~6_combout\) # (!\processador|FD|soma1inv|Add0~25_sumout\)))) 
-- # (\processador|FD|BancoReg|saidaA[26]~5_combout\ & (!\processador|FD|soma1inv|Add0~21_sumout\ & ((!\processador|FD|BancoReg|saidaA[25]~6_combout\) # (!\processador|FD|soma1inv|Add0~25_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[26]~5_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~21_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[25]~6_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~25_sumout\,
	datae => \processador|FD|ULA_bit24|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit24|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|ULA_bit26|soma|Add1~0_combout\);

\processador|FD|ULA_bit27|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[27]~4_combout\ & (\processador|FD|soma1inv|Add0~17_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~2_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[27]~4_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\) # (\processador|FD|soma1inv|Add0~17_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[27]~4_combout\ $ (!\processador|FD|soma1inv|Add0~17_sumout\ $ (!\processador|FD|ULA_bit26|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ((!\processador|FD|BancoReg|saidaA[27]~4_combout\ & 
-- (!\processador|FD|soma1inv|Add0~17_sumout\ & !\processador|FD|ULA_bit26|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[27]~4_combout\ & (\processador|FD|soma1inv|Add0~17_sumout\ & \processador|FD|ULA_bit26|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[27]~4_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~17_sumout\,
	datac => \processador|FD|ULA_bit26|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout\);

\processador|FD|saidaULA_final[27]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[27]~29_combout\ = (!\processador|FD|Equal2~0_combout\ & ((!\processador|UC|Equal10~0_combout\ & ((\processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout\))) # (\processador|UC|Equal10~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001001100010000000100110001000000010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datab => \processador|FD|ALT_INV_Equal2~0_combout\,
	datac => \processador|UC|ALT_INV_Equal10~0_combout\,
	datad => \processador|FD|ULA_bit27|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|saidaULA_final[27]~29_combout\);

\processador|FD|muxULAram|saida_MUX[27]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[27]~56_combout\ = (!\processador|FD|muxULAram|saida_MUX[22]~45_combout\ & ((!\processador|FD|saidaULA_final[27]~29_combout\) # (!\processador|FD|muxULAram|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000111000001110000011100000111000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[27]~29_combout\,
	datab => \processador|FD|muxULAram|ALT_INV_Equal2~0_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_saida_MUX[22]~45_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[27]~56_combout\);

\processador|FD|muxULAram|saida_MUX[27]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[27]~57_combout\ = ( \processador|FD|memRAM|ram~61_q\ & ( \processador|FD|muxULAram|saida_MUX[27]~56_combout\ & ( (\processador|FD|muxULAram|Equal1~0_combout\ & (((!\processador|FD|saidaULA_final[0]~35_combout\ & 
-- !\processador|FD|saidaULA_final[0]~1_combout\)) # (\processador|FD|memRAM|ram~93_q\))) ) ) ) # ( !\processador|FD|memRAM|ram~61_q\ & ( \processador|FD|muxULAram|saida_MUX[27]~56_combout\ & ( (\processador|FD|muxULAram|Equal1~0_combout\ & 
-- (\processador|FD|memRAM|ram~93_q\ & ((\processador|FD|saidaULA_final[0]~1_combout\) # (\processador|FD|saidaULA_final[0]~35_combout\)))) ) ) ) # ( \processador|FD|memRAM|ram~61_q\ & ( !\processador|FD|muxULAram|saida_MUX[27]~56_combout\ ) ) # ( 
-- !\processador|FD|memRAM|ram~61_q\ & ( !\processador|FD|muxULAram|saida_MUX[27]~56_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000001110000100000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~93_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~61_q\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[27]~56_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[27]~57_combout\);

\processador|FD|BancoReg|registrador~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[27]~57_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~321_q\);

\processador|FD|BancoReg|saidaB[27]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[27]~28_combout\ = (\processador|FD|BancoReg|saidaB[5]~11_combout\ & \processador|FD|BancoReg|registrador~321_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaB[5]~11_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~321_q\,
	combout => \processador|FD|BancoReg|saidaB[27]~28_combout\);

\processador|FD|soma1inv|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~13_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[28]~29_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~18\ ))
-- \processador|FD|soma1inv|Add0~14\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[28]~29_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[28]~29_combout\,
	cin => \processador|FD|soma1inv|Add0~18\,
	sumout => \processador|FD|soma1inv|Add0~13_sumout\,
	cout => \processador|FD|soma1inv|Add0~14\);

\processador|FD|ULA_bit16|Muxao|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit16|Muxao|Equal0~0_combout\ = (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & !\processador|UC|UC_ULA|ULActrl[1]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit16|Muxao|Equal0~0_combout\);

\processador|FD|ULA_bit28|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout\ = ( \processador|FD|ULA_bit26|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit16|Muxao|Equal0~0_combout\ & ( !\processador|FD|BancoReg|saidaA[28]~3_combout\ $ (!\processador|FD|soma1inv|Add0~13_sumout\ 
-- $ (((\processador|FD|BancoReg|saidaA[27]~4_combout\ & \processador|FD|soma1inv|Add0~17_sumout\)))) ) ) ) # ( !\processador|FD|ULA_bit26|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit16|Muxao|Equal0~0_combout\ & ( 
-- !\processador|FD|BancoReg|saidaA[28]~3_combout\ $ (!\processador|FD|soma1inv|Add0~13_sumout\ $ (((\processador|FD|soma1inv|Add0~17_sumout\) # (\processador|FD|BancoReg|saidaA[27]~4_combout\)))) ) ) ) # ( \processador|FD|ULA_bit26|soma|Add1~0_combout\ & ( 
-- !\processador|FD|ULA_bit16|Muxao|Equal0~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[28]~3_combout\ & (!\processador|FD|soma1inv|Add0~13_sumout\ & (\processador|FD|BancoReg|saidaA[27]~4_combout\ & \processador|FD|soma1inv|Add0~17_sumout\))) # 
-- (\processador|FD|BancoReg|saidaA[28]~3_combout\ & (\processador|FD|soma1inv|Add0~13_sumout\ & ((!\processador|FD|BancoReg|saidaA[27]~4_combout\) # (!\processador|FD|soma1inv|Add0~17_sumout\)))) ) ) ) # ( !\processador|FD|ULA_bit26|soma|Add1~0_combout\ & ( 
-- !\processador|FD|ULA_bit16|Muxao|Equal0~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[28]~3_combout\ & (!\processador|FD|soma1inv|Add0~13_sumout\ & ((\processador|FD|soma1inv|Add0~17_sumout\) # (\processador|FD|BancoReg|saidaA[27]~4_combout\)))) # 
-- (\processador|FD|BancoReg|saidaA[28]~3_combout\ & (\processador|FD|soma1inv|Add0~13_sumout\ & (!\processador|FD|BancoReg|saidaA[27]~4_combout\ & !\processador|FD|soma1inv|Add0~17_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100010001000000100010001100001101001100110010110011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[28]~3_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~13_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[27]~4_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~17_sumout\,
	datae => \processador|FD|ULA_bit26|soma|ALT_INV_Add1~0_combout\,
	dataf => \processador|FD|ULA_bit16|Muxao|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout\);

\processador|FD|ULA_bit28|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout\ = (\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ((!\processador|FD|BancoReg|saidaA[28]~3_combout\ & (\processador|FD|soma1inv|Add0~13_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~2_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[28]~3_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\) # (\processador|FD|soma1inv|Add0~13_sumout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000000000001011100000000000101110000000000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[28]~3_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~13_sumout\,
	datac => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout\);

\processador|FD|saidaULA_final[28]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[28]~30_combout\ = ( \processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout\ & ( \processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|Equal2~0_combout\ & ((!\processador|UC|Equal10~0_combout\) # 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))) ) ) ) # ( !\processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout\ & ( \processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|Equal2~0_combout\ & 
-- ((!\processador|UC|Equal10~0_combout\) # (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))) ) ) ) # ( \processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout\ & ( !\processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout\ & ( 
-- (!\processador|FD|Equal2~0_combout\ & ((!\processador|UC|Equal10~0_combout\ & ((!\processador|UC|UC_ULA|ULActrl[1]~4_combout\))) # (\processador|UC|Equal10~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) ) ) # ( 
-- !\processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout\ & ( !\processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout\ & ( (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & (!\processador|FD|Equal2~0_combout\ & \processador|UC|Equal10~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000110000000101000011110000010100001111000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	datac => \processador|FD|ALT_INV_Equal2~0_combout\,
	datad => \processador|UC|ALT_INV_Equal10~0_combout\,
	datae => \processador|FD|ULA_bit28|Muxao|ALT_INV_saida_MUX~0_combout\,
	dataf => \processador|FD|ULA_bit28|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|saidaULA_final[28]~30_combout\);

\processador|FD|muxULAram|saida_MUX[28]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[28]~58_combout\ = (!\processador|FD|muxULAram|saida_MUX[22]~45_combout\ & ((!\processador|FD|saidaULA_final[28]~30_combout\) # (!\processador|FD|muxULAram|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000111000001110000011100000111000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[28]~30_combout\,
	datab => \processador|FD|muxULAram|ALT_INV_Equal2~0_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_saida_MUX[22]~45_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[28]~58_combout\);

\processador|FD|muxULAram|saida_MUX[28]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[28]~59_combout\ = ( \processador|FD|memRAM|ram~62_q\ & ( \processador|FD|muxULAram|saida_MUX[28]~58_combout\ & ( (\processador|FD|muxULAram|Equal1~0_combout\ & (((!\processador|FD|saidaULA_final[0]~35_combout\ & 
-- !\processador|FD|saidaULA_final[0]~1_combout\)) # (\processador|FD|memRAM|ram~94_q\))) ) ) ) # ( !\processador|FD|memRAM|ram~62_q\ & ( \processador|FD|muxULAram|saida_MUX[28]~58_combout\ & ( (\processador|FD|muxULAram|Equal1~0_combout\ & 
-- (\processador|FD|memRAM|ram~94_q\ & ((\processador|FD|saidaULA_final[0]~1_combout\) # (\processador|FD|saidaULA_final[0]~35_combout\)))) ) ) ) # ( \processador|FD|memRAM|ram~62_q\ & ( !\processador|FD|muxULAram|saida_MUX[28]~58_combout\ ) ) # ( 
-- !\processador|FD|memRAM|ram~62_q\ & ( !\processador|FD|muxULAram|saida_MUX[28]~58_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000001110000100000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~94_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~62_q\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[28]~58_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[28]~59_combout\);

\processador|FD|BancoReg|registrador~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[28]~59_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~322_q\);

\processador|FD|BancoReg|saidaB[28]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[28]~29_combout\ = (\processador|FD|BancoReg|saidaB[5]~11_combout\ & \processador|FD|BancoReg|registrador~322_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaB[5]~11_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~322_q\,
	combout => \processador|FD|BancoReg|saidaB[28]~29_combout\);

\processador|FD|soma1inv|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~9_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[29]~30_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~14\ ))
-- \processador|FD|soma1inv|Add0~10\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[29]~30_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[29]~30_combout\,
	cin => \processador|FD|soma1inv|Add0~14\,
	sumout => \processador|FD|soma1inv|Add0~9_sumout\,
	cout => \processador|FD|soma1inv|Add0~10\);

\processador|FD|ULA_bit25|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit25|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[25]~6_combout\ $ (!\processador|FD|soma1inv|Add0~25_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[25]~6_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~25_sumout\,
	combout => \processador|FD|ULA_bit25|soma|Add0~0_combout\);

\processador|FD|ULA_bit20|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit20|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[20]~11_combout\ $ (!\processador|FD|soma1inv|Add0~45_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[20]~11_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~45_sumout\,
	combout => \processador|FD|ULA_bit20|soma|Add0~0_combout\);

\processador|FD|ULA_bit20|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit20|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~53_sumout\ & ( \processador|FD|ULA_bit17|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit20|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[19]~12_combout\ & 
-- (\processador|FD|soma1inv|Add0~49_sumout\ & \processador|FD|BancoReg|saidaA[18]~13_combout\)) # (\processador|FD|BancoReg|saidaA[19]~12_combout\ & ((\processador|FD|BancoReg|saidaA[18]~13_combout\) # (\processador|FD|soma1inv|Add0~49_sumout\))))) ) ) ) # 
-- ( !\processador|FD|soma1inv|Add0~53_sumout\ & ( \processador|FD|ULA_bit17|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit20|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[19]~12_combout\ & \processador|FD|soma1inv|Add0~49_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~53_sumout\ & ( !\processador|FD|ULA_bit17|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit20|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~49_sumout\) # (\processador|FD|BancoReg|saidaA[19]~12_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~53_sumout\ & ( !\processador|FD|ULA_bit17|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit20|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[19]~12_combout\ & (\processador|FD|soma1inv|Add0~49_sumout\ & 
-- \processador|FD|BancoReg|saidaA[18]~13_combout\)) # (\processador|FD|BancoReg|saidaA[19]~12_combout\ & ((\processador|FD|BancoReg|saidaA[18]~13_combout\) # (\processador|FD|soma1inv|Add0~49_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit20|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[19]~12_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~49_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[18]~13_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~53_sumout\,
	dataf => \processador|FD|ULA_bit17|soma|ALT_INV_Add1~1_combout\,
	combout => \processador|FD|ULA_bit20|soma|Add1~1_combout\);

\processador|FD|ULA_bit20|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout\ = (\processador|FD|BancoReg|saidaA[20]~11_combout\ & \processador|FD|soma1inv|Add0~45_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[20]~11_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~45_sumout\,
	combout => \processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout\);

\processador|FD|ULA_bit22|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit22|soma|Add1~1_combout\ = ( \processador|FD|ULA_bit20|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[22]~9_combout\ & ((!\processador|FD|soma1inv|Add0~37_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[21]~10_combout\ & !\processador|FD|soma1inv|Add0~41_sumout\)))) # (\processador|FD|BancoReg|saidaA[22]~9_combout\ & (!\processador|FD|soma1inv|Add0~37_sumout\ & (!\processador|FD|BancoReg|saidaA[21]~10_combout\ & 
-- !\processador|FD|soma1inv|Add0~41_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit20|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[22]~9_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~37_sumout\) # ((!\processador|FD|BancoReg|saidaA[21]~10_combout\ & !\processador|FD|soma1inv|Add0~41_sumout\)))) # (\processador|FD|BancoReg|saidaA[22]~9_combout\ & (!\processador|FD|soma1inv|Add0~37_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[21]~10_combout\ & !\processador|FD|soma1inv|Add0~41_sumout\))) ) ) ) # ( \processador|FD|ULA_bit20|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[22]~9_combout\ & ((!\processador|FD|soma1inv|Add0~37_sumout\) # ((!\processador|FD|BancoReg|saidaA[21]~10_combout\ & !\processador|FD|soma1inv|Add0~41_sumout\)))) # (\processador|FD|BancoReg|saidaA[22]~9_combout\ & 
-- (!\processador|FD|soma1inv|Add0~37_sumout\ & (!\processador|FD|BancoReg|saidaA[21]~10_combout\ & !\processador|FD|soma1inv|Add0~41_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit20|soma|Add1~1_combout\ & ( 
-- !\processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[22]~9_combout\ & ((!\processador|FD|soma1inv|Add0~37_sumout\) # ((!\processador|FD|BancoReg|saidaA[21]~10_combout\) # 
-- (!\processador|FD|soma1inv|Add0~41_sumout\)))) # (\processador|FD|BancoReg|saidaA[22]~9_combout\ & (!\processador|FD|soma1inv|Add0~37_sumout\ & ((!\processador|FD|BancoReg|saidaA[21]~10_combout\) # (!\processador|FD|soma1inv|Add0~41_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[22]~9_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~37_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[21]~10_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~41_sumout\,
	datae => \processador|FD|ULA_bit20|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit20|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|ULA_bit22|soma|Add1~1_combout\);

\processador|FD|ULA_bit25|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit25|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~33_sumout\ & ( \processador|FD|ULA_bit22|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit25|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[24]~7_combout\ & 
-- (\processador|FD|soma1inv|Add0~29_sumout\ & \processador|FD|BancoReg|saidaA[23]~8_combout\)) # (\processador|FD|BancoReg|saidaA[24]~7_combout\ & ((\processador|FD|BancoReg|saidaA[23]~8_combout\) # (\processador|FD|soma1inv|Add0~29_sumout\))))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~33_sumout\ & ( \processador|FD|ULA_bit22|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit25|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[24]~7_combout\ & \processador|FD|soma1inv|Add0~29_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~33_sumout\ & ( !\processador|FD|ULA_bit22|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit25|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~29_sumout\) # (\processador|FD|BancoReg|saidaA[24]~7_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~33_sumout\ & ( !\processador|FD|ULA_bit22|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit25|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[24]~7_combout\ & (\processador|FD|soma1inv|Add0~29_sumout\ & 
-- \processador|FD|BancoReg|saidaA[23]~8_combout\)) # (\processador|FD|BancoReg|saidaA[24]~7_combout\ & ((\processador|FD|BancoReg|saidaA[23]~8_combout\) # (\processador|FD|soma1inv|Add0~29_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit25|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[24]~7_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~29_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[23]~8_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~33_sumout\,
	dataf => \processador|FD|ULA_bit22|soma|ALT_INV_Add1~1_combout\,
	combout => \processador|FD|ULA_bit25|soma|Add1~1_combout\);

\processador|FD|ULA_bit25|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout\ = (\processador|FD|BancoReg|saidaA[25]~6_combout\ & \processador|FD|soma1inv|Add0~25_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[25]~6_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~25_sumout\,
	combout => \processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout\);

\processador|FD|ULA_bit27|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit27|soma|Add1~1_combout\ = ( \processador|FD|ULA_bit25|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[27]~4_combout\ & ((!\processador|FD|soma1inv|Add0~17_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[26]~5_combout\ & !\processador|FD|soma1inv|Add0~21_sumout\)))) # (\processador|FD|BancoReg|saidaA[27]~4_combout\ & (!\processador|FD|soma1inv|Add0~17_sumout\ & (!\processador|FD|BancoReg|saidaA[26]~5_combout\ & 
-- !\processador|FD|soma1inv|Add0~21_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit25|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[27]~4_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~17_sumout\) # ((!\processador|FD|BancoReg|saidaA[26]~5_combout\ & !\processador|FD|soma1inv|Add0~21_sumout\)))) # (\processador|FD|BancoReg|saidaA[27]~4_combout\ & (!\processador|FD|soma1inv|Add0~17_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[26]~5_combout\ & !\processador|FD|soma1inv|Add0~21_sumout\))) ) ) ) # ( \processador|FD|ULA_bit25|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[27]~4_combout\ & ((!\processador|FD|soma1inv|Add0~17_sumout\) # ((!\processador|FD|BancoReg|saidaA[26]~5_combout\ & !\processador|FD|soma1inv|Add0~21_sumout\)))) # (\processador|FD|BancoReg|saidaA[27]~4_combout\ & 
-- (!\processador|FD|soma1inv|Add0~17_sumout\ & (!\processador|FD|BancoReg|saidaA[26]~5_combout\ & !\processador|FD|soma1inv|Add0~21_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit25|soma|Add1~1_combout\ & ( 
-- !\processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[27]~4_combout\ & ((!\processador|FD|soma1inv|Add0~17_sumout\) # ((!\processador|FD|BancoReg|saidaA[26]~5_combout\) # (!\processador|FD|soma1inv|Add0~21_sumout\)))) 
-- # (\processador|FD|BancoReg|saidaA[27]~4_combout\ & (!\processador|FD|soma1inv|Add0~17_sumout\ & ((!\processador|FD|BancoReg|saidaA[26]~5_combout\) # (!\processador|FD|soma1inv|Add0~21_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[27]~4_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~17_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[26]~5_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~21_sumout\,
	datae => \processador|FD|ULA_bit25|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit25|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|ULA_bit27|soma|Add1~1_combout\);

\processador|FD|ULA_bit30|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit30|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~13_sumout\ & ( \processador|FD|ULA_bit27|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit30|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[29]~2_combout\ & 
-- (\processador|FD|soma1inv|Add0~9_sumout\ & \processador|FD|BancoReg|saidaA[28]~3_combout\)) # (\processador|FD|BancoReg|saidaA[29]~2_combout\ & ((\processador|FD|BancoReg|saidaA[28]~3_combout\) # (\processador|FD|soma1inv|Add0~9_sumout\))))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~13_sumout\ & ( \processador|FD|ULA_bit27|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit30|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[29]~2_combout\ & \processador|FD|soma1inv|Add0~9_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~13_sumout\ & ( !\processador|FD|ULA_bit27|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit30|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~9_sumout\) # (\processador|FD|BancoReg|saidaA[29]~2_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~13_sumout\ & ( !\processador|FD|ULA_bit27|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit30|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[29]~2_combout\ & (\processador|FD|soma1inv|Add0~9_sumout\ & 
-- \processador|FD|BancoReg|saidaA[28]~3_combout\)) # (\processador|FD|BancoReg|saidaA[29]~2_combout\ & ((\processador|FD|BancoReg|saidaA[28]~3_combout\) # (\processador|FD|soma1inv|Add0~9_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit30|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[29]~2_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~9_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[28]~3_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~13_sumout\,
	dataf => \processador|FD|ULA_bit27|soma|ALT_INV_Add1~1_combout\,
	combout => \processador|FD|ULA_bit30|soma|Add1~1_combout\);

\processador|FD|ULA_bit30|Muxao|saida_MUX~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit30|Muxao|saida_MUX~3_combout\ = (\processador|FD|BancoReg|saidaA[30]~1_combout\ & \processador|FD|soma1inv|Add0~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[30]~1_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~5_sumout\,
	combout => \processador|FD|ULA_bit30|Muxao|saida_MUX~3_combout\);

\processador|FD|result_slt[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|result_slt\(0) = ( \processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( ((!\processador|FD|BancoReg|saidaA[31]~0_combout\ $ (!\processador|FD|soma1inv|Add0~1_sumout\)) # 
-- (\processador|FD|ULA_bit30|Muxao|saida_MUX~3_combout\)) # (\processador|FD|ULA_bit30|soma|Add1~1_combout\) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( 
-- (!\processador|FD|ULA_bit30|soma|Add1~1_combout\ & (\processador|FD|ULA_bit30|Muxao|saida_MUX~3_combout\ & (!\processador|FD|BancoReg|saidaA[31]~0_combout\ $ (\processador|FD|soma1inv|Add0~1_sumout\)))) # (\processador|FD|ULA_bit30|soma|Add1~1_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[31]~0_combout\ $ ((\processador|FD|soma1inv|Add0~1_sumout\)))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[31]~0_combout\ 
-- & (\processador|FD|soma1inv|Add0~1_sumout\ & (!\processador|FD|ULA_bit30|soma|Add1~1_combout\ & !\processador|FD|ULA_bit30|Muxao|saida_MUX~3_combout\))) # (\processador|FD|BancoReg|saidaA[31]~0_combout\ & (((!\processador|FD|ULA_bit30|soma|Add1~1_combout\ 
-- & !\processador|FD|ULA_bit30|Muxao|saida_MUX~3_combout\)) # (\processador|FD|soma1inv|Add0~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000100010001000000000000000000001001100110010110111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[31]~0_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~1_sumout\,
	datac => \processador|FD|ULA_bit30|soma|ALT_INV_Add1~1_combout\,
	datad => \processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~3_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|result_slt\(0));

\processador|FD|memRAM|ram~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~98_combout\ = (!\processador|FD|saidaULA_final[0]~1_combout\ & (\processador|UC|palavraControle[0]~5_combout\ & ((!\processador|FD|Equal2~0_combout\) # (!\processador|FD|result_slt\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011100000000000001110000000000000111000000000000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_Equal2~0_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datad => \processador|UC|ALT_INV_palavraControle[0]~5_combout\,
	combout => \processador|FD|memRAM|ram~98_combout\);

\processador|FD|memRAM|ram~34\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[0]~0_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~34_q\);

\processador|FD|memRAM|ram~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[0]~0_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~66_q\);

\processador|FD|muxULAram|saida_MUX[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[0]~1_combout\ = ( \processador|UC|palavraControle[1]~2_combout\ & ( \processador|FD|memRAM|ram~66_q\ & ( (\processador|FD|muxULAram|saida_MUX[0]~0_combout\ & (((\processador|FD|memRAM|ram~34_q\) # 
-- (\processador|FD|saidaULA_final[0]~1_combout\)) # (\processador|FD|saidaULA_final[0]~35_combout\))) ) ) ) # ( !\processador|UC|palavraControle[1]~2_combout\ & ( \processador|FD|memRAM|ram~66_q\ & ( (\processador|FD|muxULAram|saida_MUX[0]~0_combout\ & 
-- ((\processador|FD|saidaULA_final[0]~1_combout\) # (\processador|FD|saidaULA_final[0]~35_combout\))) ) ) ) # ( \processador|UC|palavraControle[1]~2_combout\ & ( !\processador|FD|memRAM|ram~66_q\ & ( (!\processador|FD|saidaULA_final[0]~35_combout\ & 
-- (!\processador|FD|saidaULA_final[0]~1_combout\ & (\processador|FD|memRAM|ram~34_q\ & \processador|FD|muxULAram|saida_MUX[0]~0_combout\))) ) ) ) # ( !\processador|UC|palavraControle[1]~2_combout\ & ( !\processador|FD|memRAM|ram~66_q\ & ( 
-- (\processador|FD|muxULAram|saida_MUX[0]~0_combout\ & ((\processador|FD|saidaULA_final[0]~1_combout\) # (\processador|FD|saidaULA_final[0]~35_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000000100000000000011101110000000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|memRAM|ALT_INV_ram~34_q\,
	datad => \processador|FD|muxULAram|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \processador|UC|ALT_INV_palavraControle[1]~2_combout\,
	dataf => \processador|FD|memRAM|ALT_INV_ram~66_q\,
	combout => \processador|FD|muxULAram|saida_MUX[0]~1_combout\);

\processador|FD|BancoReg|registrador~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[0]~1_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~294_q\);

\processador|FD|BancoReg|saidaB[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[0]~0_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~26_combout\ & ( \processador|FD|BancoReg|registrador~294_q\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & !\processador|FD|fetchInstruction|ROM|memROM~25_combout\)) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~26_combout\ & ( \processador|FD|BancoReg|registrador~294_q\ & ( 
-- (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~25_combout\ & ((!\processador|FD|fetchInstruction|PC|DOUT\(4)) # (!\processador|FD|fetchInstruction|ROM|memROM~24_combout\)))) ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~26_combout\ & ( !\processador|FD|BancoReg|registrador~294_q\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~25_combout\)) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~26_combout\ & ( !\processador|FD|BancoReg|registrador~294_q\ & ( (!\processador|FD|fetchInstruction|PC|DOUT\(4) & 
-- (\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & !\processador|FD|fetchInstruction|ROM|memROM~25_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000011000000000000001110000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~25_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~26_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~294_q\,
	combout => \processador|FD|BancoReg|saidaB[0]~0_combout\);

\processador|FD|mux_RTimed|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[0]~0_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[0]~0_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~12_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~12_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[0]~0_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[0]~0_combout\);

\processador|FD|saidaULA_final[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[0]~1_combout\ = ( \processador|FD|saidaULA_final[0]~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[0]~30_combout\ & (\processador|FD|soma1inv|Add0~125_sumout\ & (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ $ 
-- (\processador|UC|UC_ULA|ULActrl[1]~4_combout\)))) # (\processador|FD|BancoReg|saidaA[0]~30_combout\ & ((!\processador|FD|soma1inv|Add0~125_sumout\ & (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ $ (\processador|UC|UC_ULA|ULActrl[1]~4_combout\))) # 
-- (\processador|FD|soma1inv|Add0~125_sumout\ & ((\processador|UC|UC_ULA|ULActrl[1]~4_combout\) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011000010001011100000000000000000110000100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[0]~30_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~125_sumout\,
	datac => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	datae => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	combout => \processador|FD|saidaULA_final[0]~1_combout\);

\processador|FD|memRAM|ram~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[29]~30_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~95_q\);

\processador|FD|memRAM|ram~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[29]~30_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~63_q\);

\processador|FD|ULA_bit26|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit26|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[26]~5_combout\ $ (!\processador|FD|soma1inv|Add0~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[26]~5_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~21_sumout\,
	combout => \processador|FD|ULA_bit26|soma|Add0~0_combout\);

\processador|FD|ULA_bit26|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit26|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~29_sumout\ & ( \processador|FD|ULA_bit23|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit26|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[25]~6_combout\ & 
-- (\processador|FD|soma1inv|Add0~25_sumout\ & \processador|FD|BancoReg|saidaA[24]~7_combout\)) # (\processador|FD|BancoReg|saidaA[25]~6_combout\ & ((\processador|FD|BancoReg|saidaA[24]~7_combout\) # (\processador|FD|soma1inv|Add0~25_sumout\))))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~29_sumout\ & ( \processador|FD|ULA_bit23|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit26|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[25]~6_combout\ & \processador|FD|soma1inv|Add0~25_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~29_sumout\ & ( !\processador|FD|ULA_bit23|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit26|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~25_sumout\) # (\processador|FD|BancoReg|saidaA[25]~6_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~29_sumout\ & ( !\processador|FD|ULA_bit23|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit26|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[25]~6_combout\ & (\processador|FD|soma1inv|Add0~25_sumout\ & 
-- \processador|FD|BancoReg|saidaA[24]~7_combout\)) # (\processador|FD|BancoReg|saidaA[25]~6_combout\ & ((\processador|FD|BancoReg|saidaA[24]~7_combout\) # (\processador|FD|soma1inv|Add0~25_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit26|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[25]~6_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~25_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[24]~7_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~29_sumout\,
	dataf => \processador|FD|ULA_bit23|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit26|soma|Add1~1_combout\);

\processador|FD|ULA_bit26|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout\ = (\processador|FD|BancoReg|saidaA[26]~5_combout\ & \processador|FD|soma1inv|Add0~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[26]~5_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~21_sumout\,
	combout => \processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout\);

\processador|FD|ULA_bit28|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit28|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit26|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[28]~3_combout\ & ((!\processador|FD|soma1inv|Add0~13_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[27]~4_combout\ & !\processador|FD|soma1inv|Add0~17_sumout\)))) # (\processador|FD|BancoReg|saidaA[28]~3_combout\ & (!\processador|FD|soma1inv|Add0~13_sumout\ & (!\processador|FD|BancoReg|saidaA[27]~4_combout\ & 
-- !\processador|FD|soma1inv|Add0~17_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit26|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[28]~3_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~13_sumout\) # ((!\processador|FD|BancoReg|saidaA[27]~4_combout\ & !\processador|FD|soma1inv|Add0~17_sumout\)))) # (\processador|FD|BancoReg|saidaA[28]~3_combout\ & (!\processador|FD|soma1inv|Add0~13_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[27]~4_combout\ & !\processador|FD|soma1inv|Add0~17_sumout\))) ) ) ) # ( \processador|FD|ULA_bit26|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[28]~3_combout\ & ((!\processador|FD|soma1inv|Add0~13_sumout\) # ((!\processador|FD|BancoReg|saidaA[27]~4_combout\ & !\processador|FD|soma1inv|Add0~17_sumout\)))) # (\processador|FD|BancoReg|saidaA[28]~3_combout\ & 
-- (!\processador|FD|soma1inv|Add0~13_sumout\ & (!\processador|FD|BancoReg|saidaA[27]~4_combout\ & !\processador|FD|soma1inv|Add0~17_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit26|soma|Add1~1_combout\ & ( 
-- !\processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[28]~3_combout\ & ((!\processador|FD|soma1inv|Add0~13_sumout\) # ((!\processador|FD|BancoReg|saidaA[27]~4_combout\) # (!\processador|FD|soma1inv|Add0~17_sumout\)))) 
-- # (\processador|FD|BancoReg|saidaA[28]~3_combout\ & (!\processador|FD|soma1inv|Add0~13_sumout\ & ((!\processador|FD|BancoReg|saidaA[27]~4_combout\) # (!\processador|FD|soma1inv|Add0~17_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[28]~3_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~13_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[27]~4_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~17_sumout\,
	datae => \processador|FD|ULA_bit26|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit26|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|ULA_bit28|soma|Add1~0_combout\);

\processador|FD|ULA_bit29|Muxao|saida_MUX~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit29|Muxao|saida_MUX~3_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[29]~2_combout\ & (\processador|FD|soma1inv|Add0~9_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~2_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[29]~2_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\) # (\processador|FD|soma1inv|Add0~9_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[29]~2_combout\ $ (!\processador|FD|soma1inv|Add0~9_sumout\ $ (!\processador|FD|ULA_bit28|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ((!\processador|FD|BancoReg|saidaA[29]~2_combout\ & 
-- (!\processador|FD|soma1inv|Add0~9_sumout\ & !\processador|FD|ULA_bit28|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[29]~2_combout\ & (\processador|FD|soma1inv|Add0~9_sumout\ & \processador|FD|ULA_bit28|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[29]~2_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~9_sumout\,
	datac => \processador|FD|ULA_bit28|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit29|Muxao|saida_MUX~3_combout\);

\processador|FD|saidaULA_final[29]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[29]~31_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & (!\processador|FD|Equal2~0_combout\ & \processador|UC|Equal10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datab => \processador|FD|ALT_INV_Equal2~0_combout\,
	datac => \processador|UC|ALT_INV_Equal10~0_combout\,
	combout => \processador|FD|saidaULA_final[29]~31_combout\);

\processador|FD|muxULAram|saida_MUX[29]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[29]~60_combout\ = ( !\processador|FD|muxULAram|saida_MUX[22]~45_combout\ & ( (!\processador|FD|muxULAram|Equal2~0_combout\) # ((!\processador|FD|saidaULA_final[29]~31_combout\ & 
-- ((!\processador|FD|saidaULA_final[0]~0_combout\) # (!\processador|FD|ULA_bit29|Muxao|saida_MUX~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111100000000000000000000011111111111000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datab => \processador|FD|ULA_bit29|Muxao|ALT_INV_saida_MUX~3_combout\,
	datac => \processador|FD|ALT_INV_saidaULA_final[29]~31_combout\,
	datad => \processador|FD|muxULAram|ALT_INV_Equal2~0_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[22]~45_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[29]~60_combout\);

\processador|FD|muxULAram|saida_MUX[29]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[29]~61_combout\ = ( \processador|FD|memRAM|ram~63_q\ & ( \processador|FD|muxULAram|saida_MUX[29]~60_combout\ & ( (\processador|FD|muxULAram|Equal1~0_combout\ & (((!\processador|FD|saidaULA_final[0]~35_combout\ & 
-- !\processador|FD|saidaULA_final[0]~1_combout\)) # (\processador|FD|memRAM|ram~95_q\))) ) ) ) # ( !\processador|FD|memRAM|ram~63_q\ & ( \processador|FD|muxULAram|saida_MUX[29]~60_combout\ & ( (\processador|FD|muxULAram|Equal1~0_combout\ & 
-- (\processador|FD|memRAM|ram~95_q\ & ((\processador|FD|saidaULA_final[0]~1_combout\) # (\processador|FD|saidaULA_final[0]~35_combout\)))) ) ) ) # ( \processador|FD|memRAM|ram~63_q\ & ( !\processador|FD|muxULAram|saida_MUX[29]~60_combout\ ) ) # ( 
-- !\processador|FD|memRAM|ram~63_q\ & ( !\processador|FD|muxULAram|saida_MUX[29]~60_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000001110000100000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~95_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~63_q\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[29]~60_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[29]~61_combout\);

\processador|FD|BancoReg|registrador~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[29]~61_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~323_q\);

\processador|FD|BancoReg|saidaB[29]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[29]~30_combout\ = (\processador|FD|BancoReg|saidaB[5]~11_combout\ & \processador|FD|BancoReg|registrador~323_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaB[5]~11_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~323_q\,
	combout => \processador|FD|BancoReg|saidaB[29]~30_combout\);

\processador|FD|soma1inv|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~5_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[30]~31_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~10\ ))
-- \processador|FD|soma1inv|Add0~6\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[30]~31_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[30]~31_combout\,
	cin => \processador|FD|soma1inv|Add0~10\,
	sumout => \processador|FD|soma1inv|Add0~5_sumout\,
	cout => \processador|FD|soma1inv|Add0~6\);

\processador|FD|ULA_bit28|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit28|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[28]~3_combout\ $ (!\processador|FD|soma1inv|Add0~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[28]~3_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~13_sumout\,
	combout => \processador|FD|ULA_bit28|soma|Add0~0_combout\);

\processador|FD|ULA_bit28|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit28|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~21_sumout\ & ( \processador|FD|ULA_bit25|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit28|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[27]~4_combout\ & 
-- (\processador|FD|soma1inv|Add0~17_sumout\ & \processador|FD|BancoReg|saidaA[26]~5_combout\)) # (\processador|FD|BancoReg|saidaA[27]~4_combout\ & ((\processador|FD|BancoReg|saidaA[26]~5_combout\) # (\processador|FD|soma1inv|Add0~17_sumout\))))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~21_sumout\ & ( \processador|FD|ULA_bit25|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit28|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[27]~4_combout\ & \processador|FD|soma1inv|Add0~17_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~21_sumout\ & ( !\processador|FD|ULA_bit25|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit28|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~17_sumout\) # (\processador|FD|BancoReg|saidaA[27]~4_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~21_sumout\ & ( !\processador|FD|ULA_bit25|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit28|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[27]~4_combout\ & (\processador|FD|soma1inv|Add0~17_sumout\ & 
-- \processador|FD|BancoReg|saidaA[26]~5_combout\)) # (\processador|FD|BancoReg|saidaA[27]~4_combout\ & ((\processador|FD|BancoReg|saidaA[26]~5_combout\) # (\processador|FD|soma1inv|Add0~17_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit28|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[27]~4_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~17_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[26]~5_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~21_sumout\,
	dataf => \processador|FD|ULA_bit25|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit28|soma|Add1~1_combout\);

\processador|FD|ULA_bit28|Muxao|saida_MUX~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit28|Muxao|saida_MUX~2_combout\ = (\processador|FD|BancoReg|saidaA[28]~3_combout\ & \processador|FD|soma1inv|Add0~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[28]~3_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~13_sumout\,
	combout => \processador|FD|ULA_bit28|Muxao|saida_MUX~2_combout\);

\processador|FD|ULA_bit30|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit30|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit28|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit28|Muxao|saida_MUX~2_combout\ & ( (!\processador|FD|BancoReg|saidaA[30]~1_combout\ & ((!\processador|FD|soma1inv|Add0~5_sumout\) # 
-- ((!\processador|FD|BancoReg|saidaA[29]~2_combout\ & !\processador|FD|soma1inv|Add0~9_sumout\)))) # (\processador|FD|BancoReg|saidaA[30]~1_combout\ & (!\processador|FD|soma1inv|Add0~5_sumout\ & (!\processador|FD|BancoReg|saidaA[29]~2_combout\ & 
-- !\processador|FD|soma1inv|Add0~9_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit28|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit28|Muxao|saida_MUX~2_combout\ & ( (!\processador|FD|BancoReg|saidaA[30]~1_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~5_sumout\) # ((!\processador|FD|BancoReg|saidaA[29]~2_combout\ & !\processador|FD|soma1inv|Add0~9_sumout\)))) # (\processador|FD|BancoReg|saidaA[30]~1_combout\ & (!\processador|FD|soma1inv|Add0~5_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[29]~2_combout\ & !\processador|FD|soma1inv|Add0~9_sumout\))) ) ) ) # ( \processador|FD|ULA_bit28|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit28|Muxao|saida_MUX~2_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[30]~1_combout\ & ((!\processador|FD|soma1inv|Add0~5_sumout\) # ((!\processador|FD|BancoReg|saidaA[29]~2_combout\ & !\processador|FD|soma1inv|Add0~9_sumout\)))) # (\processador|FD|BancoReg|saidaA[30]~1_combout\ & 
-- (!\processador|FD|soma1inv|Add0~5_sumout\ & (!\processador|FD|BancoReg|saidaA[29]~2_combout\ & !\processador|FD|soma1inv|Add0~9_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit28|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit28|Muxao|saida_MUX~2_combout\ 
-- & ( (!\processador|FD|BancoReg|saidaA[30]~1_combout\ & ((!\processador|FD|soma1inv|Add0~5_sumout\) # ((!\processador|FD|BancoReg|saidaA[29]~2_combout\) # (!\processador|FD|soma1inv|Add0~9_sumout\)))) # (\processador|FD|BancoReg|saidaA[30]~1_combout\ & 
-- (!\processador|FD|soma1inv|Add0~5_sumout\ & ((!\processador|FD|BancoReg|saidaA[29]~2_combout\) # (!\processador|FD|soma1inv|Add0~9_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[30]~1_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~5_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[29]~2_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~9_sumout\,
	datae => \processador|FD|ULA_bit28|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit28|Muxao|ALT_INV_saida_MUX~2_combout\,
	combout => \processador|FD|ULA_bit30|soma|Add1~0_combout\);

\processador|FD|saidaULA_final[0]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[0]~35_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( \processador|FD|Equal2~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[31]~0_combout\ & ((!\processador|FD|soma1inv|Add0~1_sumout\ & 
-- (!\processador|FD|ULA_bit30|soma|Add1~0_combout\)) # (\processador|FD|soma1inv|Add0~1_sumout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\))))) # (\processador|FD|BancoReg|saidaA[31]~0_combout\ & ((!\processador|FD|soma1inv|Add0~1_sumout\ & 
-- ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\))) # (\processador|FD|soma1inv|Add0~1_sumout\ & (!\processador|FD|ULA_bit30|soma|Add1~0_combout\)))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( \processador|FD|Equal2~0_combout\ & ( 
-- (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ((!\processador|FD|BancoReg|saidaA[31]~0_combout\ & (\processador|FD|soma1inv|Add0~1_sumout\ & \processador|FD|ULA_bit30|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[31]~0_combout\ & 
-- ((\processador|FD|ULA_bit30|soma|Add1~0_combout\) # (\processador|FD|soma1inv|Add0~1_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010111000000001001000011110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[31]~0_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~1_sumout\,
	datac => \processador|FD|ULA_bit30|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	dataf => \processador|FD|ALT_INV_Equal2~0_combout\,
	combout => \processador|FD|saidaULA_final[0]~35_combout\);

\processador|FD|memRAM|ram~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[30]~31_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~96_q\);

\processador|FD|memRAM|ram~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[30]~31_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~64_q\);

\processador|FD|ULA_bit29|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit29|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[29]~2_combout\ $ (!\processador|FD|soma1inv|Add0~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[29]~2_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~9_sumout\,
	combout => \processador|FD|ULA_bit29|soma|Add0~0_combout\);

\processador|FD|ULA_bit29|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit29|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~17_sumout\ & ( \processador|FD|ULA_bit26|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit29|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[28]~3_combout\ & 
-- (\processador|FD|soma1inv|Add0~13_sumout\ & \processador|FD|BancoReg|saidaA[27]~4_combout\)) # (\processador|FD|BancoReg|saidaA[28]~3_combout\ & ((\processador|FD|BancoReg|saidaA[27]~4_combout\) # (\processador|FD|soma1inv|Add0~13_sumout\))))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~17_sumout\ & ( \processador|FD|ULA_bit26|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit29|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[28]~3_combout\ & \processador|FD|soma1inv|Add0~13_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~17_sumout\ & ( !\processador|FD|ULA_bit26|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit29|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~13_sumout\) # (\processador|FD|BancoReg|saidaA[28]~3_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~17_sumout\ & ( !\processador|FD|ULA_bit26|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit29|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[28]~3_combout\ & (\processador|FD|soma1inv|Add0~13_sumout\ & 
-- \processador|FD|BancoReg|saidaA[27]~4_combout\)) # (\processador|FD|BancoReg|saidaA[28]~3_combout\ & ((\processador|FD|BancoReg|saidaA[27]~4_combout\) # (\processador|FD|soma1inv|Add0~13_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit29|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[28]~3_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~13_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[27]~4_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~17_sumout\,
	dataf => \processador|FD|ULA_bit26|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit29|soma|Add1~1_combout\);

\processador|FD|ULA_bit29|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout\ = (\processador|FD|BancoReg|saidaA[29]~2_combout\ & \processador|FD|soma1inv|Add0~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[29]~2_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~9_sumout\,
	combout => \processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout\);

\processador|FD|ULA_bit30|Muxao|saida_MUX~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit30|Muxao|saida_MUX~2_combout\ = ( \processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (\processador|FD|soma1inv|Add0~5_sumout\) # (\processador|FD|BancoReg|saidaA[30]~1_combout\) ) ) ) # 
-- ( !\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (\processador|FD|BancoReg|saidaA[30]~1_combout\ & \processador|FD|soma1inv|Add0~5_sumout\) ) ) ) # ( \processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ( 
-- !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[30]~1_combout\ & (!\processador|FD|soma1inv|Add0~5_sumout\ & ((\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout\) # (\processador|FD|ULA_bit29|soma|Add1~1_combout\)))) 
-- # (\processador|FD|BancoReg|saidaA[30]~1_combout\ & (\processador|FD|soma1inv|Add0~5_sumout\ & (!\processador|FD|ULA_bit29|soma|Add1~1_combout\ & !\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( !\processador|FD|BancoReg|saidaA[30]~1_combout\ $ (!\processador|FD|soma1inv|Add0~5_sumout\ $ (((\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout\) # 
-- (\processador|FD|ULA_bit29|soma|Add1~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001000110001000100000010001000100010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[30]~1_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~5_sumout\,
	datac => \processador|FD|ULA_bit29|soma|ALT_INV_Add1~1_combout\,
	datad => \processador|FD|ULA_bit29|Muxao|ALT_INV_saida_MUX~0_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit30|Muxao|saida_MUX~2_combout\);

\processador|FD|muxULAram|saida_MUX[30]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[30]~62_combout\ = ( \processador|FD|muxULAram|Equal1~0_combout\ & ( \processador|FD|muxULAram|Equal2~0_combout\ & ( (!\processador|FD|Equal2~0_combout\ & ((!\processador|UC|Equal10~0_combout\ & 
-- ((\processador|FD|ULA_bit30|Muxao|saida_MUX~2_combout\))) # (\processador|UC|Equal10~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~21_combout\)))) ) ) ) # ( !\processador|FD|muxULAram|Equal1~0_combout\ & ( 
-- \processador|FD|muxULAram|Equal2~0_combout\ & ( (!\processador|FD|Equal2~0_combout\ & ((!\processador|UC|Equal10~0_combout\ & ((\processador|FD|ULA_bit30|Muxao|saida_MUX~2_combout\))) # (\processador|UC|Equal10~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~21_combout\)))) ) ) ) # ( !\processador|FD|muxULAram|Equal1~0_combout\ & ( !\processador|FD|muxULAram|Equal2~0_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~21_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000000000100110001000000010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	datab => \processador|FD|ALT_INV_Equal2~0_combout\,
	datac => \processador|UC|ALT_INV_Equal10~0_combout\,
	datad => \processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~2_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_Equal2~0_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[30]~62_combout\);

\processador|FD|muxULAram|saida_MUX[30]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[30]~63_combout\ = ( \processador|FD|memRAM|ram~64_q\ & ( \processador|FD|muxULAram|saida_MUX[30]~62_combout\ ) ) # ( !\processador|FD|memRAM|ram~64_q\ & ( \processador|FD|muxULAram|saida_MUX[30]~62_combout\ ) ) # ( 
-- \processador|FD|memRAM|ram~64_q\ & ( !\processador|FD|muxULAram|saida_MUX[30]~62_combout\ & ( (\processador|FD|muxULAram|Equal1~0_combout\ & (((!\processador|FD|saidaULA_final[0]~35_combout\ & !\processador|FD|saidaULA_final[0]~1_combout\)) # 
-- (\processador|FD|memRAM|ram~96_q\))) ) ) ) # ( !\processador|FD|memRAM|ram~64_q\ & ( !\processador|FD|muxULAram|saida_MUX[30]~62_combout\ & ( (\processador|FD|muxULAram|Equal1~0_combout\ & (\processador|FD|memRAM|ram~96_q\ & 
-- ((\processador|FD|saidaULA_final[0]~1_combout\) # (\processador|FD|saidaULA_final[0]~35_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000010000000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~35_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~96_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~64_q\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[30]~62_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[30]~63_combout\);

\processador|FD|BancoReg|registrador~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[30]~63_combout\,
	ena => \processador|FD|BancoReg|registrador~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~324_q\);

\processador|FD|BancoReg|saidaB[30]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[30]~31_combout\ = (\processador|FD|BancoReg|saidaB[5]~11_combout\ & \processador|FD|BancoReg|registrador~324_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaB[5]~11_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~324_q\,
	combout => \processador|FD|BancoReg|saidaB[30]~31_combout\);

\processador|FD|soma1inv|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~1_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~5_combout\ $ (((!\processador|UC|palavraControle[8]~1_combout\ & ((!\processador|FD|BancoReg|saidaB[31]~32_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~23_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[31]~32_combout\,
	cin => \processador|FD|soma1inv|Add0~6\,
	sumout => \processador|FD|soma1inv|Add0~1_sumout\);

\processador|FD|ULA_bit27|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit27|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[27]~4_combout\ $ (!\processador|FD|soma1inv|Add0~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[27]~4_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~17_sumout\,
	combout => \processador|FD|ULA_bit27|soma|Add0~0_combout\);

\processador|FD|ULA_bit24|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit24|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit22|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[24]~7_combout\ & ((!\processador|FD|soma1inv|Add0~29_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[23]~8_combout\ & !\processador|FD|soma1inv|Add0~33_sumout\)))) # (\processador|FD|BancoReg|saidaA[24]~7_combout\ & (!\processador|FD|soma1inv|Add0~29_sumout\ & (!\processador|FD|BancoReg|saidaA[23]~8_combout\ & 
-- !\processador|FD|soma1inv|Add0~33_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit22|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[24]~7_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~29_sumout\) # ((!\processador|FD|BancoReg|saidaA[23]~8_combout\ & !\processador|FD|soma1inv|Add0~33_sumout\)))) # (\processador|FD|BancoReg|saidaA[24]~7_combout\ & (!\processador|FD|soma1inv|Add0~29_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[23]~8_combout\ & !\processador|FD|soma1inv|Add0~33_sumout\))) ) ) ) # ( \processador|FD|ULA_bit22|soma|Add1~0_combout\ & ( !\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[24]~7_combout\ & ((!\processador|FD|soma1inv|Add0~29_sumout\) # ((!\processador|FD|BancoReg|saidaA[23]~8_combout\ & !\processador|FD|soma1inv|Add0~33_sumout\)))) # (\processador|FD|BancoReg|saidaA[24]~7_combout\ & 
-- (!\processador|FD|soma1inv|Add0~29_sumout\ & (!\processador|FD|BancoReg|saidaA[23]~8_combout\ & !\processador|FD|soma1inv|Add0~33_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit22|soma|Add1~0_combout\ & ( 
-- !\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[24]~7_combout\ & ((!\processador|FD|soma1inv|Add0~29_sumout\) # ((!\processador|FD|BancoReg|saidaA[23]~8_combout\) # (!\processador|FD|soma1inv|Add0~33_sumout\)))) 
-- # (\processador|FD|BancoReg|saidaA[24]~7_combout\ & (!\processador|FD|soma1inv|Add0~29_sumout\ & ((!\processador|FD|BancoReg|saidaA[23]~8_combout\) # (!\processador|FD|soma1inv|Add0~33_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[24]~7_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~29_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[23]~8_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~33_sumout\,
	datae => \processador|FD|ULA_bit22|soma|ALT_INV_Add1~0_combout\,
	dataf => \processador|FD|ULA_bit22|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|ULA_bit24|soma|Add1~0_combout\);

\processador|FD|ULA_bit27|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit27|soma|Add1~0_combout\ = ( \processador|FD|soma1inv|Add0~25_sumout\ & ( \processador|FD|ULA_bit24|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit27|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[26]~5_combout\ & 
-- (\processador|FD|soma1inv|Add0~21_sumout\ & \processador|FD|BancoReg|saidaA[25]~6_combout\)) # (\processador|FD|BancoReg|saidaA[26]~5_combout\ & ((\processador|FD|BancoReg|saidaA[25]~6_combout\) # (\processador|FD|soma1inv|Add0~21_sumout\))))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~25_sumout\ & ( \processador|FD|ULA_bit24|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit27|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[26]~5_combout\ & \processador|FD|soma1inv|Add0~21_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~25_sumout\ & ( !\processador|FD|ULA_bit24|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit27|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~21_sumout\) # (\processador|FD|BancoReg|saidaA[26]~5_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~25_sumout\ & ( !\processador|FD|ULA_bit24|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit27|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[26]~5_combout\ & (\processador|FD|soma1inv|Add0~21_sumout\ & 
-- \processador|FD|BancoReg|saidaA[25]~6_combout\)) # (\processador|FD|BancoReg|saidaA[26]~5_combout\ & ((\processador|FD|BancoReg|saidaA[25]~6_combout\) # (\processador|FD|soma1inv|Add0~21_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit27|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[26]~5_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~21_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[25]~6_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~25_sumout\,
	dataf => \processador|FD|ULA_bit24|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit27|soma|Add1~0_combout\);

\processador|FD|ULA_bit27|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout\ = (\processador|FD|BancoReg|saidaA[27]~4_combout\ & \processador|FD|soma1inv|Add0~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[27]~4_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~17_sumout\,
	combout => \processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout\);

\processador|FD|ULA_bit29|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit29|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit27|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[29]~2_combout\ & ((!\processador|FD|soma1inv|Add0~9_sumout\) # 
-- ((!\processador|FD|BancoReg|saidaA[28]~3_combout\ & !\processador|FD|soma1inv|Add0~13_sumout\)))) # (\processador|FD|BancoReg|saidaA[29]~2_combout\ & (!\processador|FD|soma1inv|Add0~9_sumout\ & (!\processador|FD|BancoReg|saidaA[28]~3_combout\ & 
-- !\processador|FD|soma1inv|Add0~13_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit27|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[29]~2_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~9_sumout\) # ((!\processador|FD|BancoReg|saidaA[28]~3_combout\ & !\processador|FD|soma1inv|Add0~13_sumout\)))) # (\processador|FD|BancoReg|saidaA[29]~2_combout\ & (!\processador|FD|soma1inv|Add0~9_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[28]~3_combout\ & !\processador|FD|soma1inv|Add0~13_sumout\))) ) ) ) # ( \processador|FD|ULA_bit27|soma|Add1~0_combout\ & ( !\processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[29]~2_combout\ & ((!\processador|FD|soma1inv|Add0~9_sumout\) # ((!\processador|FD|BancoReg|saidaA[28]~3_combout\ & !\processador|FD|soma1inv|Add0~13_sumout\)))) # (\processador|FD|BancoReg|saidaA[29]~2_combout\ & 
-- (!\processador|FD|soma1inv|Add0~9_sumout\ & (!\processador|FD|BancoReg|saidaA[28]~3_combout\ & !\processador|FD|soma1inv|Add0~13_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit27|soma|Add1~0_combout\ & ( !\processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout\ 
-- & ( (!\processador|FD|BancoReg|saidaA[29]~2_combout\ & ((!\processador|FD|soma1inv|Add0~9_sumout\) # ((!\processador|FD|BancoReg|saidaA[28]~3_combout\) # (!\processador|FD|soma1inv|Add0~13_sumout\)))) # (\processador|FD|BancoReg|saidaA[29]~2_combout\ & 
-- (!\processador|FD|soma1inv|Add0~9_sumout\ & ((!\processador|FD|BancoReg|saidaA[28]~3_combout\) # (!\processador|FD|soma1inv|Add0~13_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[29]~2_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~9_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[28]~3_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~13_sumout\,
	datae => \processador|FD|ULA_bit27|soma|ALT_INV_Add1~0_combout\,
	dataf => \processador|FD|ULA_bit27|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|ULA_bit29|soma|Add1~0_combout\);

\processador|FD|ULA_bit31|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout\ = ( \processador|FD|ULA_bit29|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit16|Muxao|Equal0~0_combout\ & ( !\processador|FD|BancoReg|saidaA[31]~0_combout\ $ (!\processador|FD|soma1inv|Add0~1_sumout\ $ 
-- (((\processador|FD|BancoReg|saidaA[30]~1_combout\ & \processador|FD|soma1inv|Add0~5_sumout\)))) ) ) ) # ( !\processador|FD|ULA_bit29|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit16|Muxao|Equal0~0_combout\ & ( 
-- !\processador|FD|BancoReg|saidaA[31]~0_combout\ $ (!\processador|FD|soma1inv|Add0~1_sumout\ $ (((\processador|FD|soma1inv|Add0~5_sumout\) # (\processador|FD|BancoReg|saidaA[30]~1_combout\)))) ) ) ) # ( \processador|FD|ULA_bit29|soma|Add1~0_combout\ & ( 
-- !\processador|FD|ULA_bit16|Muxao|Equal0~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[31]~0_combout\ & (!\processador|FD|soma1inv|Add0~1_sumout\ & (\processador|FD|BancoReg|saidaA[30]~1_combout\ & \processador|FD|soma1inv|Add0~5_sumout\))) # 
-- (\processador|FD|BancoReg|saidaA[31]~0_combout\ & (\processador|FD|soma1inv|Add0~1_sumout\ & ((!\processador|FD|BancoReg|saidaA[30]~1_combout\) # (!\processador|FD|soma1inv|Add0~5_sumout\)))) ) ) ) # ( !\processador|FD|ULA_bit29|soma|Add1~0_combout\ & ( 
-- !\processador|FD|ULA_bit16|Muxao|Equal0~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[31]~0_combout\ & (!\processador|FD|soma1inv|Add0~1_sumout\ & ((\processador|FD|soma1inv|Add0~5_sumout\) # (\processador|FD|BancoReg|saidaA[30]~1_combout\)))) # 
-- (\processador|FD|BancoReg|saidaA[31]~0_combout\ & (\processador|FD|soma1inv|Add0~1_sumout\ & (!\processador|FD|BancoReg|saidaA[30]~1_combout\ & !\processador|FD|soma1inv|Add0~5_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100010001000000100010001100001101001100110010110011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[31]~0_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~1_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[30]~1_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~5_sumout\,
	datae => \processador|FD|ULA_bit29|soma|ALT_INV_Add1~0_combout\,
	dataf => \processador|FD|ULA_bit16|Muxao|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout\);

\processador|FD|ULA_bit31|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout\ = (\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ((!\processador|FD|BancoReg|saidaA[31]~0_combout\ & (\processador|FD|soma1inv|Add0~1_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~2_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[31]~0_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\) # (\processador|FD|soma1inv|Add0~1_sumout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000000000001011100000000000101110000000000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[31]~0_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~1_sumout\,
	datac => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout\);

\processador|FD|result_slt[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|result_slt[0]~0_combout\ = ( \processador|FD|ULA_bit29|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[31]~0_combout\ & (!\processador|FD|soma1inv|Add0~1_sumout\ & 
-- ((\processador|FD|soma1inv|Add0~5_sumout\) # (\processador|FD|BancoReg|saidaA[30]~1_combout\)))) # (\processador|FD|BancoReg|saidaA[31]~0_combout\ & (\processador|FD|soma1inv|Add0~1_sumout\ & (!\processador|FD|BancoReg|saidaA[30]~1_combout\ & 
-- !\processador|FD|soma1inv|Add0~5_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit29|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[31]~0_combout\ & (!\processador|FD|soma1inv|Add0~1_sumout\ 
-- & ((\processador|FD|soma1inv|Add0~5_sumout\) # (\processador|FD|BancoReg|saidaA[30]~1_combout\)))) # (\processador|FD|BancoReg|saidaA[31]~0_combout\ & (\processador|FD|soma1inv|Add0~1_sumout\ & (!\processador|FD|BancoReg|saidaA[30]~1_combout\ & 
-- !\processador|FD|soma1inv|Add0~5_sumout\))) ) ) ) # ( \processador|FD|ULA_bit29|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[31]~0_combout\ & (!\processador|FD|soma1inv|Add0~1_sumout\ 
-- & ((\processador|FD|soma1inv|Add0~5_sumout\) # (\processador|FD|BancoReg|saidaA[30]~1_combout\)))) # (\processador|FD|BancoReg|saidaA[31]~0_combout\ & (\processador|FD|soma1inv|Add0~1_sumout\ & (!\processador|FD|BancoReg|saidaA[30]~1_combout\ & 
-- !\processador|FD|soma1inv|Add0~5_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit29|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[31]~0_combout\ & 
-- (!\processador|FD|soma1inv|Add0~1_sumout\ & (\processador|FD|BancoReg|saidaA[30]~1_combout\ & \processador|FD|soma1inv|Add0~5_sumout\))) # (\processador|FD|BancoReg|saidaA[31]~0_combout\ & (\processador|FD|soma1inv|Add0~1_sumout\ & 
-- ((!\processador|FD|BancoReg|saidaA[30]~1_combout\) # (!\processador|FD|soma1inv|Add0~5_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011000000110001000100000011000100010000001100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[31]~0_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~1_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[30]~1_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~5_sumout\,
	datae => \processador|FD|ULA_bit29|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit29|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|result_slt[0]~0_combout\);

\processador|FD|saidaULA_final[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[0]~2_combout\ = ( \processador|FD|result_slt[0]~0_combout\ & ( \processador|FD|saidaULA_final[0]~1_combout\ ) ) # ( !\processador|FD|result_slt[0]~0_combout\ & ( \processador|FD|saidaULA_final[0]~1_combout\ ) ) # ( 
-- \processador|FD|result_slt[0]~0_combout\ & ( !\processador|FD|saidaULA_final[0]~1_combout\ & ( (\processador|FD|Equal2~0_combout\ & (!\processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout\ & ((!\processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout\) # 
-- (\processador|UC|UC_ULA|ULActrl[1]~4_combout\)))) ) ) ) # ( !\processador|FD|result_slt[0]~0_combout\ & ( !\processador|FD|saidaULA_final[0]~1_combout\ & ( (\processador|FD|Equal2~0_combout\ & (((\processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout\ & 
-- !\processador|UC|UC_ULA|ULActrl[1]~4_combout\)) # (\processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000001111000010110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~0_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	datac => \processador|FD|ALT_INV_Equal2~0_combout\,
	datad => \processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~1_combout\,
	datae => \processador|FD|ALT_INV_result_slt[0]~0_combout\,
	dataf => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	combout => \processador|FD|saidaULA_final[0]~2_combout\);

\processador|FD|muxULAram|saida_MUX[31]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[31]~64_combout\ = ( \processador|FD|saidaULA_final[29]~31_combout\ & ( \processador|FD|muxULAram|Equal2~0_combout\ ) ) # ( !\processador|FD|saidaULA_final[29]~31_combout\ & ( \processador|FD|muxULAram|Equal2~0_combout\ 
-- & ( (\processador|FD|saidaULA_final[0]~0_combout\ & (((\processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout\ & !\processador|UC|UC_ULA|ULActrl[1]~4_combout\)) # (\processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~0_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	datac => \processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~1_combout\,
	datad => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datae => \processador|FD|ALT_INV_saidaULA_final[29]~31_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_Equal2~0_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[31]~64_combout\);

\processador|FD|memRAM|ram~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[31]~32_combout\,
	ena => \processador|FD|memRAM|ram~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~97_q\);

\processador|FD|memRAM|ram~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[31]~32_combout\,
	ena => \processador|FD|memRAM|ram~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~65_q\);

\processador|FD|muxULAram|saida_MUX[31]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[31]~65_combout\ = ( \processador|FD|memRAM|ram~97_q\ & ( \processador|FD|memRAM|ram~65_q\ & ( ((\processador|FD|muxULAram|saida_MUX[31]~64_combout\) # (\processador|FD|muxULAram|saida_MUX[22]~45_combout\)) # 
-- (\processador|FD|muxULAram|Equal1~0_combout\) ) ) ) # ( !\processador|FD|memRAM|ram~97_q\ & ( \processador|FD|memRAM|ram~65_q\ & ( (((!\processador|FD|saidaULA_final[0]~2_combout\ & \processador|FD|muxULAram|Equal1~0_combout\)) # 
-- (\processador|FD|muxULAram|saida_MUX[31]~64_combout\)) # (\processador|FD|muxULAram|saida_MUX[22]~45_combout\) ) ) ) # ( \processador|FD|memRAM|ram~97_q\ & ( !\processador|FD|memRAM|ram~65_q\ & ( (((\processador|FD|saidaULA_final[0]~2_combout\ & 
-- \processador|FD|muxULAram|Equal1~0_combout\)) # (\processador|FD|muxULAram|saida_MUX[31]~64_combout\)) # (\processador|FD|muxULAram|saida_MUX[22]~45_combout\) ) ) ) # ( !\processador|FD|memRAM|ram~97_q\ & ( !\processador|FD|memRAM|ram~65_q\ & ( 
-- (\processador|FD|muxULAram|saida_MUX[31]~64_combout\) # (\processador|FD|muxULAram|saida_MUX[22]~45_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000111111111111100101111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~2_combout\,
	datab => \processador|FD|muxULAram|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|muxULAram|ALT_INV_saida_MUX[22]~45_combout\,
	datad => \processador|FD|muxULAram|ALT_INV_saida_MUX[31]~64_combout\,
	datae => \processador|FD|memRAM|ALT_INV_ram~97_q\,
	dataf => \processador|FD|memRAM|ALT_INV_ram~65_q\,
	combout => \processador|FD|muxULAram|saida_MUX[31]~65_combout\);

\processador|FD|BancoReg|registrador~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[31]~65_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~69_q\);

\processador|FD|BancoReg|registrador~1062\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1062_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~69_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~69_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1062_combout\);

\processador|FD|BancoReg|registrador~1063\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1063_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~325_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~325_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1063_combout\);

\processador|FD|BancoReg|registrador~805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[31]~65_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~805_q\);

\processador|FD|BancoReg|registrador~1064\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1064_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~805_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~805_q\,
	combout => \processador|FD|BancoReg|registrador~1064_combout\);

\processador|FD|BancoReg|registrador~1061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[31]~65_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1061_q\);

\processador|FD|BancoReg|registrador~1065\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1065_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1061_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1061_q\,
	combout => \processador|FD|BancoReg|registrador~1065_combout\);

\processador|FD|BancoReg|registrador~1066\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1066_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1065_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1064_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1063_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1062_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1062_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1063_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1064_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1065_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1066_combout\);

\processador|FD|BancoReg|saidaA[31]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[31]~0_combout\ = (\processador|FD|BancoReg|registrador~1066_combout\ & !\processador|FD|BancoReg|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1066_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	combout => \processador|FD|BancoReg|saidaA[31]~0_combout\);

\processador|FD|ULA_bit31|Muxao|saida_MUX~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout\ = ( \processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (\processador|FD|soma1inv|Add0~1_sumout\) # (\processador|FD|BancoReg|saidaA[31]~0_combout\) ) ) ) # 
-- ( !\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (\processador|FD|BancoReg|saidaA[31]~0_combout\ & \processador|FD|soma1inv|Add0~1_sumout\) ) ) ) # ( \processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ( 
-- !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[31]~0_combout\ & (!\processador|FD|soma1inv|Add0~1_sumout\ & ((\processador|FD|ULA_bit30|Muxao|saida_MUX~3_combout\) # (\processador|FD|ULA_bit30|soma|Add1~1_combout\)))) 
-- # (\processador|FD|BancoReg|saidaA[31]~0_combout\ & (\processador|FD|soma1inv|Add0~1_sumout\ & (!\processador|FD|ULA_bit30|soma|Add1~1_combout\ & !\processador|FD|ULA_bit30|Muxao|saida_MUX~3_combout\))) ) ) ) # ( 
-- !\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( !\processador|FD|BancoReg|saidaA[31]~0_combout\ $ (!\processador|FD|soma1inv|Add0~1_sumout\ $ (((\processador|FD|ULA_bit30|Muxao|saida_MUX~3_combout\) # 
-- (\processador|FD|ULA_bit30|soma|Add1~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001000110001000100000010001000100010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[31]~0_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~1_sumout\,
	datac => \processador|FD|ULA_bit30|soma|ALT_INV_Add1~1_combout\,
	datad => \processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~3_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout\);

\processador|FD|ULA_bit28|Muxao|saida_MUX~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit28|Muxao|saida_MUX~3_combout\ = ( \processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (\processador|FD|soma1inv|Add0~13_sumout\) # (\processador|FD|BancoReg|saidaA[28]~3_combout\) ) ) ) 
-- # ( !\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (\processador|FD|BancoReg|saidaA[28]~3_combout\ & \processador|FD|soma1inv|Add0~13_sumout\) ) ) ) # ( \processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ( 
-- !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( (!\processador|FD|BancoReg|saidaA[28]~3_combout\ & (!\processador|FD|soma1inv|Add0~13_sumout\ & ((\processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout\) # (\processador|FD|ULA_bit27|soma|Add1~0_combout\)))) 
-- # (\processador|FD|BancoReg|saidaA[28]~3_combout\ & (\processador|FD|soma1inv|Add0~13_sumout\ & (!\processador|FD|ULA_bit27|soma|Add1~0_combout\ & !\processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( !\processador|FD|BancoReg|saidaA[28]~3_combout\ $ (!\processador|FD|soma1inv|Add0~13_sumout\ $ (((\processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout\) # 
-- (\processador|FD|ULA_bit27|soma|Add1~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001000110001000100000010001000100010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[28]~3_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~13_sumout\,
	datac => \processador|FD|ULA_bit27|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|FD|ULA_bit27|Muxao|ALT_INV_saida_MUX~0_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit28|Muxao|saida_MUX~3_combout\);

\processador|FD|ULA_bit29|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout\ = ( \processador|FD|ULA_bit27|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit16|Muxao|Equal0~0_combout\ & ( !\processador|FD|BancoReg|saidaA[29]~2_combout\ $ (!\processador|FD|soma1inv|Add0~9_sumout\ $ 
-- (((\processador|FD|BancoReg|saidaA[28]~3_combout\ & \processador|FD|soma1inv|Add0~13_sumout\)))) ) ) ) # ( !\processador|FD|ULA_bit27|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit16|Muxao|Equal0~0_combout\ & ( 
-- !\processador|FD|BancoReg|saidaA[29]~2_combout\ $ (!\processador|FD|soma1inv|Add0~9_sumout\ $ (((\processador|FD|soma1inv|Add0~13_sumout\) # (\processador|FD|BancoReg|saidaA[28]~3_combout\)))) ) ) ) # ( \processador|FD|ULA_bit27|soma|Add1~1_combout\ & ( 
-- !\processador|FD|ULA_bit16|Muxao|Equal0~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[29]~2_combout\ & (!\processador|FD|soma1inv|Add0~9_sumout\ & (\processador|FD|BancoReg|saidaA[28]~3_combout\ & \processador|FD|soma1inv|Add0~13_sumout\))) # 
-- (\processador|FD|BancoReg|saidaA[29]~2_combout\ & (\processador|FD|soma1inv|Add0~9_sumout\ & ((!\processador|FD|BancoReg|saidaA[28]~3_combout\) # (!\processador|FD|soma1inv|Add0~13_sumout\)))) ) ) ) # ( !\processador|FD|ULA_bit27|soma|Add1~1_combout\ & ( 
-- !\processador|FD|ULA_bit16|Muxao|Equal0~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[29]~2_combout\ & (!\processador|FD|soma1inv|Add0~9_sumout\ & ((\processador|FD|soma1inv|Add0~13_sumout\) # (\processador|FD|BancoReg|saidaA[28]~3_combout\)))) # 
-- (\processador|FD|BancoReg|saidaA[29]~2_combout\ & (\processador|FD|soma1inv|Add0~9_sumout\ & (!\processador|FD|BancoReg|saidaA[28]~3_combout\ & !\processador|FD|soma1inv|Add0~13_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100010001000000100010001100001101001100110010110011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[29]~2_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~9_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[28]~3_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~13_sumout\,
	datae => \processador|FD|ULA_bit27|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit16|Muxao|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout\);

\processador|FD|ULA_bit29|Muxao|saida_MUX~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit29|Muxao|saida_MUX~2_combout\ = (\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ((!\processador|FD|BancoReg|saidaA[29]~2_combout\ & (\processador|FD|soma1inv|Add0~9_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~2_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[29]~2_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\) # (\processador|FD|soma1inv|Add0~9_sumout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000000000001011100000000000101110000000000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[29]~2_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~9_sumout\,
	datac => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit29|Muxao|saida_MUX~2_combout\);

\processador|FD|ULA_bit26|Muxao|saida_MUX~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit26|Muxao|saida_MUX~2_combout\ = ( \processador|FD|ULA_bit24|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit16|Muxao|Equal0~0_combout\ & ( !\processador|FD|BancoReg|saidaA[26]~5_combout\ $ (!\processador|FD|soma1inv|Add0~21_sumout\ 
-- $ (((\processador|FD|BancoReg|saidaA[25]~6_combout\ & \processador|FD|soma1inv|Add0~25_sumout\)))) ) ) ) # ( !\processador|FD|ULA_bit24|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit16|Muxao|Equal0~0_combout\ & ( 
-- !\processador|FD|BancoReg|saidaA[26]~5_combout\ $ (!\processador|FD|soma1inv|Add0~21_sumout\ $ (((\processador|FD|soma1inv|Add0~25_sumout\) # (\processador|FD|BancoReg|saidaA[25]~6_combout\)))) ) ) ) # ( \processador|FD|ULA_bit24|soma|Add1~0_combout\ & ( 
-- !\processador|FD|ULA_bit16|Muxao|Equal0~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[26]~5_combout\ & (!\processador|FD|soma1inv|Add0~21_sumout\ & (\processador|FD|BancoReg|saidaA[25]~6_combout\ & \processador|FD|soma1inv|Add0~25_sumout\))) # 
-- (\processador|FD|BancoReg|saidaA[26]~5_combout\ & (\processador|FD|soma1inv|Add0~21_sumout\ & ((!\processador|FD|BancoReg|saidaA[25]~6_combout\) # (!\processador|FD|soma1inv|Add0~25_sumout\)))) ) ) ) # ( !\processador|FD|ULA_bit24|soma|Add1~0_combout\ & ( 
-- !\processador|FD|ULA_bit16|Muxao|Equal0~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[26]~5_combout\ & (!\processador|FD|soma1inv|Add0~21_sumout\ & ((\processador|FD|soma1inv|Add0~25_sumout\) # (\processador|FD|BancoReg|saidaA[25]~6_combout\)))) # 
-- (\processador|FD|BancoReg|saidaA[26]~5_combout\ & (\processador|FD|soma1inv|Add0~21_sumout\ & (!\processador|FD|BancoReg|saidaA[25]~6_combout\ & !\processador|FD|soma1inv|Add0~25_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100010001000000100010001100001101001100110010110011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[26]~5_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~21_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[25]~6_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~25_sumout\,
	datae => \processador|FD|ULA_bit24|soma|ALT_INV_Add1~0_combout\,
	dataf => \processador|FD|ULA_bit16|Muxao|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|ULA_bit26|Muxao|saida_MUX~2_combout\);

\processador|FD|ULA_bit26|Muxao|saida_MUX~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit26|Muxao|saida_MUX~3_combout\ = (\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ((!\processador|FD|BancoReg|saidaA[26]~5_combout\ & (\processador|FD|soma1inv|Add0~21_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~2_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[26]~5_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\) # (\processador|FD|soma1inv|Add0~21_sumout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000000000001011100000000000101110000000000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[26]~5_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~21_sumout\,
	datac => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit26|Muxao|saida_MUX~3_combout\);

\processador|FD|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|Equal0~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( !\processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[24]~7_combout\ & ((!\processador|FD|soma1inv|Add0~29_sumout\) # 
-- (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\))) # (\processador|FD|BancoReg|saidaA[24]~7_combout\ & (!\processador|FD|soma1inv|Add0~29_sumout\ & !\processador|UC|UC_ULA|ULActrl[0]~2_combout\)) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ( 
-- !\processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & (!\processador|FD|BancoReg|saidaA[24]~7_combout\ $ (!\processador|FD|soma1inv|Add0~29_sumout\ $ (\processador|FD|ULA_bit23|soma|Add1~0_combout\)))) 
-- # (\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & ((!\processador|FD|BancoReg|saidaA[24]~7_combout\ & ((\processador|FD|ULA_bit23|soma|Add1~0_combout\) # (\processador|FD|soma1inv|Add0~29_sumout\))) # (\processador|FD|BancoReg|saidaA[24]~7_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~29_sumout\) # (!\processador|FD|ULA_bit23|soma|Add1~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101111110111011101000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[24]~7_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~29_sumout\,
	datac => \processador|FD|ULA_bit23|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	dataf => \processador|FD|ULA_bit22|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|Equal0~0_combout\);

\processador|FD|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|Equal0~1_combout\ = ( !\processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[0]~30_combout\ & ((!\processador|FD|soma1inv|Add0~125_sumout\) # (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ $ 
-- (!\processador|UC|UC_ULA|ULActrl[1]~4_combout\)))) # (\processador|FD|BancoReg|saidaA[0]~30_combout\ & ((!\processador|FD|soma1inv|Add0~125_sumout\ & (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ $ (!\processador|UC|UC_ULA|ULActrl[1]~4_combout\))) # 
-- (\processador|FD|soma1inv|Add0~125_sumout\ & (!\processador|UC|UC_ULA|ULActrl[0]~2_combout\ & !\processador|UC|UC_ULA|ULActrl[1]~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001111011101000000000000000000010011110111010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[0]~30_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~125_sumout\,
	datac => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	datae => \processador|FD|ULA_bit1|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|Equal0~1_combout\);

\processador|FD|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|Equal0~2_combout\ = ( \processador|FD|Equal0~1_combout\ & ( (!\processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout\ & (!\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout\ & (!\processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout\ & 
-- !\processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit2|Muxao|ALT_INV_saida_MUX~0_combout\,
	datab => \processador|FD|ULA_bit3|Muxao|ALT_INV_saida_MUX~0_combout\,
	datac => \processador|FD|ULA_bit4|Muxao|ALT_INV_saida_MUX~1_combout\,
	datad => \processador|FD|ULA_bit5|Muxao|ALT_INV_saida_MUX~0_combout\,
	datae => \processador|FD|ALT_INV_Equal0~1_combout\,
	combout => \processador|FD|Equal0~2_combout\);

\processador|FD|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|Equal0~3_combout\ = ( \processador|FD|Equal0~2_combout\ & ( (!\processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout\ & (!\processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout\ & (!\processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout\ & 
-- !\processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit6|Muxao|ALT_INV_saida_MUX~0_combout\,
	datab => \processador|FD|ULA_bit7|Muxao|ALT_INV_saida_MUX~1_combout\,
	datac => \processador|FD|ULA_bit8|Muxao|ALT_INV_saida_MUX~0_combout\,
	datad => \processador|FD|ULA_bit9|Muxao|ALT_INV_saida_MUX~1_combout\,
	datae => \processador|FD|ALT_INV_Equal0~2_combout\,
	combout => \processador|FD|Equal0~3_combout\);

\processador|FD|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|Equal0~4_combout\ = ( \processador|FD|Equal0~3_combout\ & ( (!\processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout\ & (!\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout\ & (!\processador|FD|ULA_bit12|Muxao|saida_MUX~1_combout\ & 
-- !\processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit10|Muxao|ALT_INV_saida_MUX~0_combout\,
	datab => \processador|FD|ULA_bit11|Muxao|ALT_INV_saida_MUX~0_combout\,
	datac => \processador|FD|ULA_bit12|Muxao|ALT_INV_saida_MUX~1_combout\,
	datad => \processador|FD|ULA_bit13|Muxao|ALT_INV_saida_MUX~0_combout\,
	datae => \processador|FD|ALT_INV_Equal0~3_combout\,
	combout => \processador|FD|Equal0~4_combout\);

\processador|FD|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|Equal0~5_combout\ = ( \processador|FD|Equal0~4_combout\ & ( (!\processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout\ & (!\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout\ & (!\processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout\ & 
-- !\processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit14|Muxao|ALT_INV_saida_MUX~1_combout\,
	datab => \processador|FD|ULA_bit15|Muxao|ALT_INV_saida_MUX~0_combout\,
	datac => \processador|FD|ULA_bit16|Muxao|ALT_INV_saida_MUX~0_combout\,
	datad => \processador|FD|ULA_bit17|Muxao|ALT_INV_saida_MUX~1_combout\,
	datae => \processador|FD|ALT_INV_Equal0~4_combout\,
	combout => \processador|FD|Equal0~5_combout\);

\processador|FD|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|Equal0~6_combout\ = ( !\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout\ & ( \processador|FD|Equal0~5_combout\ & ( (!\processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout\ & (!\processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout\ & 
-- (!\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout\ & !\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit18|Muxao|ALT_INV_saida_MUX~0_combout\,
	datab => \processador|FD|ULA_bit19|Muxao|ALT_INV_saida_MUX~1_combout\,
	datac => \processador|FD|ULA_bit20|Muxao|ALT_INV_saida_MUX~0_combout\,
	datad => \processador|FD|ULA_bit21|Muxao|ALT_INV_saida_MUX~0_combout\,
	datae => \processador|FD|ULA_bit23|Muxao|ALT_INV_saida_MUX~0_combout\,
	dataf => \processador|FD|ALT_INV_Equal0~5_combout\,
	combout => \processador|FD|Equal0~6_combout\);

\processador|FD|Equal0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|Equal0~7_combout\ = ( \processador|FD|Equal0~0_combout\ & ( \processador|FD|Equal0~6_combout\ & ( (!\processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout\ & (!\processador|FD|ULA_bit26|Muxao|saida_MUX~3_combout\ & 
-- ((!\processador|FD|ULA_bit26|Muxao|saida_MUX~2_combout\) # (\processador|UC|UC_ULA|ULActrl[1]~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	datab => \processador|FD|ULA_bit25|Muxao|ALT_INV_saida_MUX~0_combout\,
	datac => \processador|FD|ULA_bit26|Muxao|ALT_INV_saida_MUX~2_combout\,
	datad => \processador|FD|ULA_bit26|Muxao|ALT_INV_saida_MUX~3_combout\,
	datae => \processador|FD|ALT_INV_Equal0~0_combout\,
	dataf => \processador|FD|ALT_INV_Equal0~6_combout\,
	combout => \processador|FD|Equal0~7_combout\);

\processador|FD|Equal0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|Equal0~8_combout\ = ( !\processador|FD|ULA_bit29|Muxao|saida_MUX~2_combout\ & ( \processador|FD|Equal0~7_combout\ & ( (!\processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout\ & (!\processador|FD|ULA_bit28|Muxao|saida_MUX~3_combout\ & 
-- ((!\processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout\) # (\processador|UC|UC_ULA|ULActrl[1]~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	datab => \processador|FD|ULA_bit27|Muxao|ALT_INV_saida_MUX~1_combout\,
	datac => \processador|FD|ULA_bit28|Muxao|ALT_INV_saida_MUX~3_combout\,
	datad => \processador|FD|ULA_bit29|Muxao|ALT_INV_saida_MUX~1_combout\,
	datae => \processador|FD|ULA_bit29|Muxao|ALT_INV_saida_MUX~2_combout\,
	dataf => \processador|FD|ALT_INV_Equal0~7_combout\,
	combout => \processador|FD|Equal0~8_combout\);

\processador|FD|LogicAND|andOUT~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|LogicAND|andOUT~0_combout\ = (!\processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout\ & (!\processador|FD|ULA_bit30|Muxao|saida_MUX~2_combout\ & (\processador|FD|Equal0~8_combout\ & \processador|UC|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~2_combout\,
	datab => \processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~2_combout\,
	datac => \processador|FD|ALT_INV_Equal0~8_combout\,
	datad => \processador|UC|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|LogicAND|andOUT~0_combout\);

\processador|FD|LogicAND2|andOUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|LogicAND2|andOUT~combout\ = ( \processador|FD|Equal0~8_combout\ & ( (\processador|UC|palavraControle[1]~0_combout\ & (\processador|UC|Equal0~0_combout\ & ((\processador|FD|ULA_bit30|Muxao|saida_MUX~2_combout\) # 
-- (\processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout\)))) ) ) # ( !\processador|FD|Equal0~8_combout\ & ( (\processador|UC|palavraControle[1]~0_combout\ & \processador|UC|Equal0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000010001000100010001000100010000000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[1]~0_combout\,
	datab => \processador|UC|ALT_INV_Equal0~0_combout\,
	datac => \processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~2_combout\,
	datad => \processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~2_combout\,
	datae => \processador|FD|ALT_INV_Equal0~8_combout\,
	combout => \processador|FD|LogicAND2|andOUT~combout\);

\processador|UC|palavraControle[13]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|palavraControle[13]~6_combout\ = ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( \processador|FD|fetchInstruction|PC|DOUT\(6) & ( (\processador|FD|fetchInstruction|PC|DOUT\(5) & (\processador|FD|fetchInstruction|PC|DOUT\(4) & 
-- (\processador|FD|fetchInstruction|PC|DOUT\(3) & \processador|FD|fetchInstruction|PC|DOUT\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	combout => \processador|UC|palavraControle[13]~6_combout\);

\processador|UC|palavraControle[11]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|palavraControle[11]~3_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~6_combout\ & \processador|UC|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~6_combout\,
	datab => \processador|UC|ALT_INV_Equal1~0_combout\,
	combout => \processador|UC|palavraControle[11]~3_combout\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~49_combout\ = ( !\processador|UC|palavraControle[13]~6_combout\ & ( (!\processador|UC|palavraControle[11]~3_combout\ & ((!\processador|FD|LogicAND|andOUT~0_combout\ & 
-- ((!\processador|FD|LogicAND2|andOUT~combout\ & ((\processador|FD|fetchInstruction|SOMA|Add0~1_sumout\))) # (\processador|FD|LogicAND2|andOUT~combout\ & (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout\)))) # 
-- (\processador|FD|LogicAND|andOUT~0_combout\ & (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout\)))) ) ) # ( \processador|UC|palavraControle[13]~6_combout\ & ( (((\processador|FD|BancoReg|saidaA[2]~28_combout\ & 
-- ((!\processador|UC|palavraControle[11]~3_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110101010101000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~1_sumout\,
	datab => \processador|FD|LogicAND|ALT_INV_andOUT~0_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[2]~28_combout\,
	datad => \processador|FD|LogicAND2|ALT_INV_andOUT~combout\,
	datae => \processador|UC|ALT_INV_palavraControle[13]~6_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[11]~3_combout\,
	datag => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~1_sumout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~49_combout\);

\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

\processador|FD|fetchInstruction|PC|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~49_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(2));

\processador|FD|fetchInstruction|ROM|memROM~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~0_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(6) & ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( (\processador|FD|fetchInstruction|PC|DOUT\(2) & (\processador|FD|fetchInstruction|PC|DOUT\(3) & 
-- (\processador|FD|fetchInstruction|PC|DOUT\(4) & \processador|FD|fetchInstruction|PC|DOUT\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	combout => \processador|FD|fetchInstruction|ROM|memROM~0_combout\);

\processador|FD|BancoReg|registrador~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[6]~14_combout\,
	ena => \processador|FD|BancoReg|registrador~1223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~44_q\);

\processador|FD|BancoReg|registrador~1187\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1187_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~44_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~44_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1187_combout\);

\processador|FD|BancoReg|registrador~1188\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1188_combout\ = (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|BancoReg|registrador~300_q\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~300_q\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1188_combout\);

\processador|FD|BancoReg|registrador~780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[6]~14_combout\,
	ena => \processador|FD|BancoReg|registrador~1225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~780_q\);

\processador|FD|BancoReg|registrador~1189\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1189_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~780_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~780_q\,
	combout => \processador|FD|BancoReg|registrador~1189_combout\);

\processador|FD|BancoReg|registrador~1036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[6]~14_combout\,
	ena => \processador|FD|BancoReg|registrador~1226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1036_q\);

\processador|FD|BancoReg|registrador~1190\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1190_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~3_combout\ & 
-- \processador|FD|BancoReg|registrador~1036_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1036_q\,
	combout => \processador|FD|BancoReg|registrador~1190_combout\);

\processador|FD|BancoReg|registrador~1191\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1191_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1190_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1189_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( \processador|FD|BancoReg|registrador~1188_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1187_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1187_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1188_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1189_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1190_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|FD|BancoReg|registrador~1191_combout\);

\processador|FD|BancoReg|saidaA[6]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[6]~24_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1191_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1191_combout\,
	combout => \processador|FD|BancoReg|saidaA[6]~24_combout\);

\processador|FD|fetchInstruction|ROM|memROM~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~35_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(6) & ( (\processador|FD|fetchInstruction|PC|DOUT\(2) & (\processador|FD|fetchInstruction|PC|DOUT\(3) & (\processador|FD|fetchInstruction|PC|DOUT\(4) & 
-- \processador|FD|fetchInstruction|PC|DOUT\(5)))) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(6) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(2) & (!\processador|FD|fetchInstruction|PC|DOUT\(4) $ (((\processador|FD|fetchInstruction|PC|DOUT\(5)) # 
-- (\processador|FD|fetchInstruction|PC|DOUT\(3)))))) # (\processador|FD|fetchInstruction|PC|DOUT\(2) & ((!\processador|FD|fetchInstruction|PC|DOUT\(3) & ((!\processador|FD|fetchInstruction|PC|DOUT\(4)) # (!\processador|FD|fetchInstruction|PC|DOUT\(5)))) # 
-- (\processador|FD|fetchInstruction|PC|DOUT\(3) & ((\processador|FD|fetchInstruction|PC|DOUT\(5)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100011001011011000000000000000111000110010110110000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	combout => \processador|FD|fetchInstruction|ROM|memROM~35_combout\);

\processador|FD|fetchInstruction|ROM|memROM~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~15_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(3) & ((!\processador|FD|fetchInstruction|PC|DOUT\(4) $ (!\processador|FD|fetchInstruction|PC|DOUT\(5))))) # (\processador|FD|fetchInstruction|PC|DOUT\(3) 
-- & ((!\processador|FD|fetchInstruction|PC|DOUT\(4) & (\processador|FD|fetchInstruction|PC|DOUT\(2))) # (\processador|FD|fetchInstruction|PC|DOUT\(4) & ((\processador|FD|fetchInstruction|PC|DOUT\(5))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110011010011000111001101001100011100110100110001110011010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~15_combout\);

\processador|FD|fetchInstruction|ROM|memROM~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~17_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(3) & (!\processador|FD|fetchInstruction|PC|DOUT\(5) $ (((!\processador|FD|fetchInstruction|PC|DOUT\(2)) # 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(4)))))) # (\processador|FD|fetchInstruction|PC|DOUT\(3) & ((!\processador|FD|fetchInstruction|PC|DOUT\(2) $ (\processador|FD|fetchInstruction|PC|DOUT\(5))) # (\processador|FD|fetchInstruction|PC|DOUT\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011111011011001001111101101100100111110110110010011111011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~17_combout\);

\processador|FD|fetchInstruction|SOMA|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMA|Add0~5_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(3) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~2\ ))
-- \processador|FD|fetchInstruction|SOMA|Add0~6\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(3) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	cin => \processador|FD|fetchInstruction|SOMA|Add0~2\,
	sumout => \processador|FD|fetchInstruction|SOMA|Add0~5_sumout\,
	cout => \processador|FD|fetchInstruction|SOMA|Add0~6\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~17_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~5_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~2\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~6\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~17_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~5_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~17_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~5_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~2\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~6\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~15_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~9_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~6\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~10\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~15_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~9_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~15_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~9_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~6\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~10\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & \processador|FD|fetchInstruction|ROM|memROM~35_combout\) ) + ( \processador|FD|fetchInstruction|SOMA|Add0~13_sumout\ ) + ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~10\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~14\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & \processador|FD|fetchInstruction|ROM|memROM~35_combout\) ) + ( \processador|FD|fetchInstruction|SOMA|Add0~13_sumout\ ) + ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~35_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~13_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~10\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~14\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~13_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~17_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~14\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~18\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~13_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~17_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~13_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~17_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~14\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~18\);

\processador|FD|fetchInstruction|PC|DOUT[13]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ = ( !\processador|UC|palavraControle[13]~6_combout\ & ( \processador|FD|Equal0~8_combout\ & ( (!\processador|UC|Equal0~0_combout\) # ((!\processador|UC|palavraControle[1]~0_combout\ & 
-- ((\processador|FD|ULA_bit30|Muxao|saida_MUX~2_combout\) # (\processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout\)))) ) ) ) # ( !\processador|UC|palavraControle[13]~6_combout\ & ( !\processador|FD|Equal0~8_combout\ & ( 
-- (!\processador|UC|palavraControle[1]~0_combout\) # (!\processador|UC|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110000000000000000011001110111011100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[1]~0_combout\,
	datab => \processador|UC|ALT_INV_Equal0~0_combout\,
	datac => \processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~2_combout\,
	datad => \processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~2_combout\,
	datae => \processador|UC|ALT_INV_palavraControle[13]~6_combout\,
	dataf => \processador|FD|ALT_INV_Equal0~8_combout\,
	combout => \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\);

\processador|FD|fetchInstruction|PC|DOUT[13]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ = ( !\processador|UC|palavraControle[11]~3_combout\ & ( \processador|FD|Equal0~8_combout\ & ( (!\processador|UC|Equal0~0_combout\) # ((!\processador|UC|palavraControle[1]~0_combout\ & 
-- ((\processador|FD|ULA_bit30|Muxao|saida_MUX~2_combout\) # (\processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout\)))) ) ) ) # ( !\processador|UC|palavraControle[11]~3_combout\ & ( !\processador|FD|Equal0~8_combout\ & ( 
-- (!\processador|UC|palavraControle[1]~0_combout\) # (!\processador|UC|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110000000000000000011001110111011100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[1]~0_combout\,
	datab => \processador|UC|ALT_INV_Equal0~0_combout\,
	datac => \processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~2_combout\,
	datad => \processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~2_combout\,
	datae => \processador|UC|ALT_INV_palavraControle[11]~3_combout\,
	dataf => \processador|FD|ALT_INV_Equal0~8_combout\,
	combout => \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~4_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|SOMA|Add0~17_sumout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|BancoReg|saidaA[6]~24_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~19_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~17_sumout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[6]~24_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~19_combout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~17_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~1_combout\,
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~4_combout\);

\processador|FD|fetchInstruction|PC|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~4_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(6));

\processador|FD|fetchInstruction|SOMA|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMA|Add0~21_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(7) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~18\ ))
-- \processador|FD|fetchInstruction|SOMA|Add0~22\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(7) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	cin => \processador|FD|fetchInstruction|SOMA|Add0~18\,
	sumout => \processador|FD|fetchInstruction|SOMA|Add0~21_sumout\,
	cout => \processador|FD|fetchInstruction|SOMA|Add0~22\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~16_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~21_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~18\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~22\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~16_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~21_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~16_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~21_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~18\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~22\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~5_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|SOMA|Add0~21_sumout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|BancoReg|saidaA[7]~31_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~14_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~21_sumout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[7]~31_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~14_combout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~21_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~1_combout\,
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~5_combout\);

\processador|FD|fetchInstruction|PC|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~5_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(7));

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~45_combout\ = ( !\processador|UC|palavraControle[13]~6_combout\ & ( (!\processador|UC|palavraControle[11]~3_combout\ & ((!\processador|FD|LogicAND2|andOUT~combout\ & 
-- ((!\processador|FD|LogicAND|andOUT~0_combout\ & ((\processador|FD|fetchInstruction|SOMA|Add0~5_sumout\))) # (\processador|FD|LogicAND|andOUT~0_combout\ & (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout\)))) # 
-- (\processador|FD|LogicAND2|andOUT~combout\ & (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout\)))) ) ) # ( \processador|UC|palavraControle[13]~6_combout\ & ( (((\processador|FD|BancoReg|saidaA[3]~27_combout\ & 
-- ((!\processador|UC|palavraControle[11]~3_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011010101010101000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~5_sumout\,
	datab => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~5_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[3]~27_combout\,
	datad => \processador|FD|LogicAND|ALT_INV_andOUT~0_combout\,
	datae => \processador|UC|ALT_INV_palavraControle[13]~6_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[11]~3_combout\,
	datag => \processador|FD|LogicAND2|ALT_INV_andOUT~combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~45_combout\);

\processador|FD|fetchInstruction|PC|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~45_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(3));

\processador|FD|fetchInstruction|SOMA|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMA|Add0~9_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(4) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~6\ ))
-- \processador|FD|fetchInstruction|SOMA|Add0~10\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(4) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	cin => \processador|FD|fetchInstruction|SOMA|Add0~6\,
	sumout => \processador|FD|fetchInstruction|SOMA|Add0~9_sumout\,
	cout => \processador|FD|fetchInstruction|SOMA|Add0~10\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~2_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|SOMA|Add0~9_sumout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|BancoReg|saidaA[4]~26_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~12_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~9_sumout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[4]~26_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~12_combout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~9_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~1_combout\,
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~2_combout\);

\processador|FD|fetchInstruction|PC|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~2_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(4));

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~3_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|SOMA|Add0~13_sumout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|BancoReg|saidaA[5]~25_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~18_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~13_sumout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[5]~25_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~18_combout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~13_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~1_combout\,
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~3_combout\);

\processador|FD|fetchInstruction|PC|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~3_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(5));

\processador|FD|BancoReg|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|Equal1~0_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & 
-- ((!\processador|FD|fetchInstruction|PC|DOUT\(5)) # ((!\processador|FD|fetchInstruction|ROM|memROM~2_combout\) # (\processador|FD|fetchInstruction|PC|DOUT\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~2_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	combout => \processador|FD|BancoReg|Equal1~0_combout\);

\processador|FD|BancoReg|saidaA[0]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[0]~30_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1221_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1221_combout\,
	combout => \processador|FD|BancoReg|saidaA[0]~30_combout\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~0_combout\ = (\processador|FD|BancoReg|saidaA[0]~30_combout\ & !\processador|UC|palavraControle[11]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[0]~30_combout\,
	datab => \processador|UC|ALT_INV_palavraControle[11]~3_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~0_combout\);

\processador|FD|fetchInstruction|PC|DOUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PC|DOUT[0]~0_combout\ = (\processador|UC|palavraControle[13]~6_combout\) # (\processador|UC|palavraControle[11]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[11]~3_combout\,
	datab => \processador|UC|ALT_INV_palavraControle[13]~6_combout\,
	combout => \processador|FD|fetchInstruction|PC|DOUT[0]~0_combout\);

\processador|FD|fetchInstruction|PC|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~0_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \processador|FD|fetchInstruction|PC|DOUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(0));

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~1_combout\ = (\processador|FD|BancoReg|saidaA[1]~29_combout\ & !\processador|UC|palavraControle[11]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[1]~29_combout\,
	datab => \processador|UC|ALT_INV_palavraControle[11]~3_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~1_combout\);

\processador|FD|fetchInstruction|PC|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~1_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \processador|FD|fetchInstruction|PC|DOUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(1));

\processador|FD|fetchInstruction|SOMA|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMA|Add0~25_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(8) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~22\ ))
-- \processador|FD|fetchInstruction|SOMA|Add0~26\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(8) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(8),
	cin => \processador|FD|fetchInstruction|SOMA|Add0~22\,
	sumout => \processador|FD|fetchInstruction|SOMA|Add0~25_sumout\,
	cout => \processador|FD|fetchInstruction|SOMA|Add0~26\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~25_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~22\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~26\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~25_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~25_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~22\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~26\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~6_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|SOMA|Add0~25_sumout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|BancoReg|saidaA[8]~23_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~20_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~25_sumout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[8]~23_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~20_combout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~25_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~1_combout\,
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~6_combout\);

\processador|FD|fetchInstruction|PC|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~6_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(8));

\processador|FD|fetchInstruction|SOMA|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMA|Add0~29_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(9) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~26\ ))
-- \processador|FD|fetchInstruction|SOMA|Add0~30\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(9) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(9),
	cin => \processador|FD|fetchInstruction|SOMA|Add0~26\,
	sumout => \processador|FD|fetchInstruction|SOMA|Add0~29_sumout\,
	cout => \processador|FD|fetchInstruction|SOMA|Add0~30\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~29_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~26\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~30\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~29_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~29_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~26\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~30\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~7_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|SOMA|Add0~29_sumout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|BancoReg|saidaA[9]~22_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~21_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~29_sumout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[9]~22_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~29_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~1_combout\,
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~7_combout\);

\processador|FD|fetchInstruction|PC|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~7_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(9));

\processador|FD|fetchInstruction|SOMA|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMA|Add0~33_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(10) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~30\ ))
-- \processador|FD|fetchInstruction|SOMA|Add0~34\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(10) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(10),
	cin => \processador|FD|fetchInstruction|SOMA|Add0~30\,
	sumout => \processador|FD|fetchInstruction|SOMA|Add0~33_sumout\,
	cout => \processador|FD|fetchInstruction|SOMA|Add0~34\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~33_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~30\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~34\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~33_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~33_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~30\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~34\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~8_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|SOMA|Add0~33_sumout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|BancoReg|saidaA[10]~21_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~33_sumout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[10]~21_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~33_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~1_combout\,
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~8_combout\);

\processador|FD|fetchInstruction|PC|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~8_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(10));

\processador|FD|fetchInstruction|SOMA|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMA|Add0~37_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(11) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~34\ ))
-- \processador|FD|fetchInstruction|SOMA|Add0~38\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(11) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(11),
	cin => \processador|FD|fetchInstruction|SOMA|Add0~34\,
	sumout => \processador|FD|fetchInstruction|SOMA|Add0~37_sumout\,
	cout => \processador|FD|fetchInstruction|SOMA|Add0~38\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~37_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~34\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~38\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~37_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~37_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~34\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~38\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~9_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|SOMA|Add0~37_sumout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|BancoReg|saidaA[11]~20_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~37_sumout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[11]~20_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~37_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~1_combout\,
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~9_combout\);

\processador|FD|fetchInstruction|PC|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~9_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(11));

\processador|FD|fetchInstruction|SOMA|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMA|Add0~41_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(12) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~38\ ))
-- \processador|FD|fetchInstruction|SOMA|Add0~42\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(12) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(12),
	cin => \processador|FD|fetchInstruction|SOMA|Add0~38\,
	sumout => \processador|FD|fetchInstruction|SOMA|Add0~41_sumout\,
	cout => \processador|FD|fetchInstruction|SOMA|Add0~42\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~41_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~38\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~42\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~41_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~41_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~38\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~42\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~10_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|SOMA|Add0~41_sumout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|BancoReg|saidaA[12]~19_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~41_sumout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[12]~19_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~41_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~1_combout\,
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~10_combout\);

\processador|FD|fetchInstruction|PC|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~10_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(12));

\processador|FD|fetchInstruction|SOMA|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMA|Add0~45_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(13) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~42\ ))
-- \processador|FD|fetchInstruction|SOMA|Add0~46\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(13) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(13),
	cin => \processador|FD|fetchInstruction|SOMA|Add0~42\,
	sumout => \processador|FD|fetchInstruction|SOMA|Add0~45_sumout\,
	cout => \processador|FD|fetchInstruction|SOMA|Add0~46\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~45_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~42\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~46\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~45_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~45_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~42\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~46\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~11_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|SOMA|Add0~45_sumout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|BancoReg|saidaA[13]~18_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~45_sumout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[13]~18_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~45_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~1_combout\,
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~11_combout\);

\processador|FD|fetchInstruction|PC|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~11_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(13));

\processador|FD|fetchInstruction|SOMA|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMA|Add0~49_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(14) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~46\ ))
-- \processador|FD|fetchInstruction|SOMA|Add0~50\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(14) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(14),
	cin => \processador|FD|fetchInstruction|SOMA|Add0~46\,
	sumout => \processador|FD|fetchInstruction|SOMA|Add0~49_sumout\,
	cout => \processador|FD|fetchInstruction|SOMA|Add0~50\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~49_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~46\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~50\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~49_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~49_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~46\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~50\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~12_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|SOMA|Add0~49_sumout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|BancoReg|saidaA[14]~17_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~49_sumout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[14]~17_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~49_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~1_combout\,
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~12_combout\);

\processador|FD|fetchInstruction|PC|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~12_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(14));

\processador|FD|fetchInstruction|SOMA|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMA|Add0~53_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(15) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~50\ ))
-- \processador|FD|fetchInstruction|SOMA|Add0~54\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(15) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(15),
	cin => \processador|FD|fetchInstruction|SOMA|Add0~50\,
	sumout => \processador|FD|fetchInstruction|SOMA|Add0~53_sumout\,
	cout => \processador|FD|fetchInstruction|SOMA|Add0~54\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~53_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~53_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~50\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~54\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~53_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~53_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~50\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~53_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~54\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~13_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|SOMA|Add0~53_sumout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|BancoReg|saidaA[15]~16_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~53_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~53_sumout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[15]~16_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~53_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~1_combout\,
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~13_combout\);

\processador|FD|fetchInstruction|PC|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~13_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(15));

\processador|FD|fetchInstruction|SOMA|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMA|Add0~57_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(16) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~54\ ))
-- \processador|FD|fetchInstruction|SOMA|Add0~58\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(16) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(16),
	cin => \processador|FD|fetchInstruction|SOMA|Add0~54\,
	sumout => \processador|FD|fetchInstruction|SOMA|Add0~57_sumout\,
	cout => \processador|FD|fetchInstruction|SOMA|Add0~58\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~16_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~57_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~54\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~58\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~16_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~57_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~16_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~57_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~54\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~58\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~14_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|SOMA|Add0~57_sumout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|BancoReg|saidaA[16]~15_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~57_sumout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[16]~15_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~57_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~1_combout\,
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~14_combout\);

\processador|FD|fetchInstruction|PC|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~14_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(16));

\processador|FD|fetchInstruction|SOMA|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMA|Add0~61_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(17) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~58\ ))
-- \processador|FD|fetchInstruction|SOMA|Add0~62\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(17) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(17),
	cin => \processador|FD|fetchInstruction|SOMA|Add0~58\,
	sumout => \processador|FD|fetchInstruction|SOMA|Add0~61_sumout\,
	cout => \processador|FD|fetchInstruction|SOMA|Add0~62\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~61_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~58\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~62\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~61_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~61_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~58\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~62\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~15_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|SOMA|Add0~61_sumout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|BancoReg|saidaA[17]~14_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~61_sumout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[17]~14_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~61_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~1_combout\,
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~15_combout\);

\processador|FD|fetchInstruction|PC|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~15_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(17));

\processador|FD|fetchInstruction|SOMA|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMA|Add0~65_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(18) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~62\ ))
-- \processador|FD|fetchInstruction|SOMA|Add0~66\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(18) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(18),
	cin => \processador|FD|fetchInstruction|SOMA|Add0~62\,
	sumout => \processador|FD|fetchInstruction|SOMA|Add0~65_sumout\,
	cout => \processador|FD|fetchInstruction|SOMA|Add0~66\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~65_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~62\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~66\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~65_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~65_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~62\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~66\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~16_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|SOMA|Add0~65_sumout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|BancoReg|saidaA[18]~13_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~21_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~65_sumout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[18]~13_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~65_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~1_combout\,
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~16_combout\);

\processador|FD|fetchInstruction|PC|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~16_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(18));

\processador|FD|fetchInstruction|SOMA|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMA|Add0~69_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(19) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~66\ ))
-- \processador|FD|fetchInstruction|SOMA|Add0~70\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(19) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(19),
	cin => \processador|FD|fetchInstruction|SOMA|Add0~66\,
	sumout => \processador|FD|fetchInstruction|SOMA|Add0~69_sumout\,
	cout => \processador|FD|fetchInstruction|SOMA|Add0~70\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~69_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~66\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~70\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~69_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~69_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~66\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~70\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~17_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|SOMA|Add0~69_sumout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|BancoReg|saidaA[19]~12_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~69_sumout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[19]~12_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~69_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~1_combout\,
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~17_combout\);

\processador|FD|fetchInstruction|PC|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~17_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(19));

\processador|FD|fetchInstruction|SOMA|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMA|Add0~73_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(20) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~70\ ))
-- \processador|FD|fetchInstruction|SOMA|Add0~74\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(20) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(20),
	cin => \processador|FD|fetchInstruction|SOMA|Add0~70\,
	sumout => \processador|FD|fetchInstruction|SOMA|Add0~73_sumout\,
	cout => \processador|FD|fetchInstruction|SOMA|Add0~74\);

\processador|FD|fetchInstruction|ROM|memROM~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~30_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & \processador|FD|fetchInstruction|ROM|memROM~25_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~25_combout\,
	combout => \processador|FD|fetchInstruction|ROM|memROM~30_combout\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~73_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~70\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~74\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~73_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~73_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~70\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~74\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~18_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|SOMA|Add0~73_sumout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|BancoReg|saidaA[20]~11_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~30_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~73_sumout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[20]~11_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~30_combout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~73_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~1_combout\,
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~18_combout\);

\processador|FD|fetchInstruction|PC|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~18_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(20));

\processador|FD|fetchInstruction|SOMA|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMA|Add0~77_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(21) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~74\ ))
-- \processador|FD|fetchInstruction|SOMA|Add0~78\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(21) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(21),
	cin => \processador|FD|fetchInstruction|SOMA|Add0~74\,
	sumout => \processador|FD|fetchInstruction|SOMA|Add0~77_sumout\,
	cout => \processador|FD|fetchInstruction|SOMA|Add0~78\);

\processador|FD|fetchInstruction|ROM|memROM~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~31_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & \processador|FD|fetchInstruction|ROM|memROM~26_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~26_combout\,
	combout => \processador|FD|fetchInstruction|ROM|memROM~31_combout\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~77_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~74\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~78\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~77_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~77_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~74\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~78\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~19_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|SOMA|Add0~77_sumout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|BancoReg|saidaA[21]~10_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~31_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~77_sumout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[21]~10_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~31_combout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~77_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~1_combout\,
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~19_combout\);

\processador|FD|fetchInstruction|PC|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~19_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(21));

\processador|FD|fetchInstruction|SOMA|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMA|Add0~81_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(22) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~78\ ))
-- \processador|FD|fetchInstruction|SOMA|Add0~82\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(22) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(22),
	cin => \processador|FD|fetchInstruction|SOMA|Add0~78\,
	sumout => \processador|FD|fetchInstruction|SOMA|Add0~81_sumout\,
	cout => \processador|FD|fetchInstruction|SOMA|Add0~82\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~81_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~78\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~82\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~81_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~81_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~78\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~82\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~20_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|SOMA|Add0~81_sumout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|BancoReg|saidaA[22]~9_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~81_sumout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[22]~9_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~81_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~1_combout\,
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~20_combout\);

\processador|FD|fetchInstruction|PC|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~20_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(22));

\processador|FD|fetchInstruction|SOMA|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMA|Add0~85_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(23) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~82\ ))
-- \processador|FD|fetchInstruction|SOMA|Add0~86\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(23) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(23),
	cin => \processador|FD|fetchInstruction|SOMA|Add0~82\,
	sumout => \processador|FD|fetchInstruction|SOMA|Add0~85_sumout\,
	cout => \processador|FD|fetchInstruction|SOMA|Add0~86\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~85_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~82\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~86\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~85_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~85_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~82\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~86\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~21_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|SOMA|Add0~85_sumout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|BancoReg|saidaA[23]~8_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~85_sumout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[23]~8_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~85_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~1_combout\,
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~21_combout\);

\processador|FD|fetchInstruction|PC|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~21_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(23));

\processador|FD|fetchInstruction|SOMA|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMA|Add0~89_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(24) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~86\ ))
-- \processador|FD|fetchInstruction|SOMA|Add0~90\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(24) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(24),
	cin => \processador|FD|fetchInstruction|SOMA|Add0~86\,
	sumout => \processador|FD|fetchInstruction|SOMA|Add0~89_sumout\,
	cout => \processador|FD|fetchInstruction|SOMA|Add0~90\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~89_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~86\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~90\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~89_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~89_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~86\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~90\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~22_combout\ = ( \processador|UC|Equal0~0_combout\ & ( (!\processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout\ & (!\processador|FD|ULA_bit30|Muxao|saida_MUX~2_combout\ & 
-- (!\processador|UC|palavraControle[13]~6_combout\ & \processador|FD|Equal0~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~2_combout\,
	datab => \processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~2_combout\,
	datac => \processador|UC|ALT_INV_palavraControle[13]~6_combout\,
	datad => \processador|FD|ALT_INV_Equal0~8_combout\,
	datae => \processador|UC|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~22_combout\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~23_combout\ = (\processador|FD|BancoReg|saidaA[24]~7_combout\ & \processador|UC|palavraControle[13]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[24]~7_combout\,
	datab => \processador|UC|ALT_INV_palavraControle[13]~6_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~23_combout\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~24_combout\ = ( \processador|UC|Equal0~0_combout\ & ( \processador|FD|fetchInstruction|SOMA|Add0~89_sumout\ & ( (!\processador|UC|palavraControle[13]~6_combout\ & 
-- (((!\processador|FD|Equal0~8_combout\) # (\processador|FD|ULA_bit30|Muxao|saida_MUX~2_combout\)) # (\processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout\))) ) ) ) # ( !\processador|UC|Equal0~0_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~89_sumout\ & ( !\processador|UC|palavraControle[13]~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~2_combout\,
	datab => \processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~2_combout\,
	datac => \processador|UC|ALT_INV_palavraControle[13]~6_combout\,
	datad => \processador|FD|ALT_INV_Equal0~8_combout\,
	datae => \processador|UC|ALT_INV_Equal0~0_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~89_sumout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~24_combout\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~25_combout\ = ( \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~23_combout\ & ( \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~24_combout\ & ( 
-- (!\processador|UC|palavraControle[11]~3_combout\ & ((!\processador|FD|LogicAND2|andOUT~combout\) # (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout\))) ) ) ) # ( !\processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~23_combout\ & ( 
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~24_combout\ & ( (!\processador|UC|palavraControle[11]~3_combout\ & ((!\processador|FD|LogicAND2|andOUT~combout\) # (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout\))) ) ) ) # ( 
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~23_combout\ & ( !\processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~24_combout\ & ( (!\processador|UC|palavraControle[11]~3_combout\ & ((!\processador|FD|LogicAND2|andOUT~combout\) # 
-- (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout\))) ) ) ) # ( !\processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~23_combout\ & ( !\processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~24_combout\ & ( 
-- (!\processador|UC|palavraControle[11]~3_combout\ & (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout\ & ((\processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~22_combout\) # (\processador|FD|LogicAND2|andOUT~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000001010100010101000101010001010100010101000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[11]~3_combout\,
	datab => \processador|FD|LogicAND2|ALT_INV_andOUT~combout\,
	datac => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~89_sumout\,
	datad => \processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[24]~22_combout\,
	datae => \processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[24]~23_combout\,
	dataf => \processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[24]~24_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~25_combout\);

\processador|FD|fetchInstruction|PC|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~25_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(24));

\processador|FD|fetchInstruction|SOMA|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMA|Add0~93_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(25) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~90\ ))
-- \processador|FD|fetchInstruction|SOMA|Add0~94\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(25) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(25),
	cin => \processador|FD|fetchInstruction|SOMA|Add0~90\,
	sumout => \processador|FD|fetchInstruction|SOMA|Add0~93_sumout\,
	cout => \processador|FD|fetchInstruction|SOMA|Add0~94\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~93_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~90\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~94\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~93_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~93_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~90\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~94\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~26_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|SOMA|Add0~93_sumout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|BancoReg|saidaA[25]~6_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~1_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~93_sumout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[25]~6_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~93_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~1_combout\,
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~26_combout\);

\processador|FD|fetchInstruction|PC|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~26_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(25));

\processador|FD|fetchInstruction|SOMA|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMA|Add0~97_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(26) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~94\ ))
-- \processador|FD|fetchInstruction|SOMA|Add0~98\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(26) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(26),
	cin => \processador|FD|fetchInstruction|SOMA|Add0~94\,
	sumout => \processador|FD|fetchInstruction|SOMA|Add0~97_sumout\,
	cout => \processador|FD|fetchInstruction|SOMA|Add0~98\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~97_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~94\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~98\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~97_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~97_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~94\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~98\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~27_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|SOMA|Add0~97_sumout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|BancoReg|saidaA[26]~5_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~97_sumout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[26]~5_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~97_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~1_combout\,
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~27_combout\);

\processador|FD|fetchInstruction|PC|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~27_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(26));

\processador|FD|fetchInstruction|SOMA|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMA|Add0~101_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(27) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~98\ ))
-- \processador|FD|fetchInstruction|SOMA|Add0~102\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(27) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(27),
	cin => \processador|FD|fetchInstruction|SOMA|Add0~98\,
	sumout => \processador|FD|fetchInstruction|SOMA|Add0~101_sumout\,
	cout => \processador|FD|fetchInstruction|SOMA|Add0~102\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~101_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~98\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~102\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~101_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~101_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~98\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~102\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~28_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|SOMA|Add0~101_sumout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( \processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|BancoReg|saidaA[27]~4_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~3_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[13]~1_combout\ & ( !\processador|FD|fetchInstruction|PC|DOUT[13]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~101_sumout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[27]~4_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~101_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~1_combout\,
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[13]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~28_combout\);

\processador|FD|fetchInstruction|PC|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~28_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(27));

\processador|FD|fetchInstruction|SOMA|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMA|Add0~105_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(28) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~102\ ))
-- \processador|FD|fetchInstruction|SOMA|Add0~106\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(28) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(28),
	cin => \processador|FD|fetchInstruction|SOMA|Add0~102\,
	sumout => \processador|FD|fetchInstruction|SOMA|Add0~105_sumout\,
	cout => \processador|FD|fetchInstruction|SOMA|Add0~106\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~105_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~102\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~106\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~105_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~105_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~102\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~106\);

\processador|FD|Equal0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|Equal0~9_combout\ = ( \processador|FD|Equal0~5_combout\ & ( (!\processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout\ & (!\processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout\ & (!\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout\ & 
-- !\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit18|Muxao|ALT_INV_saida_MUX~0_combout\,
	datab => \processador|FD|ULA_bit19|Muxao|ALT_INV_saida_MUX~1_combout\,
	datac => \processador|FD|ULA_bit20|Muxao|ALT_INV_saida_MUX~0_combout\,
	datad => \processador|FD|ULA_bit21|Muxao|ALT_INV_saida_MUX~0_combout\,
	datae => \processador|FD|ALT_INV_Equal0~5_combout\,
	combout => \processador|FD|Equal0~9_combout\);

\processador|FD|Equal0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|Equal0~10_combout\ = (!\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout\ & (!\processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout\ & (\processador|FD|Equal0~0_combout\ & \processador|FD|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit23|Muxao|ALT_INV_saida_MUX~0_combout\,
	datab => \processador|FD|ULA_bit25|Muxao|ALT_INV_saida_MUX~0_combout\,
	datac => \processador|FD|ALT_INV_Equal0~0_combout\,
	datad => \processador|FD|ALT_INV_Equal0~9_combout\,
	combout => \processador|FD|Equal0~10_combout\);

\processador|FD|Equal0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|Equal0~11_combout\ = ( !\processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout\ & ( \processador|FD|Equal0~10_combout\ & ( (!\processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout\ & (!\processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout\ & 
-- ((!\processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout\) # (\processador|UC|UC_ULA|ULActrl[1]~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	datab => \processador|FD|ULA_bit26|Muxao|ALT_INV_saida_MUX~0_combout\,
	datac => \processador|FD|ULA_bit27|Muxao|ALT_INV_saida_MUX~1_combout\,
	datad => \processador|FD|ULA_bit28|Muxao|ALT_INV_saida_MUX~0_combout\,
	datae => \processador|FD|ULA_bit28|Muxao|ALT_INV_saida_MUX~1_combout\,
	dataf => \processador|FD|ALT_INV_Equal0~10_combout\,
	combout => \processador|FD|Equal0~11_combout\);

\processador|FD|Equal0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|Equal0~12_combout\ = ( !\processador|FD|ULA_bit30|Muxao|saida_MUX~2_combout\ & ( \processador|FD|Equal0~11_combout\ & ( (!\processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout\ & (!\processador|FD|ULA_bit29|Muxao|saida_MUX~3_combout\ & 
-- ((!\processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout\) # (\processador|UC|UC_ULA|ULActrl[1]~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010110000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~0_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	datac => \processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~1_combout\,
	datad => \processador|FD|ULA_bit29|Muxao|ALT_INV_saida_MUX~3_combout\,
	datae => \processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~2_combout\,
	dataf => \processador|FD|ALT_INV_Equal0~11_combout\,
	combout => \processador|FD|Equal0~12_combout\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~41_combout\ = ( !\processador|UC|palavraControle[13]~6_combout\ & ( (!\processador|UC|Equal0~0_combout\ & (((\processador|FD|fetchInstruction|SOMA|Add0~105_sumout\)))) # 
-- (\processador|UC|Equal0~0_combout\ & ((!\processador|FD|Equal0~12_combout\ & ((!\processador|UC|palavraControle[1]~0_combout\ & ((\processador|FD|fetchInstruction|SOMA|Add0~105_sumout\))) # (\processador|UC|palavraControle[1]~0_combout\ & 
-- (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout\)))) # (\processador|FD|Equal0~12_combout\ & (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout\)))) ) ) # ( \processador|UC|palavraControle[13]~6_combout\ & ( 
-- (((\processador|FD|BancoReg|saidaA[28]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100110101000011110000111100110101001101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~105_sumout\,
	datab => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~105_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[28]~3_combout\,
	datad => \processador|FD|ALT_INV_Equal0~12_combout\,
	datae => \processador|UC|ALT_INV_palavraControle[13]~6_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[1]~0_combout\,
	datag => \processador|UC|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~41_combout\);

\processador|FD|fetchInstruction|PC|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~41_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(28));

\processador|FD|fetchInstruction|SOMA|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMA|Add0~109_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(29) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~106\ ))
-- \processador|FD|fetchInstruction|SOMA|Add0~110\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(29) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(29),
	cin => \processador|FD|fetchInstruction|SOMA|Add0~106\,
	sumout => \processador|FD|fetchInstruction|SOMA|Add0~109_sumout\,
	cout => \processador|FD|fetchInstruction|SOMA|Add0~110\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~109_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~106\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~110\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~109_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~109_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~106\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~110\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~37_combout\ = ( !\processador|UC|palavraControle[13]~6_combout\ & ( (!\processador|UC|Equal0~0_combout\ & (((\processador|FD|fetchInstruction|SOMA|Add0~109_sumout\)))) # 
-- (\processador|UC|Equal0~0_combout\ & ((!\processador|FD|Equal0~12_combout\ & ((!\processador|UC|palavraControle[1]~0_combout\ & ((\processador|FD|fetchInstruction|SOMA|Add0~109_sumout\))) # (\processador|UC|palavraControle[1]~0_combout\ & 
-- (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout\)))) # (\processador|FD|Equal0~12_combout\ & (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout\)))) ) ) # ( \processador|UC|palavraControle[13]~6_combout\ & ( 
-- (((\processador|FD|BancoReg|saidaA[29]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100110101000011110000111100110101001101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~109_sumout\,
	datab => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~109_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[29]~2_combout\,
	datad => \processador|FD|ALT_INV_Equal0~12_combout\,
	datae => \processador|UC|ALT_INV_palavraControle[13]~6_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[1]~0_combout\,
	datag => \processador|UC|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~37_combout\);

\processador|FD|fetchInstruction|PC|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~37_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(29));

\processador|FD|fetchInstruction|SOMA|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMA|Add0~113_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(30) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~110\ ))
-- \processador|FD|fetchInstruction|SOMA|Add0~114\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(30) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(30),
	cin => \processador|FD|fetchInstruction|SOMA|Add0~110\,
	sumout => \processador|FD|fetchInstruction|SOMA|Add0~113_sumout\,
	cout => \processador|FD|fetchInstruction|SOMA|Add0~114\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~113_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~110\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~114\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~113_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~113_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~110\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~114\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~33_combout\ = ( !\processador|UC|palavraControle[13]~6_combout\ & ( (!\processador|UC|Equal0~0_combout\ & (((\processador|FD|fetchInstruction|SOMA|Add0~113_sumout\)))) # 
-- (\processador|UC|Equal0~0_combout\ & ((!\processador|FD|Equal0~12_combout\ & ((!\processador|UC|palavraControle[1]~0_combout\ & ((\processador|FD|fetchInstruction|SOMA|Add0~113_sumout\))) # (\processador|UC|palavraControle[1]~0_combout\ & 
-- (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout\)))) # (\processador|FD|Equal0~12_combout\ & (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout\)))) ) ) # ( \processador|UC|palavraControle[13]~6_combout\ & ( 
-- (((\processador|FD|BancoReg|saidaA[30]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100110101000011110000111100110101001101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~113_sumout\,
	datab => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~113_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[30]~1_combout\,
	datad => \processador|FD|ALT_INV_Equal0~12_combout\,
	datae => \processador|UC|ALT_INV_palavraControle[13]~6_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[1]~0_combout\,
	datag => \processador|UC|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~33_combout\);

\processador|FD|fetchInstruction|PC|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~33_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(30));

\processador|FD|fetchInstruction|SOMA|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMA|Add0~117_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(31) ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(31),
	cin => \processador|FD|fetchInstruction|SOMA|Add0~114\,
	sumout => \processador|FD|fetchInstruction|SOMA|Add0~117_sumout\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~117_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) + ( 
-- \processador|FD|fetchInstruction|SOMA|Add0~117_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~117_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~114\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~117_sumout\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~29_combout\ = ( !\processador|UC|palavraControle[13]~6_combout\ & ( (!\processador|UC|Equal0~0_combout\ & (((\processador|FD|fetchInstruction|SOMA|Add0~117_sumout\)))) # 
-- (\processador|UC|Equal0~0_combout\ & ((!\processador|FD|Equal0~12_combout\ & ((!\processador|UC|palavraControle[1]~0_combout\ & ((\processador|FD|fetchInstruction|SOMA|Add0~117_sumout\))) # (\processador|UC|palavraControle[1]~0_combout\ & 
-- (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~117_sumout\)))) # (\processador|FD|Equal0~12_combout\ & (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~117_sumout\)))) ) ) # ( \processador|UC|palavraControle[13]~6_combout\ & ( 
-- (((\processador|FD|BancoReg|saidaA[31]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100110101000011110000111100110101001101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~117_sumout\,
	datab => \processador|FD|fetchInstruction|SOMA|ALT_INV_Add0~117_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[31]~0_combout\,
	datad => \processador|FD|ALT_INV_Equal0~12_combout\,
	datae => \processador|UC|ALT_INV_palavraControle[13]~6_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[1]~0_combout\,
	datag => \processador|UC|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~29_combout\);

\processador|FD|fetchInstruction|PC|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~29_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(31));

\processador|FD|saidaULA_final[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[1]~3_combout\ = (\processador|FD|saidaULA_final[0]~0_combout\ & \processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datab => \processador|FD|ULA_bit1|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[1]~3_combout\);

\processador|FD|saidaULA_final[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[2]~4_combout\ = (\processador|FD|saidaULA_final[0]~0_combout\ & \processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datab => \processador|FD|ULA_bit2|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[2]~4_combout\);

\processador|FD|saidaULA_final[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[3]~5_combout\ = (\processador|FD|saidaULA_final[0]~0_combout\ & \processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datab => \processador|FD|ULA_bit3|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[3]~5_combout\);

\processador|FD|saidaULA_final[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[4]~6_combout\ = (\processador|FD|saidaULA_final[0]~0_combout\ & \processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datab => \processador|FD|ULA_bit4|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|saidaULA_final[4]~6_combout\);

\processador|FD|saidaULA_final[5]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[5]~7_combout\ = (\processador|FD|saidaULA_final[0]~0_combout\ & \processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datab => \processador|FD|ULA_bit5|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[5]~7_combout\);

\processador|FD|saidaULA_final[6]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[6]~8_combout\ = (\processador|FD|saidaULA_final[0]~0_combout\ & \processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datab => \processador|FD|ULA_bit6|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[6]~8_combout\);

\processador|FD|saidaULA_final[7]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[7]~9_combout\ = (\processador|FD|saidaULA_final[0]~0_combout\ & \processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datab => \processador|FD|ULA_bit7|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|saidaULA_final[7]~9_combout\);

\processador|FD|saidaULA_final[8]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[8]~10_combout\ = (\processador|FD|saidaULA_final[0]~0_combout\ & \processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datab => \processador|FD|ULA_bit8|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[8]~10_combout\);

\processador|FD|saidaULA_final[9]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[9]~11_combout\ = (\processador|FD|saidaULA_final[0]~0_combout\ & \processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datab => \processador|FD|ULA_bit9|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|saidaULA_final[9]~11_combout\);

\processador|FD|saidaULA_final[10]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[10]~12_combout\ = (\processador|FD|saidaULA_final[0]~0_combout\ & \processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datab => \processador|FD|ULA_bit10|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[10]~12_combout\);

\processador|FD|saidaULA_final[11]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[11]~13_combout\ = (\processador|FD|saidaULA_final[0]~0_combout\ & \processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datab => \processador|FD|ULA_bit11|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[11]~13_combout\);

\processador|FD|saidaULA_final[12]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[12]~14_combout\ = (\processador|FD|saidaULA_final[0]~0_combout\ & \processador|FD|ULA_bit12|Muxao|saida_MUX~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datab => \processador|FD|ULA_bit12|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|saidaULA_final[12]~14_combout\);

\processador|FD|saidaULA_final[13]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[13]~15_combout\ = (\processador|FD|saidaULA_final[0]~0_combout\ & \processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datab => \processador|FD|ULA_bit13|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[13]~15_combout\);

\processador|FD|saidaULA_final[14]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[14]~16_combout\ = (\processador|FD|saidaULA_final[0]~0_combout\ & \processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datab => \processador|FD|ULA_bit14|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|saidaULA_final[14]~16_combout\);

\processador|FD|saidaULA_final[15]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[15]~17_combout\ = (\processador|FD|saidaULA_final[0]~0_combout\ & \processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datab => \processador|FD|ULA_bit15|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[15]~17_combout\);

\processador|FD|saidaULA_final[29]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[29]~32_combout\ = ( \processador|FD|saidaULA_final[29]~31_combout\ ) # ( !\processador|FD|saidaULA_final[29]~31_combout\ & ( (\processador|FD|saidaULA_final[0]~0_combout\ & (((!\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & 
-- \processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout\)) # (\processador|FD|ULA_bit29|Muxao|saida_MUX~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000110011111111111111111100000010001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datac => \processador|FD|ULA_bit29|Muxao|ALT_INV_saida_MUX~1_combout\,
	datad => \processador|FD|ULA_bit29|Muxao|ALT_INV_saida_MUX~2_combout\,
	datae => \processador|FD|ALT_INV_saidaULA_final[29]~31_combout\,
	combout => \processador|FD|saidaULA_final[29]~32_combout\);

\processador|FD|ULA_bit30|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout\ = ( \processador|FD|ULA_bit28|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit16|Muxao|Equal0~0_combout\ & ( !\processador|FD|BancoReg|saidaA[30]~1_combout\ $ (!\processador|FD|soma1inv|Add0~5_sumout\ $ 
-- (((\processador|FD|BancoReg|saidaA[29]~2_combout\ & \processador|FD|soma1inv|Add0~9_sumout\)))) ) ) ) # ( !\processador|FD|ULA_bit28|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit16|Muxao|Equal0~0_combout\ & ( 
-- !\processador|FD|BancoReg|saidaA[30]~1_combout\ $ (!\processador|FD|soma1inv|Add0~5_sumout\ $ (((\processador|FD|soma1inv|Add0~9_sumout\) # (\processador|FD|BancoReg|saidaA[29]~2_combout\)))) ) ) ) # ( \processador|FD|ULA_bit28|soma|Add1~0_combout\ & ( 
-- !\processador|FD|ULA_bit16|Muxao|Equal0~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[30]~1_combout\ & (!\processador|FD|soma1inv|Add0~5_sumout\ & (\processador|FD|BancoReg|saidaA[29]~2_combout\ & \processador|FD|soma1inv|Add0~9_sumout\))) # 
-- (\processador|FD|BancoReg|saidaA[30]~1_combout\ & (\processador|FD|soma1inv|Add0~5_sumout\ & ((!\processador|FD|BancoReg|saidaA[29]~2_combout\) # (!\processador|FD|soma1inv|Add0~9_sumout\)))) ) ) ) # ( !\processador|FD|ULA_bit28|soma|Add1~0_combout\ & ( 
-- !\processador|FD|ULA_bit16|Muxao|Equal0~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[30]~1_combout\ & (!\processador|FD|soma1inv|Add0~5_sumout\ & ((\processador|FD|soma1inv|Add0~9_sumout\) # (\processador|FD|BancoReg|saidaA[29]~2_combout\)))) # 
-- (\processador|FD|BancoReg|saidaA[30]~1_combout\ & (\processador|FD|soma1inv|Add0~5_sumout\ & (!\processador|FD|BancoReg|saidaA[29]~2_combout\ & !\processador|FD|soma1inv|Add0~9_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100010001000000100010001100001101001100110010110011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[30]~1_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~5_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[29]~2_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~9_sumout\,
	datae => \processador|FD|ULA_bit28|soma|ALT_INV_Add1~0_combout\,
	dataf => \processador|FD|ULA_bit16|Muxao|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout\);

\processador|FD|ULA_bit30|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout\ = (\processador|UC|UC_ULA|ULActrl[1]~4_combout\ & ((!\processador|FD|BancoReg|saidaA[30]~1_combout\ & (\processador|FD|soma1inv|Add0~5_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~2_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[30]~1_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout\) # (\processador|FD|soma1inv|Add0~5_sumout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000000000001011100000000000101110000000000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[30]~1_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~5_sumout\,
	datac => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	combout => \processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout\);

\processador|FD|saidaULA_final[30]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[30]~33_combout\ = ( \processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout\ & ( \processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|Equal2~0_combout\ & ((!\processador|UC|Equal10~0_combout\) # 
-- (\processador|FD|fetchInstruction|ROM|memROM~21_combout\))) ) ) ) # ( !\processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout\ & ( \processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|Equal2~0_combout\ & 
-- ((!\processador|UC|Equal10~0_combout\) # (\processador|FD|fetchInstruction|ROM|memROM~21_combout\))) ) ) ) # ( \processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout\ & ( !\processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout\ & ( 
-- (!\processador|FD|Equal2~0_combout\ & ((!\processador|UC|Equal10~0_combout\ & ((!\processador|UC|UC_ULA|ULActrl[1]~4_combout\))) # (\processador|UC|Equal10~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~21_combout\)))) ) ) ) # ( 
-- !\processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout\ & ( !\processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout\ & ( (\processador|FD|fetchInstruction|ROM|memROM~21_combout\ & (!\processador|FD|Equal2~0_combout\ & \processador|UC|Equal10~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000110000000101000011110000010100001111000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	datac => \processador|FD|ALT_INV_Equal2~0_combout\,
	datad => \processador|UC|ALT_INV_Equal10~0_combout\,
	datae => \processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~0_combout\,
	dataf => \processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|saidaULA_final[30]~33_combout\);

\processador|FD|saidaULA_final[31]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[31]~34_combout\ = ( \processador|FD|saidaULA_final[29]~31_combout\ ) # ( !\processador|FD|saidaULA_final[29]~31_combout\ & ( (\processador|FD|saidaULA_final[0]~0_combout\ & 
-- (((\processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout\ & !\processador|UC|UC_ULA|ULActrl[1]~4_combout\)) # (\processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001001111111111111111111100000000010011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~0_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~4_combout\,
	datac => \processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~1_combout\,
	datad => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datae => \processador|FD|ALT_INV_saidaULA_final[29]~31_combout\,
	combout => \processador|FD|saidaULA_final[31]~34_combout\);

\processador|FD|mux_RTimed|saida_MUX[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[2]~2_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[2]~2_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~19_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~19_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[2]~2_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[2]~2_combout\);

\processador|FD|mux_RTimed|saida_MUX[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[3]~3_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[3]~3_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~14_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~14_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[3]~3_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[3]~3_combout\);

\processador|FD|mux_RTimed|saida_MUX[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[4]~4_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[4]~4_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~20_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~20_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[4]~4_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[4]~4_combout\);

\processador|FD|mux_RTimed|saida_MUX[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[5]~5_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[5]~5_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~21_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[5]~5_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[5]~5_combout\);

\processador|FD|mux_RTimed|saida_MUX[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[6]~6_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[6]~6_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[6]~6_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[6]~6_combout\);

\processador|FD|mux_RTimed|saida_MUX[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[7]~7_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[7]~7_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[7]~7_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[7]~7_combout\);

\processador|FD|mux_RTimed|saida_MUX[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[8]~8_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[8]~8_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[8]~8_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[8]~8_combout\);

\processador|FD|mux_RTimed|saida_MUX[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[9]~9_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[9]~9_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[9]~9_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[9]~9_combout\);

\processador|FD|mux_RTimed|saida_MUX[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[10]~10_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[10]~10_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[10]~10_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[10]~10_combout\);

\processador|FD|mux_RTimed|saida_MUX[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[11]~11_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[11]~12_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[11]~12_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[11]~11_combout\);

\processador|FD|mux_RTimed|saida_MUX[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[12]~12_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[12]~13_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[12]~13_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[12]~12_combout\);

\processador|FD|mux_RTimed|saida_MUX[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[13]~13_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[13]~14_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[13]~14_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[13]~13_combout\);

\processador|FD|mux_RTimed|saida_MUX[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[14]~14_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[14]~15_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~21_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[14]~15_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[14]~14_combout\);

\processador|FD|mux_RTimed|saida_MUX[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[15]~15_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[15]~16_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[15]~16_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[15]~15_combout\);

\processador|FD|mux_RTimed|saida_MUX[16]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[16]~16_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[16]~17_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[16]~17_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[16]~16_combout\);

\processador|FD|mux_RTimed|saida_MUX[17]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[17]~17_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[17]~18_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[17]~18_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[17]~17_combout\);

\processador|FD|mux_RTimed|saida_MUX[18]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[18]~18_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[18]~19_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[18]~19_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[18]~18_combout\);

\processador|FD|mux_RTimed|saida_MUX[19]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[19]~19_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[19]~20_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[19]~20_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[19]~19_combout\);

\processador|FD|mux_RTimed|saida_MUX[20]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[20]~20_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[20]~21_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[20]~21_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[20]~20_combout\);

\processador|FD|mux_RTimed|saida_MUX[21]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[21]~21_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[21]~22_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[21]~22_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[21]~21_combout\);

\processador|FD|mux_RTimed|saida_MUX[22]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[22]~22_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[22]~23_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[22]~23_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[22]~22_combout\);

\processador|FD|mux_RTimed|saida_MUX[23]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[23]~23_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[23]~24_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[23]~24_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[23]~23_combout\);

\processador|FD|mux_RTimed|saida_MUX[24]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[24]~24_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[24]~25_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[24]~25_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[24]~24_combout\);

\processador|FD|mux_RTimed|saida_MUX[25]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[25]~25_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[25]~26_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[25]~26_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[25]~25_combout\);

\processador|FD|mux_RTimed|saida_MUX[26]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[26]~26_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[26]~27_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[26]~27_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[26]~26_combout\);

\processador|FD|mux_RTimed|saida_MUX[27]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[27]~27_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[27]~28_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[27]~28_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[27]~27_combout\);

\processador|FD|mux_RTimed|saida_MUX[28]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[28]~28_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[28]~29_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[28]~29_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[28]~28_combout\);

\processador|FD|mux_RTimed|saida_MUX[29]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[29]~29_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[29]~30_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[29]~30_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[29]~29_combout\);

\processador|FD|mux_RTimed|saida_MUX[30]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[30]~30_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[30]~31_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[30]~31_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[30]~30_combout\);

\processador|FD|mux_RTimed|saida_MUX[31]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[31]~31_combout\ = (!\processador|UC|palavraControle[8]~1_combout\ & ((\processador|FD|BancoReg|saidaB[31]~32_combout\))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~23_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[31]~32_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[31]~31_combout\);

\processador|FD|fetchInstruction|ROM|memROM~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~33_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~11_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~11_combout\,
	combout => \processador|FD|fetchInstruction|ROM|memROM~33_combout\);

\processador|FD|soma1inv|Add0~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~129_sumout\ = SUM(( !\processador|FD|mux_RTimed|saida_MUX[1]~1_combout\ ) + ( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[0]~0_combout\)))) # 
-- (\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|fetchInstruction|ROM|memROM~33_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( !VCC ))
-- \processador|FD|soma1inv|Add0~130\ = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[1]~1_combout\ ) + ( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[0]~0_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ 
-- & (((!\processador|FD|fetchInstruction|ROM|memROM~33_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[0]~0_combout\,
	datad => \processador|FD|mux_RTimed|ALT_INV_saida_MUX[1]~1_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~33_combout\,
	cin => GND,
	sumout => \processador|FD|soma1inv|Add0~129_sumout\,
	cout => \processador|FD|soma1inv|Add0~130\);

\processador|FD|fetchInstruction|ROM|memROM~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~34_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~15_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~15_combout\,
	combout => \processador|FD|fetchInstruction|ROM|memROM~34_combout\);

\processador|FD|soma1inv|Add0~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~133_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[2]~2_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~34_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~130\ ))
-- \processador|FD|soma1inv|Add0~134\ = CARRY(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[2]~2_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~34_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~130\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111010110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[2]~2_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~34_combout\,
	cin => \processador|FD|soma1inv|Add0~130\,
	sumout => \processador|FD|soma1inv|Add0~133_sumout\,
	cout => \processador|FD|soma1inv|Add0~134\);

\processador|FD|soma1inv|Add0~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~137_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[3]~3_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~35_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~134\ ))
-- \processador|FD|soma1inv|Add0~138\ = CARRY(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[3]~3_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~35_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~134\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111010110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[3]~3_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~35_combout\,
	cin => \processador|FD|soma1inv|Add0~134\,
	sumout => \processador|FD|soma1inv|Add0~137_sumout\,
	cout => \processador|FD|soma1inv|Add0~138\);

\processador|FD|fetchInstruction|ROM|memROM~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~36_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~13_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~13_combout\,
	combout => \processador|FD|fetchInstruction|ROM|memROM~36_combout\);

\processador|FD|soma1inv|Add0~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~141_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[4]~4_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~36_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~138\ ))
-- \processador|FD|soma1inv|Add0~142\ = CARRY(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[4]~4_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~36_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~138\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111010110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[4]~4_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~36_combout\,
	cin => \processador|FD|soma1inv|Add0~138\,
	sumout => \processador|FD|soma1inv|Add0~141_sumout\,
	cout => \processador|FD|soma1inv|Add0~142\);

\processador|FD|fetchInstruction|ROM|memROM~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~37_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~16_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~16_combout\,
	combout => \processador|FD|fetchInstruction|ROM|memROM~37_combout\);

\processador|FD|soma1inv|Add0~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~145_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[5]~5_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~37_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~142\ ))
-- \processador|FD|soma1inv|Add0~146\ = CARRY(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[5]~5_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~37_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~142\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~37_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[5]~5_combout\,
	cin => \processador|FD|soma1inv|Add0~142\,
	sumout => \processador|FD|soma1inv|Add0~145_sumout\,
	cout => \processador|FD|soma1inv|Add0~146\);

\processador|FD|soma1inv|Add0~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~149_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[6]~6_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~146\ ))
-- \processador|FD|soma1inv|Add0~150\ = CARRY(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[6]~6_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~146\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~32_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[6]~6_combout\,
	cin => \processador|FD|soma1inv|Add0~146\,
	sumout => \processador|FD|soma1inv|Add0~149_sumout\,
	cout => \processador|FD|soma1inv|Add0~150\);

\processador|FD|soma1inv|Add0~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~153_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[7]~7_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~150\ ))
-- \processador|FD|soma1inv|Add0~154\ = CARRY(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[7]~7_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~150\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~32_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[7]~7_combout\,
	cin => \processador|FD|soma1inv|Add0~150\,
	sumout => \processador|FD|soma1inv|Add0~153_sumout\,
	cout => \processador|FD|soma1inv|Add0~154\);

\processador|FD|soma1inv|Add0~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~157_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[8]~8_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~154\ ))
-- \processador|FD|soma1inv|Add0~158\ = CARRY(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[8]~8_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~154\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~32_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[8]~8_combout\,
	cin => \processador|FD|soma1inv|Add0~154\,
	sumout => \processador|FD|soma1inv|Add0~157_sumout\,
	cout => \processador|FD|soma1inv|Add0~158\);

\processador|FD|soma1inv|Add0~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~161_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[9]~9_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~158\ ))
-- \processador|FD|soma1inv|Add0~162\ = CARRY(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[9]~9_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~158\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~32_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[9]~9_combout\,
	cin => \processador|FD|soma1inv|Add0~158\,
	sumout => \processador|FD|soma1inv|Add0~161_sumout\,
	cout => \processador|FD|soma1inv|Add0~162\);

\processador|FD|soma1inv|Add0~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~165_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[10]~10_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~162\ ))
-- \processador|FD|soma1inv|Add0~166\ = CARRY(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[10]~10_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~162\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~32_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[10]~10_combout\,
	cin => \processador|FD|soma1inv|Add0~162\,
	sumout => \processador|FD|soma1inv|Add0~165_sumout\,
	cout => \processador|FD|soma1inv|Add0~166\);

\processador|FD|soma1inv|Add0~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~169_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[11]~12_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~166\ ))
-- \processador|FD|soma1inv|Add0~170\ = CARRY(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[11]~12_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~166\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~32_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[11]~12_combout\,
	cin => \processador|FD|soma1inv|Add0~166\,
	sumout => \processador|FD|soma1inv|Add0~169_sumout\,
	cout => \processador|FD|soma1inv|Add0~170\);

\processador|FD|soma1inv|Add0~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~173_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[12]~13_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~170\ ))
-- \processador|FD|soma1inv|Add0~174\ = CARRY(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[12]~13_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~170\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~32_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[12]~13_combout\,
	cin => \processador|FD|soma1inv|Add0~170\,
	sumout => \processador|FD|soma1inv|Add0~173_sumout\,
	cout => \processador|FD|soma1inv|Add0~174\);

\processador|FD|soma1inv|Add0~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~177_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[13]~14_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~174\ ))
-- \processador|FD|soma1inv|Add0~178\ = CARRY(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[13]~14_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~174\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~32_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[13]~14_combout\,
	cin => \processador|FD|soma1inv|Add0~174\,
	sumout => \processador|FD|soma1inv|Add0~177_sumout\,
	cout => \processador|FD|soma1inv|Add0~178\);

\processador|FD|soma1inv|Add0~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~181_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[14]~15_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~37_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~178\ ))
-- \processador|FD|soma1inv|Add0~182\ = CARRY(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[14]~15_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~37_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~178\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~37_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[14]~15_combout\,
	cin => \processador|FD|soma1inv|Add0~178\,
	sumout => \processador|FD|soma1inv|Add0~181_sumout\,
	cout => \processador|FD|soma1inv|Add0~182\);

\processador|FD|soma1inv|Add0~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~185_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[15]~16_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~182\ ))
-- \processador|FD|soma1inv|Add0~186\ = CARRY(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[15]~16_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~182\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~32_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[15]~16_combout\,
	cin => \processador|FD|soma1inv|Add0~182\,
	sumout => \processador|FD|soma1inv|Add0~185_sumout\,
	cout => \processador|FD|soma1inv|Add0~186\);

\processador|FD|soma1inv|Add0~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~189_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[16]~17_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~186\ ))
-- \processador|FD|soma1inv|Add0~190\ = CARRY(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[16]~17_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~186\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~32_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[16]~17_combout\,
	cin => \processador|FD|soma1inv|Add0~186\,
	sumout => \processador|FD|soma1inv|Add0~189_sumout\,
	cout => \processador|FD|soma1inv|Add0~190\);

\processador|FD|soma1inv|Add0~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~193_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[17]~18_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~190\ ))
-- \processador|FD|soma1inv|Add0~194\ = CARRY(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[17]~18_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~190\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~32_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[17]~18_combout\,
	cin => \processador|FD|soma1inv|Add0~190\,
	sumout => \processador|FD|soma1inv|Add0~193_sumout\,
	cout => \processador|FD|soma1inv|Add0~194\);

\processador|FD|soma1inv|Add0~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~197_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[18]~19_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~194\ ))
-- \processador|FD|soma1inv|Add0~198\ = CARRY(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[18]~19_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~194\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~32_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[18]~19_combout\,
	cin => \processador|FD|soma1inv|Add0~194\,
	sumout => \processador|FD|soma1inv|Add0~197_sumout\,
	cout => \processador|FD|soma1inv|Add0~198\);

\processador|FD|soma1inv|Add0~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~201_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[19]~20_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~198\ ))
-- \processador|FD|soma1inv|Add0~202\ = CARRY(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[19]~20_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~198\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~32_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[19]~20_combout\,
	cin => \processador|FD|soma1inv|Add0~198\,
	sumout => \processador|FD|soma1inv|Add0~201_sumout\,
	cout => \processador|FD|soma1inv|Add0~202\);

\processador|FD|soma1inv|Add0~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~205_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[20]~21_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~202\ ))
-- \processador|FD|soma1inv|Add0~206\ = CARRY(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[20]~21_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~202\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~32_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[20]~21_combout\,
	cin => \processador|FD|soma1inv|Add0~202\,
	sumout => \processador|FD|soma1inv|Add0~205_sumout\,
	cout => \processador|FD|soma1inv|Add0~206\);

\processador|FD|soma1inv|Add0~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~209_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[21]~22_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~206\ ))
-- \processador|FD|soma1inv|Add0~210\ = CARRY(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[21]~22_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~206\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~32_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[21]~22_combout\,
	cin => \processador|FD|soma1inv|Add0~206\,
	sumout => \processador|FD|soma1inv|Add0~209_sumout\,
	cout => \processador|FD|soma1inv|Add0~210\);

\processador|FD|soma1inv|Add0~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~213_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[22]~23_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~210\ ))
-- \processador|FD|soma1inv|Add0~214\ = CARRY(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[22]~23_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~210\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~32_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[22]~23_combout\,
	cin => \processador|FD|soma1inv|Add0~210\,
	sumout => \processador|FD|soma1inv|Add0~213_sumout\,
	cout => \processador|FD|soma1inv|Add0~214\);

\processador|FD|soma1inv|Add0~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~217_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[23]~24_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~214\ ))
-- \processador|FD|soma1inv|Add0~218\ = CARRY(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[23]~24_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~214\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~32_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[23]~24_combout\,
	cin => \processador|FD|soma1inv|Add0~214\,
	sumout => \processador|FD|soma1inv|Add0~217_sumout\,
	cout => \processador|FD|soma1inv|Add0~218\);

\processador|FD|soma1inv|Add0~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~221_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[24]~25_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~218\ ))
-- \processador|FD|soma1inv|Add0~222\ = CARRY(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[24]~25_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~218\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~32_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[24]~25_combout\,
	cin => \processador|FD|soma1inv|Add0~218\,
	sumout => \processador|FD|soma1inv|Add0~221_sumout\,
	cout => \processador|FD|soma1inv|Add0~222\);

\processador|FD|soma1inv|Add0~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~225_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[25]~26_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~222\ ))
-- \processador|FD|soma1inv|Add0~226\ = CARRY(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[25]~26_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~222\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~32_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[25]~26_combout\,
	cin => \processador|FD|soma1inv|Add0~222\,
	sumout => \processador|FD|soma1inv|Add0~225_sumout\,
	cout => \processador|FD|soma1inv|Add0~226\);

\processador|FD|soma1inv|Add0~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~229_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[26]~27_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~226\ ))
-- \processador|FD|soma1inv|Add0~230\ = CARRY(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[26]~27_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~226\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~32_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[26]~27_combout\,
	cin => \processador|FD|soma1inv|Add0~226\,
	sumout => \processador|FD|soma1inv|Add0~229_sumout\,
	cout => \processador|FD|soma1inv|Add0~230\);

\processador|FD|soma1inv|Add0~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~233_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[27]~28_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~230\ ))
-- \processador|FD|soma1inv|Add0~234\ = CARRY(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[27]~28_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~230\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~32_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[27]~28_combout\,
	cin => \processador|FD|soma1inv|Add0~230\,
	sumout => \processador|FD|soma1inv|Add0~233_sumout\,
	cout => \processador|FD|soma1inv|Add0~234\);

\processador|FD|soma1inv|Add0~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~237_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[28]~29_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~234\ ))
-- \processador|FD|soma1inv|Add0~238\ = CARRY(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[28]~29_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~234\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~32_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[28]~29_combout\,
	cin => \processador|FD|soma1inv|Add0~234\,
	sumout => \processador|FD|soma1inv|Add0~237_sumout\,
	cout => \processador|FD|soma1inv|Add0~238\);

\processador|FD|soma1inv|Add0~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~241_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[29]~30_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~238\ ))
-- \processador|FD|soma1inv|Add0~242\ = CARRY(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[29]~30_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~238\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~32_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[29]~30_combout\,
	cin => \processador|FD|soma1inv|Add0~238\,
	sumout => \processador|FD|soma1inv|Add0~241_sumout\,
	cout => \processador|FD|soma1inv|Add0~242\);

\processador|FD|soma1inv|Add0~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~245_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[30]~31_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~242\ ))
-- \processador|FD|soma1inv|Add0~246\ = CARRY(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[30]~31_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~242\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~32_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[30]~31_combout\,
	cin => \processador|FD|soma1inv|Add0~242\,
	sumout => \processador|FD|soma1inv|Add0~245_sumout\,
	cout => \processador|FD|soma1inv|Add0~246\);

\processador|FD|soma1inv|Add0~249\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~249_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~1_combout\ & (((!\processador|FD|BancoReg|saidaB[31]~32_combout\)))) # (\processador|UC|palavraControle[8]~1_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~246\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~32_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[31]~32_combout\,
	cin => \processador|FD|soma1inv|Add0~246\,
	sumout => \processador|FD|soma1inv|Add0~249_sumout\);

\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

ww_LEDR(0) <= \LEDR[0]~output_o\;

ww_LEDR(1) <= \LEDR[1]~output_o\;

ww_LEDR(2) <= \LEDR[2]~output_o\;

ww_LEDR(3) <= \LEDR[3]~output_o\;

ww_LEDR(4) <= \LEDR[4]~output_o\;

ww_LEDR(5) <= \LEDR[5]~output_o\;

ww_LEDR(6) <= \LEDR[6]~output_o\;

ww_LEDR(7) <= \LEDR[7]~output_o\;

ww_LEDR(8) <= \LEDR[8]~output_o\;

ww_LEDR(9) <= \LEDR[9]~output_o\;

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(6) <= \HEX0[6]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;

ww_HEX4(0) <= \HEX4[0]~output_o\;

ww_HEX4(1) <= \HEX4[1]~output_o\;

ww_HEX4(2) <= \HEX4[2]~output_o\;

ww_HEX4(3) <= \HEX4[3]~output_o\;

ww_HEX4(4) <= \HEX4[4]~output_o\;

ww_HEX4(5) <= \HEX4[5]~output_o\;

ww_HEX4(6) <= \HEX4[6]~output_o\;

ww_HEX5(0) <= \HEX5[0]~output_o\;

ww_HEX5(1) <= \HEX5[1]~output_o\;

ww_HEX5(2) <= \HEX5[2]~output_o\;

ww_HEX5(3) <= \HEX5[3]~output_o\;

ww_HEX5(4) <= \HEX5[4]~output_o\;

ww_HEX5(5) <= \HEX5[5]~output_o\;

ww_HEX5(6) <= \HEX5[6]~output_o\;

ww_saida_PC(0) <= \saida_PC[0]~output_o\;

ww_saida_PC(1) <= \saida_PC[1]~output_o\;

ww_saida_PC(2) <= \saida_PC[2]~output_o\;

ww_saida_PC(3) <= \saida_PC[3]~output_o\;

ww_saida_PC(4) <= \saida_PC[4]~output_o\;

ww_saida_PC(5) <= \saida_PC[5]~output_o\;

ww_saida_PC(6) <= \saida_PC[6]~output_o\;

ww_saida_PC(7) <= \saida_PC[7]~output_o\;

ww_saida_PC(8) <= \saida_PC[8]~output_o\;

ww_saida_PC(9) <= \saida_PC[9]~output_o\;

ww_saida_PC(10) <= \saida_PC[10]~output_o\;

ww_saida_PC(11) <= \saida_PC[11]~output_o\;

ww_saida_PC(12) <= \saida_PC[12]~output_o\;

ww_saida_PC(13) <= \saida_PC[13]~output_o\;

ww_saida_PC(14) <= \saida_PC[14]~output_o\;

ww_saida_PC(15) <= \saida_PC[15]~output_o\;

ww_saida_PC(16) <= \saida_PC[16]~output_o\;

ww_saida_PC(17) <= \saida_PC[17]~output_o\;

ww_saida_PC(18) <= \saida_PC[18]~output_o\;

ww_saida_PC(19) <= \saida_PC[19]~output_o\;

ww_saida_PC(20) <= \saida_PC[20]~output_o\;

ww_saida_PC(21) <= \saida_PC[21]~output_o\;

ww_saida_PC(22) <= \saida_PC[22]~output_o\;

ww_saida_PC(23) <= \saida_PC[23]~output_o\;

ww_saida_PC(24) <= \saida_PC[24]~output_o\;

ww_saida_PC(25) <= \saida_PC[25]~output_o\;

ww_saida_PC(26) <= \saida_PC[26]~output_o\;

ww_saida_PC(27) <= \saida_PC[27]~output_o\;

ww_saida_PC(28) <= \saida_PC[28]~output_o\;

ww_saida_PC(29) <= \saida_PC[29]~output_o\;

ww_saida_PC(30) <= \saida_PC[30]~output_o\;

ww_saida_PC(31) <= \saida_PC[31]~output_o\;

ww_saida(0) <= \saida[0]~output_o\;

ww_saida(1) <= \saida[1]~output_o\;

ww_saida(2) <= \saida[2]~output_o\;

ww_saida(3) <= \saida[3]~output_o\;

ww_saida(4) <= \saida[4]~output_o\;

ww_saida(5) <= \saida[5]~output_o\;

ww_saida(6) <= \saida[6]~output_o\;

ww_saida(7) <= \saida[7]~output_o\;

ww_saida(8) <= \saida[8]~output_o\;

ww_saida(9) <= \saida[9]~output_o\;

ww_saida(10) <= \saida[10]~output_o\;

ww_saida(11) <= \saida[11]~output_o\;

ww_saida(12) <= \saida[12]~output_o\;

ww_saida(13) <= \saida[13]~output_o\;

ww_saida(14) <= \saida[14]~output_o\;

ww_saida(15) <= \saida[15]~output_o\;

ww_saida(16) <= \saida[16]~output_o\;

ww_saida(17) <= \saida[17]~output_o\;

ww_saida(18) <= \saida[18]~output_o\;

ww_saida(19) <= \saida[19]~output_o\;

ww_saida(20) <= \saida[20]~output_o\;

ww_saida(21) <= \saida[21]~output_o\;

ww_saida(22) <= \saida[22]~output_o\;

ww_saida(23) <= \saida[23]~output_o\;

ww_saida(24) <= \saida[24]~output_o\;

ww_saida(25) <= \saida[25]~output_o\;

ww_saida(26) <= \saida[26]~output_o\;

ww_saida(27) <= \saida[27]~output_o\;

ww_saida(28) <= \saida[28]~output_o\;

ww_saida(29) <= \saida[29]~output_o\;

ww_saida(30) <= \saida[30]~output_o\;

ww_saida(31) <= \saida[31]~output_o\;

ww_inA(0) <= \inA[0]~output_o\;

ww_inA(1) <= \inA[1]~output_o\;

ww_inA(2) <= \inA[2]~output_o\;

ww_inA(3) <= \inA[3]~output_o\;

ww_inA(4) <= \inA[4]~output_o\;

ww_inA(5) <= \inA[5]~output_o\;

ww_inA(6) <= \inA[6]~output_o\;

ww_inA(7) <= \inA[7]~output_o\;

ww_inA(8) <= \inA[8]~output_o\;

ww_inA(9) <= \inA[9]~output_o\;

ww_inA(10) <= \inA[10]~output_o\;

ww_inA(11) <= \inA[11]~output_o\;

ww_inA(12) <= \inA[12]~output_o\;

ww_inA(13) <= \inA[13]~output_o\;

ww_inA(14) <= \inA[14]~output_o\;

ww_inA(15) <= \inA[15]~output_o\;

ww_inA(16) <= \inA[16]~output_o\;

ww_inA(17) <= \inA[17]~output_o\;

ww_inA(18) <= \inA[18]~output_o\;

ww_inA(19) <= \inA[19]~output_o\;

ww_inA(20) <= \inA[20]~output_o\;

ww_inA(21) <= \inA[21]~output_o\;

ww_inA(22) <= \inA[22]~output_o\;

ww_inA(23) <= \inA[23]~output_o\;

ww_inA(24) <= \inA[24]~output_o\;

ww_inA(25) <= \inA[25]~output_o\;

ww_inA(26) <= \inA[26]~output_o\;

ww_inA(27) <= \inA[27]~output_o\;

ww_inA(28) <= \inA[28]~output_o\;

ww_inA(29) <= \inA[29]~output_o\;

ww_inA(30) <= \inA[30]~output_o\;

ww_inA(31) <= \inA[31]~output_o\;

ww_inB(0) <= \inB[0]~output_o\;

ww_inB(1) <= \inB[1]~output_o\;

ww_inB(2) <= \inB[2]~output_o\;

ww_inB(3) <= \inB[3]~output_o\;

ww_inB(4) <= \inB[4]~output_o\;

ww_inB(5) <= \inB[5]~output_o\;

ww_inB(6) <= \inB[6]~output_o\;

ww_inB(7) <= \inB[7]~output_o\;

ww_inB(8) <= \inB[8]~output_o\;

ww_inB(9) <= \inB[9]~output_o\;

ww_inB(10) <= \inB[10]~output_o\;

ww_inB(11) <= \inB[11]~output_o\;

ww_inB(12) <= \inB[12]~output_o\;

ww_inB(13) <= \inB[13]~output_o\;

ww_inB(14) <= \inB[14]~output_o\;

ww_inB(15) <= \inB[15]~output_o\;

ww_inB(16) <= \inB[16]~output_o\;

ww_inB(17) <= \inB[17]~output_o\;

ww_inB(18) <= \inB[18]~output_o\;

ww_inB(19) <= \inB[19]~output_o\;

ww_inB(20) <= \inB[20]~output_o\;

ww_inB(21) <= \inB[21]~output_o\;

ww_inB(22) <= \inB[22]~output_o\;

ww_inB(23) <= \inB[23]~output_o\;

ww_inB(24) <= \inB[24]~output_o\;

ww_inB(25) <= \inB[25]~output_o\;

ww_inB(26) <= \inB[26]~output_o\;

ww_inB(27) <= \inB[27]~output_o\;

ww_inB(28) <= \inB[28]~output_o\;

ww_inB(29) <= \inB[29]~output_o\;

ww_inB(30) <= \inB[30]~output_o\;

ww_inB(31) <= \inB[31]~output_o\;

ww_inB_inv(0) <= \inB_inv[0]~output_o\;

ww_inB_inv(1) <= \inB_inv[1]~output_o\;

ww_inB_inv(2) <= \inB_inv[2]~output_o\;

ww_inB_inv(3) <= \inB_inv[3]~output_o\;

ww_inB_inv(4) <= \inB_inv[4]~output_o\;

ww_inB_inv(5) <= \inB_inv[5]~output_o\;

ww_inB_inv(6) <= \inB_inv[6]~output_o\;

ww_inB_inv(7) <= \inB_inv[7]~output_o\;

ww_inB_inv(8) <= \inB_inv[8]~output_o\;

ww_inB_inv(9) <= \inB_inv[9]~output_o\;

ww_inB_inv(10) <= \inB_inv[10]~output_o\;

ww_inB_inv(11) <= \inB_inv[11]~output_o\;

ww_inB_inv(12) <= \inB_inv[12]~output_o\;

ww_inB_inv(13) <= \inB_inv[13]~output_o\;

ww_inB_inv(14) <= \inB_inv[14]~output_o\;

ww_inB_inv(15) <= \inB_inv[15]~output_o\;

ww_inB_inv(16) <= \inB_inv[16]~output_o\;

ww_inB_inv(17) <= \inB_inv[17]~output_o\;

ww_inB_inv(18) <= \inB_inv[18]~output_o\;

ww_inB_inv(19) <= \inB_inv[19]~output_o\;

ww_inB_inv(20) <= \inB_inv[20]~output_o\;

ww_inB_inv(21) <= \inB_inv[21]~output_o\;

ww_inB_inv(22) <= \inB_inv[22]~output_o\;

ww_inB_inv(23) <= \inB_inv[23]~output_o\;

ww_inB_inv(24) <= \inB_inv[24]~output_o\;

ww_inB_inv(25) <= \inB_inv[25]~output_o\;

ww_inB_inv(26) <= \inB_inv[26]~output_o\;

ww_inB_inv(27) <= \inB_inv[27]~output_o\;

ww_inB_inv(28) <= \inB_inv[28]~output_o\;

ww_inB_inv(29) <= \inB_inv[29]~output_o\;

ww_inB_inv(30) <= \inB_inv[30]~output_o\;

ww_inB_inv(31) <= \inB_inv[31]~output_o\;

ww_saidaMegaMux(0) <= \saidaMegaMux[0]~output_o\;

ww_saidaMegaMux(1) <= \saidaMegaMux[1]~output_o\;

ww_saidaMegaMux(2) <= \saidaMegaMux[2]~output_o\;

ww_saidaMegaMux(3) <= \saidaMegaMux[3]~output_o\;

ww_saidaMegaMux(4) <= \saidaMegaMux[4]~output_o\;

ww_saidaMegaMux(5) <= \saidaMegaMux[5]~output_o\;

ww_saidaMegaMux(6) <= \saidaMegaMux[6]~output_o\;

ww_saidaMegaMux(7) <= \saidaMegaMux[7]~output_o\;

ww_saidaMegaMux(8) <= \saidaMegaMux[8]~output_o\;

ww_saidaMegaMux(9) <= \saidaMegaMux[9]~output_o\;

ww_saidaMegaMux(10) <= \saidaMegaMux[10]~output_o\;

ww_saidaMegaMux(11) <= \saidaMegaMux[11]~output_o\;

ww_saidaMegaMux(12) <= \saidaMegaMux[12]~output_o\;

ww_saidaMegaMux(13) <= \saidaMegaMux[13]~output_o\;

ww_saidaMegaMux(14) <= \saidaMegaMux[14]~output_o\;

ww_saidaMegaMux(15) <= \saidaMegaMux[15]~output_o\;

ww_saidaMegaMux(16) <= \saidaMegaMux[16]~output_o\;

ww_saidaMegaMux(17) <= \saidaMegaMux[17]~output_o\;

ww_saidaMegaMux(18) <= \saidaMegaMux[18]~output_o\;

ww_saidaMegaMux(19) <= \saidaMegaMux[19]~output_o\;

ww_saidaMegaMux(20) <= \saidaMegaMux[20]~output_o\;

ww_saidaMegaMux(21) <= \saidaMegaMux[21]~output_o\;

ww_saidaMegaMux(22) <= \saidaMegaMux[22]~output_o\;

ww_saidaMegaMux(23) <= \saidaMegaMux[23]~output_o\;

ww_saidaMegaMux(24) <= \saidaMegaMux[24]~output_o\;

ww_saidaMegaMux(25) <= \saidaMegaMux[25]~output_o\;

ww_saidaMegaMux(26) <= \saidaMegaMux[26]~output_o\;

ww_saidaMegaMux(27) <= \saidaMegaMux[27]~output_o\;

ww_saidaMegaMux(28) <= \saidaMegaMux[28]~output_o\;

ww_saidaMegaMux(29) <= \saidaMegaMux[29]~output_o\;

ww_saidaMegaMux(30) <= \saidaMegaMux[30]~output_o\;

ww_saidaMegaMux(31) <= \saidaMegaMux[31]~output_o\;
END structure;


