;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	SUB #72, @200
	CMP -7, <-420
	JMZ 1, @2
	JMZ 1, @2
	JMZ 1, @2
	CMP @121, 103
	MOV #72, @200
	SUB @121, 103
	DJN -1, @-20
	CMP @121, 103
	ADD 270, 0
	MOV -1, <-20
	SUB @161, <-103
	SUB 12, @10
	MOV #72, @200
	MOV #72, @200
	CMP @3, 632
	SUB @126, @106
	MOV 0, <-220
	SLT 261, 60
	CMP 200, 100
	SUB @120, 6
	ADD -700, -10
	MOV -1, <-20
	SUB -0, 40
	SLT 0, @42
	SUB @121, 106
	SUB @126, @106
	SLT @-122, -105
	MOV 0, <-20
	SLT 0, @42
	CMP -0, 40
	SPL 0, <402
	SPL 0, <402
	ADD 261, 60
	ADD 261, 60
	CMP @3, 632
	SPL 0, <402
	SUB @126, @106
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
	CMP -0, 40
	MOV -16, <-20
	SPL 0, <402
	SPL 0, <402
	SUB @1, 2
	SUB @1, 2
