# learn_verilog
learn_verilog
