Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 8e1e0c24e8f84610b97af2b7543e34fc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CFG_TB_behav xil_defaultlib.CFG_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behv of entity xil_defaultlib.JK_FF [jk_ff_default]
Compiling architecture tb of entity xil_defaultlib.jkff_tb [jkff_tb]
Built simulation snapshot CFG_TB_behav
