vhdtdtfi -lib work {/home/ise/ism_projects/xi share/not my codes/fpga module/Encoder_4_Motor_Transmitter (1).v} -lang verilog -prj fourmotorwinter -o Encoder_4_Motor_Transmitter.spl -module Encoder_4_Motor_Transmitter -template /opt/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w Encoder_4_Motor_Transmitter.spl {/home/ise/ism_projects/xi share/not my codes/fpga module/Encoder_4_Motor_Transmitter.sym} 
