git clone --depth 1 --no-tags https://github.com/fpgaudio/midi_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637306574
git clone --depth 1 --no-tags https://github.com/Heutlett/2023_ARQUI2_PROYECTO2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636907955
git clone --depth 1 --no-tags https://github.com/soukalin96/uvm_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638144043
git clone --depth 1 --no-tags https://github.com/varshach26/Bitcoin-Hashing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657475565
git clone --depth 1 --no-tags https://github.com/afterCherry/Digital-Integrated-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657720946
git clone --depth 1 --no-tags https://github.com/s0man3/8bitcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656309173
git clone --depth 1 --no-tags https://github.com/HWL00/umiche-eecs470-group3f22.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656694471
git clone --depth 1 --no-tags https://github.com/jashwantrajg/FPGA-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652865897
git clone --depth 1 --no-tags https://github.com/galaxybomb23/STARS-6502cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653705051
git clone --depth 1 --no-tags https://github.com/mjalbert99/CSE141L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639970449
git clone --depth 1 --no-tags https://github.com/Adelsamir01/Dadda-Multiplier-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640258499
git clone --depth 1 --no-tags https://github.com/learnsvuvm/adder4bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635646244
git clone --depth 1 --no-tags https://github.com/PappasFlow/System_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632522272
git clone --depth 1 --no-tags https://github.com/omarv10/RiscV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636075221
git clone --depth 1 --no-tags https://github.com/haider-06418/RISCV-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639128495
git clone --depth 1 --no-tags https://github.com/yvantor/reqrsp_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637865190
git clone --depth 1 --no-tags https://github.com/bushbecky/vhdl2verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637969503
git clone --depth 1 --no-tags https://github.com/balaji-vbr/MIPS-Lite-5-Stage-Pipeline-Simualtor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655142850
git clone --depth 1 --no-tags https://github.com/RomanMakingCode/NoFish.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636080892
git clone --depth 1 --no-tags https://github.com/singh-rozer/sv_constraints.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649451203
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/MPSoC-DSA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648185486
git clone --depth 1 --no-tags https://github.com/SolarDebris/writeups.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656897277
git clone --depth 1 --no-tags https://github.com/rudrajyotiroy/SysArray.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651875183
git clone --depth 1 --no-tags https://github.com/abarajithan11/uvm_decrypter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652931850
git clone --depth 1 --no-tags https://github.com/AlbertZick/MyUvmExample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628827247
git clone --depth 1 --no-tags https://github.com/matheusinoc/loac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642837662
git clone --depth 1 --no-tags https://github.com/tallenintegsys/glitchGenerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642880133
git clone --depth 1 --no-tags https://github.com/linzack/fsic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641670778
git clone --depth 1 --no-tags https://github.com/gopalvamsi09/leaf_sequence.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642265569
git clone --depth 1 --no-tags https://github.com/LuisZumbado99/Multiplicador_secuencial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641674235
git clone --depth 1 --no-tags https://github.com/symbolfu/BASIC_IC_DESIGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644425860
git clone --depth 1 --no-tags https://github.com/TonyKorol1/lab4prelab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644580621
git clone --depth 1 --no-tags https://github.com/jnestor/otieno_research.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644992408
git clone --depth 1 --no-tags https://github.com/adityaB02/100daysofRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644714123
git clone --depth 1 --no-tags https://github.com/onurozdemr/pipelined-singlecycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642524200
git clone --depth 1 --no-tags https://github.com/SamehM20/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643235833
git clone --depth 1 --no-tags https://github.com/AniketShukla14/AXI_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639757107
git clone --depth 1 --no-tags https://github.com/KyleHolub-tamu/ECEN_685.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647957825
git clone --depth 1 --no-tags https://github.com/pdn002/ECE111-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648752713
git clone --depth 1 --no-tags https://github.com/AthibanNatarajan/half_adder_Sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657551022
git clone --depth 1 --no-tags https://github.com/mayyxeng/cva6-synth-sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657662864
git clone --depth 1 --no-tags https://github.com/prashant-pvip/AHB_lite_to_AXI4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657610703
git clone --depth 1 --no-tags https://github.com/aknahin/ReversibleGates-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653809719
git clone --depth 1 --no-tags https://github.com/ibourff/rtk-blocks-counter-ibourff-main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653277121
git clone --depth 1 --no-tags https://github.com/jhlee25/EE-469.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636085747
git clone --depth 1 --no-tags https://github.com/sudohdl/basic_coverage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634939451
git clone --depth 1 --no-tags https://github.com/tharinduSamare/UVM_switch_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635026598
git clone --depth 1 --no-tags https://github.com/Carl625/18224-platformer-tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633624285
git clone --depth 1 --no-tags https://github.com/abhigna97/Verification-of-Circular-buffer-using-SystemVerilog-Class-based-TestBench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634045912
git clone --depth 1 --no-tags https://github.com/bushbecky/RiSC-16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637988335
git clone --depth 1 --no-tags https://github.com/drawnator/LOACUFCG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638490045
git clone --depth 1 --no-tags https://github.com/cooper-union-ece-251-marano/ece-251-spring-2023-final-project-bit-busters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638684306
git clone --depth 1 --no-tags https://github.com/beyzoskaya/ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631415923
git clone --depth 1 --no-tags https://github.com/acoskuner500/ecen676-project-testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631469342
git clone --depth 1 --no-tags https://github.com/mennovf/FPGAHackathon2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632581072
git clone --depth 1 --no-tags https://github.com/HantianLin/CSE140L-Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634424270
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/vectorpath_scratch_files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636944384
git clone --depth 1 --no-tags https://github.com/jyuwaaw/IC_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631491693
git clone --depth 1 --no-tags https://github.com/MrDoomsday/sc_lifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654676152
git clone --depth 1 --no-tags https://github.com/Rakesh5173/4-port-switch-systemverilog-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649121304
git clone --depth 1 --no-tags https://github.com/VishnuMadupoju/SytemVerilog_testbech_scrs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643151666
git clone --depth 1 --no-tags https://github.com/peter-july/verilogLearnRecord.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655183542
git clone --depth 1 --no-tags https://github.com/erhangk/Digital-Circuit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630972890
git clone --depth 1 --no-tags https://github.com/dakshinatharindu/uvm-switch-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630837292
git clone --depth 1 --no-tags https://github.com/zaazad/VCS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632548433
git clone --depth 1 --no-tags https://github.com/Ivy-End/SPI-Slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631995112
git clone --depth 1 --no-tags https://github.com/ZhengYuhe/18224-tapeout-template-copy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633640210
git clone --depth 1 --no-tags https://github.com/Suanronglajiaojiang/FPGA-VGA-display-with-11x8-dot-matrix-font.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633938788
git clone --depth 1 --no-tags https://github.com/johnstef99/docker-questa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640295222
git clone --depth 1 --no-tags https://github.com/hypnotic2402/cv32e40p_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639836709
git clone --depth 1 --no-tags https://github.com/Jetoson/Automated_Juice_Seller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630304307
git clone --depth 1 --no-tags https://github.com/GaalElbaz/deNovoAccelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642483325
git clone --depth 1 --no-tags https://github.com/mariastt/ADC_7928.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642478515
git clone --depth 1 --no-tags https://github.com/jfarr00/System-on-a-Chip-with-Processing-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644233872
git clone --depth 1 --no-tags https://github.com/0TulipRose0/DAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635960540
git clone --depth 1 --no-tags https://github.com/Divzzzzz23/sample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634494684
git clone --depth 1 --no-tags https://github.com/JuanMMonteros/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634356248
git clone --depth 1 --no-tags https://github.com/Bhoomi-sravanthi/D01_Half-Subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637641527
git clone --depth 1 --no-tags https://github.com/ShashankC27/termproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641285368
git clone --depth 1 --no-tags https://github.com/franciscodantas/LOAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641445202
git clone --depth 1 --no-tags https://github.com/kele14x/kv32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646479086
git clone --depth 1 --no-tags https://github.com/akshay7895/System_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646463331
git clone --depth 1 --no-tags https://github.com/GomyX/pipline-processor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644905044
git clone --depth 1 --no-tags https://github.com/sumandeb003/Ariane_Trojans_for_Pyverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645791762
git clone --depth 1 --no-tags https://github.com/MoonLoone/ladder_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647162192
git clone --depth 1 --no-tags https://github.com/saballl/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655043388
git clone --depth 1 --no-tags https://github.com/zkabyken/Basic-SystemVerilog-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655077795
git clone --depth 1 --no-tags https://github.com/abraaovalentim/LOAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647929612
git clone --depth 1 --no-tags https://github.com/GiantDwarfRen/CSE140L_lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649791181
git clone --depth 1 --no-tags https://github.com/AmirEfi/Decoder3x8-in-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650555825
git clone --depth 1 --no-tags https://github.com/divastor/swerv-workspace.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652400904
git clone --depth 1 --no-tags https://github.com/STARS-Design-Track-2023/Absentees.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656384599
git clone --depth 1 --no-tags https://github.com/vicg42/pyuvm-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657626214
git clone --depth 1 --no-tags https://github.com/aglucier/soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649329983
git clone --depth 1 --no-tags https://github.com/pp-cyril/Verification-of-Synchronous-FIFO-Buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649255595
git clone --depth 1 --no-tags https://github.com/Aman-Pani/SYSTEM-VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647149105
git clone --depth 1 --no-tags https://github.com/jayfurz/ece-526-final-fft-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642218015
git clone --depth 1 --no-tags https://github.com/ykc2428233/EE165.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646915750
git clone --depth 1 --no-tags https://github.com/akshx-at/ECE-385-Final-Project---Battle-City.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647616283
git clone --depth 1 --no-tags https://github.com/Bouer/Unidad_Procesadora_SV_QuartusII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649696721
