Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Feb  9 11:20:46 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                                                  Path #1                                                                                                                                                                  |       WorstPath from Dst      |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                  25.000 |                                                                                                                                                                                                                                                                                                                                    25.000 |                        25.000 |
| Path Delay                |                   0.929 |                                                                                                                                                                                                                                                                                                                                    32.465 |                         3.738 |
| Logic Delay               | 0.097(11%)              | 7.807(25%)                                                                                                                                                                                                                                                                                                                                | 0.414(12%)                    |
| Net Delay                 | 0.832(89%)              | 24.658(75%)                                                                                                                                                                                                                                                                                                                               | 3.324(88%)                    |
| Clock Skew                |                  -0.049 |                                                                                                                                                                                                                                                                                                                                    -0.182 |                        -0.044 |
| Slack                     |                  24.014 |                                                                                                                                                                                                                                                                                                                                    -7.655 |                        21.210 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                                                                                           |                               |
| Bounding Box Size         | 0% x 0%                 | 12% x 9%                                                                                                                                                                                                                                                                                                                                  | 4% x 1%                       |
| Clock Region Distance     | (0, 0)                  | (0, 1)                                                                                                                                                                                                                                                                                                                                    | (0, 0)                        |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                                                                                                       664 |                            21 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                                                                                         0 |                             0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                                                                                         0 |                             0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                                                                                         0 |                             0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                                                                                         0 |                             0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                                                                                              | Safely Timed                  |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                                                                                        64 |                             4 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                                                                                        64 |                             4 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                                                                                       | clk                           |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                                                                                       | clk                           |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                                                                                      | None                          |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                                                                                      | None                          |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                                                                                         0 |                             0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                                                                                         0 |                             0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                                                                                         0 |                             0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                                                                                                        59 |                            16 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                                                                                         0 |                             0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                                                                                         0 |                             0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                                                                                    | FDRE/C                        |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                                                                                    | FDRE/D                        |
| Start Point Pin           | sr_p.sr_15[21]/C        | muon_cand_1.pt_1_rep1/C                                                                                                                                                                                                                                                                                                                   | sr_p.sr_1_15.sector_ret_977/C |
| End Point Pin             | muon_cand_1.pt_1_rep1/D | sr_p.sr_1_15.sector_ret_977/D                                                                                                                                                                                                                                                                                                             | sr_p.sr_2_15.roi[1]/D         |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                                                       Path #2                                                                                                                                                                       |            WorstPath from Dst           |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
| Requirement               |                  25.000 |                                                                                                                                                                                                                                                                                                                                              25.000 |                                  25.000 |
| Path Delay                |                   0.929 |                                                                                                                                                                                                                                                                                                                                              32.452 |                                   3.250 |
| Logic Delay               | 0.097(11%)              | 7.809(25%)                                                                                                                                                                                                                                                                                                                                          | 0.788(25%)                              |
| Net Delay                 | 0.832(89%)              | 24.643(75%)                                                                                                                                                                                                                                                                                                                                         | 2.462(75%)                              |
| Clock Skew                |                  -0.049 |                                                                                                                                                                                                                                                                                                                                              -0.193 |                                  -0.105 |
| Slack                     |                  24.014 |                                                                                                                                                                                                                                                                                                                                              -7.653 |                                  21.636 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                                                                                                     |                                         |
| Bounding Box Size         | 0% x 0%                 | 11% x 9%                                                                                                                                                                                                                                                                                                                                            | 4% x 0%                                 |
| Clock Region Distance     | (0, 0)                  | (0, 1)                                                                                                                                                                                                                                                                                                                                              | (0, 0)                                  |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                                                                                                                 661 |                                      22 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                       0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                       0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                       0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                       0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                                                                                                        | Safely Timed                            |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                                                                                                  66 |                                       6 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                                                                                                  66 |                                       6 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                                                                                                 | clk                                     |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                                                                                                 | clk                                     |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                                                                                                | None                                    |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                                                                                                | None                                    |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                       0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                       0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                       0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                                                                                                                  53 |                                      16 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                       0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                       0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                                                                                              | FDRE/C                                  |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                                                                                              | FDRE/D                                  |
| Start Point Pin           | sr_p.sr_15[21]/C        | muon_cand_1.pt_1_rep1/C                                                                                                                                                                                                                                                                                                                             | sr_p.sr_1_15.pt_ret_611/C               |
| End Point Pin             | muon_cand_1.pt_1_rep1/D | sr_p.sr_1_15.pt_ret_611/D                                                                                                                                                                                                                                                                                                                           | sr_p.sr_2_15.pt[2]/D                    |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                                                       Path #3                                                                                                                                                                       |            WorstPath from Dst           |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
| Requirement               |                  25.000 |                                                                                                                                                                                                                                                                                                                                              25.000 |                                  25.000 |
| Path Delay                |                   0.929 |                                                                                                                                                                                                                                                                                                                                              32.521 |                                   4.102 |
| Logic Delay               | 0.097(11%)              | 8.447(26%)                                                                                                                                                                                                                                                                                                                                          | 0.770(19%)                              |
| Net Delay                 | 0.832(89%)              | 24.074(74%)                                                                                                                                                                                                                                                                                                                                         | 3.332(81%)                              |
| Clock Skew                |                  -0.049 |                                                                                                                                                                                                                                                                                                                                              -0.123 |                                  -0.194 |
| Slack                     |                  24.014 |                                                                                                                                                                                                                                                                                                                                              -7.652 |                                  20.696 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                                                                                                     |                                         |
| Bounding Box Size         | 0% x 0%                 | 11% x 8%                                                                                                                                                                                                                                                                                                                                            | 3% x 1%                                 |
| Clock Region Distance     | (0, 0)                  | (0, 1)                                                                                                                                                                                                                                                                                                                                              | (0, 0)                                  |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                                                                                                                 665 |                                      22 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                       0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                       0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                       0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                       0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                                                                                                        | Safely Timed                            |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                                                                                                  66 |                                       6 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                                                                                                  66 |                                       6 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                                                                                                 | clk                                     |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                                                                                                 | clk                                     |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                                                                                                | None                                    |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                                                                                                | None                                    |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                       0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                       0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                       0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                                                                                                                  54 |                                      16 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                       0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                       0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                                                                                              | FDRE/C                                  |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                                                                                              | FDRE/D                                  |
| Start Point Pin           | sr_p.sr_15[21]/C        | muon_cand_1.pt_1_rep1/C                                                                                                                                                                                                                                                                                                                             | sr_p.sr_1_15.sector_ret_1703/C          |
| End Point Pin             | muon_cand_1.pt_1_rep1/D | sr_p.sr_1_15.sector_ret_1703/D                                                                                                                                                                                                                                                                                                                      | sr_p.sr_2_15.pt[2]/D                    |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                                                          Path #4                                                                                                                                                                         |         WorstPath from Dst         |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
| Requirement               |                  25.000 |                                                                                                                                                                                                                                                                                                                                                   25.000 |                             25.000 |
| Path Delay                |                   0.929 |                                                                                                                                                                                                                                                                                                                                                   32.500 |                              3.562 |
| Logic Delay               | 0.097(11%)              | 7.973(25%)                                                                                                                                                                                                                                                                                                                                               | 0.586(17%)                         |
| Net Delay                 | 0.832(89%)              | 24.527(75%)                                                                                                                                                                                                                                                                                                                                              | 2.976(83%)                         |
| Clock Skew                |                  -0.049 |                                                                                                                                                                                                                                                                                                                                                   -0.143 |                             -0.142 |
| Slack                     |                  24.014 |                                                                                                                                                                                                                                                                                                                                                   -7.651 |                             21.288 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                                                                                                          |                                    |
| Bounding Box Size         | 0% x 0%                 | 11% x 8%                                                                                                                                                                                                                                                                                                                                                 | 4% x 1%                            |
| Clock Region Distance     | (0, 0)                  | (0, 1)                                                                                                                                                                                                                                                                                                                                                   | (0, 0)                             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                                                                                                                      638 |                                 21 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                                                                                                             | Safely Timed                       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                                                                                                       67 |                                  5 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                                                                                                       67 |                                  5 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                                                                                                      | clk                                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                                                                                                      | clk                                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                                                                                                     | None                               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                                                                                                     | None                               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                  3 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                                                                                                                       53 |                                 16 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                                                                                                   | FDRE/C                             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                                                                                                   | FDRE/D                             |
| Start Point Pin           | sr_p.sr_15[21]/C        | muon_cand_1.pt_1_rep1/C                                                                                                                                                                                                                                                                                                                                  | sr_p.sr_1_15.roi_ret_583/C         |
| End Point Pin             | muon_cand_1.pt_1_rep1/D | sr_p.sr_1_15.roi_ret_583/D                                                                                                                                                                                                                                                                                                                               | sr_p.sr_2_15.roi[6]/D              |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                                                          Path #5                                                                                                                                                                         |         WorstPath from Dst         |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
| Requirement               |                  25.000 |                                                                                                                                                                                                                                                                                                                                                   25.000 |                             25.000 |
| Path Delay                |                   0.929 |                                                                                                                                                                                                                                                                                                                                                   32.662 |                              3.494 |
| Logic Delay               | 0.097(11%)              | 8.562(27%)                                                                                                                                                                                                                                                                                                                                               | 0.581(17%)                         |
| Net Delay                 | 0.832(89%)              | 24.100(73%)                                                                                                                                                                                                                                                                                                                                              | 2.913(83%)                         |
| Clock Skew                |                  -0.049 |                                                                                                                                                                                                                                                                                                                                                    0.022 |                             -0.343 |
| Slack                     |                  24.014 |                                                                                                                                                                                                                                                                                                                                                   -7.648 |                             21.154 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                                                                                                          |                                    |
| Bounding Box Size         | 0% x 0%                 | 11% x 9%                                                                                                                                                                                                                                                                                                                                                 | 4% x 1%                            |
| Clock Region Distance     | (0, 0)                  | (0, 1)                                                                                                                                                                                                                                                                                                                                                   | (0, 0)                             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                                                                                                                      666 |                                 21 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                                                                                                             | Safely Timed                       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                                                                                                       67 |                                  5 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                                                                                                       67 |                                  5 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                                                                                                      | clk                                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                                                                                                      | clk                                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                                                                                                     | None                               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                                                                                                     | None                               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                                                                                                                       54 |                                 16 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                                                                                                   | FDRE/C                             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                                                                                                   | FDRE/D                             |
| Start Point Pin           | sr_p.sr_15[21]/C        | muon_cand_1.pt_1_rep1/C                                                                                                                                                                                                                                                                                                                                  | sr_p.sr_1_15.roi_ret_602/C         |
| End Point Pin             | muon_cand_1.pt_1_rep1/D | sr_p.sr_1_15.roi_ret_602/D                                                                                                                                                                                                                                                                                                                               | sr_p.sr_2_15.roi[5]/D              |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                                                       Path #6                                                                                                                                                                       |         WorstPath from Dst         |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
| Requirement               |                  25.000 |                                                                                                                                                                                                                                                                                                                                              25.000 |                             25.000 |
| Path Delay                |                   0.929 |                                                                                                                                                                                                                                                                                                                                              32.569 |                              3.708 |
| Logic Delay               | 0.097(11%)              | 8.318(26%)                                                                                                                                                                                                                                                                                                                                          | 0.559(16%)                         |
| Net Delay                 | 0.832(89%)              | 24.251(74%)                                                                                                                                                                                                                                                                                                                                         | 3.149(84%)                         |
| Clock Skew                |                  -0.049 |                                                                                                                                                                                                                                                                                                                                              -0.069 |                             -0.232 |
| Slack                     |                  24.014 |                                                                                                                                                                                                                                                                                                                                              -7.646 |                             21.052 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                                                                                                     |                                    |
| Bounding Box Size         | 0% x 0%                 | 12% x 9%                                                                                                                                                                                                                                                                                                                                            | 3% x 0%                            |
| Clock Region Distance     | (0, 0)                  | (0, 1)                                                                                                                                                                                                                                                                                                                                              | (0, 0)                             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                                                                                                                 703 |                                 21 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                                                                                                        | Safely Timed                       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                                                                                                  66 |                                  5 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                                                                                                  66 |                                  5 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                                                                                                 | clk                                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                                                                                                 | clk                                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                                                                                                | None                               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                                                                                                | None                               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                                                                                                                  53 |                                 16 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                                                                                              | FDRE/C                             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                                                                                              | FDRE/D                             |
| Start Point Pin           | sr_p.sr_15[21]/C        | muon_cand_1.pt_1_rep1/C                                                                                                                                                                                                                                                                                                                             | sr_p.sr_1_15.sector_ret_111/C      |
| End Point Pin             | muon_cand_1.pt_1_rep1/D | sr_p.sr_1_15.sector_ret_111/D                                                                                                                                                                                                                                                                                                                       | sr_p.sr_2_15.pt[0]/D               |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                                                       Path #7                                                                                                                                                                       |            WorstPath from Dst           |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
| Requirement               |                  25.000 |                                                                                                                                                                                                                                                                                                                                              25.000 |                                  25.000 |
| Path Delay                |                   0.929 |                                                                                                                                                                                                                                                                                                                                              32.508 |                                   7.677 |
| Logic Delay               | 0.097(11%)              | 7.826(25%)                                                                                                                                                                                                                                                                                                                                          | 0.796(11%)                              |
| Net Delay                 | 0.832(89%)              | 24.682(75%)                                                                                                                                                                                                                                                                                                                                         | 6.881(89%)                              |
| Clock Skew                |                  -0.049 |                                                                                                                                                                                                                                                                                                                                              -0.129 |                                  -0.148 |
| Slack                     |                  24.014 |                                                                                                                                                                                                                                                                                                                                              -7.645 |                                  17.167 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                                                                                                     |                                         |
| Bounding Box Size         | 0% x 0%                 | 11% x 8%                                                                                                                                                                                                                                                                                                                                            | 9% x 1%                                 |
| Clock Region Distance     | (0, 0)                  | (0, 1)                                                                                                                                                                                                                                                                                                                                              | (0, 0)                                  |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                                                                                                                 637 |                                      63 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                       0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                       0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                       0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                       0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                                                                                                        | Safely Timed                            |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                                                                                                  66 |                                       6 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                                                                                                  67 |                                       6 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                                                                                                 | clk                                     |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                                                                                                 | clk                                     |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                                                                                                | None                                    |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                                                                                                | None                                    |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                       3 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                       0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                       0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                                                                                                                  53 |                                      39 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                       0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                       0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                                                                                              | FDRE/C                                  |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                                                                                              | FDRE/D                                  |
| Start Point Pin           | sr_p.sr_15[21]/C        | muon_cand_1.pt_1_rep1/C                                                                                                                                                                                                                                                                                                                             | sr_p.sr_1_15.sector_ret_1981/C          |
| End Point Pin             | muon_cand_1.pt_1_rep1/D | sr_p.sr_1_15.sector_ret_1981/D                                                                                                                                                                                                                                                                                                                      | sr_p.sr_2_15.sector[3]/D                |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                                                     Path #8                                                                                                                                                                    |         WorstPath from Dst         |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
| Requirement               |                  25.000 |                                                                                                                                                                                                                                                                                                                                         25.000 |                             25.000 |
| Path Delay                |                   0.929 |                                                                                                                                                                                                                                                                                                                                         32.499 |                              3.115 |
| Logic Delay               | 0.097(11%)              | 7.840(25%)                                                                                                                                                                                                                                                                                                                                     | 0.697(23%)                         |
| Net Delay                 | 0.832(89%)              | 24.659(75%)                                                                                                                                                                                                                                                                                                                                    | 2.418(77%)                         |
| Clock Skew                |                  -0.049 |                                                                                                                                                                                                                                                                                                                                         -0.136 |                             -0.150 |
| Slack                     |                  24.014 |                                                                                                                                                                                                                                                                                                                                         -7.643 |                             21.727 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                                                                                                |                                    |
| Bounding Box Size         | 0% x 0%                 | 12% x 8%                                                                                                                                                                                                                                                                                                                                       | 7% x 1%                            |
| Clock Region Distance     | (0, 0)                  | (0, 1)                                                                                                                                                                                                                                                                                                                                         | (0, 0)                             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                                                                                                            662 |                                 21 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                                                                                              0 |                                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                                                                                              0 |                                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                                                                                              0 |                                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                                                                                              0 |                                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                                                                                                   | Safely Timed                       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                                                                                             65 |                                  5 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                                                                                             65 |                                  5 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT4 LUT4 LUT5 LUT3 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                                                                                            | clk                                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                                                                                            | clk                                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                                                                                           | None                               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                                                                                           | None                               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                                                                                              0 |                                  3 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                                                                                              0 |                                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                                                                                              0 |                                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                                                                                                             59 |                                 16 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                                                                                              0 |                                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                                                                                              0 |                                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                                                                                         | FDRE/C                             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                                                                                         | FDRE/D                             |
| Start Point Pin           | sr_p.sr_15[21]/C        | muon_cand_1.pt_1_rep1/C                                                                                                                                                                                                                                                                                                                        | sr_p.sr_1_15.roi_ret_1106/C        |
| End Point Pin             | muon_cand_1.pt_1_rep1/D | sr_p.sr_1_15.roi_ret_1106/D                                                                                                                                                                                                                                                                                                                    | sr_p.sr_2_15.sector[0]/D           |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                                                          Path #9                                                                                                                                                                         |         WorstPath from Dst         |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
| Requirement               |                  25.000 |                                                                                                                                                                                                                                                                                                                                                   25.000 |                             25.000 |
| Path Delay                |                   0.929 |                                                                                                                                                                                                                                                                                                                                                   32.567 |                              4.864 |
| Logic Delay               | 0.097(11%)              | 8.004(25%)                                                                                                                                                                                                                                                                                                                                               | 0.755(16%)                         |
| Net Delay                 | 0.832(89%)              | 24.563(75%)                                                                                                                                                                                                                                                                                                                                              | 4.109(84%)                         |
| Clock Skew                |                  -0.049 |                                                                                                                                                                                                                                                                                                                                                   -0.068 |                             -0.234 |
| Slack                     |                  24.014 |                                                                                                                                                                                                                                                                                                                                                   -7.643 |                             19.894 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                                                                                                          |                                    |
| Bounding Box Size         | 0% x 0%                 | 11% x 8%                                                                                                                                                                                                                                                                                                                                                 | 5% x 1%                            |
| Clock Region Distance     | (0, 0)                  | (0, 1)                                                                                                                                                                                                                                                                                                                                                   | (0, 0)                             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                                                                                                                      638 |                                 21 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                                                                                                             | Safely Timed                       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                                                                                                       67 |                                  5 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                                                                                                       67 |                                  5 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                                                                                                      | clk                                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                                                                                                      | clk                                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                                                                                                     | None                               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                                                                                                     | None                               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                                                                                                                       53 |                                 16 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                                                                                                   | FDRE/C                             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                                                                                                   | FDRE/D                             |
| Start Point Pin           | sr_p.sr_15[21]/C        | muon_cand_1.pt_1_rep1/C                                                                                                                                                                                                                                                                                                                                  | sr_p.sr_1_15.roi_ret_724/C         |
| End Point Pin             | muon_cand_1.pt_1_rep1/D | sr_p.sr_1_15.roi_ret_724/D                                                                                                                                                                                                                                                                                                                               | sr_p.sr_2_15.roi[1]/D              |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                                                  Path #10                                                                                                                                                                 |            WorstPath from Dst           |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
| Requirement               |                  25.000 |                                                                                                                                                                                                                                                                                                                                    25.000 |                                  25.000 |
| Path Delay                |                   1.336 |                                                                                                                                                                                                                                                                                                                                    32.439 |                                   4.187 |
| Logic Delay               | 0.099(8%)               | 8.274(26%)                                                                                                                                                                                                                                                                                                                                | 0.829(20%)                              |
| Net Delay                 | 1.237(92%)              | 24.165(74%)                                                                                                                                                                                                                                                                                                                               | 3.358(80%)                              |
| Clock Skew                |                  -0.169 |                                                                                                                                                                                                                                                                                                                                    -0.195 |                                  -0.089 |
| Slack                     |                  23.487 |                                                                                                                                                                                                                                                                                                                                    -7.642 |                                  20.715 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                                                                                           |                                         |
| Bounding Box Size         | 0% x 8%                 | 12% x 8%                                                                                                                                                                                                                                                                                                                                  | 4% x 1%                                 |
| Clock Region Distance     | (0, 1)                  | (0, 1)                                                                                                                                                                                                                                                                                                                                    | (0, 0)                                  |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                                                                                                       747 |                                      23 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                                                                                         0 |                                       0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                                                                                         0 |                                       0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                                                                                         0 |                                       0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                                                                                         0 |                                       0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                                                                                              | Safely Timed                            |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                                                                                        64 |                                       6 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                                                                                        64 |                                       6 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT4 LUT5 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                                                                                       | clk                                     |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                                                                                       | clk                                     |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                                                                                      | None                                    |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                                                                                      | None                                    |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                                                                                         0 |                                       0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                                                                                         0 |                                       0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                                                                                         0 |                                       0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                                                                                                        60 |                                      16 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                                                                                         0 |                                       0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                                                                                         0 |                                       0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                                                                                    | FDRE/C                                  |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                                                                                    | FDRE/D                                  |
| Start Point Pin           | sr_p.sr_15[116]/C       | muon_cand_7.pt_0_rep1/C                                                                                                                                                                                                                                                                                                                   | sr_p.sr_1_15.sector_ret_1417/C          |
| End Point Pin             | muon_cand_7.pt_0_rep1/D | sr_p.sr_1_15.sector_ret_1417/D                                                                                                                                                                                                                                                                                                            | sr_p.sr_2_15.roi[1]/D                   |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 45 | 46 | 47 | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | 68 |
+-----------------+-------------+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 25.000ns    |  1 |  9 |  5 |  5 |  2 |  8 | 10 |  5 |  5 |  5 |  8 | 12 |  1 |  5 | 10 | 19 | 12 |  9 | 26 | 34 | 26 | 13 | 24 | 54 | 57 | 54 | 44 | 85 | 57 | 45 | 48 | 91 | 74 | 71 | 44 | 22 |
+-----------------+-------------+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+----------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                       Module                       | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |     LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+----------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                            wrapper | 0.73 |           3.34 |           33527 | 0(0.0%) | 357(1.9%) | 887(4.8%) | 1987(10.8%) | 5652(30.6%) | 9581(51.9%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I032_O016_D002-freq40retfan10000_rev_1 | 0.84 |           4.25 |           20167 | 0(0.0%) | 352(1.9%) | 883(4.8%) | 1892(10.3%) | 5637(30.8%) | 9558(52.2%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                shift_reg_tap_512_4 | 0.00 |           1.04 |            7680 | 0(0.0%) |   0(0.0%) |   0(0.0%) |     0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |     0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+----------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                1 |       112% | (CLEM_X49Y584,CLEL_R_X49Y585)   | muon_sorter_1(59%),wrapper(40%) |            0% |       4.71875 | 100%         | 0%         |  34% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                3 |       115% | (CLEM_X45Y547,CLEL_R_X48Y554)   | muon_sorter_1(99%)              |            0% |       5.13086 | 95%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                5 |       115% | (CLEM_X39Y517,CLEM_X54Y548)     | muon_sorter_1(91%),wrapper(8%)  |            0% |       4.66754 | 87%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      |                4 |       106% | (CLEL_R_X41Y575,CLEL_R_X49Y590) | muon_sorter_1(89%),wrapper(10%) |            0% |       4.84844 | 94%          | 0%         |   5% |   0% | NA   | 0%   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                5 |           1.050% | (CLEM_X40Y508,CLEL_R_X55Y587)   | muon_sorter_1(87%),wrapper(12%) |            0% |       4.37227 | 82%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Global |                2 |           0.022% | (CLEM_X48Y584,CLEM_X51Y587)     | muon_sorter_1(65%),wrapper(34%) |            0% |       4.80208 | 98%          | 0%         |  27% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                5 |           0.596% | (CLEM_X35Y518,NULL_X319Y585)    | muon_sorter_1(83%),wrapper(16%) |            0% |       3.99007 | 74%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                5 |           0.715% | (CLEM_X40Y510,CLEL_R_X55Y589)   | muon_sorter_1(87%),wrapper(12%) |            0% |       4.36359 | 82%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                4 |           0.498% | (CLEL_R_X38Y515,CLEL_R_X53Y530) | muon_sorter_1(94%)              |            0% |       4.67398 | 87%          | 0%         |   6% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Long   |                3 |           0.131% | (CLEM_X40Y520,CLEL_R_X43Y531)   | muon_sorter_1(94%)              |            0% |       4.95486 | 91%          | 0%         |   4% |   0% | NA   | 0%   | NA  |    0% |  0% |
| West      | Long   |                3 |           0.186% | (CLEM_X44Y516,CLEM_X47Y539)     | muon_sorter_1(97%)              |            0% |       4.77083 | 89%          | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                6 |           1.237% | (CLEL_R_X32Y516,CLEM_X63Y579)   | muon_sorter_1(79%),wrapper(20%) |            0% |       2.58762 | 48%          | 0%         |   6% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                4 |           0.220% | (CLEM_X42Y576,CLEM_X49Y591)     | muon_sorter_1(93%),wrapper(6%)  |            0% |       4.73738 | 91%          | 0%         |   3% |   0% | NA   | 0%   | NA  |    0% |  0% |
| East      | Short  |                5 |           1.051% | (CLEL_R_X38Y505,CLEL_R_X53Y592) | muon_sorter_1(89%),wrapper(10%) |            0% |       4.55276 | 85%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           1.151% | (CLEM_X34Y502,CLEM_X49Y597)     | muon_sorter_1(85%),wrapper(14%) |            0% |       3.34485 | 62%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |        85% | (CLEM_X44Y556,CLEM_X47Y559)   | muon_sorter_1(93%),wrapper(6%)  |            0% |       4.95089 | 96%          | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                2 |        88% | (CLEM_X44Y524,CLEM_X47Y527)   | muon_sorter_1(100%)             |            0% |       4.58482 | 85%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                2 |        86% | (CLEM_X44Y520,CLEM_X47Y523)   | muon_sorter_1(99%)              |            0% |       5.06696 | 97%          | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                1 |        85% | (CLEM_X42Y506,CLEL_R_X43Y507) | muon_sorter_1(98%)              |            0% |       4.65625 | 84%          | 0%         |  37% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                1 |        87% | (NULL_X319Y605,CLEM_X51Y585)  | muon_sorter_1(53%),wrapper(46%) |            0% |       4.53125 | 100%         | 0%         |  43% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                1 |        86% | (CLEM_X50Y538,CLEM_X51Y539)   | muon_sorter_1(95%)              |            0% |       5.14583 | 95%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                1 |        87% | (CLEM_X50Y502,CLEM_X51Y503)   | muon_sorter_1(54%),wrapper(45%) |            0% |       4.27083 | 72%          | 0%         |  43% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEL_R_X48Y524 | 312             | 389          | 64%                  | wrapper(65%),muon_sorter_1(35%) | Y                   |
| CLEM_X46Y510   | 302             | 403          | 64%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X45Y513 | 301             | 400          | 63%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X47Y531 | 309             | 382          | 63%                  | wrapper(61%),muon_sorter_1(38%) | Y                   |
| CLEM_X48Y521   | 310             | 392          | 63%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X46Y511   | 302             | 402          | 63%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X45Y514 | 301             | 399          | 63%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X45Y511   | 299             | 402          | 62%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X46Y513   | 302             | 400          | 62%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X44Y511 | 298             | 402          | 61%                  | muon_sorter_1(100%)             | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEL_R_X46Y519 | 304             | 394          | 61%                  | muon_sorter_1(87%),wrapper(12%) | Y                   |
| CLEM_X47Y518   | 307             | 395          | 60%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X46Y519   | 302             | 394          | 60%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X45Y519   | 299             | 394          | 59%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X44Y507   | 296             | 407          | 59%                  | muon_sorter_1(100%)             | N                   |
| CLEL_R_X45Y518 | 301             | 395          | 59%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X45Y518   | 299             | 395          | 59%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X44Y506 | 298             | 408          | 58%                  | muon_sorter_1(100%)             | N                   |
| CLEL_R_X45Y519 | 301             | 394          | 58%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X44Y519   | 296             | 394          | 58%                  | muon_sorter_1(100%)             | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


