<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>CMOS_Ctl</design>
	<target_edif>E:\Actelprj\backup\smart_top20140227_1058_1\synthesis\CMOS_Ctl.edn</target_edif>
</SynplifyOutput>
