part=xc7z020-clg400-1

[hls]
clock=10ns
clock_uncertainty=12.5%
flow_target=vivado
syn.file=../module1_packet_detect.cpp
syn.top=module1_packet_detect
tb.file=../module1_packet_detect_tb.cpp
tb.file=../HLS_GENERATION_COMPLETE.txt
tb.file=../HLS_OPTIMIZATION_COMPLETE.txt
tb.file=../module1_packet_detect_p10_waiver.txt


