

================================================================
== Vitis HLS Report for 'nnlayer'
================================================================
* Date:           Mon May  9 13:05:46 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HLS_Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.510 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_87_1   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_91_2  |        ?|        ?|         5|          -|          -|     ?|        no|
        |- VITIS_LOOP_16_1   |        ?|        ?|         2|          -|          -|     ?|        no|
        |- VITIS_LOOP_30_1   |        ?|        ?|        31|          -|          -|     ?|        no|
        |- VITIS_LOOP_45_1   |        ?|        ?|         3|          -|          -|     ?|        no|
        |- VITIS_LOOP_52_2   |        ?|        ?|   10 ~ 40|          -|          -|     ?|        no|
        |- VITIS_LOOP_77_3   |        ?|        ?|        61|          -|          -|     ?|        no|
        |- VITIS_LOOP_112_1  |        ?|        ?|         2|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|   1072|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       19|    5|    1820|   1308|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1054|    -|
|Register         |        -|    -|     894|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       21|    7|    2714|   3434|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        7|    3|       2|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                |control_s_axi               |       19|   0|  421|  402|    0|
    |mul_24s_26ns_50_1_1_U1         |mul_24s_26ns_50_1_1         |        0|   2|    0|   43|    0|
    |mul_32ns_26ns_42_1_1_U3        |mul_32ns_26ns_42_1_1        |        0|   3|    0|   20|    0|
    |sdiv_24ns_17s_24_28_seq_1_U5   |sdiv_24ns_17s_24_28_seq_1   |        0|   0|  298|  180|    0|
    |udiv_26ns_26s_26_30_seq_1_U2   |udiv_26ns_26s_26_30_seq_1   |        0|   0|  322|  194|    0|
    |udiv_56ns_64ns_16_60_seq_1_U4  |udiv_56ns_64ns_16_60_seq_1  |        0|   0|  779|  469|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                          |                            |       19|   5| 1820| 1308|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_24ns_24_4_1_U7  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mul_mul_14s_14s_14_4_1_U6          |mul_mul_14s_14s_14_4_1          |       i0 * i1|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |output_V_U    |output_V_RAM_AUTO_1R1W    |        1|  0|   0|    0|   128|   16|     1|         2048|
    |resArray_V_U  |resArray_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                          |        2|  0|   0|    0|   256|   48|     2|         6144|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln94_fu_497_p2       |         +|   0|  0|   17|          14|          14|
    |i_12_fu_1150_p2          |         +|   0|  0|   23|          16|           1|
    |i_14_fu_1101_p2          |         +|   0|  0|   23|          16|           1|
    |i_16_fu_1006_p2          |         +|   0|  0|   23|          16|           1|
    |i_18_fu_549_p2           |         +|   0|  0|   23|          16|           1|
    |i_21_fu_959_p2           |         +|   0|  0|   23|          16|           1|
    |i_22_fu_666_p2           |         +|   0|  0|   23|          16|           1|
    |inNeurons_1_fu_491_p2    |         +|   0|  0|   23|          16|           1|
    |outNeurons_2_fu_446_p2   |         +|   0|  0|   23|          16|           1|
    |ret_V_1_fu_1048_p2       |         +|   0|  0|   24|          17|           9|
    |ret_V_2_fu_1077_p2       |         +|   0|  0|   31|          24|          16|
    |ret_V_6_fu_832_p2        |         +|   0|  0|   31|          24|          17|
    |ret_V_7_fu_597_p2        |         +|   0|  0|   24|          17|          13|
    |sum_V_1_fu_940_p2        |         +|   0|  0|   71|          64|          64|
    |ret_V_4_fu_692_p2        |         -|   0|  0|   24|          17|          17|
    |ret_V_8_fu_819_p2        |         -|   0|  0|   23|          16|          16|
    |sub_ln1201_1_fu_790_p2   |         -|   0|  0|   23|           1|          16|
    |sub_ln1201_fu_769_p2     |         -|   0|  0|   56|           1|          49|
    |sub_ln712_2_fu_716_p2    |         -|   0|  0|   23|           1|          16|
    |sub_ln712_fu_1030_p2     |         -|   0|  0|   23|           1|          16|
    |x_V_fu_703_p2            |         -|   0|  0|   23|          16|          16|
    |and_ln1547_fu_631_p2     |       and|   0|  0|    2|           1|           1|
    |icmp_ln112_fu_1145_p2    |      icmp|   0|  0|   13|          16|          16|
    |icmp_ln1547_1_fu_615_p2  |      icmp|   0|  0|   13|          17|          17|
    |icmp_ln1547_2_fu_677_p2  |      icmp|   0|  0|   29|          64|           1|
    |icmp_ln1547_3_fu_848_p2  |      icmp|   0|  0|   13|          16|           1|
    |icmp_ln1547_fu_587_p2    |      icmp|   0|  0|   13|          16|          12|
    |icmp_ln1548_fu_697_p2    |      icmp|   0|  0|   13|          17|          13|
    |icmp_ln16_fu_1096_p2     |      icmp|   0|  0|   13|          16|          16|
    |icmp_ln30_fu_1001_p2     |      icmp|   0|  0|   13|          16|          16|
    |icmp_ln45_fu_544_p2      |      icmp|   0|  0|   13|          16|          16|
    |icmp_ln52_fu_661_p2      |      icmp|   0|  0|   13|          16|          16|
    |icmp_ln77_fu_954_p2      |      icmp|   0|  0|   13|          16|          16|
    |icmp_ln87_1_fu_441_p2    |      icmp|   0|  0|   13|          16|          16|
    |icmp_ln87_fu_423_p2      |      icmp|   0|  0|   13|          16|           1|
    |icmp_ln91_fu_486_p2      |      icmp|   0|  0|   13|          16|          16|
    |lshr_ln1201_fu_875_p2    |      lshr|   0|  0|  100|          17|          32|
    |fixed_V_fu_796_p3        |    select|   0|  0|   16|           1|          16|
    |overflow_1_fu_637_p3     |    select|   0|  0|    8|           1|           8|
    |overflow_2_fu_645_p3     |    select|   0|  0|    8|           1|           8|
    |select_ln1201_fu_784_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln18_fu_1129_p3   |    select|   0|  0|   15|           1|           1|
    |select_ln7_fu_722_p3     |    select|   0|  0|   16|           1|          16|
    |x_V_4_fu_1036_p3         |    select|   0|  0|   16|           1|          16|
    |shl_ln740_fu_912_p2      |       shl|   0|  0|  100|          32|          32|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 1072|         672|         606|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm            |  801|        150|    1|        150|
    |i_2_fu_178           |    9|          2|   16|         32|
    |i_4_fu_174           |    9|          2|   16|         32|
    |i_6_fu_170           |    9|          2|   16|         32|
    |i_7_fu_190           |    9|          2|   16|         32|
    |i_9_fu_194           |    9|          2|   16|         32|
    |i_fu_182             |    9|          2|   16|         32|
    |inNeurons_reg_373    |    9|          2|   16|         32|
    |lhs_reg_384          |    9|          2|   16|         32|
    |outNeurons_fu_158    |    9|          2|   16|         32|
    |output_V_address0    |   42|          8|    7|         56|
    |output_V_d0          |   14|          3|   16|         48|
    |output_r_address0    |   25|          5|    7|         35|
    |output_r_d0          |   25|          5|   16|         80|
    |resArray_V_address0  |   20|          4|    7|         28|
    |resArray_V_d0        |   14|          3|   32|         96|
    |rhs_fu_166           |    9|          2|    8|         16|
    |storemerge8_reg_395  |   14|          3|   32|         96|
    |sum_V_fu_186         |    9|          2|   64|        128|
    +---------------------+-----+-----------+-----+-----------+
    |Total                | 1054|        203|  334|       1021|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |activation_read_reg_1187          |    8|   0|    8|          0|
    |ap_CS_fsm                         |  149|   0|  149|          0|
    |ap_rst_n_inv                      |    1|   0|    1|          0|
    |ap_rst_reg_1                      |    1|   0|    1|          0|
    |ap_rst_reg_2                      |    1|   0|    1|          0|
    |empty_reg_1207                    |   14|   0|   14|          0|
    |fixed_V_reg_1417                  |   16|   0|   16|          0|
    |i_22_reg_1360                     |   16|   0|   16|          0|
    |i_2_fu_178                        |   16|   0|   16|          0|
    |i_4_fu_174                        |   16|   0|   16|          0|
    |i_6_fu_170                        |   16|   0|   16|          0|
    |i_7_fu_190                        |   16|   0|   16|          0|
    |i_9_fu_194                        |   16|   0|   16|          0|
    |i_fu_182                          |   16|   0|   16|          0|
    |icmp_ln1547_2_reg_1375            |    1|   0|    1|          0|
    |icmp_ln1547_3_reg_1434            |    1|   0|    1|          0|
    |icmp_ln1548_reg_1386              |    1|   0|    1|          0|
    |icmp_ln87_reg_1212                |    1|   0|    1|          0|
    |inNeurons_1_reg_1290              |   16|   0|   16|          0|
    |inNeurons_reg_373                 |   16|   0|   16|          0|
    |lhs_reg_384                       |   16|   0|   16|          0|
    |lshr_ln1201_reg_1452              |   32|   0|   32|          0|
    |mul_i_reg_1282                    |   14|   0|   14|          0|
    |numOfInNeurons_read_reg_1202      |   16|   0|   16|          0|
    |numOfOutputNeurons_read_reg_1191  |   16|   0|   16|          0|
    |outNeurons_2_reg_1227             |   16|   0|   16|          0|
    |outNeurons_fu_158                 |   16|   0|   16|          0|
    |output_V_addr_5_reg_1370          |    7|   0|    7|          0|
    |output_V_addr_reg_1272            |    7|   0|    7|          0|
    |p_Result_s_reg_1422               |    8|   0|    8|          0|
    |r_V_3_reg_1447                    |   26|   0|   26|          0|
    |reg_415                           |   16|   0|   16|          0|
    |resArray_V_addr_1_reg_1390        |    7|   0|    7|          0|
    |ret_V_1_reg_1508                  |   17|   0|   17|          0|
    |rhs_2_reg_1333                    |    8|   0|   16|          8|
    |rhs_fu_166                        |    8|   0|    8|          0|
    |select_ln7_reg_1395               |   16|   0|   16|          0|
    |sext_ln52_reg_1338                |    9|   0|   17|          8|
    |storemerge8_reg_395               |   32|   0|   32|          0|
    |sum_V_fu_186                      |   64|   0|   64|          0|
    |tmp_2_cast_reg_1411               |   16|   0|   16|          0|
    |tmp_3_reg_1400                    |    1|   0|    1|          0|
    |tmp_4_reg_1438                    |    1|   0|    1|          0|
    |tmp_5_reg_1457                    |   26|   0|   26|          0|
    |tmp_V_1_reg_1429                  |   16|   0|   16|          0|
    |trunc_ln1201_reg_1406             |   49|   0|   49|          0|
    |trunc_ln717_1_reg_1523            |   16|   0|   16|          0|
    |zext_ln114_reg_1544               |   16|   0|   64|         48|
    |zext_ln18_reg_1531                |   16|   0|   64|         48|
    |zext_ln32_reg_1498                |   16|   0|   64|         48|
    |zext_ln56_reg_1365                |   16|   0|   64|         48|
    |zext_ln80_reg_1475                |   16|   0|   64|         48|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  894|   0| 1150|        256|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|   16|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|   16|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_hs|       nnlayer|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_hs|       nnlayer|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|       nnlayer|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|       nnlayer|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

