# Auto-generated EAGLE PCB script from: 
SET UNDO_LOG OFF;
GRID INCH;
CHANGE DISPLAY OFF;
CHANGE SIZE 0.25;

# PARTS #
ADD LED_1113F@pcie_lib 'FPGA1/D1' (0.25 0.0);
ADD LED_1113F@pcie_lib 'FPGA1/D2' (0.5 0.0);
ADD LED_1113F@pcie_lib 'FPGA1/D3' (0.75 0.0);
ADD LED_1113F@pcie_lib 'FPGA1/D4' (1.0 0.0);
ADD LED_1113F@pcie_lib 'FPGA1/D5' (1.25 0.0);
ADD LED_1113F@pcie_lib 'FPGA1/D6' (1.5 0.0);
ADD LED_1113F@pcie_lib 'FPGA1/D7' (1.75 0.0);
ADD LED_1113F@pcie_lib 'FPGA1/D8' (2.0 0.0);
ADD MOLEX-87332-1420@pcie_lib 'FPGA1/P1' (2.25 0.0);
ADD CR0603@pcie_lib 'FPGA1/R1' (2.5 0.0);
ADD CR0603@pcie_lib 'FPGA1/R10' (2.75 0.0);
ADD CR0603@pcie_lib 'FPGA1/R11' (3.0 0.0);
ADD CR0603@pcie_lib 'FPGA1/R12' (3.25 0.0);
ADD CR0603@pcie_lib 'FPGA1/R13' (3.5 0.0);
ADD CR0603@pcie_lib 'FPGA1/R14' (3.75 0.0);
ADD CR0603@pcie_lib 'FPGA1/R15' (4.0 0.0);
ADD CR0603@pcie_lib 'FPGA1/R2' (4.25 0.0);
ADD CR0603@pcie_lib 'FPGA1/R3' (4.5 0.0);
ADD CR0603@pcie_lib 'FPGA1/R4' (4.75 0.0);
ADD CR0603@pcie_lib 'FPGA1/R5' (5.0 0.0);
ADD CR0603@pcie_lib 'FPGA1/R6' (5.25 0.0);
ADD CR0603@pcie_lib 'FPGA1/R7' (5.5 0.0);
ADD CR0603@pcie_lib 'FPGA1/R8' (5.75 0.0);
ADD CR0603@pcie_lib 'FPGA1/R9' (6.0 0.0);
ADD CTS_219-8LPST@pcie_lib 'FPGA1/SW1' (6.25 0.0);
ADD PANASONIC_EVQ@pcie_lib 'FPGA1/SW2' (6.5 0.0);
ADD PANASONIC_EVQ@pcie_lib 'FPGA1/SW3' (6.75 0.0);
ADD PANASONIC_EVQ@pcie_lib 'FPGA1/SW4' (7.0 0.0);
ADD PANASONIC_EVQ@pcie_lib 'FPGA1/SW5' (7.25 0.0);
ADD PC28F128P30@pcie_lib 'FPGA1/U1' (7.5 0.0);
ADD MOUNT_HOLE_125@pcie_lib 'MTG1' (7.75 0.0);
ADD MOUNT_HOLE_125@pcie_lib 'MTG2' (8.0 0.0);
ADD MOUNT_HOLE_125@pcie_lib 'MTG3' (8.25 0.0);
ADD MOUNT_HOLE_125@pcie_lib 'MTG4' (8.5 0.0);
ADD PCIE_EDGE_CONN_X1@pcie_lib 'P1' (8.75 0.0);
ADD TANT3528@pcie_lib 'PWR/C1' (9.0 0.0);
ADD CC0603@pcie_lib 'PWR/C10' (9.25 0.0);
ADD TANT3528@pcie_lib 'PWR/C11' (9.5 0.0);
ADD TANT3528@pcie_lib 'PWR/C12' (9.75 0.0);
ADD CC0603@pcie_lib 'PWR/C13' (10.0 0.0);
ADD CC0603@pcie_lib 'PWR/C14' (10.25 0.0);
ADD CC0603@pcie_lib 'PWR/C15' (10.5 0.0);
ADD CC0603@pcie_lib 'PWR/C16' (10.75 0.0);
ADD CC0603@pcie_lib 'PWR/C17' (11.0 0.0);
ADD CC0603@pcie_lib 'PWR/C18' (11.25 0.0);
ADD CC0603@pcie_lib 'PWR/C19' (11.5 0.0);
ADD TANT3528@pcie_lib 'PWR/C2' (11.75 0.0);
ADD CC0603@pcie_lib 'PWR/C20' (12.0 0.0);
ADD CC0603@pcie_lib 'PWR/C3' (12.25 0.0);
ADD CC0603@pcie_lib 'PWR/C4' (12.5 0.0);
ADD CC0603@pcie_lib 'PWR/C5' (12.75 0.0);
ADD CC0603@pcie_lib 'PWR/C6' (13.0 0.0);
ADD CC0603@pcie_lib 'PWR/C7' (13.25 0.0);
ADD CC0603@pcie_lib 'PWR/C8' (13.5 0.0);
ADD CC0603@pcie_lib 'PWR/C9' (13.75 0.0);
ADD CR0603@pcie_lib 'PWR/R1' (14.0 0.0);
ADD CR0603@pcie_lib 'PWR/R2' (14.25 0.0);
ADD LT3022_MSOP16@pcie_lib 'PWR/U1' (14.5 0.0);
ADD TP_ROUND@pcie_lib 'TP1' (14.75 0.0);
ADD TP_ROUND@pcie_lib 'TP10' (15.0 0.0);
ADD TP_SQUARE@pcie_lib 'TP11' (15.25 0.0);
ADD TP_SQUARE@pcie_lib 'TP12' (15.5 0.0);
ADD TP_ROUND@pcie_lib 'TP13' (15.75 0.0);
ADD TP_ROUND@pcie_lib 'TP14' (16.0 0.0);
ADD TP_SQUARE@pcie_lib 'TP15' (16.25 0.0);
ADD TP_SQUARE@pcie_lib 'TP16' (16.5 0.0);
ADD TP_ROUND@pcie_lib 'TP2' (16.75 0.0);
ADD TP_SQUARE@pcie_lib 'TP3' (17.0 0.0);
ADD TP_SQUARE@pcie_lib 'TP4' (17.25 0.0);
ADD TP_ROUND@pcie_lib 'TP5' (17.5 0.0);
ADD TP_ROUND@pcie_lib 'TP6' (17.75 0.0);
ADD TP_SQUARE@pcie_lib 'TP7' (18.0 0.0);
ADD TP_SQUARE@pcie_lib 'TP8' (18.25 0.0);
ADD TP_ROUND@pcie_lib 'TP9' (18.5 0.0);

# SIGNALS #
SIGNAL '+12V' P1 B1 P1 B2 P1 A2 P1 A3;
SIGNAL '+3V3' TP3 1 TP4 1 FPGA1/P1 2 FPGA1/U1 D5 FPGA1/U1 D6 FPGA1/U1 G4 FPGA1/R9 2 FPGA1/R10 2 FPGA1/R11 2 FPGA1/R12 2 FPGA1/R13 2 FPGA1/R14 2 PWR/U1 9 PWR/U1 12 PWR/U1 13 PWR/U1 14 PWR/C11 1 PWR/C12 1 PWR/C13 1 PWR/C14 1 PWR/C15 1 PWR/C16 1 PWR/C17 1 PWR/C18 1 PWR/C19 1 PWR/C20 1;
SIGNAL '+1V8' TP7 1 TP8 1 FPGA1/U1 A6 FPGA1/U1 H3 FPGA1/U1 A4;
SIGNAL '+1V5' PWR/U1 3 PWR/U1 4 PWR/R1 1 PWR/C1 1 PWR/C2 1 PWR/C3 1 PWR/C4 1 PWR/C5 1 PWR/C6 1 PWR/C7 1 PWR/C8 1 PWR/C9 1 PWR/C10 1;
SIGNAL '+1V5_sense';
SIGNAL '+1V2';
SIGNAL 'gnd' P1 B4 P1 B7 P1 B13 P1 B16 P1 B18 P1 A4 P1 A12 P1 A15 P1 A18 TP1 1 TP2 1 TP5 1 TP6 1 TP9 1 TP10 1 TP13 1 TP14 1 FPGA1/R1 2 FPGA1/R2 2 FPGA1/R3 2 FPGA1/R4 2 FPGA1/R5 2 FPGA1/R6 2 FPGA1/R7 2 FPGA1/R8 2 FPGA1/SW1 1 FPGA1/SW1 2 FPGA1/SW1 3 FPGA1/SW1 4 FPGA1/SW1 5 FPGA1/SW1 6 FPGA1/SW1 7 FPGA1/SW1 8 FPGA1/SW2 1 FPGA1/SW2 4 FPGA1/SW3 1 FPGA1/SW3 4 FPGA1/SW4 1 FPGA1/SW4 4 FPGA1/SW5 1 FPGA1/SW5 4 FPGA1/P1 3 FPGA1/P1 5 FPGA1/P1 7 FPGA1/P1 9 FPGA1/P1 11 FPGA1/U1 B2 FPGA1/U1 H2 FPGA1/U1 H4 FPGA1/U1 H6 FPGA1/R15 2 PWR/U1 6 PWR/U1 7 PWR/U1 10 PWR/U1 11 PWR/U1 17 PWR/R2 2 PWR/C1 2 PWR/C2 2 PWR/C3 2 PWR/C4 2 PWR/C5 2 PWR/C6 2 PWR/C7 2 PWR/C8 2 PWR/C9 2 PWR/C10 2 PWR/C11 2 PWR/C12 2 PWR/C13 2 PWR/C14 2 PWR/C15 2 PWR/C16 2 PWR/C17 2 PWR/C18 2 PWR/C19 2 PWR/C20 2;
SIGNAL 'pcie_tx0_p' P1 A16;
SIGNAL 'pcie_tx0_n' P1 A17;
SIGNAL 'pcie_rx0_p' P1 B14;
SIGNAL 'pcie_rx0_n' P1 B15;
SIGNAL 'pcie_refclk_p' P1 A13;
SIGNAL 'pcie_refclk_n' P1 A14;
SIGNAL 'pcie_perst_n' P1 A11;
SIGNAL 'pcie_prsnt_n' P1 B17 P1 A1;
SIGNAL 'test_trace_bottom' TP11 1 TP12 1;
SIGNAL 'test_trace_top' TP15 1 TP16 1;
SIGNAL 'fpga1/led[7]' FPGA1/D8 1;
SIGNAL 'fpga1/led[6]' FPGA1/D7 1;
SIGNAL 'fpga1/led[5]' FPGA1/D6 1;
SIGNAL 'fpga1/led[4]' FPGA1/D5 1;
SIGNAL 'fpga1/led[3]' FPGA1/D4 1;
SIGNAL 'fpga1/led[2]' FPGA1/D3 1;
SIGNAL 'fpga1/led[1]' FPGA1/D2 1;
SIGNAL 'fpga1/led[0]' FPGA1/D1 1;
SIGNAL 'fpga1/led_cathode[7]' FPGA1/D8 2 FPGA1/R8 1;
SIGNAL 'fpga1/led_cathode[6]' FPGA1/D7 2 FPGA1/R7 1;
SIGNAL 'fpga1/led_cathode[5]' FPGA1/D6 2 FPGA1/R6 1;
SIGNAL 'fpga1/led_cathode[4]' FPGA1/D5 2 FPGA1/R5 1;
SIGNAL 'fpga1/led_cathode[3]' FPGA1/D4 2 FPGA1/R4 1;
SIGNAL 'fpga1/led_cathode[2]' FPGA1/D3 2 FPGA1/R3 1;
SIGNAL 'fpga1/led_cathode[1]' FPGA1/D2 2 FPGA1/R2 1;
SIGNAL 'fpga1/led_cathode[0]' FPGA1/D1 2 FPGA1/R1 1;
SIGNAL 'fpga1/dip_io[1]' FPGA1/SW1 16;
SIGNAL 'fpga1/dip_io[2]' FPGA1/SW1 15;
SIGNAL 'fpga1/dip_io[3]' FPGA1/SW1 14;
SIGNAL 'fpga1/dip_io[4]' FPGA1/SW1 13;
SIGNAL 'fpga1/dip_io[5]' FPGA1/SW1 12;
SIGNAL 'fpga1/dip_io[6]' FPGA1/SW1 11;
SIGNAL 'fpga1/dip_io[7]' FPGA1/SW1 10;
SIGNAL 'fpga1/dip_io[8]' FPGA1/SW1 9;
SIGNAL 'fpga1/pushbutton[1]' FPGA1/SW2 2 FPGA1/SW2 3;
SIGNAL 'fpga1/pushbutton[2]' FPGA1/SW3 2 FPGA1/SW3 3;
SIGNAL 'fpga1/pushbutton[3]' FPGA1/SW4 2 FPGA1/SW4 3;
SIGNAL 'fpga1/pushbutton[4]' FPGA1/SW5 2 FPGA1/SW5 3;
SIGNAL 'fpga1/tms' FPGA1/P1 4;
SIGNAL 'fpga1/tck' FPGA1/P1 6;
SIGNAL 'fpga1/tdo' FPGA1/P1 8;
SIGNAL 'fpga1/tdi' FPGA1/P1 10;
SIGNAL 'fpga1/cfg_addr[25]' FPGA1/U1 B6;
SIGNAL 'fpga1/cfg_addr[24]' FPGA1/U1 H8;
SIGNAL 'fpga1/cfg_addr[23]' FPGA1/U1 G1;
SIGNAL 'fpga1/cfg_addr[22]' FPGA1/U1 A8;
SIGNAL 'fpga1/cfg_addr[21]' FPGA1/U1 C8;
SIGNAL 'fpga1/cfg_addr[20]' FPGA1/U1 C7;
SIGNAL 'fpga1/cfg_addr[19]' FPGA1/U1 B7;
SIGNAL 'fpga1/cfg_addr[18]' FPGA1/U1 A7;
SIGNAL 'fpga1/cfg_addr[17]' FPGA1/U1 D8;
SIGNAL 'fpga1/cfg_addr[16]' FPGA1/U1 D7;
SIGNAL 'fpga1/cfg_addr[15]' FPGA1/U1 C5;
SIGNAL 'fpga1/cfg_addr[14]' FPGA1/U1 B5;
SIGNAL 'fpga1/cfg_addr[13]' FPGA1/U1 A5;
SIGNAL 'fpga1/cfg_addr[12]' FPGA1/U1 C4;
SIGNAL 'fpga1/cfg_addr[11]' FPGA1/U1 D3;
SIGNAL 'fpga1/cfg_addr[10]' FPGA1/U1 C3;
SIGNAL 'fpga1/cfg_addr[9]' FPGA1/U1 B3;
SIGNAL 'fpga1/cfg_addr[8]' FPGA1/U1 A3;
SIGNAL 'fpga1/cfg_addr[7]' FPGA1/U1 C2;
SIGNAL 'fpga1/cfg_addr[6]' FPGA1/U1 A2;
SIGNAL 'fpga1/cfg_addr[5]' FPGA1/U1 D2;
SIGNAL 'fpga1/cfg_addr[4]' FPGA1/U1 D1;
SIGNAL 'fpga1/cfg_addr[3]' FPGA1/U1 C1;
SIGNAL 'fpga1/cfg_addr[2]' FPGA1/U1 B1;
SIGNAL 'fpga1/cfg_addr[1]' FPGA1/U1 A1;
SIGNAL 'fpga1/cfg_data[15]' FPGA1/U1 E7;
SIGNAL 'fpga1/cfg_data[14]' FPGA1/U1 G7;
SIGNAL 'fpga1/cfg_data[13]' FPGA1/U1 H5;
SIGNAL 'fpga1/cfg_data[12]' FPGA1/U1 F5;
SIGNAL 'fpga1/cfg_data[11]' FPGA1/U1 F4;
SIGNAL 'fpga1/cfg_data[10]' FPGA1/U1 F3;
SIGNAL 'fpga1/cfg_data[9]' FPGA1/U1 E3;
SIGNAL 'fpga1/cfg_data[8]' FPGA1/U1 E1;
SIGNAL 'fpga1/cfg_data[7]' FPGA1/U1 H7;
SIGNAL 'fpga1/cfg_data[6]' FPGA1/U1 G6;
SIGNAL 'fpga1/cfg_data[5]' FPGA1/U1 G5;
SIGNAL 'fpga1/cfg_data[4]' FPGA1/U1 E5;
SIGNAL 'fpga1/cfg_data[3]' FPGA1/U1 E4;
SIGNAL 'fpga1/cfg_data[2]' FPGA1/U1 G3;
SIGNAL 'fpga1/cfg_data[1]' FPGA1/U1 E2;
SIGNAL 'fpga1/cfg_data[0]' FPGA1/U1 F2;
SIGNAL 'fpga1/cfg_we_n' FPGA1/U1 G8 FPGA1/R11 1;
SIGNAL 'fpga1/cfg_oe_n' FPGA1/U1 F8 FPGA1/R12 1;
SIGNAL 'fpga1/cfg_adv_n' FPGA1/U1 F6 FPGA1/R15 1;
SIGNAL 'fpga1/cfg_wait' FPGA1/U1 F7;
SIGNAL 'fpga1/cfg_clk' FPGA1/U1 E6 FPGA1/R10 1;
SIGNAL 'fpga1/cfg_reset_n' FPGA1/U1 D4 FPGA1/R9 1;
SIGNAL 'fpga1/cfg_wp_n' FPGA1/U1 C6 FPGA1/R14 1;
SIGNAL 'fpga1/cfg_ce_n' FPGA1/U1 B4 FPGA1/R13 1;
SIGNAL 'supply/+1V5_sense' PWR/U1 5 PWR/R1 2 PWR/R2 1;
