<?xml version="1.0" encoding="utf-8"?>
<Project DefaultTargets="Build" ToolsVersion="15.0" xmlns="http://schemas.microsoft.com/developer/msbuild/2003">
  <ItemGroup Label="ProjectConfigurations">
    <ProjectConfiguration Include="Debug|Win32">
      <Configuration>Debug</Configuration>
      <Platform>Win32</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="Release|Win32">
      <Configuration>Release</Configuration>
      <Platform>Win32</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="MinSizeRel|Win32">
      <Configuration>MinSizeRel</Configuration>
      <Platform>Win32</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="RelWithDebInfo|Win32">
      <Configuration>RelWithDebInfo</Configuration>
      <Platform>Win32</Platform>
    </ProjectConfiguration>
  </ItemGroup>
  <PropertyGroup Label="Globals">
    <ProjectGuid>{EFC00508-6996-3BA9-9A0E-AE2D2E6DCC24}</ProjectGuid>
    <WindowsTargetPlatformVersion>10.0.16299.0</WindowsTargetPlatformVersion>
    <Keyword>Win32Proj</Keyword>
    <Platform>Win32</Platform>
    <ProjectName>SystemZCommonTableGen</ProjectName>
    <VCProjectUpgraderObjectName>NoUpgrade</VCProjectUpgraderObjectName>
  </PropertyGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.Default.props" />
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v141</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Release|Win32'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v141</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v141</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v141</PlatformToolset>
  </PropertyGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.props" />
  <ImportGroup Label="ExtensionSettings">
  </ImportGroup>
  <ImportGroup Label="PropertySheets">
    <Import Project="$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props" Condition="exists('$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props')" Label="LocalAppDataPlatform" />
  </ImportGroup>
  <PropertyGroup Label="UserMacros" />
  <PropertyGroup>
    <_ProjectFileVersion>10.0.20506.1</_ProjectFileVersion>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
  </PropertyGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">
    <Midl>
      <AdditionalIncludeDirectories>C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ;C:\tetsLLVM\llvm\lib\Target\SystemZ;C:\tetsLLVM\llvm\mybuilddir\include;C:\tetsLLVM\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">
    <Midl>
      <AdditionalIncludeDirectories>C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ;C:\tetsLLVM\llvm\lib\Target\SystemZ;C:\tetsLLVM\llvm\mybuilddir\include;C:\tetsLLVM\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">
    <Midl>
      <AdditionalIncludeDirectories>C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ;C:\tetsLLVM\llvm\lib\Target\SystemZ;C:\tetsLLVM\llvm\mybuilddir\include;C:\tetsLLVM\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">
    <Midl>
      <AdditionalIncludeDirectories>C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ;C:\tetsLLVM\llvm\lib\Target\SystemZ;C:\tetsLLVM\llvm\mybuilddir\include;C:\tetsLLVM\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\8021bc1bd885e01e595b9ed3d2be3b1e\SystemZGenAsmMatcher.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building SystemZGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-matcher -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenAsmMatcher.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building SystemZGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-matcher -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenAsmMatcher.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building SystemZGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-matcher -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenAsmMatcher.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building SystemZGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-matcher -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenAsmMatcher.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\8021bc1bd885e01e595b9ed3d2be3b1e\SystemZGenAsmWriter.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building SystemZGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building SystemZGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building SystemZGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building SystemZGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\8021bc1bd885e01e595b9ed3d2be3b1e\SystemZGenCallingConv.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building SystemZGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building SystemZGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building SystemZGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building SystemZGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\8021bc1bd885e01e595b9ed3d2be3b1e\SystemZGenDAGISel.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building SystemZGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building SystemZGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building SystemZGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building SystemZGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\8021bc1bd885e01e595b9ed3d2be3b1e\SystemZGenDisassemblerTables.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building SystemZGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-disassembler -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenDisassemblerTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building SystemZGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-disassembler -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenDisassemblerTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building SystemZGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-disassembler -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenDisassemblerTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building SystemZGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-disassembler -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenDisassemblerTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\8021bc1bd885e01e595b9ed3d2be3b1e\SystemZGenInstrInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building SystemZGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building SystemZGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building SystemZGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building SystemZGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\8021bc1bd885e01e595b9ed3d2be3b1e\SystemZGenMCCodeEmitter.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building SystemZGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-emitter -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenMCCodeEmitter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building SystemZGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-emitter -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenMCCodeEmitter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building SystemZGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-emitter -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenMCCodeEmitter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building SystemZGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-emitter -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenMCCodeEmitter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\8021bc1bd885e01e595b9ed3d2be3b1e\SystemZGenRegisterInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building SystemZGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building SystemZGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building SystemZGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building SystemZGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\8021bc1bd885e01e595b9ed3d2be3b1e\SystemZGenSubtargetInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building SystemZGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building SystemZGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building SystemZGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building SystemZGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/SystemZ -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/SystemZ/SystemZ.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/SystemZGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/8021bc1bd885e01e595b9ed3d2be3b1e/SystemZGenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZCallingConv.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZFeatures.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrDFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrHFP.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrSystem.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZInstrVector.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperands.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZOperators.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZPatterns.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZProcessors.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZSchedule.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ13.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ14.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZ196.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZScheduleZEC12.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\SystemZ\SystemZ.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\c5faf8b506e92ccb4d0369d4ff0c2631\SystemZCommonTableGen.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c5faf8b506e92ccb4d0369d4ff0c2631/SystemZCommonTableGen.rule;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenAsmMatcher.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenDisassemblerTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenMCCodeEmitter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\CMakeFiles\SystemZCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c5faf8b506e92ccb4d0369d4ff0c2631/SystemZCommonTableGen.rule;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenAsmMatcher.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenDisassemblerTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenMCCodeEmitter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\CMakeFiles\SystemZCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c5faf8b506e92ccb4d0369d4ff0c2631/SystemZCommonTableGen.rule;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenAsmMatcher.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenDisassemblerTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenMCCodeEmitter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\CMakeFiles\SystemZCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c5faf8b506e92ccb4d0369d4ff0c2631/SystemZCommonTableGen.rule;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenAsmMatcher.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenDisassemblerTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenMCCodeEmitter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\SystemZGenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\CMakeFiles\SystemZCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\lib\Target\SystemZ\CMakeLists.txt">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building Custom Rule C:/tetsLLVM/llvm/lib/Target/SystemZ/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/tetsLLVM/llvm -BC:/tetsLLVM/llvm/mybuilddir --check-stamp-file C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/lib/Target/SystemZ/CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\SystemZ\CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\SystemZ\CMakeLists.txt;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building Custom Rule C:/tetsLLVM/llvm/lib/Target/SystemZ/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/tetsLLVM/llvm -BC:/tetsLLVM/llvm/mybuilddir --check-stamp-file C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/lib/Target/SystemZ/CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\SystemZ\CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\SystemZ\CMakeLists.txt;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building Custom Rule C:/tetsLLVM/llvm/lib/Target/SystemZ/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/tetsLLVM/llvm -BC:/tetsLLVM/llvm/mybuilddir --check-stamp-file C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/lib/Target/SystemZ/CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\SystemZ\CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\SystemZ\CMakeLists.txt;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building Custom Rule C:/tetsLLVM/llvm/lib/Target/SystemZ/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/tetsLLVM/llvm -BC:/tetsLLVM/llvm/mybuilddir --check-stamp-file C:/tetsLLVM/llvm/mybuilddir/lib/Target/SystemZ/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/lib/Target/SystemZ/CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\SystemZ\CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\SystemZ\CMakeLists.txt;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <None Include="C:\tetsLLVM\llvm\mybuilddir\lib\Target\SystemZ\CMakeFiles\SystemZCommonTableGen" />
  </ItemGroup>
  <ItemGroup>
    <ProjectReference Include="C:\tetsLLVM\llvm\mybuilddir\ZERO_CHECK.vcxproj">
      <Project>{984D425B-D0AF-3E68-8EE1-923FA53F079C}</Project>
      <Name>ZERO_CHECK</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
    <ProjectReference Include="C:\tetsLLVM\llvm\mybuilddir\include\llvm\IR\intrinsics_gen.vcxproj">
      <Project>{DEBC1075-77E6-380E-B4D3-CE7CB5106A0A}</Project>
      <Name>intrinsics_gen</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
    <ProjectReference Include="C:\tetsLLVM\llvm\mybuilddir\utils\TableGen\llvm-tblgen.vcxproj">
      <Project>{AFE15AEC-F81C-3CA6-8DE9-D7AFED73AEB9}</Project>
      <Name>llvm-tblgen</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
  </ItemGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.targets" />
  <ImportGroup Label="ExtensionTargets">
  </ImportGroup>
</Project>