# Copyright (C) 1994-2020, Concept Engineering GmbH.
# All Rights Reserved.  Cmd=logfile.
# Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
# License cookie [G|T|S|B|*] for HR="Xilinx Inc."
# -----------------------------------------------------------------------------
# -----------------------------------------------------------------------------
property attrfontsize 8
property fillcolor1
#R #441133
property fillcolor5
#R #651b4d
property -colorscheme lightblue
property shadowstyle 1
property showpinname 5
property showcellname 1
property showattribute 1
property showinstname 1
property boxminwidth 40
property boxminheight 40
#CMD bind stroke-1 -action {}
#CMD bind stroke-nw-1 -action callback -echo_type line -echo_text {Zoom fit}
#CMD bind stroke-nw-1 -action zoom_fit -echo_type line -echo_text {Zoom fit}
#CMD bind stroke-ne-1 -action zoom_out -echo_type line -echo_text {Zoom -%z}
#CMD bind stroke-se-1 -action zoom_in -echo_type rectangle -autoscroll -echo_text {Zoom area}
#CMD bind stroke-sw-1 -action zoom_in2 -echo_type line -echo_text {Zoom +%z}
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
load inst Tile_230 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_230 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_230 a } -attr @name {}
attribute {hierPin Tile_230 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC3.s03 s03 v -hier Tile_230 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC3.mixer DAC3mixer syn -hier Tile_230 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC2.s02 s02 v -hier Tile_230 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC2.mixer DAC2mixer syn -hier Tile_230 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC29 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC2 DAC29 syn -hier Tile_230 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2} -attr @name {}
attribute {pin DAC.Tile_230.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC1.s01 s01 v -hier Tile_230 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC1.mixer DAC1mixer syn -hier Tile_230 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC0.s00 s00 v -hier Tile_230 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC0.mixer DAC0mixer syn -hier Tile_230 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC011 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC0 DAC011 syn -hier Tile_230 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0} -attr @name {}
attribute {pin DAC.Tile_230.DAC0 TX } -attr @name {}
load inst Tile_231 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_231 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_231 a } -attr @name {}
attribute {hierPin Tile_231 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC3.s03 s03 v -hier Tile_231 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC3.mixer DAC3mixer syn -hier Tile_231 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC2.s02 s02 v -hier Tile_231 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC2.mixer DAC2mixer syn -hier Tile_231 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC213 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC2 DAC213 syn -hier Tile_231 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2} -attr @name {}
attribute {pin DAC.Tile_231.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC1.s01 s01 v -hier Tile_231 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC1.mixer DAC1mixer syn -hier Tile_231 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC0.s00 s00 v -hier Tile_231 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC0.mixer DAC0mixer syn -hier Tile_231 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC015 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC0 DAC015 syn -hier Tile_231 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0} -attr @name {}
attribute {pin DAC.Tile_231.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  435.78
# NoSplit 44 Comps, 0 Nets 0 NetBundles                                 435.78
# End of Split Pages                                                    435.78
# Generating Regions for Page 1:   44 Comps,    0 Nets                  435.78
# Analyze                                                               435.78
# Levelize                                                              435.78
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            435.78
# Nets                                                                  435.78
# Place                                                                 435.78
# PlaceNets                                                             435.78
# SpaceY                                                                435.78
# Track                                                                 435.78
# SpaceX                                                                435.78
# Wire                                                                  435.78
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 435.78
# End of doGenerate                                                     435.78
# Analyze                                                               435.78
# Levelize                                                              435.78
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            435.78
# Nets                                                                  435.78
# Place                                                                 435.78
# PlaceNets                                                             435.78
# SpaceY                                                                435.78
# Track                                                                 435.78
# SpaceX                                                                435.78
# Wire                                                                  435.78
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 435.78
# End of doGenerate                                                     435.78
# Analyze                                                               435.78
# Levelize                                                              435.78
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            435.78
# Nets                                                                  435.78
# Place                                                                 435.78
# PlaceNets                                                             435.78
# SpaceY                                                                435.78
# Track                                                                 435.78
# SpaceX                                                                435.78
# Wire                                                                  435.78
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 435.78
# End of doGenerate                                                     435.78
# Analyze                                                               435.78
# Levelize                                                              435.78
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            435.78
# Nets                                                                  435.78
# Place                                                                 435.78
# PlaceNets                                                             435.78
# SpaceY                                                                435.78
# Track                                                                 435.78
# SpaceX                                                                435.78
# Wire                                                                  435.78
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 435.78
# End of doGenerate                                                     435.78
# Analyze                                                               435.78
# Levelize                                                              435.78
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             435.78
# Nets                                                                  435.78
# Place                                                                 435.78
# PlaceNets                                                             435.78
# SpaceY                                                                435.78
# Track                                                                 435.78
# SpaceX                                                                435.78
# Wire                                                                  435.78
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 435.78
# End of doGenerate                                                     435.78
# End of Generating Regions for Page 1                                  435.78
scrollpos 108 708
zoom -x 0 -y 0 0.5
scrollpos 68 443
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
load inst Tile_230 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_230 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_230 a } -attr @name {}
attribute {hierPin Tile_230 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC3.s03 s03 v -hier Tile_230 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC3.mixer DAC3mixer syn -hier Tile_230 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC2.s02 s02 v -hier Tile_230 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC2.mixer DAC2mixer syn -hier Tile_230 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC29 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC2 DAC29 syn -hier Tile_230 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2} -attr @name {}
attribute {pin DAC.Tile_230.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC1.s01 s01 v -hier Tile_230 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC1.mixer DAC1mixer syn -hier Tile_230 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC0.s00 s00 v -hier Tile_230 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC0.mixer DAC0mixer syn -hier Tile_230 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC011 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC0 DAC011 syn -hier Tile_230 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0} -attr @name {}
attribute {pin DAC.Tile_230.DAC0 TX } -attr @name {}
load inst Tile_231 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_231 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_231 a } -attr @name {}
attribute {hierPin Tile_231 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC3.s03 s03 v -hier Tile_231 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC3.mixer DAC3mixer syn -hier Tile_231 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC2.s02 s02 v -hier Tile_231 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC2.mixer DAC2mixer syn -hier Tile_231 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC213 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC2 DAC213 syn -hier Tile_231 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2} -attr @name {}
attribute {pin DAC.Tile_231.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC1.s01 s01 v -hier Tile_231 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC1.mixer DAC1mixer syn -hier Tile_231 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC0.s00 s00 v -hier Tile_231 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC0.mixer DAC0mixer syn -hier Tile_231 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC015 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC0 DAC015 syn -hier Tile_231 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0} -attr @name {}
attribute {pin DAC.Tile_231.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  435.83
# NoSplit 44 Comps, 0 Nets 0 NetBundles                                 435.83
# End of Split Pages                                                    435.83
# Generating Regions for Page 1:   44 Comps,    0 Nets                  435.83
# Analyze                                                               435.83
# Levelize                                                              435.83
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            435.83
# Nets                                                                  435.83
# Place                                                                 435.83
# PlaceNets                                                             435.83
# SpaceY                                                                435.83
# Track                                                                 435.83
# SpaceX                                                                435.83
# Wire                                                                  435.83
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 435.83
# End of doGenerate                                                     435.83
# Analyze                                                               435.83
# Levelize                                                              435.83
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            435.83
# Nets                                                                  435.83
# Place                                                                 435.83
# PlaceNets                                                             435.83
# SpaceY                                                                435.83
# Track                                                                 435.83
# SpaceX                                                                435.83
# Wire                                                                  435.83
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 435.83
# End of doGenerate                                                     435.83
# Analyze                                                               435.83
# Levelize                                                              435.83
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            435.83
# Nets                                                                  435.83
# Place                                                                 435.83
# PlaceNets                                                             435.83
# SpaceY                                                                435.83
# Track                                                                 435.83
# SpaceX                                                                435.83
# Wire                                                                  435.83
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 435.83
# End of doGenerate                                                     435.83
# Analyze                                                               435.83
# Levelize                                                              435.83
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            435.83
# Nets                                                                  435.83
# Place                                                                 435.83
# PlaceNets                                                             435.83
# SpaceY                                                                435.83
# Track                                                                 435.83
# SpaceX                                                                435.83
# Wire                                                                  435.83
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 435.83
# End of doGenerate                                                     435.83
# Analyze                                                               435.83
# Levelize                                                              435.83
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             435.83
# Nets                                                                  435.83
# Place                                                                 435.83
# PlaceNets                                                             435.83
# SpaceY                                                                435.83
# Track                                                                 435.83
# SpaceX                                                                435.83
# Wire                                                                  435.83
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 435.83
# End of doGenerate                                                     435.83
# End of Generating Regions for Page 1                                  435.83
scrollpos 108 708
zoom -x 0 -y 0 0.5
scrollpos 68 443
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0 -pin DAC.Tile_230.DAC0.mixer RIGHT_I -pin DAC.Tile_230.DAC0 TX
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00 -pin DAC.Tile_230.DAC0.s00 TX -pin DAC.Tile_230.DAC0.mixer LEFT_I
show
# Starting Split Pages                                                  435.86
# NoSplit 44 Comps, 6 Nets 0 NetBundles                                 435.86
# End of Split Pages                                                    435.86
# Generating Regions for Page 1:   44 Comps,    6 Nets                  435.86
# Analyze                                                               435.86
# Levelize                                                              435.86
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            435.86
# Nets                                                                  435.86
# Place                                                                 435.86
# PlaceNets                                                             435.86
# SpaceY                                                                435.86
# Track                                                                 435.86
# SpaceX                                                                435.86
# Wire                                                                  435.86
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 435.86
# End of doGenerate                                                     435.86
# Analyze                                                               435.86
# Levelize                                                              435.86
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            435.86
# Nets                                                                  435.86
# Place                                                                 435.86
# PlaceNets                                                             435.86
# SpaceY                                                                435.86
# Track                                                                 435.86
# SpaceX                                                                435.86
# Wire                                                                  435.86
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 435.86
# End of doGenerate                                                     435.86
# Analyze                                                               435.86
# Levelize                                                              435.86
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            435.86
# Nets                                                                  435.86
# Place                                                                 435.86
# PlaceNets                                                             435.86
# SpaceY                                                                435.86
# Track                                                                 435.86
# SpaceX                                                                435.86
# Wire                                                                  435.86
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 435.86
# End of doGenerate                                                     435.86
# Analyze                                                               435.86
# Levelize                                                              435.86
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            435.86
# Nets                                                                  435.86
# Place                                                                 435.86
# PlaceNets                                                             435.86
# SpaceY                                                                435.86
# Track                                                                 435.86
# SpaceX                                                                435.86
# Wire                                                                  435.86
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 435.86
# End of doGenerate                                                     435.86
# Analyze                                                               435.86
# Levelize                                                              435.86
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             435.86
# Nets                                                                  435.86
# Place                                                                 435.86
# PlaceNets                                                             435.86
# SpaceY                                                                435.86
# Track                                                                 435.86
# SpaceX                                                                435.86
# Wire                                                                  435.86
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 435.86
# End of doGenerate                                                     435.86
# End of Generating Regions for Page 1                                  435.86
#CMD scrollpos -100 -30
scrollpos -100 -30
fullfit
scrollpos -250 -312
fullfit
scrollpos -197 -21
scrollpos -197 -21
scrollpos -205 -22
#CMD scrollpos
#R -205 -22
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
load inst Tile_230 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_230 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_230 a } -attr @name {}
attribute {hierPin Tile_230 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC3.s03 s03 v -hier Tile_230 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC3.mixer DAC3mixer syn -hier Tile_230 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC2.s02 s02 v -hier Tile_230 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC2.mixer DAC2mixer syn -hier Tile_230 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC29 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC2 DAC29 syn -hier Tile_230 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2} -attr @name {}
attribute {pin DAC.Tile_230.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC1.s01 s01 v -hier Tile_230 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC1.mixer DAC1mixer syn -hier Tile_230 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC0.s00 s00 v -hier Tile_230 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC0.mixer DAC0mixer syn -hier Tile_230 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC011 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC0 DAC011 syn -hier Tile_230 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0} -attr @name {}
attribute {pin DAC.Tile_230.DAC0 TX } -attr @name {}
load inst Tile_231 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_231 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_231 a } -attr @name {}
attribute {hierPin Tile_231 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC3.s03 s03 v -hier Tile_231 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC3.mixer DAC3mixer syn -hier Tile_231 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC2.s02 s02 v -hier Tile_231 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC2.mixer DAC2mixer syn -hier Tile_231 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC213 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC2 DAC213 syn -hier Tile_231 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2} -attr @name {}
attribute {pin DAC.Tile_231.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC1.s01 s01 v -hier Tile_231 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC1.mixer DAC1mixer syn -hier Tile_231 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC0.s00 s00 v -hier Tile_231 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC0.mixer DAC0mixer syn -hier Tile_231 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC015 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC0 DAC015 syn -hier Tile_231 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0} -attr @name {}
attribute {pin DAC.Tile_231.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  450.30
# NoSplit 44 Comps, 0 Nets 0 NetBundles                                 450.30
# End of Split Pages                                                    450.30
# Generating Regions for Page 1:   44 Comps,    0 Nets                  450.30
# Analyze                                                               450.30
# Levelize                                                              450.30
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            450.30
# Nets                                                                  450.30
# Place                                                                 450.30
# PlaceNets                                                             450.30
# SpaceY                                                                450.30
# Track                                                                 450.30
# SpaceX                                                                450.30
# Wire                                                                  450.30
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 450.30
# End of doGenerate                                                     450.30
# Analyze                                                               450.30
# Levelize                                                              450.30
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            450.30
# Nets                                                                  450.30
# Place                                                                 450.30
# PlaceNets                                                             450.30
# SpaceY                                                                450.30
# Track                                                                 450.30
# SpaceX                                                                450.30
# Wire                                                                  450.30
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 450.30
# End of doGenerate                                                     450.30
# Analyze                                                               450.30
# Levelize                                                              450.30
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            450.30
# Nets                                                                  450.30
# Place                                                                 450.30
# PlaceNets                                                             450.30
# SpaceY                                                                450.30
# Track                                                                 450.30
# SpaceX                                                                450.30
# Wire                                                                  450.30
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 450.30
# End of doGenerate                                                     450.30
# Analyze                                                               450.30
# Levelize                                                              450.30
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            450.30
# Nets                                                                  450.30
# Place                                                                 450.30
# PlaceNets                                                             450.30
# SpaceY                                                                450.30
# Track                                                                 450.30
# SpaceX                                                                450.30
# Wire                                                                  450.30
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 450.30
# End of doGenerate                                                     450.30
# Analyze                                                               450.30
# Levelize                                                              450.30
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             450.30
# Nets                                                                  450.30
# Place                                                                 450.30
# PlaceNets                                                             450.30
# SpaceY                                                                450.30
# Track                                                                 450.30
# SpaceX                                                                450.30
# Wire                                                                  450.30
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 450.30
# End of doGenerate                                                     450.30
# End of Generating Regions for Page 1                                  450.30
scrollpos -153 381
zoom -x 0 -y 0 0.5
scrollpos -95 238
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0 -pin DAC.Tile_230.DAC0.mixer RIGHT_I -pin DAC.Tile_230.DAC0 TX
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00 -pin DAC.Tile_230.DAC0.s00 TX -pin DAC.Tile_230.DAC0.mixer LEFT_I
show
# Starting Split Pages                                                  450.30
# NoSplit 44 Comps, 6 Nets 0 NetBundles                                 450.30
# End of Split Pages                                                    450.30
# Generating Regions for Page 1:   44 Comps,    6 Nets                  450.30
# Analyze                                                               450.30
# Levelize                                                              450.30
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            450.30
# Nets                                                                  450.30
# Place                                                                 450.30
# PlaceNets                                                             450.30
# SpaceY                                                                450.30
# Track                                                                 450.30
# SpaceX                                                                450.30
# Wire                                                                  450.30
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 450.30
# End of doGenerate                                                     450.30
# Analyze                                                               450.30
# Levelize                                                              450.30
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            450.30
# Nets                                                                  450.30
# Place                                                                 450.30
# PlaceNets                                                             450.30
# SpaceY                                                                450.30
# Track                                                                 450.30
# SpaceX                                                                450.30
# Wire                                                                  450.30
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 450.30
# End of doGenerate                                                     450.30
# Analyze                                                               450.30
# Levelize                                                              450.30
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            450.30
# Nets                                                                  450.30
# Place                                                                 450.30
# PlaceNets                                                             450.30
# SpaceY                                                                450.30
# Track                                                                 450.30
# SpaceX                                                                450.30
# Wire                                                                  450.30
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 450.30
# End of doGenerate                                                     450.30
# Analyze                                                               450.30
# Levelize                                                              450.30
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            450.30
# Nets                                                                  450.30
# Place                                                                 450.30
# PlaceNets                                                             450.30
# SpaceY                                                                450.30
# Track                                                                 450.30
# SpaceX                                                                450.30
# Wire                                                                  450.30
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 450.30
# End of doGenerate                                                     450.30
# Analyze                                                               450.30
# Levelize                                                              450.30
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             450.30
# Nets                                                                  450.30
# Place                                                                 450.30
# PlaceNets                                                             450.30
# SpaceY                                                                450.30
# Track                                                                 450.30
# SpaceX                                                                450.30
# Wire                                                                  450.30
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 450.30
# End of doGenerate                                                     450.30
# End of Generating Regions for Page 1                                  450.30
scrollpos 1 1
scrollpos 2 2
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -205 -22
scrollpos -205 -22
fullfit
#CMD scrollpos
#R -205 -22
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
load inst Tile_230 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_230 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_230 a } -attr @name {}
attribute {hierPin Tile_230 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC3.s03 s03 v -hier Tile_230 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC3.mixer DAC3mixer syn -hier Tile_230 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC2.s02 s02 v -hier Tile_230 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC2.mixer DAC2mixer syn -hier Tile_230 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC29 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC2 DAC29 syn -hier Tile_230 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2} -attr @name {}
attribute {pin DAC.Tile_230.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC1.s01 s01 v -hier Tile_230 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC1.mixer DAC1mixer syn -hier Tile_230 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC0.s00 s00 v -hier Tile_230 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC0.mixer DAC0mixer syn -hier Tile_230 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC011 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC0 DAC011 syn -hier Tile_230 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0} -attr @name {}
attribute {pin DAC.Tile_230.DAC0 TX } -attr @name {}
load inst Tile_231 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_231 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_231 a } -attr @name {}
attribute {hierPin Tile_231 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC3.s03 s03 v -hier Tile_231 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC3.mixer DAC3mixer syn -hier Tile_231 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC2.s02 s02 v -hier Tile_231 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC2.mixer DAC2mixer syn -hier Tile_231 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC213 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC2 DAC213 syn -hier Tile_231 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2} -attr @name {}
attribute {pin DAC.Tile_231.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC1.s01 s01 v -hier Tile_231 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC1.mixer DAC1mixer syn -hier Tile_231 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC0.s00 s00 v -hier Tile_231 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC0.mixer DAC0mixer syn -hier Tile_231 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC015 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC0 DAC015 syn -hier Tile_231 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0} -attr @name {}
attribute {pin DAC.Tile_231.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  453.02
# NoSplit 44 Comps, 0 Nets 0 NetBundles                                 453.02
# End of Split Pages                                                    453.02
# Generating Regions for Page 1:   44 Comps,    0 Nets                  453.02
# Analyze                                                               453.02
# Levelize                                                              453.02
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            453.02
# Nets                                                                  453.02
# Place                                                                 453.02
# PlaceNets                                                             453.02
# SpaceY                                                                453.02
# Track                                                                 453.02
# SpaceX                                                                453.02
# Wire                                                                  453.02
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 453.02
# End of doGenerate                                                     453.02
# Analyze                                                               453.02
# Levelize                                                              453.02
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            453.02
# Nets                                                                  453.02
# Place                                                                 453.02
# PlaceNets                                                             453.02
# SpaceY                                                                453.02
# Track                                                                 453.02
# SpaceX                                                                453.02
# Wire                                                                  453.02
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 453.02
# End of doGenerate                                                     453.02
# Analyze                                                               453.02
# Levelize                                                              453.02
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            453.02
# Nets                                                                  453.02
# Place                                                                 453.02
# PlaceNets                                                             453.02
# SpaceY                                                                453.02
# Track                                                                 453.02
# SpaceX                                                                453.02
# Wire                                                                  453.02
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 453.02
# End of doGenerate                                                     453.02
# Analyze                                                               453.02
# Levelize                                                              453.02
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            453.02
# Nets                                                                  453.02
# Place                                                                 453.02
# PlaceNets                                                             453.02
# SpaceY                                                                453.02
# Track                                                                 453.02
# SpaceX                                                                453.02
# Wire                                                                  453.02
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 453.02
# End of doGenerate                                                     453.02
# Analyze                                                               453.02
# Levelize                                                              453.02
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             453.02
# Nets                                                                  453.02
# Place                                                                 453.02
# PlaceNets                                                             453.02
# SpaceY                                                                453.02
# Track                                                                 453.02
# SpaceX                                                                453.02
# Wire                                                                  453.02
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 453.02
# End of doGenerate                                                     453.02
# End of Generating Regions for Page 1                                  453.02
scrollpos -153 381
zoom -x 0 -y 0 0.5
scrollpos -95 238
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0 -pin DAC.Tile_230.DAC0.mixer RIGHT_I -pin DAC.Tile_230.DAC0 TX
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00 -pin DAC.Tile_230.DAC0.s00 TX -pin DAC.Tile_230.DAC0.mixer LEFT_I
show
# Starting Split Pages                                                  453.02
# NoSplit 44 Comps, 6 Nets 0 NetBundles                                 453.02
# End of Split Pages                                                    453.02
# Generating Regions for Page 1:   44 Comps,    6 Nets                  453.02
# Analyze                                                               453.02
# Levelize                                                              453.02
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            453.02
# Nets                                                                  453.02
# Place                                                                 453.02
# PlaceNets                                                             453.02
# SpaceY                                                                453.02
# Track                                                                 453.02
# SpaceX                                                                453.02
# Wire                                                                  453.02
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 453.02
# End of doGenerate                                                     453.02
# Analyze                                                               453.02
# Levelize                                                              453.02
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            453.02
# Nets                                                                  453.02
# Place                                                                 453.02
# PlaceNets                                                             453.02
# SpaceY                                                                453.02
# Track                                                                 453.02
# SpaceX                                                                453.02
# Wire                                                                  453.02
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 453.02
# End of doGenerate                                                     453.02
# Analyze                                                               453.02
# Levelize                                                              453.02
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            453.02
# Nets                                                                  453.02
# Place                                                                 453.02
# PlaceNets                                                             453.02
# SpaceY                                                                453.02
# Track                                                                 453.02
# SpaceX                                                                453.02
# Wire                                                                  453.02
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 453.02
# End of doGenerate                                                     453.02
# Analyze                                                               453.02
# Levelize                                                              453.02
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            453.02
# Nets                                                                  453.02
# Place                                                                 453.02
# PlaceNets                                                             453.02
# SpaceY                                                                453.02
# Track                                                                 453.02
# SpaceX                                                                453.02
# Wire                                                                  453.02
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 453.02
# End of doGenerate                                                     453.02
# Analyze                                                               453.02
# Levelize                                                              453.02
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             453.02
# Nets                                                                  453.02
# Place                                                                 453.02
# PlaceNets                                                             453.02
# SpaceY                                                                453.02
# Track                                                                 453.02
# SpaceX                                                                453.02
# Wire                                                                  453.02
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 453.02
# End of doGenerate                                                     453.02
# End of Generating Regions for Page 1                                  453.02
scrollpos 1 1
scrollpos 2 2
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -205 -22
scrollpos -205 -22
fullfit
#CMD scrollpos
#R -205 -22
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
load inst Tile_230 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_230 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_230 a } -attr @name {}
attribute {hierPin Tile_230 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC3.s03 s03 v -hier Tile_230 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC3.mixer DAC3mixer syn -hier Tile_230 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC2.s02 s02 v -hier Tile_230 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC2.mixer DAC2mixer syn -hier Tile_230 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC29 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC2 DAC29 syn -hier Tile_230 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2} -attr @name {}
attribute {pin DAC.Tile_230.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC1.s01 s01 v -hier Tile_230 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC1.mixer DAC1mixer syn -hier Tile_230 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC0.s00 s00 v -hier Tile_230 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC0.mixer DAC0mixer syn -hier Tile_230 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC011 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC0 DAC011 syn -hier Tile_230 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0} -attr @name {}
attribute {pin DAC.Tile_230.DAC0 TX } -attr @name {}
load inst Tile_231 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_231 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_231 a } -attr @name {}
attribute {hierPin Tile_231 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC3.s03 s03 v -hier Tile_231 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC3.mixer DAC3mixer syn -hier Tile_231 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC2.s02 s02 v -hier Tile_231 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC2.mixer DAC2mixer syn -hier Tile_231 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC213 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC2 DAC213 syn -hier Tile_231 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2} -attr @name {}
attribute {pin DAC.Tile_231.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC1.s01 s01 v -hier Tile_231 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC1.mixer DAC1mixer syn -hier Tile_231 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC0.s00 s00 v -hier Tile_231 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC0.mixer DAC0mixer syn -hier Tile_231 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC015 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC0 DAC015 syn -hier Tile_231 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0} -attr @name {}
attribute {pin DAC.Tile_231.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  453.80
# NoSplit 44 Comps, 0 Nets 0 NetBundles                                 453.80
# End of Split Pages                                                    453.80
# Generating Regions for Page 1:   44 Comps,    0 Nets                  453.80
# Analyze                                                               453.80
# Levelize                                                              453.80
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            453.80
# Nets                                                                  453.80
# Place                                                                 453.80
# PlaceNets                                                             453.80
# SpaceY                                                                453.80
# Track                                                                 453.80
# SpaceX                                                                453.80
# Wire                                                                  453.80
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 453.80
# End of doGenerate                                                     453.80
# Analyze                                                               453.80
# Levelize                                                              453.80
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            453.80
# Nets                                                                  453.80
# Place                                                                 453.80
# PlaceNets                                                             453.80
# SpaceY                                                                453.80
# Track                                                                 453.80
# SpaceX                                                                453.80
# Wire                                                                  453.80
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 453.80
# End of doGenerate                                                     453.80
# Analyze                                                               453.80
# Levelize                                                              453.80
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            453.80
# Nets                                                                  453.80
# Place                                                                 453.80
# PlaceNets                                                             453.80
# SpaceY                                                                453.80
# Track                                                                 453.80
# SpaceX                                                                453.80
# Wire                                                                  453.80
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 453.80
# End of doGenerate                                                     453.80
# Analyze                                                               453.80
# Levelize                                                              453.80
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            453.80
# Nets                                                                  453.80
# Place                                                                 453.80
# PlaceNets                                                             453.80
# SpaceY                                                                453.80
# Track                                                                 453.80
# SpaceX                                                                453.80
# Wire                                                                  453.80
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 453.80
# End of doGenerate                                                     453.80
# Analyze                                                               453.80
# Levelize                                                              453.80
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             453.80
# Nets                                                                  453.80
# Place                                                                 453.80
# PlaceNets                                                             453.80
# SpaceY                                                                453.80
# Track                                                                 453.80
# SpaceX                                                                453.80
# Wire                                                                  453.80
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 453.80
# End of doGenerate                                                     453.80
# End of Generating Regions for Page 1                                  453.80
scrollpos -153 381
zoom -x 0 -y 0 0.5
scrollpos -95 238
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0 -pin DAC.Tile_230.DAC0.mixer RIGHT_I -pin DAC.Tile_230.DAC0 TX
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00 -pin DAC.Tile_230.DAC0.s00 TX -pin DAC.Tile_230.DAC0.mixer LEFT_I
show
# Starting Split Pages                                                  453.80
# NoSplit 44 Comps, 6 Nets 0 NetBundles                                 453.80
# End of Split Pages                                                    453.80
# Generating Regions for Page 1:   44 Comps,    6 Nets                  453.80
# Analyze                                                               453.80
# Levelize                                                              453.80
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            453.80
# Nets                                                                  453.80
# Place                                                                 453.80
# PlaceNets                                                             453.80
# SpaceY                                                                453.80
# Track                                                                 453.80
# SpaceX                                                                453.80
# Wire                                                                  453.80
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 453.80
# End of doGenerate                                                     453.80
# Analyze                                                               453.80
# Levelize                                                              453.80
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            453.80
# Nets                                                                  453.80
# Place                                                                 453.80
# PlaceNets                                                             453.80
# SpaceY                                                                453.80
# Track                                                                 453.80
# SpaceX                                                                453.80
# Wire                                                                  453.80
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 453.80
# End of doGenerate                                                     453.80
# Analyze                                                               453.80
# Levelize                                                              453.80
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            453.80
# Nets                                                                  453.80
# Place                                                                 453.80
# PlaceNets                                                             453.80
# SpaceY                                                                453.80
# Track                                                                 453.80
# SpaceX                                                                453.80
# Wire                                                                  453.80
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 453.80
# End of doGenerate                                                     453.80
# Analyze                                                               453.80
# Levelize                                                              453.80
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            453.80
# Nets                                                                  453.80
# Place                                                                 453.80
# PlaceNets                                                             453.80
# SpaceY                                                                453.80
# Track                                                                 453.80
# SpaceX                                                                453.80
# Wire                                                                  453.80
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 453.80
# End of doGenerate                                                     453.80
# Analyze                                                               453.80
# Levelize                                                              453.80
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             453.80
# Nets                                                                  453.80
# Place                                                                 453.80
# PlaceNets                                                             453.80
# SpaceY                                                                453.80
# Track                                                                 453.80
# SpaceX                                                                453.80
# Wire                                                                  453.80
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 453.80
# End of doGenerate                                                     453.80
# End of Generating Regions for Page 1                                  453.80
scrollpos 1 1
scrollpos 2 2
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -205 -22
scrollpos -205 -22
fullfit
#CMD scrollpos
#R -205 -22
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
load inst Tile_230 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_230 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_230 a } -attr @name {}
attribute {hierPin Tile_230 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC3.s03 s03 v -hier Tile_230 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC3.mixer DAC3mixer syn -hier Tile_230 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC2.s02 s02 v -hier Tile_230 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC2.mixer DAC2mixer syn -hier Tile_230 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC29 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC2 DAC29 syn -hier Tile_230 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2} -attr @name {}
attribute {pin DAC.Tile_230.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC1.s01 s01 v -hier Tile_230 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC1.mixer DAC1mixer syn -hier Tile_230 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC0.s00 s00 v -hier Tile_230 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC0.mixer DAC0mixer syn -hier Tile_230 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC011 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC0 DAC011 syn -hier Tile_230 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0} -attr @name {}
attribute {pin DAC.Tile_230.DAC0 TX } -attr @name {}
load inst Tile_231 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_231 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_231 a } -attr @name {}
attribute {hierPin Tile_231 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC3.s03 s03 v -hier Tile_231 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC3.mixer DAC3mixer syn -hier Tile_231 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC2.s02 s02 v -hier Tile_231 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC2.mixer DAC2mixer syn -hier Tile_231 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC213 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC2 DAC213 syn -hier Tile_231 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2} -attr @name {}
attribute {pin DAC.Tile_231.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC1.s01 s01 v -hier Tile_231 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC1.mixer DAC1mixer syn -hier Tile_231 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC0.s00 s00 v -hier Tile_231 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC0.mixer DAC0mixer syn -hier Tile_231 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC015 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC0 DAC015 syn -hier Tile_231 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0} -attr @name {}
attribute {pin DAC.Tile_231.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  454.33
# NoSplit 44 Comps, 0 Nets 0 NetBundles                                 454.33
# End of Split Pages                                                    454.33
# Generating Regions for Page 1:   44 Comps,    0 Nets                  454.33
# Analyze                                                               454.33
# Levelize                                                              454.33
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            454.33
# Nets                                                                  454.33
# Place                                                                 454.33
# PlaceNets                                                             454.33
# SpaceY                                                                454.33
# Track                                                                 454.33
# SpaceX                                                                454.33
# Wire                                                                  454.33
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 454.33
# End of doGenerate                                                     454.33
# Analyze                                                               454.33
# Levelize                                                              454.33
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            454.33
# Nets                                                                  454.33
# Place                                                                 454.33
# PlaceNets                                                             454.33
# SpaceY                                                                454.33
# Track                                                                 454.33
# SpaceX                                                                454.33
# Wire                                                                  454.33
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 454.33
# End of doGenerate                                                     454.33
# Analyze                                                               454.33
# Levelize                                                              454.33
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            454.33
# Nets                                                                  454.33
# Place                                                                 454.33
# PlaceNets                                                             454.33
# SpaceY                                                                454.33
# Track                                                                 454.33
# SpaceX                                                                454.33
# Wire                                                                  454.33
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 454.33
# End of doGenerate                                                     454.33
# Analyze                                                               454.33
# Levelize                                                              454.33
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            454.33
# Nets                                                                  454.33
# Place                                                                 454.33
# PlaceNets                                                             454.33
# SpaceY                                                                454.33
# Track                                                                 454.33
# SpaceX                                                                454.33
# Wire                                                                  454.33
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 454.33
# End of doGenerate                                                     454.33
# Analyze                                                               454.33
# Levelize                                                              454.33
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             454.33
# Nets                                                                  454.33
# Place                                                                 454.33
# PlaceNets                                                             454.33
# SpaceY                                                                454.33
# Track                                                                 454.33
# SpaceX                                                                454.33
# Wire                                                                  454.33
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 454.33
# End of doGenerate                                                     454.33
# End of Generating Regions for Page 1                                  454.33
scrollpos -153 381
zoom -x 0 -y 0 0.5
scrollpos -95 238
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0 -pin DAC.Tile_230.DAC0.mixer RIGHT_I -pin DAC.Tile_230.DAC0 TX
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00 -pin DAC.Tile_230.DAC0.s00 TX -pin DAC.Tile_230.DAC0.mixer LEFT_I
show
# Starting Split Pages                                                  454.33
# NoSplit 44 Comps, 6 Nets 0 NetBundles                                 454.33
# End of Split Pages                                                    454.33
# Generating Regions for Page 1:   44 Comps,    6 Nets                  454.33
# Analyze                                                               454.33
# Levelize                                                              454.33
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            454.33
# Nets                                                                  454.33
# Place                                                                 454.33
# PlaceNets                                                             454.33
# SpaceY                                                                454.33
# Track                                                                 454.33
# SpaceX                                                                454.33
# Wire                                                                  454.33
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 454.33
# End of doGenerate                                                     454.33
# Analyze                                                               454.33
# Levelize                                                              454.33
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            454.33
# Nets                                                                  454.33
# Place                                                                 454.33
# PlaceNets                                                             454.33
# SpaceY                                                                454.33
# Track                                                                 454.33
# SpaceX                                                                454.33
# Wire                                                                  454.33
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 454.33
# End of doGenerate                                                     454.33
# Analyze                                                               454.33
# Levelize                                                              454.33
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            454.33
# Nets                                                                  454.33
# Place                                                                 454.33
# PlaceNets                                                             454.33
# SpaceY                                                                454.33
# Track                                                                 454.33
# SpaceX                                                                454.33
# Wire                                                                  454.33
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 454.33
# End of doGenerate                                                     454.33
# Analyze                                                               454.33
# Levelize                                                              454.33
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            454.33
# Nets                                                                  454.33
# Place                                                                 454.33
# PlaceNets                                                             454.33
# SpaceY                                                                454.33
# Track                                                                 454.33
# SpaceX                                                                454.33
# Wire                                                                  454.33
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 454.33
# End of doGenerate                                                     454.33
# Analyze                                                               454.33
# Levelize                                                              454.33
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             454.33
# Nets                                                                  454.33
# Place                                                                 454.33
# PlaceNets                                                             454.33
# SpaceY                                                                454.33
# Track                                                                 454.33
# SpaceX                                                                454.33
# Wire                                                                  454.33
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 454.33
# End of doGenerate                                                     454.33
# End of Generating Regions for Page 1                                  454.33
scrollpos 1 1
scrollpos 2 2
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -205 -22
scrollpos -205 -22
fullfit
#CMD scrollpos
#R -205 -22
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
load inst Tile_230 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_230 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_230 a } -attr @name {}
attribute {hierPin Tile_230 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC3.s03 s03 v -hier Tile_230 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC3.mixer DAC3mixer syn -hier Tile_230 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC2.s02 s02 v -hier Tile_230 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC2.mixer DAC2mixer syn -hier Tile_230 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC29 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC2 DAC29 syn -hier Tile_230 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2} -attr @name {}
attribute {pin DAC.Tile_230.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC1.s01 s01 v -hier Tile_230 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC1.mixer DAC1mixer syn -hier Tile_230 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC0.s00 s00 v -hier Tile_230 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC0.mixer DAC0mixer syn -hier Tile_230 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC011 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC0 DAC011 syn -hier Tile_230 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0} -attr @name {}
attribute {pin DAC.Tile_230.DAC0 TX } -attr @name {}
load inst Tile_231 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_231 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_231 a } -attr @name {}
attribute {hierPin Tile_231 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC3.s03 s03 v -hier Tile_231 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC3.mixer DAC3mixer syn -hier Tile_231 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC2.s02 s02 v -hier Tile_231 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC2.mixer DAC2mixer syn -hier Tile_231 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC213 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC2 DAC213 syn -hier Tile_231 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2} -attr @name {}
attribute {pin DAC.Tile_231.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC1.s01 s01 v -hier Tile_231 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC1.mixer DAC1mixer syn -hier Tile_231 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC0.s00 s00 v -hier Tile_231 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC0.mixer DAC0mixer syn -hier Tile_231 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC015 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC0 DAC015 syn -hier Tile_231 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0} -attr @name {}
attribute {pin DAC.Tile_231.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  455.31
# NoSplit 44 Comps, 0 Nets 0 NetBundles                                 455.31
# End of Split Pages                                                    455.31
# Generating Regions for Page 1:   44 Comps,    0 Nets                  455.31
# Analyze                                                               455.31
# Levelize                                                              455.31
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            455.31
# Nets                                                                  455.31
# Place                                                                 455.31
# PlaceNets                                                             455.31
# SpaceY                                                                455.31
# Track                                                                 455.31
# SpaceX                                                                455.31
# Wire                                                                  455.31
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 455.31
# End of doGenerate                                                     455.31
# Analyze                                                               455.31
# Levelize                                                              455.31
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            455.31
# Nets                                                                  455.31
# Place                                                                 455.31
# PlaceNets                                                             455.31
# SpaceY                                                                455.31
# Track                                                                 455.31
# SpaceX                                                                455.31
# Wire                                                                  455.31
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 455.31
# End of doGenerate                                                     455.31
# Analyze                                                               455.31
# Levelize                                                              455.31
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            455.31
# Nets                                                                  455.31
# Place                                                                 455.31
# PlaceNets                                                             455.31
# SpaceY                                                                455.31
# Track                                                                 455.31
# SpaceX                                                                455.31
# Wire                                                                  455.31
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 455.31
# End of doGenerate                                                     455.31
# Analyze                                                               455.31
# Levelize                                                              455.31
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            455.31
# Nets                                                                  455.31
# Place                                                                 455.31
# PlaceNets                                                             455.31
# SpaceY                                                                455.31
# Track                                                                 455.31
# SpaceX                                                                455.31
# Wire                                                                  455.31
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 455.31
# End of doGenerate                                                     455.31
# Analyze                                                               455.31
# Levelize                                                              455.31
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             455.31
# Nets                                                                  455.31
# Place                                                                 455.31
# PlaceNets                                                             455.31
# SpaceY                                                                455.31
# Track                                                                 455.31
# SpaceX                                                                455.31
# Wire                                                                  455.31
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 455.31
# End of doGenerate                                                     455.31
# End of Generating Regions for Page 1                                  455.31
scrollpos -153 381
zoom -x 0 -y 0 0.5
scrollpos -95 238
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0 -pin DAC.Tile_230.DAC0.mixer RIGHT_I -pin DAC.Tile_230.DAC0 TX
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00 -pin DAC.Tile_230.DAC0.s00 TX -pin DAC.Tile_230.DAC0.mixer LEFT_I
show
# Starting Split Pages                                                  455.31
# NoSplit 44 Comps, 6 Nets 0 NetBundles                                 455.31
# End of Split Pages                                                    455.31
# Generating Regions for Page 1:   44 Comps,    6 Nets                  455.31
# Analyze                                                               455.31
# Levelize                                                              455.31
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            455.31
# Nets                                                                  455.31
# Place                                                                 455.31
# PlaceNets                                                             455.31
# SpaceY                                                                455.31
# Track                                                                 455.31
# SpaceX                                                                455.31
# Wire                                                                  455.31
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 455.31
# End of doGenerate                                                     455.31
# Analyze                                                               455.31
# Levelize                                                              455.31
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            455.31
# Nets                                                                  455.31
# Place                                                                 455.31
# PlaceNets                                                             455.31
# SpaceY                                                                455.31
# Track                                                                 455.31
# SpaceX                                                                455.31
# Wire                                                                  455.31
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 455.31
# End of doGenerate                                                     455.31
# Analyze                                                               455.31
# Levelize                                                              455.31
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            455.31
# Nets                                                                  455.31
# Place                                                                 455.31
# PlaceNets                                                             455.31
# SpaceY                                                                455.31
# Track                                                                 455.31
# SpaceX                                                                455.31
# Wire                                                                  455.31
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 455.31
# End of doGenerate                                                     455.31
# Analyze                                                               455.31
# Levelize                                                              455.31
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            455.31
# Nets                                                                  455.31
# Place                                                                 455.31
# PlaceNets                                                             455.31
# SpaceY                                                                455.31
# Track                                                                 455.31
# SpaceX                                                                455.31
# Wire                                                                  455.31
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 455.31
# End of doGenerate                                                     455.31
# Analyze                                                               455.31
# Levelize                                                              455.31
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             455.31
# Nets                                                                  455.31
# Place                                                                 455.31
# PlaceNets                                                             455.31
# SpaceY                                                                455.31
# Track                                                                 455.31
# SpaceX                                                                455.31
# Wire                                                                  455.31
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 455.31
# End of doGenerate                                                     455.31
# End of Generating Regions for Page 1                                  455.31
scrollpos 1 1
scrollpos 2 2
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -205 -22
scrollpos -205 -22
fullfit
#CMD scrollpos
#R -205 -22
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
load inst Tile_230 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_230 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_230 a } -attr @name {}
attribute {hierPin Tile_230 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC3.s03 s03 v -hier Tile_230 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC3.mixer DAC3mixer syn -hier Tile_230 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC2.s02 s02 v -hier Tile_230 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC2.mixer DAC2mixer syn -hier Tile_230 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC29 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC2 DAC29 syn -hier Tile_230 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2} -attr @name {}
attribute {pin DAC.Tile_230.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC1.s01 s01 v -hier Tile_230 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC1.mixer DAC1mixer syn -hier Tile_230 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC0.s00 s00 v -hier Tile_230 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC0.mixer DAC0mixer syn -hier Tile_230 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC011 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC0 DAC011 syn -hier Tile_230 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0} -attr @name {}
attribute {pin DAC.Tile_230.DAC0 TX } -attr @name {}
load inst Tile_231 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_231 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_231 a } -attr @name {}
attribute {hierPin Tile_231 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC3.s03 s03 v -hier Tile_231 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC3.mixer DAC3mixer syn -hier Tile_231 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC2.s02 s02 v -hier Tile_231 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC2.mixer DAC2mixer syn -hier Tile_231 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC213 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC2 DAC213 syn -hier Tile_231 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2} -attr @name {}
attribute {pin DAC.Tile_231.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC1.s01 s01 v -hier Tile_231 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC1.mixer DAC1mixer syn -hier Tile_231 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC0.s00 s00 v -hier Tile_231 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC0.mixer DAC0mixer syn -hier Tile_231 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC015 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC0 DAC015 syn -hier Tile_231 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0} -attr @name {}
attribute {pin DAC.Tile_231.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  456.00
# NoSplit 44 Comps, 0 Nets 0 NetBundles                                 456.00
# End of Split Pages                                                    456.00
# Generating Regions for Page 1:   44 Comps,    0 Nets                  456.00
# Analyze                                                               456.00
# Levelize                                                              456.00
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            456.00
# Nets                                                                  456.00
# Place                                                                 456.00
# PlaceNets                                                             456.00
# SpaceY                                                                456.00
# Track                                                                 456.00
# SpaceX                                                                456.00
# Wire                                                                  456.00
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 456.00
# End of doGenerate                                                     456.00
# Analyze                                                               456.00
# Levelize                                                              456.00
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            456.00
# Nets                                                                  456.00
# Place                                                                 456.00
# PlaceNets                                                             456.00
# SpaceY                                                                456.00
# Track                                                                 456.00
# SpaceX                                                                456.00
# Wire                                                                  456.00
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 456.00
# End of doGenerate                                                     456.00
# Analyze                                                               456.00
# Levelize                                                              456.00
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            456.00
# Nets                                                                  456.00
# Place                                                                 456.00
# PlaceNets                                                             456.00
# SpaceY                                                                456.00
# Track                                                                 456.00
# SpaceX                                                                456.00
# Wire                                                                  456.00
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 456.00
# End of doGenerate                                                     456.00
# Analyze                                                               456.00
# Levelize                                                              456.00
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            456.00
# Nets                                                                  456.00
# Place                                                                 456.00
# PlaceNets                                                             456.00
# SpaceY                                                                456.00
# Track                                                                 456.00
# SpaceX                                                                456.00
# Wire                                                                  456.00
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 456.00
# End of doGenerate                                                     456.00
# Analyze                                                               456.00
# Levelize                                                              456.00
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             456.00
# Nets                                                                  456.00
# Place                                                                 456.00
# PlaceNets                                                             456.00
# SpaceY                                                                456.00
# Track                                                                 456.00
# SpaceX                                                                456.00
# Wire                                                                  456.00
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 456.00
# End of doGenerate                                                     456.00
# End of Generating Regions for Page 1                                  456.00
scrollpos -153 381
zoom -x 0 -y 0 0.5
scrollpos -95 238
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0 -pin DAC.Tile_230.DAC0.mixer RIGHT_I -pin DAC.Tile_230.DAC0 TX
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00 -pin DAC.Tile_230.DAC0.s00 TX -pin DAC.Tile_230.DAC0.mixer LEFT_I
show
# Starting Split Pages                                                  456.00
# NoSplit 44 Comps, 6 Nets 0 NetBundles                                 456.00
# End of Split Pages                                                    456.00
# Generating Regions for Page 1:   44 Comps,    6 Nets                  456.00
# Analyze                                                               456.00
# Levelize                                                              456.00
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            456.00
# Nets                                                                  456.00
# Place                                                                 456.00
# PlaceNets                                                             456.00
# SpaceY                                                                456.00
# Track                                                                 456.00
# SpaceX                                                                456.00
# Wire                                                                  456.00
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 456.00
# End of doGenerate                                                     456.00
# Analyze                                                               456.00
# Levelize                                                              456.00
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            456.00
# Nets                                                                  456.00
# Place                                                                 456.00
# PlaceNets                                                             456.00
# SpaceY                                                                456.00
# Track                                                                 456.00
# SpaceX                                                                456.00
# Wire                                                                  456.00
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 456.00
# End of doGenerate                                                     456.00
# Analyze                                                               456.00
# Levelize                                                              456.00
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            456.00
# Nets                                                                  456.00
# Place                                                                 456.00
# PlaceNets                                                             456.00
# SpaceY                                                                456.00
# Track                                                                 456.00
# SpaceX                                                                456.00
# Wire                                                                  456.00
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 456.00
# End of doGenerate                                                     456.00
# Analyze                                                               456.00
# Levelize                                                              456.00
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            456.00
# Nets                                                                  456.00
# Place                                                                 456.00
# PlaceNets                                                             456.00
# SpaceY                                                                456.00
# Track                                                                 456.00
# SpaceX                                                                456.00
# Wire                                                                  456.00
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 456.00
# End of doGenerate                                                     456.00
# Analyze                                                               456.00
# Levelize                                                              456.00
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             456.00
# Nets                                                                  456.00
# Place                                                                 456.00
# PlaceNets                                                             456.00
# SpaceY                                                                456.00
# Track                                                                 456.00
# SpaceX                                                                456.00
# Wire                                                                  456.00
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 456.00
# End of doGenerate                                                     456.00
# End of Generating Regions for Page 1                                  456.00
scrollpos 1 1
scrollpos 2 2
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -205 -22
scrollpos -205 -22
fullfit
#CMD scrollpos
#R -205 -22
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
load inst Tile_230 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_230 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_230 a } -attr @name {}
attribute {hierPin Tile_230 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC3.s03 s03 v -hier Tile_230 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC3.mixer DAC3mixer syn -hier Tile_230 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC2.s02 s02 v -hier Tile_230 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC2.mixer DAC2mixer syn -hier Tile_230 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC29 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC2 DAC29 syn -hier Tile_230 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2} -attr @name {}
attribute {pin DAC.Tile_230.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC1.s01 s01 v -hier Tile_230 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC1.mixer DAC1mixer syn -hier Tile_230 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC0.s00 s00 v -hier Tile_230 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC0.mixer DAC0mixer syn -hier Tile_230 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC011 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC0 DAC011 syn -hier Tile_230 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0} -attr @name {}
attribute {pin DAC.Tile_230.DAC0 TX } -attr @name {}
load inst Tile_231 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_231 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_231 a } -attr @name {}
attribute {hierPin Tile_231 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC3.s03 s03 v -hier Tile_231 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC3.mixer DAC3mixer syn -hier Tile_231 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC2.s02 s02 v -hier Tile_231 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC2.mixer DAC2mixer syn -hier Tile_231 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC213 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC2 DAC213 syn -hier Tile_231 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2} -attr @name {}
attribute {pin DAC.Tile_231.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC1.s01 s01 v -hier Tile_231 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC1.mixer DAC1mixer syn -hier Tile_231 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC0.s00 s00 v -hier Tile_231 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC0.mixer DAC0mixer syn -hier Tile_231 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC015 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC0 DAC015 syn -hier Tile_231 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0} -attr @name {}
attribute {pin DAC.Tile_231.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  459.05
# NoSplit 44 Comps, 0 Nets 0 NetBundles                                 459.05
# End of Split Pages                                                    459.05
# Generating Regions for Page 1:   44 Comps,    0 Nets                  459.05
# Analyze                                                               459.05
# Levelize                                                              459.05
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            459.05
# Nets                                                                  459.05
# Place                                                                 459.05
# PlaceNets                                                             459.05
# SpaceY                                                                459.05
# Track                                                                 459.05
# SpaceX                                                                459.05
# Wire                                                                  459.05
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 459.05
# End of doGenerate                                                     459.05
# Analyze                                                               459.05
# Levelize                                                              459.05
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            459.05
# Nets                                                                  459.05
# Place                                                                 459.05
# PlaceNets                                                             459.05
# SpaceY                                                                459.05
# Track                                                                 459.05
# SpaceX                                                                459.05
# Wire                                                                  459.05
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 459.05
# End of doGenerate                                                     459.05
# Analyze                                                               459.05
# Levelize                                                              459.05
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            459.05
# Nets                                                                  459.05
# Place                                                                 459.05
# PlaceNets                                                             459.05
# SpaceY                                                                459.05
# Track                                                                 459.05
# SpaceX                                                                459.05
# Wire                                                                  459.05
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 459.05
# End of doGenerate                                                     459.05
# Analyze                                                               459.05
# Levelize                                                              459.05
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            459.05
# Nets                                                                  459.05
# Place                                                                 459.05
# PlaceNets                                                             459.05
# SpaceY                                                                459.05
# Track                                                                 459.05
# SpaceX                                                                459.05
# Wire                                                                  459.05
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 459.05
# End of doGenerate                                                     459.05
# Analyze                                                               459.05
# Levelize                                                              459.05
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             459.05
# Nets                                                                  459.05
# Place                                                                 459.05
# PlaceNets                                                             459.05
# SpaceY                                                                459.05
# Track                                                                 459.05
# SpaceX                                                                459.05
# Wire                                                                  459.05
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 459.05
# End of doGenerate                                                     459.05
# End of Generating Regions for Page 1                                  459.05
scrollpos -153 381
zoom -x 0 -y 0 0.5
scrollpos -95 238
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0 -pin DAC.Tile_230.DAC0.mixer RIGHT_I -pin DAC.Tile_230.DAC0 TX
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00 -pin DAC.Tile_230.DAC0.s00 TX -pin DAC.Tile_230.DAC0.mixer LEFT_I
show
# Starting Split Pages                                                  459.05
# NoSplit 44 Comps, 6 Nets 0 NetBundles                                 459.05
# End of Split Pages                                                    459.05
# Generating Regions for Page 1:   44 Comps,    6 Nets                  459.05
# Analyze                                                               459.05
# Levelize                                                              459.05
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            459.05
# Nets                                                                  459.05
# Place                                                                 459.05
# PlaceNets                                                             459.05
# SpaceY                                                                459.05
# Track                                                                 459.05
# SpaceX                                                                459.05
# Wire                                                                  459.05
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 459.05
# End of doGenerate                                                     459.05
# Analyze                                                               459.05
# Levelize                                                              459.05
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            459.05
# Nets                                                                  459.05
# Place                                                                 459.05
# PlaceNets                                                             459.05
# SpaceY                                                                459.05
# Track                                                                 459.05
# SpaceX                                                                459.05
# Wire                                                                  459.05
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 459.05
# End of doGenerate                                                     459.05
# Analyze                                                               459.05
# Levelize                                                              459.05
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            459.05
# Nets                                                                  459.05
# Place                                                                 459.05
# PlaceNets                                                             459.05
# SpaceY                                                                459.05
# Track                                                                 459.05
# SpaceX                                                                459.05
# Wire                                                                  459.05
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 459.05
# End of doGenerate                                                     459.05
# Analyze                                                               459.05
# Levelize                                                              459.05
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            459.05
# Nets                                                                  459.05
# Place                                                                 459.05
# PlaceNets                                                             459.05
# SpaceY                                                                459.05
# Track                                                                 459.05
# SpaceX                                                                459.05
# Wire                                                                  459.05
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 459.05
# End of doGenerate                                                     459.05
# Analyze                                                               459.05
# Levelize                                                              459.05
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             459.05
# Nets                                                                  459.05
# Place                                                                 459.05
# PlaceNets                                                             459.05
# SpaceY                                                                459.05
# Track                                                                 459.05
# SpaceX                                                                459.05
# Wire                                                                  459.05
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 459.05
# End of doGenerate                                                     459.05
# End of Generating Regions for Page 1                                  459.05
scrollpos 1 1
scrollpos 2 2
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -205 -22
scrollpos -205 -22
fullfit
#CMD scrollpos
#R -205 -22
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
load inst Tile_230 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_230 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_230 a } -attr @name {}
attribute {hierPin Tile_230 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC3.s03 s03 v -hier Tile_230 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC3.mixer DAC3mixer syn -hier Tile_230 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC2.s02 s02 v -hier Tile_230 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC2.mixer DAC2mixer syn -hier Tile_230 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC29 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC2 DAC29 syn -hier Tile_230 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2} -attr @name {}
attribute {pin DAC.Tile_230.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC1.s01 s01 v -hier Tile_230 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC1.mixer DAC1mixer syn -hier Tile_230 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC0.s00 s00 v -hier Tile_230 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC0.mixer DAC0mixer syn -hier Tile_230 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC011 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC0 DAC011 syn -hier Tile_230 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0} -attr @name {}
attribute {pin DAC.Tile_230.DAC0 TX } -attr @name {}
load inst Tile_231 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_231 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_231 a } -attr @name {}
attribute {hierPin Tile_231 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC3.s03 s03 v -hier Tile_231 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC3.mixer DAC3mixer syn -hier Tile_231 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC2.s02 s02 v -hier Tile_231 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC2.mixer DAC2mixer syn -hier Tile_231 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC213 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC2 DAC213 syn -hier Tile_231 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2} -attr @name {}
attribute {pin DAC.Tile_231.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC1.s01 s01 v -hier Tile_231 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC1.mixer DAC1mixer syn -hier Tile_231 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC0.s00 s00 v -hier Tile_231 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC0.mixer DAC0mixer syn -hier Tile_231 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC015 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC0 DAC015 syn -hier Tile_231 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0} -attr @name {}
attribute {pin DAC.Tile_231.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  460.89
# NoSplit 44 Comps, 0 Nets 0 NetBundles                                 460.89
# End of Split Pages                                                    460.89
# Generating Regions for Page 1:   44 Comps,    0 Nets                  460.89
# Analyze                                                               460.89
# Levelize                                                              460.89
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            460.89
# Nets                                                                  460.89
# Place                                                                 460.89
# PlaceNets                                                             460.89
# SpaceY                                                                460.89
# Track                                                                 460.89
# SpaceX                                                                460.89
# Wire                                                                  460.89
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 460.89
# End of doGenerate                                                     460.89
# Analyze                                                               460.89
# Levelize                                                              460.89
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            460.89
# Nets                                                                  460.89
# Place                                                                 460.89
# PlaceNets                                                             460.89
# SpaceY                                                                460.89
# Track                                                                 460.89
# SpaceX                                                                460.89
# Wire                                                                  460.89
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 460.89
# End of doGenerate                                                     460.89
# Analyze                                                               460.89
# Levelize                                                              460.89
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            460.89
# Nets                                                                  460.89
# Place                                                                 460.89
# PlaceNets                                                             460.89
# SpaceY                                                                460.89
# Track                                                                 460.89
# SpaceX                                                                460.89
# Wire                                                                  460.89
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 460.89
# End of doGenerate                                                     460.89
# Analyze                                                               460.89
# Levelize                                                              460.89
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            460.89
# Nets                                                                  460.89
# Place                                                                 460.89
# PlaceNets                                                             460.89
# SpaceY                                                                460.89
# Track                                                                 460.89
# SpaceX                                                                460.89
# Wire                                                                  460.89
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 460.89
# End of doGenerate                                                     460.89
# Analyze                                                               460.89
# Levelize                                                              460.89
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             460.89
# Nets                                                                  460.89
# Place                                                                 460.89
# PlaceNets                                                             460.89
# SpaceY                                                                460.89
# Track                                                                 460.89
# SpaceX                                                                460.89
# Wire                                                                  460.89
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 460.89
# End of doGenerate                                                     460.89
# End of Generating Regions for Page 1                                  460.89
scrollpos -153 381
zoom -x 0 -y 0 0.5
scrollpos -95 238
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0 -pin DAC.Tile_230.DAC0.mixer RIGHT_I -pin DAC.Tile_230.DAC0 TX
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00 -pin DAC.Tile_230.DAC0.s00 TX -pin DAC.Tile_230.DAC0.mixer LEFT_I
show
# Starting Split Pages                                                  460.89
# NoSplit 44 Comps, 6 Nets 0 NetBundles                                 460.89
# End of Split Pages                                                    460.89
# Generating Regions for Page 1:   44 Comps,    6 Nets                  460.89
# Analyze                                                               460.89
# Levelize                                                              460.89
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            460.89
# Nets                                                                  460.89
# Place                                                                 460.89
# PlaceNets                                                             460.89
# SpaceY                                                                460.89
# Track                                                                 460.89
# SpaceX                                                                460.89
# Wire                                                                  460.89
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 460.89
# End of doGenerate                                                     460.89
# Analyze                                                               460.89
# Levelize                                                              460.89
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            460.89
# Nets                                                                  460.89
# Place                                                                 460.89
# PlaceNets                                                             460.89
# SpaceY                                                                460.89
# Track                                                                 460.89
# SpaceX                                                                460.89
# Wire                                                                  460.89
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 460.89
# End of doGenerate                                                     460.89
# Analyze                                                               460.89
# Levelize                                                              460.89
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            460.89
# Nets                                                                  460.89
# Place                                                                 460.89
# PlaceNets                                                             460.89
# SpaceY                                                                460.89
# Track                                                                 460.89
# SpaceX                                                                460.89
# Wire                                                                  460.89
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 460.89
# End of doGenerate                                                     460.89
# Analyze                                                               460.89
# Levelize                                                              460.89
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            460.89
# Nets                                                                  460.89
# Place                                                                 460.89
# PlaceNets                                                             460.89
# SpaceY                                                                460.89
# Track                                                                 460.89
# SpaceX                                                                460.89
# Wire                                                                  460.89
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 460.89
# End of doGenerate                                                     460.89
# Analyze                                                               460.89
# Levelize                                                              460.89
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             460.89
# Nets                                                                  460.89
# Place                                                                 460.89
# PlaceNets                                                             460.89
# SpaceY                                                                460.89
# Track                                                                 460.89
# SpaceX                                                                460.89
# Wire                                                                  460.89
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 460.89
# End of doGenerate                                                     460.89
# End of Generating Regions for Page 1                                  460.89
scrollpos 1 1
scrollpos 2 2
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -205 -22
scrollpos -205 -22
#CMD scrollpos
#R -205 -22
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
load inst Tile_230 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_230 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_230 a } -attr @name {}
attribute {hierPin Tile_230 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC3.s03 s03 v -hier Tile_230 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC3.mixer DAC3mixer syn -hier Tile_230 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC2.s02 s02 v -hier Tile_230 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC2.mixer DAC2mixer syn -hier Tile_230 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC29 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC2 DAC29 syn -hier Tile_230 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2} -attr @name {}
attribute {pin DAC.Tile_230.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC1.s01 s01 v -hier Tile_230 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC1.mixer DAC1mixer syn -hier Tile_230 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC0.s00 s00 v -hier Tile_230 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC0.mixer DAC0mixer syn -hier Tile_230 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC011 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC0 DAC011 syn -hier Tile_230 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0} -attr @name {}
attribute {pin DAC.Tile_230.DAC0 TX } -attr @name {}
load inst Tile_231 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_231 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_231 a } -attr @name {}
attribute {hierPin Tile_231 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC3.s03 s03 v -hier Tile_231 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC3.mixer DAC3mixer syn -hier Tile_231 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC2.s02 s02 v -hier Tile_231 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC2.mixer DAC2mixer syn -hier Tile_231 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC213 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC2 DAC213 syn -hier Tile_231 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2} -attr @name {}
attribute {pin DAC.Tile_231.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC1.s01 s01 v -hier Tile_231 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC1.mixer DAC1mixer syn -hier Tile_231 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC0.s00 s00 v -hier Tile_231 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC0.mixer DAC0mixer syn -hier Tile_231 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC015 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC0 DAC015 syn -hier Tile_231 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0} -attr @name {}
attribute {pin DAC.Tile_231.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  461.09
# NoSplit 44 Comps, 0 Nets 0 NetBundles                                 461.09
# End of Split Pages                                                    461.09
# Generating Regions for Page 1:   44 Comps,    0 Nets                  461.09
# Analyze                                                               461.09
# Levelize                                                              461.09
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            461.09
# Nets                                                                  461.09
# Place                                                                 461.09
# PlaceNets                                                             461.09
# SpaceY                                                                461.09
# Track                                                                 461.09
# SpaceX                                                                461.09
# Wire                                                                  461.09
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 461.09
# End of doGenerate                                                     461.09
# Analyze                                                               461.09
# Levelize                                                              461.09
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            461.09
# Nets                                                                  461.09
# Place                                                                 461.09
# PlaceNets                                                             461.09
# SpaceY                                                                461.09
# Track                                                                 461.09
# SpaceX                                                                461.09
# Wire                                                                  461.09
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 461.09
# End of doGenerate                                                     461.09
# Analyze                                                               461.09
# Levelize                                                              461.09
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            461.09
# Nets                                                                  461.09
# Place                                                                 461.09
# PlaceNets                                                             461.09
# SpaceY                                                                461.09
# Track                                                                 461.09
# SpaceX                                                                461.09
# Wire                                                                  461.09
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 461.09
# End of doGenerate                                                     461.09
# Analyze                                                               461.09
# Levelize                                                              461.09
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            461.09
# Nets                                                                  461.09
# Place                                                                 461.09
# PlaceNets                                                             461.09
# SpaceY                                                                461.09
# Track                                                                 461.09
# SpaceX                                                                461.09
# Wire                                                                  461.09
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 461.09
# End of doGenerate                                                     461.09
# Analyze                                                               461.09
# Levelize                                                              461.09
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             461.09
# Nets                                                                  461.09
# Place                                                                 461.09
# PlaceNets                                                             461.09
# SpaceY                                                                461.09
# Track                                                                 461.09
# SpaceX                                                                461.09
# Wire                                                                  461.09
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 461.09
# End of doGenerate                                                     461.09
# End of Generating Regions for Page 1                                  461.09
scrollpos -153 381
zoom -x 0 -y 0 0.5
scrollpos -95 238
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0 -pin DAC.Tile_230.DAC0.mixer RIGHT_I -pin DAC.Tile_230.DAC0 TX
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00 -pin DAC.Tile_230.DAC0.s00 TX -pin DAC.Tile_230.DAC0.mixer LEFT_I
show
# Starting Split Pages                                                  461.09
# NoSplit 44 Comps, 6 Nets 0 NetBundles                                 461.09
# End of Split Pages                                                    461.09
# Generating Regions for Page 1:   44 Comps,    6 Nets                  461.09
# Analyze                                                               461.09
# Levelize                                                              461.09
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            461.09
# Nets                                                                  461.09
# Place                                                                 461.09
# PlaceNets                                                             461.09
# SpaceY                                                                461.09
# Track                                                                 461.09
# SpaceX                                                                461.09
# Wire                                                                  461.09
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 461.09
# End of doGenerate                                                     461.09
# Analyze                                                               461.09
# Levelize                                                              461.09
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            461.09
# Nets                                                                  461.09
# Place                                                                 461.09
# PlaceNets                                                             461.09
# SpaceY                                                                461.09
# Track                                                                 461.09
# SpaceX                                                                461.09
# Wire                                                                  461.09
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 461.09
# End of doGenerate                                                     461.09
# Analyze                                                               461.09
# Levelize                                                              461.09
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            461.09
# Nets                                                                  461.09
# Place                                                                 461.09
# PlaceNets                                                             461.09
# SpaceY                                                                461.09
# Track                                                                 461.09
# SpaceX                                                                461.09
# Wire                                                                  461.09
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 461.09
# End of doGenerate                                                     461.09
# Analyze                                                               461.09
# Levelize                                                              461.09
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            461.09
# Nets                                                                  461.09
# Place                                                                 461.09
# PlaceNets                                                             461.09
# SpaceY                                                                461.09
# Track                                                                 461.09
# SpaceX                                                                461.09
# Wire                                                                  461.09
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 461.09
# End of doGenerate                                                     461.09
# Analyze                                                               461.09
# Levelize                                                              461.09
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             461.09
# Nets                                                                  461.09
# Place                                                                 461.09
# PlaceNets                                                             461.09
# SpaceY                                                                461.09
# Track                                                                 461.09
# SpaceX                                                                461.09
# Wire                                                                  461.09
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 461.09
# End of doGenerate                                                     461.09
# End of Generating Regions for Page 1                                  461.09
scrollpos 1 1
scrollpos 2 2
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -205 -22
scrollpos -205 -22
fullfit
fullfit
#CMD scrollpos
#R -205 -22
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
load inst Tile_230 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_230 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_230 a } -attr @name {}
attribute {hierPin Tile_230 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC3.s03 s03 v -hier Tile_230 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC3.mixer DAC3mixer syn -hier Tile_230 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC2.s02 s02 v -hier Tile_230 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC2.mixer DAC2mixer syn -hier Tile_230 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC29 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC2 DAC29 syn -hier Tile_230 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2} -attr @name {}
attribute {pin DAC.Tile_230.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC1.s01 s01 v -hier Tile_230 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC1.mixer DAC1mixer syn -hier Tile_230 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC0.s00 s00 v -hier Tile_230 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC0.mixer DAC0mixer syn -hier Tile_230 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC011 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC0 DAC011 syn -hier Tile_230 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0} -attr @name {}
attribute {pin DAC.Tile_230.DAC0 TX } -attr @name {}
load inst Tile_231 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_231 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_231 a } -attr @name {}
attribute {hierPin Tile_231 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC3.s03 s03 v -hier Tile_231 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC3.mixer DAC3mixer syn -hier Tile_231 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC2.s02 s02 v -hier Tile_231 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC2.mixer DAC2mixer syn -hier Tile_231 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC213 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC2 DAC213 syn -hier Tile_231 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2} -attr @name {}
attribute {pin DAC.Tile_231.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC1.s01 s01 v -hier Tile_231 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC1.mixer DAC1mixer syn -hier Tile_231 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC0.s00 s00 v -hier Tile_231 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC0.mixer DAC0mixer syn -hier Tile_231 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC015 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC0 DAC015 syn -hier Tile_231 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0} -attr @name {}
attribute {pin DAC.Tile_231.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  461.39
# NoSplit 44 Comps, 0 Nets 0 NetBundles                                 461.39
# End of Split Pages                                                    461.39
# Generating Regions for Page 1:   44 Comps,    0 Nets                  461.39
# Analyze                                                               461.39
# Levelize                                                              461.39
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            461.39
# Nets                                                                  461.39
# Place                                                                 461.39
# PlaceNets                                                             461.39
# SpaceY                                                                461.39
# Track                                                                 461.39
# SpaceX                                                                461.39
# Wire                                                                  461.39
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 461.39
# End of doGenerate                                                     461.39
# Analyze                                                               461.39
# Levelize                                                              461.39
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            461.39
# Nets                                                                  461.39
# Place                                                                 461.39
# PlaceNets                                                             461.39
# SpaceY                                                                461.39
# Track                                                                 461.39
# SpaceX                                                                461.39
# Wire                                                                  461.39
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 461.39
# End of doGenerate                                                     461.39
# Analyze                                                               461.39
# Levelize                                                              461.39
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            461.39
# Nets                                                                  461.39
# Place                                                                 461.39
# PlaceNets                                                             461.39
# SpaceY                                                                461.39
# Track                                                                 461.39
# SpaceX                                                                461.39
# Wire                                                                  461.39
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 461.39
# End of doGenerate                                                     461.39
# Analyze                                                               461.39
# Levelize                                                              461.39
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            461.39
# Nets                                                                  461.39
# Place                                                                 461.39
# PlaceNets                                                             461.39
# SpaceY                                                                461.39
# Track                                                                 461.39
# SpaceX                                                                461.39
# Wire                                                                  461.39
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 461.39
# End of doGenerate                                                     461.39
# Analyze                                                               461.39
# Levelize                                                              461.39
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             461.39
# Nets                                                                  461.39
# Place                                                                 461.39
# PlaceNets                                                             461.39
# SpaceY                                                                461.39
# Track                                                                 461.39
# SpaceX                                                                461.39
# Wire                                                                  461.39
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 461.39
# End of doGenerate                                                     461.39
# End of Generating Regions for Page 1                                  461.39
scrollpos -153 381
zoom -x 0 -y 0 0.5
scrollpos -95 238
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0 -pin DAC.Tile_230.DAC0.mixer RIGHT_I -pin DAC.Tile_230.DAC0 TX
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00 -pin DAC.Tile_230.DAC0.s00 TX -pin DAC.Tile_230.DAC0.mixer LEFT_I
show
# Starting Split Pages                                                  461.39
# NoSplit 44 Comps, 6 Nets 0 NetBundles                                 461.39
# End of Split Pages                                                    461.39
# Generating Regions for Page 1:   44 Comps,    6 Nets                  461.39
# Analyze                                                               461.39
# Levelize                                                              461.39
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            461.39
# Nets                                                                  461.39
# Place                                                                 461.39
# PlaceNets                                                             461.39
# SpaceY                                                                461.39
# Track                                                                 461.39
# SpaceX                                                                461.39
# Wire                                                                  461.39
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 461.39
# End of doGenerate                                                     461.39
# Analyze                                                               461.39
# Levelize                                                              461.39
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            461.39
# Nets                                                                  461.39
# Place                                                                 461.39
# PlaceNets                                                             461.39
# SpaceY                                                                461.39
# Track                                                                 461.39
# SpaceX                                                                461.39
# Wire                                                                  461.39
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 461.39
# End of doGenerate                                                     461.39
# Analyze                                                               461.39
# Levelize                                                              461.39
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            461.39
# Nets                                                                  461.39
# Place                                                                 461.39
# PlaceNets                                                             461.39
# SpaceY                                                                461.39
# Track                                                                 461.39
# SpaceX                                                                461.39
# Wire                                                                  461.39
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 461.39
# End of doGenerate                                                     461.39
# Analyze                                                               461.39
# Levelize                                                              461.39
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            461.39
# Nets                                                                  461.39
# Place                                                                 461.39
# PlaceNets                                                             461.39
# SpaceY                                                                461.39
# Track                                                                 461.39
# SpaceX                                                                461.39
# Wire                                                                  461.39
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 461.39
# End of doGenerate                                                     461.39
# Analyze                                                               461.39
# Levelize                                                              461.39
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             461.39
# Nets                                                                  461.39
# Place                                                                 461.39
# PlaceNets                                                             461.39
# SpaceY                                                                461.39
# Track                                                                 461.39
# SpaceX                                                                461.39
# Wire                                                                  461.39
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 461.39
# End of doGenerate                                                     461.39
# End of Generating Regions for Page 1                                  461.39
scrollpos 1 1
scrollpos 2 2
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -205 -22
scrollpos -205 -22
fullfit
#CMD scrollpos
#R -205 -22
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
load inst Tile_230 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_230 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_230 a } -attr @name {}
attribute {hierPin Tile_230 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC3.s03 s03 v -hier Tile_230 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC3.mixer DAC3mixer syn -hier Tile_230 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC2.s02 s02 v -hier Tile_230 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC2.mixer DAC2mixer syn -hier Tile_230 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC29 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC2 DAC29 syn -hier Tile_230 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2} -attr @name {}
attribute {pin DAC.Tile_230.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC1.s01 s01 v -hier Tile_230 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC1.mixer DAC1mixer syn -hier Tile_230 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC0.s00 s00 v -hier Tile_230 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC0.mixer DAC0mixer syn -hier Tile_230 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC011 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC0 DAC011 syn -hier Tile_230 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0} -attr @name {}
attribute {pin DAC.Tile_230.DAC0 TX } -attr @name {}
load inst Tile_231 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_231 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_231 a } -attr @name {}
attribute {hierPin Tile_231 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC3.s03 s03 v -hier Tile_231 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC3.mixer DAC3mixer syn -hier Tile_231 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC2.s02 s02 v -hier Tile_231 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC2.mixer DAC2mixer syn -hier Tile_231 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC213 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC2 DAC213 syn -hier Tile_231 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2} -attr @name {}
attribute {pin DAC.Tile_231.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC1.s01 s01 v -hier Tile_231 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC1.mixer DAC1mixer syn -hier Tile_231 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC0.s00 s00 v -hier Tile_231 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC0.mixer DAC0mixer syn -hier Tile_231 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC015 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC0 DAC015 syn -hier Tile_231 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0} -attr @name {}
attribute {pin DAC.Tile_231.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  464.81
# NoSplit 44 Comps, 0 Nets 0 NetBundles                                 464.81
# End of Split Pages                                                    464.81
# Generating Regions for Page 1:   44 Comps,    0 Nets                  464.81
# Analyze                                                               464.81
# Levelize                                                              464.81
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            464.81
# Nets                                                                  464.81
# Place                                                                 464.81
# PlaceNets                                                             464.81
# SpaceY                                                                464.81
# Track                                                                 464.81
# SpaceX                                                                464.81
# Wire                                                                  464.81
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 464.81
# End of doGenerate                                                     464.81
# Analyze                                                               464.81
# Levelize                                                              464.81
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            464.81
# Nets                                                                  464.81
# Place                                                                 464.81
# PlaceNets                                                             464.81
# SpaceY                                                                464.81
# Track                                                                 464.81
# SpaceX                                                                464.81
# Wire                                                                  464.81
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 464.81
# End of doGenerate                                                     464.81
# Analyze                                                               464.81
# Levelize                                                              464.81
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            464.81
# Nets                                                                  464.81
# Place                                                                 464.81
# PlaceNets                                                             464.81
# SpaceY                                                                464.81
# Track                                                                 464.81
# SpaceX                                                                464.81
# Wire                                                                  464.81
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 464.81
# End of doGenerate                                                     464.81
# Analyze                                                               464.81
# Levelize                                                              464.81
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            464.81
# Nets                                                                  464.81
# Place                                                                 464.81
# PlaceNets                                                             464.81
# SpaceY                                                                464.81
# Track                                                                 464.81
# SpaceX                                                                464.81
# Wire                                                                  464.81
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 464.81
# End of doGenerate                                                     464.81
# Analyze                                                               464.81
# Levelize                                                              464.81
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             464.81
# Nets                                                                  464.81
# Place                                                                 464.81
# PlaceNets                                                             464.81
# SpaceY                                                                464.81
# Track                                                                 464.81
# SpaceX                                                                464.81
# Wire                                                                  464.81
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 464.81
# End of doGenerate                                                     464.81
# End of Generating Regions for Page 1                                  464.81
scrollpos -153 381
zoom -x 0 -y 0 0.5
scrollpos -95 238
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0 -pin DAC.Tile_230.DAC0.mixer RIGHT_I -pin DAC.Tile_230.DAC0 TX
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00 -pin DAC.Tile_230.DAC0.s00 TX -pin DAC.Tile_230.DAC0.mixer LEFT_I
show
# Starting Split Pages                                                  464.81
# NoSplit 44 Comps, 6 Nets 0 NetBundles                                 464.81
# End of Split Pages                                                    464.81
# Generating Regions for Page 1:   44 Comps,    6 Nets                  464.81
# Analyze                                                               464.81
# Levelize                                                              464.81
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            464.81
# Nets                                                                  464.81
# Place                                                                 464.81
# PlaceNets                                                             464.81
# SpaceY                                                                464.81
# Track                                                                 464.81
# SpaceX                                                                464.81
# Wire                                                                  464.81
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 464.81
# End of doGenerate                                                     464.81
# Analyze                                                               464.81
# Levelize                                                              464.81
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            464.81
# Nets                                                                  464.81
# Place                                                                 464.81
# PlaceNets                                                             464.81
# SpaceY                                                                464.81
# Track                                                                 464.81
# SpaceX                                                                464.81
# Wire                                                                  464.81
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 464.81
# End of doGenerate                                                     464.81
# Analyze                                                               464.81
# Levelize                                                              464.81
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            464.81
# Nets                                                                  464.81
# Place                                                                 464.81
# PlaceNets                                                             464.81
# SpaceY                                                                464.81
# Track                                                                 464.81
# SpaceX                                                                464.81
# Wire                                                                  464.81
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 464.81
# End of doGenerate                                                     464.81
# Analyze                                                               464.81
# Levelize                                                              464.81
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            464.81
# Nets                                                                  464.81
# Place                                                                 464.81
# PlaceNets                                                             464.81
# SpaceY                                                                464.81
# Track                                                                 464.81
# SpaceX                                                                464.81
# Wire                                                                  464.81
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 464.81
# End of doGenerate                                                     464.81
# Analyze                                                               464.81
# Levelize                                                              464.81
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             464.81
# Nets                                                                  464.81
# Place                                                                 464.81
# PlaceNets                                                             464.81
# SpaceY                                                                464.81
# Track                                                                 464.81
# SpaceX                                                                464.81
# Wire                                                                  464.81
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 464.81
# End of doGenerate                                                     464.81
# End of Generating Regions for Page 1                                  464.81
scrollpos 1 1
scrollpos 2 2
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -205 -22
scrollpos -205 -22
fullfit
#CMD scrollpos
#R -205 -22
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
load inst Tile_230 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_230 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_230 a } -attr @name {}
attribute {hierPin Tile_230 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC3.s03 s03 v -hier Tile_230 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC3.mixer DAC3mixer syn -hier Tile_230 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC2.s02 s02 v -hier Tile_230 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC2.mixer DAC2mixer syn -hier Tile_230 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC29 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC2 DAC29 syn -hier Tile_230 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2} -attr @name {}
attribute {pin DAC.Tile_230.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC1.s01 s01 v -hier Tile_230 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC1.mixer DAC1mixer syn -hier Tile_230 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC0.s00 s00 v -hier Tile_230 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC0.mixer DAC0mixer syn -hier Tile_230 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC011 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC0 DAC011 syn -hier Tile_230 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0} -attr @name {}
attribute {pin DAC.Tile_230.DAC0 TX } -attr @name {}
load inst Tile_231 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_231 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_231 a } -attr @name {}
attribute {hierPin Tile_231 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC3.s03 s03 v -hier Tile_231 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC3.mixer DAC3mixer syn -hier Tile_231 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC2.s02 s02 v -hier Tile_231 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC2.mixer DAC2mixer syn -hier Tile_231 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC213 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC2 DAC213 syn -hier Tile_231 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2} -attr @name {}
attribute {pin DAC.Tile_231.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC1.s01 s01 v -hier Tile_231 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC1.mixer DAC1mixer syn -hier Tile_231 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC0.s00 s00 v -hier Tile_231 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC0.mixer DAC0mixer syn -hier Tile_231 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC015 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC0 DAC015 syn -hier Tile_231 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0} -attr @name {}
attribute {pin DAC.Tile_231.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  465.38
# NoSplit 44 Comps, 0 Nets 0 NetBundles                                 465.38
# End of Split Pages                                                    465.38
# Generating Regions for Page 1:   44 Comps,    0 Nets                  465.38
# Analyze                                                               465.38
# Levelize                                                              465.38
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            465.38
# Nets                                                                  465.38
# Place                                                                 465.38
# PlaceNets                                                             465.38
# SpaceY                                                                465.38
# Track                                                                 465.38
# SpaceX                                                                465.38
# Wire                                                                  465.38
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 465.38
# End of doGenerate                                                     465.38
# Analyze                                                               465.38
# Levelize                                                              465.38
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            465.38
# Nets                                                                  465.38
# Place                                                                 465.38
# PlaceNets                                                             465.38
# SpaceY                                                                465.38
# Track                                                                 465.38
# SpaceX                                                                465.38
# Wire                                                                  465.38
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 465.38
# End of doGenerate                                                     465.38
# Analyze                                                               465.38
# Levelize                                                              465.38
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            465.38
# Nets                                                                  465.38
# Place                                                                 465.38
# PlaceNets                                                             465.38
# SpaceY                                                                465.38
# Track                                                                 465.38
# SpaceX                                                                465.38
# Wire                                                                  465.38
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 465.38
# End of doGenerate                                                     465.38
# Analyze                                                               465.38
# Levelize                                                              465.38
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            465.38
# Nets                                                                  465.38
# Place                                                                 465.38
# PlaceNets                                                             465.38
# SpaceY                                                                465.38
# Track                                                                 465.38
# SpaceX                                                                465.38
# Wire                                                                  465.38
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 465.38
# End of doGenerate                                                     465.38
# Analyze                                                               465.38
# Levelize                                                              465.38
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             465.38
# Nets                                                                  465.38
# Place                                                                 465.38
# PlaceNets                                                             465.38
# SpaceY                                                                465.38
# Track                                                                 465.38
# SpaceX                                                                465.38
# Wire                                                                  465.38
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 465.38
# End of doGenerate                                                     465.38
# End of Generating Regions for Page 1                                  465.38
scrollpos -153 381
zoom -x 0 -y 0 0.5
scrollpos -95 238
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0 -pin DAC.Tile_230.DAC0.mixer RIGHT_I -pin DAC.Tile_230.DAC0 TX
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00 -pin DAC.Tile_230.DAC0.s00 TX -pin DAC.Tile_230.DAC0.mixer LEFT_I
show
# Starting Split Pages                                                  465.38
# NoSplit 44 Comps, 6 Nets 0 NetBundles                                 465.38
# End of Split Pages                                                    465.38
# Generating Regions for Page 1:   44 Comps,    6 Nets                  465.38
# Analyze                                                               465.38
# Levelize                                                              465.38
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            465.38
# Nets                                                                  465.38
# Place                                                                 465.38
# PlaceNets                                                             465.38
# SpaceY                                                                465.38
# Track                                                                 465.38
# SpaceX                                                                465.38
# Wire                                                                  465.38
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 465.38
# End of doGenerate                                                     465.38
# Analyze                                                               465.38
# Levelize                                                              465.38
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            465.38
# Nets                                                                  465.38
# Place                                                                 465.38
# PlaceNets                                                             465.38
# SpaceY                                                                465.38
# Track                                                                 465.38
# SpaceX                                                                465.38
# Wire                                                                  465.38
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 465.38
# End of doGenerate                                                     465.38
# Analyze                                                               465.38
# Levelize                                                              465.38
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            465.38
# Nets                                                                  465.38
# Place                                                                 465.38
# PlaceNets                                                             465.38
# SpaceY                                                                465.38
# Track                                                                 465.38
# SpaceX                                                                465.38
# Wire                                                                  465.38
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 465.38
# End of doGenerate                                                     465.38
# Analyze                                                               465.38
# Levelize                                                              465.38
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            465.38
# Nets                                                                  465.38
# Place                                                                 465.38
# PlaceNets                                                             465.38
# SpaceY                                                                465.38
# Track                                                                 465.38
# SpaceX                                                                465.38
# Wire                                                                  465.38
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 465.38
# End of doGenerate                                                     465.38
# Analyze                                                               465.38
# Levelize                                                              465.38
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             465.38
# Nets                                                                  465.38
# Place                                                                 465.38
# PlaceNets                                                             465.38
# SpaceY                                                                465.38
# Track                                                                 465.38
# SpaceX                                                                465.38
# Wire                                                                  465.38
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 465.38
# End of doGenerate                                                     465.38
# End of Generating Regions for Page 1                                  465.38
scrollpos 1 1
scrollpos 2 2
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -205 -22
scrollpos -205 -22
fullfit
#CMD scrollpos
#R -205 -22
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
load inst Tile_230 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_230 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_230 a } -attr @name {}
attribute {hierPin Tile_230 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC3.s03 s03 v -hier Tile_230 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC3.mixer DAC3mixer syn -hier Tile_230 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC2.s02 s02 v -hier Tile_230 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC2.mixer DAC2mixer syn -hier Tile_230 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC29 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC2 DAC29 syn -hier Tile_230 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2} -attr @name {}
attribute {pin DAC.Tile_230.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC1.s01 s01 v -hier Tile_230 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC1.mixer DAC1mixer syn -hier Tile_230 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC0.s00 s00 v -hier Tile_230 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC0.mixer DAC0mixer syn -hier Tile_230 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC011 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC0 DAC011 syn -hier Tile_230 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0} -attr @name {}
attribute {pin DAC.Tile_230.DAC0 TX } -attr @name {}
load inst Tile_231 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_231 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_231 a } -attr @name {}
attribute {hierPin Tile_231 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC3.s03 s03 v -hier Tile_231 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC3.mixer DAC3mixer syn -hier Tile_231 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC2.s02 s02 v -hier Tile_231 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC2.mixer DAC2mixer syn -hier Tile_231 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC213 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC2 DAC213 syn -hier Tile_231 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2} -attr @name {}
attribute {pin DAC.Tile_231.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC1.s01 s01 v -hier Tile_231 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC1.mixer DAC1mixer syn -hier Tile_231 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC0.s00 s00 v -hier Tile_231 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC0.mixer DAC0mixer syn -hier Tile_231 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC015 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC0 DAC015 syn -hier Tile_231 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0} -attr @name {}
attribute {pin DAC.Tile_231.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  467.30
# NoSplit 44 Comps, 0 Nets 0 NetBundles                                 467.30
# End of Split Pages                                                    467.30
# Generating Regions for Page 1:   44 Comps,    0 Nets                  467.30
# Analyze                                                               467.30
# Levelize                                                              467.30
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            467.30
# Nets                                                                  467.30
# Place                                                                 467.30
# PlaceNets                                                             467.30
# SpaceY                                                                467.30
# Track                                                                 467.30
# SpaceX                                                                467.30
# Wire                                                                  467.30
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 467.30
# End of doGenerate                                                     467.30
# Analyze                                                               467.30
# Levelize                                                              467.30
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            467.30
# Nets                                                                  467.30
# Place                                                                 467.30
# PlaceNets                                                             467.30
# SpaceY                                                                467.30
# Track                                                                 467.30
# SpaceX                                                                467.30
# Wire                                                                  467.30
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 467.30
# End of doGenerate                                                     467.30
# Analyze                                                               467.30
# Levelize                                                              467.30
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            467.30
# Nets                                                                  467.30
# Place                                                                 467.30
# PlaceNets                                                             467.30
# SpaceY                                                                467.30
# Track                                                                 467.30
# SpaceX                                                                467.30
# Wire                                                                  467.30
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 467.30
# End of doGenerate                                                     467.30
# Analyze                                                               467.30
# Levelize                                                              467.30
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            467.30
# Nets                                                                  467.30
# Place                                                                 467.30
# PlaceNets                                                             467.30
# SpaceY                                                                467.30
# Track                                                                 467.30
# SpaceX                                                                467.30
# Wire                                                                  467.30
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 467.30
# End of doGenerate                                                     467.30
# Analyze                                                               467.30
# Levelize                                                              467.30
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             467.30
# Nets                                                                  467.30
# Place                                                                 467.30
# PlaceNets                                                             467.30
# SpaceY                                                                467.30
# Track                                                                 467.30
# SpaceX                                                                467.30
# Wire                                                                  467.30
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 467.30
# End of doGenerate                                                     467.30
# End of Generating Regions for Page 1                                  467.30
scrollpos -153 381
zoom -x 0 -y 0 0.5
scrollpos -95 238
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0 -pin DAC.Tile_230.DAC0.mixer RIGHT_I -pin DAC.Tile_230.DAC0 TX
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00 -pin DAC.Tile_230.DAC0.s00 TX -pin DAC.Tile_230.DAC0.mixer LEFT_I
show
# Starting Split Pages                                                  467.30
# NoSplit 44 Comps, 6 Nets 0 NetBundles                                 467.30
# End of Split Pages                                                    467.30
# Generating Regions for Page 1:   44 Comps,    6 Nets                  467.30
# Analyze                                                               467.30
# Levelize                                                              467.30
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            467.30
# Nets                                                                  467.30
# Place                                                                 467.30
# PlaceNets                                                             467.30
# SpaceY                                                                467.30
# Track                                                                 467.30
# SpaceX                                                                467.30
# Wire                                                                  467.30
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 467.30
# End of doGenerate                                                     467.30
# Analyze                                                               467.30
# Levelize                                                              467.30
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            467.30
# Nets                                                                  467.30
# Place                                                                 467.30
# PlaceNets                                                             467.30
# SpaceY                                                                467.30
# Track                                                                 467.30
# SpaceX                                                                467.30
# Wire                                                                  467.30
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 467.30
# End of doGenerate                                                     467.30
# Analyze                                                               467.30
# Levelize                                                              467.30
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            467.30
# Nets                                                                  467.30
# Place                                                                 467.30
# PlaceNets                                                             467.30
# SpaceY                                                                467.30
# Track                                                                 467.30
# SpaceX                                                                467.30
# Wire                                                                  467.30
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 467.30
# End of doGenerate                                                     467.30
# Analyze                                                               467.30
# Levelize                                                              467.30
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            467.30
# Nets                                                                  467.30
# Place                                                                 467.30
# PlaceNets                                                             467.30
# SpaceY                                                                467.30
# Track                                                                 467.30
# SpaceX                                                                467.30
# Wire                                                                  467.30
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 467.30
# End of doGenerate                                                     467.30
# Analyze                                                               467.30
# Levelize                                                              467.30
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             467.30
# Nets                                                                  467.30
# Place                                                                 467.30
# PlaceNets                                                             467.30
# SpaceY                                                                467.30
# Track                                                                 467.30
# SpaceX                                                                467.30
# Wire                                                                  467.30
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 467.30
# End of doGenerate                                                     467.30
# End of Generating Regions for Page 1                                  467.30
scrollpos 1 1
scrollpos 2 2
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -205 -22
scrollpos -205 -22
fullfit
#CMD scrollpos
#R -205 -22
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
load inst Tile_230 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_230 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_230 a } -attr @name {}
attribute {hierPin Tile_230 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC3.s03 s03 v -hier Tile_230 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC3.mixer DAC3mixer syn -hier Tile_230 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC2.s02 s02 v -hier Tile_230 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC2.mixer DAC2mixer syn -hier Tile_230 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC29 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC2 DAC29 syn -hier Tile_230 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2} -attr @name {}
attribute {pin DAC.Tile_230.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC1.s01 s01 v -hier Tile_230 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC1.mixer DAC1mixer syn -hier Tile_230 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC0.s00 s00 v -hier Tile_230 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC0.mixer DAC0mixer syn -hier Tile_230 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC011 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC0 DAC011 syn -hier Tile_230 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0} -attr @name {}
attribute {pin DAC.Tile_230.DAC0 TX } -attr @name {}
load inst Tile_231 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_231 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_231 a } -attr @name {}
attribute {hierPin Tile_231 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC3.s03 s03 v -hier Tile_231 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC3.mixer DAC3mixer syn -hier Tile_231 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC2.s02 s02 v -hier Tile_231 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC2.mixer DAC2mixer syn -hier Tile_231 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC213 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC2 DAC213 syn -hier Tile_231 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2} -attr @name {}
attribute {pin DAC.Tile_231.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC1.s01 s01 v -hier Tile_231 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC1.mixer DAC1mixer syn -hier Tile_231 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC0.s00 s00 v -hier Tile_231 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC0.mixer DAC0mixer syn -hier Tile_231 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC015 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC0 DAC015 syn -hier Tile_231 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0} -attr @name {}
attribute {pin DAC.Tile_231.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  468.70
# NoSplit 44 Comps, 0 Nets 0 NetBundles                                 468.70
# End of Split Pages                                                    468.70
# Generating Regions for Page 1:   44 Comps,    0 Nets                  468.70
# Analyze                                                               468.70
# Levelize                                                              468.70
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            468.70
# Nets                                                                  468.70
# Place                                                                 468.70
# PlaceNets                                                             468.70
# SpaceY                                                                468.70
# Track                                                                 468.70
# SpaceX                                                                468.70
# Wire                                                                  468.70
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 468.70
# End of doGenerate                                                     468.70
# Analyze                                                               468.70
# Levelize                                                              468.70
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            468.70
# Nets                                                                  468.70
# Place                                                                 468.70
# PlaceNets                                                             468.70
# SpaceY                                                                468.70
# Track                                                                 468.70
# SpaceX                                                                468.70
# Wire                                                                  468.70
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 468.70
# End of doGenerate                                                     468.70
# Analyze                                                               468.70
# Levelize                                                              468.70
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            468.70
# Nets                                                                  468.70
# Place                                                                 468.70
# PlaceNets                                                             468.70
# SpaceY                                                                468.70
# Track                                                                 468.70
# SpaceX                                                                468.70
# Wire                                                                  468.70
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 468.70
# End of doGenerate                                                     468.70
# Analyze                                                               468.70
# Levelize                                                              468.70
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            468.70
# Nets                                                                  468.70
# Place                                                                 468.70
# PlaceNets                                                             468.70
# SpaceY                                                                468.70
# Track                                                                 468.70
# SpaceX                                                                468.70
# Wire                                                                  468.70
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 468.70
# End of doGenerate                                                     468.70
# Analyze                                                               468.70
# Levelize                                                              468.70
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             468.70
# Nets                                                                  468.70
# Place                                                                 468.70
# PlaceNets                                                             468.70
# SpaceY                                                                468.70
# Track                                                                 468.70
# SpaceX                                                                468.70
# Wire                                                                  468.70
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 468.70
# End of doGenerate                                                     468.70
# End of Generating Regions for Page 1                                  468.70
scrollpos -153 381
zoom -x 0 -y 0 0.5
scrollpos -95 238
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0 -pin DAC.Tile_230.DAC0.mixer RIGHT_I -pin DAC.Tile_230.DAC0 TX
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00 -pin DAC.Tile_230.DAC0.s00 TX -pin DAC.Tile_230.DAC0.mixer LEFT_I
show
# Starting Split Pages                                                  468.70
# NoSplit 44 Comps, 6 Nets 0 NetBundles                                 468.70
# End of Split Pages                                                    468.70
# Generating Regions for Page 1:   44 Comps,    6 Nets                  468.70
# Analyze                                                               468.70
# Levelize                                                              468.70
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            468.70
# Nets                                                                  468.70
# Place                                                                 468.70
# PlaceNets                                                             468.70
# SpaceY                                                                468.70
# Track                                                                 468.70
# SpaceX                                                                468.70
# Wire                                                                  468.70
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 468.70
# End of doGenerate                                                     468.70
# Analyze                                                               468.70
# Levelize                                                              468.70
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            468.70
# Nets                                                                  468.70
# Place                                                                 468.70
# PlaceNets                                                             468.70
# SpaceY                                                                468.70
# Track                                                                 468.70
# SpaceX                                                                468.70
# Wire                                                                  468.70
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 468.70
# End of doGenerate                                                     468.70
# Analyze                                                               468.70
# Levelize                                                              468.70
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            468.70
# Nets                                                                  468.70
# Place                                                                 468.70
# PlaceNets                                                             468.70
# SpaceY                                                                468.70
# Track                                                                 468.70
# SpaceX                                                                468.70
# Wire                                                                  468.70
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 468.70
# End of doGenerate                                                     468.70
# Analyze                                                               468.70
# Levelize                                                              468.70
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            468.70
# Nets                                                                  468.70
# Place                                                                 468.70
# PlaceNets                                                             468.70
# SpaceY                                                                468.70
# Track                                                                 468.70
# SpaceX                                                                468.70
# Wire                                                                  468.70
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 468.70
# End of doGenerate                                                     468.70
# Analyze                                                               468.70
# Levelize                                                              468.70
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             468.70
# Nets                                                                  468.70
# Place                                                                 468.70
# PlaceNets                                                             468.70
# SpaceY                                                                468.70
# Track                                                                 468.70
# SpaceX                                                                468.70
# Wire                                                                  468.70
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 468.70
# End of doGenerate                                                     468.70
# End of Generating Regions for Page 1                                  468.70
scrollpos 1 1
scrollpos 2 2
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -205 -22
scrollpos -205 -22
fullfit
#CMD scrollpos
#R -205 -22
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
load inst Tile_230 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_230 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_230 a } -attr @name {}
attribute {hierPin Tile_230 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC3.s03 s03 v -hier Tile_230 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC3.mixer DAC3mixer syn -hier Tile_230 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC2.s02 s02 v -hier Tile_230 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC2.mixer DAC2mixer syn -hier Tile_230 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC29 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC2 DAC29 syn -hier Tile_230 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2} -attr @name {}
attribute {pin DAC.Tile_230.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC1.s01 s01 v -hier Tile_230 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC1.mixer DAC1mixer syn -hier Tile_230 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC0.s00 s00 v -hier Tile_230 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC0.mixer DAC0mixer syn -hier Tile_230 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC011 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC0 DAC011 syn -hier Tile_230 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0} -attr @name {}
attribute {pin DAC.Tile_230.DAC0 TX } -attr @name {}
load inst Tile_231 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_231 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_231 a } -attr @name {}
attribute {hierPin Tile_231 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC3.s03 s03 v -hier Tile_231 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC3.mixer DAC3mixer syn -hier Tile_231 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC2.s02 s02 v -hier Tile_231 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC2.mixer DAC2mixer syn -hier Tile_231 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC213 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC2 DAC213 syn -hier Tile_231 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2} -attr @name {}
attribute {pin DAC.Tile_231.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC1.s01 s01 v -hier Tile_231 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC1.mixer DAC1mixer syn -hier Tile_231 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC0.s00 s00 v -hier Tile_231 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC0.mixer DAC0mixer syn -hier Tile_231 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC015 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC0 DAC015 syn -hier Tile_231 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0} -attr @name {}
attribute {pin DAC.Tile_231.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  471.36
# NoSplit 44 Comps, 0 Nets 0 NetBundles                                 471.36
# End of Split Pages                                                    471.36
# Generating Regions for Page 1:   44 Comps,    0 Nets                  471.36
# Analyze                                                               471.36
# Levelize                                                              471.36
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            471.36
# Nets                                                                  471.36
# Place                                                                 471.36
# PlaceNets                                                             471.36
# SpaceY                                                                471.36
# Track                                                                 471.36
# SpaceX                                                                471.36
# Wire                                                                  471.36
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 471.36
# End of doGenerate                                                     471.36
# Analyze                                                               471.36
# Levelize                                                              471.36
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            471.36
# Nets                                                                  471.36
# Place                                                                 471.36
# PlaceNets                                                             471.36
# SpaceY                                                                471.36
# Track                                                                 471.36
# SpaceX                                                                471.36
# Wire                                                                  471.36
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 471.36
# End of doGenerate                                                     471.36
# Analyze                                                               471.36
# Levelize                                                              471.36
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            471.36
# Nets                                                                  471.36
# Place                                                                 471.36
# PlaceNets                                                             471.36
# SpaceY                                                                471.36
# Track                                                                 471.36
# SpaceX                                                                471.36
# Wire                                                                  471.36
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 471.36
# End of doGenerate                                                     471.36
# Analyze                                                               471.36
# Levelize                                                              471.36
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            471.36
# Nets                                                                  471.36
# Place                                                                 471.36
# PlaceNets                                                             471.36
# SpaceY                                                                471.36
# Track                                                                 471.36
# SpaceX                                                                471.36
# Wire                                                                  471.36
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 471.36
# End of doGenerate                                                     471.36
# Analyze                                                               471.36
# Levelize                                                              471.36
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             471.36
# Nets                                                                  471.36
# Place                                                                 471.36
# PlaceNets                                                             471.36
# SpaceY                                                                471.36
# Track                                                                 471.36
# SpaceX                                                                471.36
# Wire                                                                  471.36
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 471.36
# End of doGenerate                                                     471.36
# End of Generating Regions for Page 1                                  471.36
scrollpos -153 381
zoom -x 0 -y 0 0.5
scrollpos -95 238
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0 -pin DAC.Tile_230.DAC0.mixer RIGHT_I -pin DAC.Tile_230.DAC0 TX
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00 -pin DAC.Tile_230.DAC0.s00 TX -pin DAC.Tile_230.DAC0.mixer LEFT_I
show
# Starting Split Pages                                                  471.36
# NoSplit 44 Comps, 6 Nets 0 NetBundles                                 471.36
# End of Split Pages                                                    471.36
# Generating Regions for Page 1:   44 Comps,    6 Nets                  471.36
# Analyze                                                               471.36
# Levelize                                                              471.36
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            471.36
# Nets                                                                  471.36
# Place                                                                 471.36
# PlaceNets                                                             471.36
# SpaceY                                                                471.36
# Track                                                                 471.36
# SpaceX                                                                471.36
# Wire                                                                  471.36
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 471.36
# End of doGenerate                                                     471.36
# Analyze                                                               471.36
# Levelize                                                              471.36
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            471.36
# Nets                                                                  471.36
# Place                                                                 471.36
# PlaceNets                                                             471.36
# SpaceY                                                                471.36
# Track                                                                 471.36
# SpaceX                                                                471.36
# Wire                                                                  471.36
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 471.36
# End of doGenerate                                                     471.36
# Analyze                                                               471.36
# Levelize                                                              471.36
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            471.36
# Nets                                                                  471.36
# Place                                                                 471.36
# PlaceNets                                                             471.36
# SpaceY                                                                471.36
# Track                                                                 471.36
# SpaceX                                                                471.36
# Wire                                                                  471.36
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 471.36
# End of doGenerate                                                     471.36
# Analyze                                                               471.36
# Levelize                                                              471.36
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            471.36
# Nets                                                                  471.36
# Place                                                                 471.36
# PlaceNets                                                             471.36
# SpaceY                                                                471.36
# Track                                                                 471.36
# SpaceX                                                                471.36
# Wire                                                                  471.36
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 471.36
# End of doGenerate                                                     471.36
# Analyze                                                               471.36
# Levelize                                                              471.36
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             471.36
# Nets                                                                  471.36
# Place                                                                 471.36
# PlaceNets                                                             471.36
# SpaceY                                                                471.36
# Track                                                                 471.36
# SpaceX                                                                471.36
# Wire                                                                  471.36
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 471.36
# End of doGenerate                                                     471.36
# End of Generating Regions for Page 1                                  471.36
scrollpos 1 1
scrollpos 2 2
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -205 -22
scrollpos -205 -22
fullfit
#CMD scrollpos
#R -205 -22
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
load inst Tile_230 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_230 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_230 a } -attr @name {}
attribute {hierPin Tile_230 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC3.s03 s03 v -hier Tile_230 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC3.mixer DAC3mixer syn -hier Tile_230 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC2.s02 s02 v -hier Tile_230 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC2.mixer DAC2mixer syn -hier Tile_230 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC29 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC2 DAC29 syn -hier Tile_230 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2} -attr @name {}
attribute {pin DAC.Tile_230.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC1.s01 s01 v -hier Tile_230 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC1.mixer DAC1mixer syn -hier Tile_230 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC0.s00 s00 v -hier Tile_230 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC0.mixer DAC0mixer syn -hier Tile_230 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC011 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC0 DAC011 syn -hier Tile_230 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0} -attr @name {}
attribute {pin DAC.Tile_230.DAC0 TX } -attr @name {}
load inst Tile_231 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_231 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_231 a } -attr @name {}
attribute {hierPin Tile_231 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC3.s03 s03 v -hier Tile_231 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC3.mixer DAC3mixer syn -hier Tile_231 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC2.s02 s02 v -hier Tile_231 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC2.mixer DAC2mixer syn -hier Tile_231 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC213 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC2 DAC213 syn -hier Tile_231 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2} -attr @name {}
attribute {pin DAC.Tile_231.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC1.s01 s01 v -hier Tile_231 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC1.mixer DAC1mixer syn -hier Tile_231 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC0.s00 s00 v -hier Tile_231 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC0.mixer DAC0mixer syn -hier Tile_231 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC015 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC0 DAC015 syn -hier Tile_231 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0} -attr @name {}
attribute {pin DAC.Tile_231.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  471.91
# NoSplit 44 Comps, 0 Nets 0 NetBundles                                 471.91
# End of Split Pages                                                    471.91
# Generating Regions for Page 1:   44 Comps,    0 Nets                  471.91
# Analyze                                                               471.91
# Levelize                                                              471.91
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            471.91
# Nets                                                                  471.91
# Place                                                                 471.91
# PlaceNets                                                             471.91
# SpaceY                                                                471.91
# Track                                                                 471.91
# SpaceX                                                                471.91
# Wire                                                                  471.91
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 471.91
# End of doGenerate                                                     471.91
# Analyze                                                               471.91
# Levelize                                                              471.91
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            471.91
# Nets                                                                  471.91
# Place                                                                 471.91
# PlaceNets                                                             471.91
# SpaceY                                                                471.91
# Track                                                                 471.91
# SpaceX                                                                471.91
# Wire                                                                  471.91
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 471.91
# End of doGenerate                                                     471.91
# Analyze                                                               471.91
# Levelize                                                              471.91
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            471.91
# Nets                                                                  471.91
# Place                                                                 471.91
# PlaceNets                                                             471.91
# SpaceY                                                                471.91
# Track                                                                 471.91
# SpaceX                                                                471.91
# Wire                                                                  471.91
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 471.91
# End of doGenerate                                                     471.91
# Analyze                                                               471.91
# Levelize                                                              471.91
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            471.91
# Nets                                                                  471.91
# Place                                                                 471.91
# PlaceNets                                                             471.91
# SpaceY                                                                471.91
# Track                                                                 471.91
# SpaceX                                                                471.91
# Wire                                                                  471.91
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 471.91
# End of doGenerate                                                     471.91
# Analyze                                                               471.91
# Levelize                                                              471.91
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             471.91
# Nets                                                                  471.91
# Place                                                                 471.91
# PlaceNets                                                             471.91
# SpaceY                                                                471.91
# Track                                                                 471.91
# SpaceX                                                                471.91
# Wire                                                                  471.91
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 471.91
# End of doGenerate                                                     471.91
# End of Generating Regions for Page 1                                  471.91
scrollpos -153 381
zoom -x 0 -y 0 0.5
scrollpos -95 238
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0 -pin DAC.Tile_230.DAC0.mixer RIGHT_I -pin DAC.Tile_230.DAC0 TX
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00 -pin DAC.Tile_230.DAC0.s00 TX -pin DAC.Tile_230.DAC0.mixer LEFT_I
show
# Starting Split Pages                                                  471.91
# NoSplit 44 Comps, 6 Nets 0 NetBundles                                 471.91
# End of Split Pages                                                    471.91
# Generating Regions for Page 1:   44 Comps,    6 Nets                  471.91
# Analyze                                                               471.91
# Levelize                                                              471.91
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            471.91
# Nets                                                                  471.91
# Place                                                                 471.91
# PlaceNets                                                             471.91
# SpaceY                                                                471.91
# Track                                                                 471.91
# SpaceX                                                                471.91
# Wire                                                                  471.91
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 471.91
# End of doGenerate                                                     471.91
# Analyze                                                               471.91
# Levelize                                                              471.91
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            471.91
# Nets                                                                  471.91
# Place                                                                 471.91
# PlaceNets                                                             471.91
# SpaceY                                                                471.91
# Track                                                                 471.91
# SpaceX                                                                471.91
# Wire                                                                  471.91
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 471.91
# End of doGenerate                                                     471.91
# Analyze                                                               471.91
# Levelize                                                              471.91
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            471.91
# Nets                                                                  471.91
# Place                                                                 471.91
# PlaceNets                                                             471.91
# SpaceY                                                                471.91
# Track                                                                 471.91
# SpaceX                                                                471.91
# Wire                                                                  471.91
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 471.91
# End of doGenerate                                                     471.91
# Analyze                                                               471.91
# Levelize                                                              471.91
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            471.91
# Nets                                                                  471.91
# Place                                                                 471.91
# PlaceNets                                                             471.91
# SpaceY                                                                471.91
# Track                                                                 471.91
# SpaceX                                                                471.91
# Wire                                                                  471.91
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 471.91
# End of doGenerate                                                     471.91
# Analyze                                                               471.91
# Levelize                                                              471.91
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             471.91
# Nets                                                                  471.91
# Place                                                                 471.91
# PlaceNets                                                             471.91
# SpaceY                                                                471.91
# Track                                                                 471.91
# SpaceX                                                                471.91
# Wire                                                                  471.91
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 471.91
# End of doGenerate                                                     471.91
# End of Generating Regions for Page 1                                  471.91
scrollpos 1 1
scrollpos 2 2
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -205 -22
scrollpos -205 -22
fullfit
#CMD scrollpos
#R -205 -22
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
load inst Tile_230 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_230 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_230 a } -attr @name {}
attribute {hierPin Tile_230 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC3.s03 s03 v -hier Tile_230 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC3.mixer DAC3mixer syn -hier Tile_230 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC2.s02 s02 v -hier Tile_230 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC2.mixer DAC2mixer syn -hier Tile_230 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC29 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC2 DAC29 syn -hier Tile_230 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2} -attr @name {}
attribute {pin DAC.Tile_230.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC1.s01 s01 v -hier Tile_230 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC1.mixer DAC1mixer syn -hier Tile_230 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC0.s00 s00 v -hier Tile_230 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC0.mixer DAC0mixer syn -hier Tile_230 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC011 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC0 DAC011 syn -hier Tile_230 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0} -attr @name {}
attribute {pin DAC.Tile_230.DAC0 TX } -attr @name {}
load inst Tile_231 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_231 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_231 a } -attr @name {}
attribute {hierPin Tile_231 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC3.s03 s03 v -hier Tile_231 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC3.mixer DAC3mixer syn -hier Tile_231 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC2.s02 s02 v -hier Tile_231 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC2.mixer DAC2mixer syn -hier Tile_231 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC213 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC2 DAC213 syn -hier Tile_231 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2} -attr @name {}
attribute {pin DAC.Tile_231.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC1.s01 s01 v -hier Tile_231 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC1.mixer DAC1mixer syn -hier Tile_231 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC0.s00 s00 v -hier Tile_231 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC0.mixer DAC0mixer syn -hier Tile_231 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC015 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC0 DAC015 syn -hier Tile_231 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0} -attr @name {}
attribute {pin DAC.Tile_231.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  472.61
# NoSplit 44 Comps, 0 Nets 0 NetBundles                                 472.61
# End of Split Pages                                                    472.61
# Generating Regions for Page 1:   44 Comps,    0 Nets                  472.61
# Analyze                                                               472.61
# Levelize                                                              472.61
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            472.61
# Nets                                                                  472.61
# Place                                                                 472.61
# PlaceNets                                                             472.61
# SpaceY                                                                472.61
# Track                                                                 472.61
# SpaceX                                                                472.61
# Wire                                                                  472.61
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 472.61
# End of doGenerate                                                     472.61
# Analyze                                                               472.61
# Levelize                                                              472.61
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            472.61
# Nets                                                                  472.61
# Place                                                                 472.61
# PlaceNets                                                             472.61
# SpaceY                                                                472.61
# Track                                                                 472.61
# SpaceX                                                                472.61
# Wire                                                                  472.61
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 472.61
# End of doGenerate                                                     472.61
# Analyze                                                               472.61
# Levelize                                                              472.61
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            472.61
# Nets                                                                  472.61
# Place                                                                 472.61
# PlaceNets                                                             472.61
# SpaceY                                                                472.61
# Track                                                                 472.61
# SpaceX                                                                472.61
# Wire                                                                  472.61
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 472.61
# End of doGenerate                                                     472.61
# Analyze                                                               472.61
# Levelize                                                              472.61
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            472.61
# Nets                                                                  472.61
# Place                                                                 472.61
# PlaceNets                                                             472.61
# SpaceY                                                                472.61
# Track                                                                 472.61
# SpaceX                                                                472.61
# Wire                                                                  472.61
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 472.61
# End of doGenerate                                                     472.61
# Analyze                                                               472.61
# Levelize                                                              472.61
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             472.61
# Nets                                                                  472.61
# Place                                                                 472.61
# PlaceNets                                                             472.61
# SpaceY                                                                472.61
# Track                                                                 472.61
# SpaceX                                                                472.61
# Wire                                                                  472.61
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 472.61
# End of doGenerate                                                     472.61
# End of Generating Regions for Page 1                                  472.61
scrollpos -153 381
zoom -x 0 -y 0 0.5
scrollpos -95 238
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0 -pin DAC.Tile_230.DAC0.mixer RIGHT_I -pin DAC.Tile_230.DAC0 TX
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00 -pin DAC.Tile_230.DAC0.s00 TX -pin DAC.Tile_230.DAC0.mixer LEFT_I
show
# Starting Split Pages                                                  472.61
# NoSplit 44 Comps, 6 Nets 0 NetBundles                                 472.61
# End of Split Pages                                                    472.61
# Generating Regions for Page 1:   44 Comps,    6 Nets                  472.61
# Analyze                                                               472.61
# Levelize                                                              472.61
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            472.61
# Nets                                                                  472.61
# Place                                                                 472.61
# PlaceNets                                                             472.61
# SpaceY                                                                472.61
# Track                                                                 472.61
# SpaceX                                                                472.61
# Wire                                                                  472.61
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 472.61
# End of doGenerate                                                     472.61
# Analyze                                                               472.61
# Levelize                                                              472.61
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            472.61
# Nets                                                                  472.61
# Place                                                                 472.61
# PlaceNets                                                             472.61
# SpaceY                                                                472.61
# Track                                                                 472.61
# SpaceX                                                                472.61
# Wire                                                                  472.61
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 472.61
# End of doGenerate                                                     472.61
# Analyze                                                               472.61
# Levelize                                                              472.61
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            472.61
# Nets                                                                  472.61
# Place                                                                 472.61
# PlaceNets                                                             472.61
# SpaceY                                                                472.61
# Track                                                                 472.61
# SpaceX                                                                472.61
# Wire                                                                  472.61
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 472.61
# End of doGenerate                                                     472.61
# Analyze                                                               472.61
# Levelize                                                              472.61
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            472.61
# Nets                                                                  472.61
# Place                                                                 472.61
# PlaceNets                                                             472.61
# SpaceY                                                                472.61
# Track                                                                 472.61
# SpaceX                                                                472.61
# Wire                                                                  472.61
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 472.61
# End of doGenerate                                                     472.61
# Analyze                                                               472.61
# Levelize                                                              472.61
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             472.61
# Nets                                                                  472.61
# Place                                                                 472.61
# PlaceNets                                                             472.61
# SpaceY                                                                472.61
# Track                                                                 472.61
# SpaceX                                                                472.61
# Wire                                                                  472.61
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 472.61
# End of doGenerate                                                     472.61
# End of Generating Regions for Page 1                                  472.61
scrollpos 1 1
scrollpos 2 2
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -205 -22
scrollpos -205 -22
fullfit
#CMD scrollpos
#R -205 -22
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
load inst Tile_230 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_230 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_230 a } -attr @name {}
attribute {hierPin Tile_230 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC3.s03 s03 v -hier Tile_230 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC3.mixer DAC3mixer syn -hier Tile_230 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC2.s02 s02 v -hier Tile_230 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC2.mixer DAC2mixer syn -hier Tile_230 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC29 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC2 DAC29 syn -hier Tile_230 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2} -attr @name {}
attribute {pin DAC.Tile_230.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC1.s01 s01 v -hier Tile_230 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC1.mixer DAC1mixer syn -hier Tile_230 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC0.s00 s00 v -hier Tile_230 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC0.mixer DAC0mixer syn -hier Tile_230 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC011 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC0 DAC011 syn -hier Tile_230 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0} -attr @name {}
attribute {pin DAC.Tile_230.DAC0 TX } -attr @name {}
load inst Tile_231 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_231 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_231 a } -attr @name {}
attribute {hierPin Tile_231 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC3.s03 s03 v -hier Tile_231 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC3.mixer DAC3mixer syn -hier Tile_231 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @name I
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC2.s02 s02 v -hier Tile_231 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC2.mixer DAC2mixer syn -hier Tile_231 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC213 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC2 DAC213 syn -hier Tile_231 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2} -attr @name {}
attribute {pin DAC.Tile_231.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC1.s01 s01 v -hier Tile_231 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC1.mixer DAC1mixer syn -hier Tile_231 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @name I
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC0.s00 s00 v -hier Tile_231 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC0.mixer DAC0mixer syn -hier Tile_231 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC015 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC0 DAC015 syn -hier Tile_231 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0} -attr @name {}
attribute {pin DAC.Tile_231.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  473.42
# NoSplit 44 Comps, 0 Nets 0 NetBundles                                 473.42
# End of Split Pages                                                    473.42
# Generating Regions for Page 1:   44 Comps,    0 Nets                  473.42
# Analyze                                                               473.42
# Levelize                                                              473.42
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            473.42
# Nets                                                                  473.42
# Place                                                                 473.42
# PlaceNets                                                             473.42
# SpaceY                                                                473.42
# Track                                                                 473.42
# SpaceX                                                                473.42
# Wire                                                                  473.42
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 473.42
# End of doGenerate                                                     473.42
# Analyze                                                               473.42
# Levelize                                                              473.42
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            473.42
# Nets                                                                  473.42
# Place                                                                 473.42
# PlaceNets                                                             473.42
# SpaceY                                                                473.42
# Track                                                                 473.42
# SpaceX                                                                473.42
# Wire                                                                  473.42
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 473.42
# End of doGenerate                                                     473.42
# Analyze                                                               473.42
# Levelize                                                              473.42
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            473.42
# Nets                                                                  473.42
# Place                                                                 473.42
# PlaceNets                                                             473.42
# SpaceY                                                                473.42
# Track                                                                 473.42
# SpaceX                                                                473.42
# Wire                                                                  473.42
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 473.42
# End of doGenerate                                                     473.42
# Analyze                                                               473.42
# Levelize                                                              473.42
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            473.42
# Nets                                                                  473.42
# Place                                                                 473.42
# PlaceNets                                                             473.42
# SpaceY                                                                473.42
# Track                                                                 473.42
# SpaceX                                                                473.42
# Wire                                                                  473.42
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 473.42
# End of doGenerate                                                     473.42
# Analyze                                                               473.42
# Levelize                                                              473.42
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             473.42
# Nets                                                                  473.42
# Place                                                                 473.42
# PlaceNets                                                             473.42
# SpaceY                                                                473.42
# Track                                                                 473.42
# SpaceX                                                                473.42
# Wire                                                                  473.42
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 473.42
# End of doGenerate                                                     473.42
# End of Generating Regions for Page 1                                  473.42
scrollpos -153 381
zoom -x 0 -y 0 0.5
scrollpos -95 238
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
increment -const
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0 -pin DAC.Tile_230.DAC0.mixer RIGHT_I -pin DAC.Tile_230.DAC0 TX
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #a7c491
increment -const
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #a7c491
load net net.DAC.Tile_230.DAC0.mixer.Tile_230.DAC0.s00 -pin DAC.Tile_230.DAC0.s00 TX -pin DAC.Tile_230.DAC0.mixer LEFT_I
show
# Starting Split Pages                                                  473.42
# NoSplit 44 Comps, 6 Nets 0 NetBundles                                 473.42
# End of Split Pages                                                    473.42
# Generating Regions for Page 1:   44 Comps,    6 Nets                  473.42
# Analyze                                                               473.42
# Levelize                                                              473.42
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            473.42
# Nets                                                                  473.42
# Place                                                                 473.42
# PlaceNets                                                             473.42
# SpaceY                                                                473.42
# Track                                                                 473.42
# SpaceX                                                                473.42
# Wire                                                                  473.42
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 473.42
# End of doGenerate                                                     473.42
# Analyze                                                               473.42
# Levelize                                                              473.42
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            473.42
# Nets                                                                  473.42
# Place                                                                 473.42
# PlaceNets                                                             473.42
# SpaceY                                                                473.42
# Track                                                                 473.42
# SpaceX                                                                473.42
# Wire                                                                  473.42
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 473.42
# End of doGenerate                                                     473.42
# Analyze                                                               473.42
# Levelize                                                              473.42
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            473.42
# Nets                                                                  473.42
# Place                                                                 473.42
# PlaceNets                                                             473.42
# SpaceY                                                                473.42
# Track                                                                 473.42
# SpaceX                                                                473.42
# Wire                                                                  473.42
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 473.42
# End of doGenerate                                                     473.42
# Analyze                                                               473.42
# Levelize                                                              473.42
# End of LevelAssign mode=I, 4 Levels, 10 Comps, limit=30000            473.42
# Nets                                                                  473.42
# Place                                                                 473.42
# PlaceNets                                                             473.42
# SpaceY                                                                473.42
# Track                                                                 473.42
# SpaceX                                                                473.42
# Wire                                                                  473.42
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 473.42
# End of doGenerate                                                     473.42
# Analyze                                                               473.42
# Levelize                                                              473.42
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             473.42
# Nets                                                                  473.42
# Place                                                                 473.42
# PlaceNets                                                             473.42
# SpaceY                                                                473.42
# Track                                                                 473.42
# SpaceX                                                                473.42
# Wire                                                                  473.42
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 473.42
# End of doGenerate                                                     473.42
# End of Generating Regions for Page 1                                  473.42
scrollpos 1 1
scrollpos 2 2
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -205 -22
scrollpos -205 -22
fullfit
scrollpos -205 -22
scrollpos -214 -18
