# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../axis_master_slave.srcs/sources_1/new/axis_m.sv" \
"../../../../axis_master_slave.srcs/sources_1/new/axis_s.sv" \
"../../../../axis_master_slave.srcs/sources_1/new/top_module.sv" \
"../../../../axis_master_slave.srcs/sim_1/new/top_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
