// Seed: 3290715451
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_2
  );
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = -1;
  wand id_4 = id_3, id_5, id_6, id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7
  );
  assign id_4 = ~id_4 == id_5 | 1;
  wire id_8;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_12;
  assign module_0.id_1 = 0;
  wire id_13;
endmodule
