# Architecture-of-Computer-Systems-VHDL-Projects-

This work was made for the exam of Architecture of Computer Systems (University of Naples Federico II).

Most of the projects are synthesized on the Nexys2 FPGA. For more information on how to do this, follow these video tutorials : 

How to install and fix Xilnix ISE 14.5 on Windows 10 : https://www.youtube.com/watch?v=MYpTyVPnLG4

SecLab Unina : https://www.youtube.com/channel/UCEp0GuuoxJMyQBWEa9gvh5Q


Projects : 

- Multiplexer 2:1, 4:1, 8:1
- Seven Segment Display
- Flip Flop D Edge Triggered and Master slave (both rising and falling edge)
- Ripple Carry Adder, Full Adder, Half Adder
- Circular Shift Register
- Serial and parallel counters with Flip Flop T
- Arbiter 2/3
- Clock HH/MM/SS
- Carry Save Adder
- Robertson Multiplier
- UART
- MIC1
- Omega Network

Please rate this repo if you find it useful

Post Scriptum

For the implementation of the Bin2Bcd converter refer to : https://stackoverflow.com/questions/39548841/16bit-to-bcd-conversion



