
---------- Begin Simulation Statistics ----------
final_tick                               16607537132373                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 121813                       # Simulator instruction rate (inst/s)
host_mem_usage                               17511916                       # Number of bytes of host memory used
host_op_rate                                   196916                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8207.17                       # Real time elapsed on the host
host_tick_rate                                7451348                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999739442                       # Number of instructions simulated
sim_ops                                    1616124100                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.061154                       # Number of seconds simulated
sim_ticks                                 61154471313                       # Number of ticks simulated
system.cpu0.Branches                                2                       # Number of branches fetched
system.cpu0.committedInsts                         17                       # Number of instructions committed
system.cpu0.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests         1019                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests       543777                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         4733                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      1087842                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         4733                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              32                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        32                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 16                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu0.num_int_insts                          23                       # number of integer instructions
system.cpu0.num_int_register_reads                 50                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                20                       # number of times the integer registers were written
system.cpu0.num_load_insts                          3                       # Number of load instructions
system.cpu0.num_mem_refs                            4                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       19     82.61%     82.61% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::MemRead                       3     13.04%     95.65% # Class of executed instruction
system.cpu0.op_class::MemWrite                      1      4.35%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        23                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                2                       # Number of branches fetched
system.cpu1.committedInsts                         17                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests         1185                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests       543649                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         2883                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      1087702                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         2883                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              32                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        32                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 16                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu1.num_int_insts                          23                       # number of integer instructions
system.cpu1.num_int_register_reads                 50                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                20                       # number of times the integer registers were written
system.cpu1.num_load_insts                          3                       # Number of load instructions
system.cpu1.num_mem_refs                            4                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       19     82.61%     82.61% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::MemRead                       3     13.04%     95.65% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1      4.35%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                2                       # Number of branches fetched
system.cpu2.committedInsts                         17                       # Number of instructions committed
system.cpu2.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests         1388                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests       543515                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         4732                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      1087332                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         4732                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              32                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        32                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 16                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu2.num_int_insts                          23                       # number of integer instructions
system.cpu2.num_int_register_reads                 50                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                20                       # number of times the integer registers were written
system.cpu2.num_load_insts                          3                       # Number of load instructions
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       19     82.61%     82.61% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::MemRead                       3     13.04%     95.65% # Class of executed instruction
system.cpu2.op_class::MemWrite                      1      4.35%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        23                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                2                       # Number of branches fetched
system.cpu3.committedInsts                         17                       # Number of instructions committed
system.cpu3.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests         1032                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       543772                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         2888                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      1087951                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         2888                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              32                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        32                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 16                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu3.num_int_insts                          23                       # number of integer instructions
system.cpu3.num_int_register_reads                 50                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                20                       # number of times the integer registers were written
system.cpu3.num_load_insts                          3                       # Number of load instructions
system.cpu3.num_mem_refs                            4                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       19     82.61%     82.61% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::MemRead                       3     13.04%     95.65% # Class of executed instruction
system.cpu3.op_class::MemWrite                      1      4.35%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        23                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       338124                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         689333                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       230448                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        539171                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        223563378                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       199508130                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249934961                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            404031143                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.734779                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.734779                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads           230304                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes          230416                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 124172                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      3349974                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        43998418                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.788220                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           118400297                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          36227819                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       26311639                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     94525983                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        85037                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     43393671                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    603573476                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     82172478                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      6767286                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    512048265                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         46541                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents        50201                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       3013056                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       110752                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents       109693                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1668948                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      1681026                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        664443132                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            509745642                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.583359                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        387608974                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.775681                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             511361477                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       795611656                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      434525966                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.360953                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.360953                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      1319003      0.25%      0.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    392206620     75.60%     75.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      3432601      0.66%     76.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv       893684      0.17%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     83680607     16.13%     92.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     36822284      7.10%     99.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead       230426      0.04%     99.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite       230328      0.04%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     518815553                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses         460754                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads       921508                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses       460632                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes       820796                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           10919164                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.021046                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        7542937     69.08%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2429944     22.25%     91.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       946283      8.67%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     527954960                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1232553615                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    509285010                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    802400171                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         603573476                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        518815553                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    199542266                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued      1401998                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined    306456626                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    183522857                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.826981                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.557068                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     55710683     30.36%     30.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16003792      8.72%     39.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     19949125     10.87%     49.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     20311174     11.07%     61.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     19488590     10.62%     71.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     16531673      9.01%     80.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     16001287      8.72%     89.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     10852722      5.91%     95.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      8673811      4.73%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    183522857                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.825069                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     14954268                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      6594770                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     94525983                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     43393671                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      222466602                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               183647029                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                   3451                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        223560156                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       199505403                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249934941                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            404031100                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.734779                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.734779                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads           230312                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes          230418                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 122665                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      3349974                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        44002847                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.788356                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           118412527                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          36229448                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       26330535                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     94534057                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        84916                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     43398901                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    603617502                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     82183079                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      6769074                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    512073241                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         46536                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents        50703                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       3013397                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       111246                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents       109926                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1669033                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      1680941                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        664443361                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            509768271                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.583375                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        387619663                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.775805                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             511386224                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       795642487                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      434544438                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.360953                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.360953                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      1319047      0.25%      0.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    392220185     75.60%     75.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      3432612      0.66%     76.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv       893544      0.17%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     83691907     16.13%     92.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     36824254      7.10%     99.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead       230434      0.04%     99.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite       230332      0.04%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     518842315                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses         460766                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads       921532                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses       460644                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes       820922                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           10917794                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.021043                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        7543833     69.10%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2429244     22.25%     91.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       944717      8.65%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     527980296                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1232606908                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    509307627                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    802488486                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         603617502                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        518842315                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    199586393                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued      1401652                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined    306532890                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    183524364                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.827103                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.557009                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     55704868     30.35%     30.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16001417      8.72%     39.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     19952689     10.87%     49.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     20314198     11.07%     61.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     19489777     10.62%     71.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     16536318      9.01%     80.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     15997258      8.72%     89.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     10854032      5.91%     95.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      8673807      4.73%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    183524364                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.825215                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     14914542                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      6563075                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     94534057                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     43398901                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      222486617                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               183647029                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                   3362                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        223503200                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       199453472                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249869469                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            403924912                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.734972                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.734972                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads           230242                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes          230350                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 124720                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      3349171                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        43986321                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.787357                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           118366303                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          36217003                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       26326478                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     94497365                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        84480                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     43380458                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    603370578                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     82149300                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      6765827                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    511889890                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         46514                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents        52206                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       3012286                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       112772                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents       109509                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      1668555                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      1680616                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        664235765                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            509586767                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.583354                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        387484912                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.774816                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             511203023                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       795382153                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      434389618                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.360596                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.360596                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      1318516      0.25%      0.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    392082678     75.60%     75.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      3431728      0.66%     76.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv       893360      0.17%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     83658259     16.13%     92.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     36810557      7.10%     99.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead       230354      0.04%     99.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite       230265      0.04%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     518655717                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses         460619                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads       921238                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses       460507                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes       820342                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           10919885                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.021054                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        7546858     69.11%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2430580     22.26%     91.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       942447      8.63%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     527796467                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1232235263                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    509126260                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    802100791                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         603370578                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        518655717                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    199445561                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued      1402873                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined    306302148                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    183522309                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.826118                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.557201                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     55752988     30.38%     30.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15998816      8.72%     39.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     19939628     10.86%     49.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     20303648     11.06%     61.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     19475449     10.61%     71.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     16537796      9.01%     80.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     15993672      8.71%     89.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     10848603      5.91%     95.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      8671709      4.73%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    183522309                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.824199                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads     14923579                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      6570754                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     94497365                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     43380458                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      222398754                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               183647029                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                   3442                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        223617552                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       199560627                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000003                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            404136853                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.734588                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.734588                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads           230374                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes          230483                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 128395                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      3350711                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        44013806                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.789015                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           118440927                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          36237583                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       26351336                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     94551358                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        84904                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     43404781                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    603731832                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     82203344                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      6768781                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    512194238                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         46552                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents        49930                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       3013684                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       110520                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents       109615                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1669349                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      1681362                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        664604190                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            509888432                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.583372                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        387711415                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.776459                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             511506573                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       795845300                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      434646657                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.361307                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.361307                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1319232      0.25%      0.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    392311096     75.60%     75.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      3433655      0.66%     76.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv       893725      0.17%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     83712260     16.13%     92.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     36832163      7.10%     99.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead       230496      0.04%     99.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite       230397      0.04%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     518963024                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses         460894                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads       921787                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       460771                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes       820958                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           10923061                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.021048                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        7548805     69.11%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       2429972     22.25%     91.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       944283      8.64%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead            1      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     528105959                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1232849338                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    509427661                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    802610806                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         603731832                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        518963024                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    199594890                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      1403387                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined    306514020                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    183518634                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.827849                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.557144                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     55679702     30.34%     30.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16003187      8.72%     39.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     19949428     10.87%     49.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     20318211     11.07%     61.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     19492106     10.62%     71.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     16536495      9.01%     80.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     16002149      8.72%     89.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     10856293      5.92%     95.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      8681063      4.73%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    183518634                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.825872                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     14919019                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      6584479                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     94551358                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     43404781                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      222536885                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               183647029                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   3359                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     98200148                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        98200149                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     98201989                       # number of overall hits
system.cpu0.dcache.overall_hits::total       98201990                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data       526900                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        526903                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data       527025                       # number of overall misses
system.cpu0.dcache.overall_misses::total       527028                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  22886288469                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  22886288469                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  22886288469                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  22886288469                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     98727048                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     98727052                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     98729014                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     98729018                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.750000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.005337                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005337                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.750000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.005338                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005338                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 43435.734426                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43435.487118                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 43425.432321                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 43425.185131                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       347243                       # number of writebacks
system.cpu0.dcache.writebacks::total           347243                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       178516                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       178516                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       178516                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       178516                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       348384                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       348384                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       348489                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       348489                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   9332830161                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9332830161                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   9333690300                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9333690300                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.003529                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003529                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.003530                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003530                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 26788.917290                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26788.917290                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 26783.313964                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26783.313964                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347243                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     68438635                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       68438636                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data       414944                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       414946                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  22198414032                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22198414032                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     68853579                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     68853582                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.666667                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.006026                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006026                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 53497.373217                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 53497.115364                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       178148                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       178148                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       236796                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       236796                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   8683818489                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8683818489                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.003439                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003439                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 36672.150243                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 36672.150243                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     29761513                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      29761513                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       111956                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       111957                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    687874437                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    687874437                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     29873469                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     29873470                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.003748                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.003748                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  6144.149818                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  6144.094938                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          368                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          368                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       111588                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       111588                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    649011672                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    649011672                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.003735                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.003735                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  5816.142166                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  5816.142166                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data         1841                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         1841                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data          125                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          125                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data         1966                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         1966                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.063581                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.063581                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data          105                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          105                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data       860139                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       860139                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.053408                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.053408                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  8191.800000                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  8191.800000                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.566300                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           98550610                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347755                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           283.390922                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     16546382663724                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     1.001293                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   510.565007                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001956                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.997197                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999153                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        790179899                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       790179899                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           24                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     66027029                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        66027053                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           24                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     66027029                       # number of overall hits
system.cpu0.icache.overall_hits::total       66027053                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       203370                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        203372                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       203370                       # number of overall misses
system.cpu0.icache.overall_misses::total       203372                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst   1037315979                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1037315979                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst   1037315979                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1037315979                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           26                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     66230399                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     66230425                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           26                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     66230399                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     66230425                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.076923                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.003071                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003071                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.076923                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.003071                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003071                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst  5100.634209                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5100.584048                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst  5100.634209                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5100.584048                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       195781                       # number of writebacks
system.cpu0.icache.writebacks::total           195781                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         7070                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7070                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         7070                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7070                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       196300                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       196300                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       196300                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       196300                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    938383011                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    938383011                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    938383011                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    938383011                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.002964                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002964                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.002964                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002964                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst  4780.351559                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  4780.351559                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst  4780.351559                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  4780.351559                       # average overall mshr miss latency
system.cpu0.icache.replacements                195781                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           24                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     66027029                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       66027053                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       203370                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       203372                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst   1037315979                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1037315979                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           26                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     66230399                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     66230425                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.003071                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003071                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst  5100.634209                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5100.584048                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         7070                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7070                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       196300                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       196300                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    938383011                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    938383011                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.002964                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002964                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst  4780.351559                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  4780.351559                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.497606                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           66223355                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           196302                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           337.354459                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     16546382661393                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.680940                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   510.816666                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.001330                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.997689                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999019                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        530039702                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       530039702                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         26                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         433182                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       257152                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       375772                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq          761                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp          761                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        110875                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       110875                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       433182                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       588374                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      1044275                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            1632649                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     25092608                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     44479872                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total            69572480                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                        89911                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                5754304                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples        634718                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.009062                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.094764                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0              628966     99.09%     99.09% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                5752      0.91%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total          634718                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy       723903705                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           1.2                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy      196122624                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      347664301                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst       194089                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       261518                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         455607                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst       194089                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       261518                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        455607                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         2200                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data        86234                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        88439                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         2200                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data        86234                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        88439                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     85996917                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data   8109214668                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   8195211585                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     85996917                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data   8109214668                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   8195211585                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst       196289                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       347752                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       544046                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst       196289                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       347752                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       544046                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.011208                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.247976                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.162558                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.011208                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.247976                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.162558                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 39089.507727                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 94037.324814                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 92665.131729                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 39089.507727                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 94037.324814                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 92665.131729                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks        89900                       # number of writebacks
system.cpu0.l2cache.writebacks::total           89900                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         2200                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data        86234                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        88434                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         2200                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data        86234                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        88434                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     85264317                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data   8080498746                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   8165763063                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     85264317                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data   8080498746                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   8165763063                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.011208                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.247976                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.162549                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.011208                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.247976                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.162549                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 38756.507727                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 93704.324814                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 92337.370955                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 38756.507727                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 93704.324814                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 92337.370955                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                89900                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       199023                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       199023                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       199023                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       199023                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       343752                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       343752                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       343752                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       343752                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data          761                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total          761                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data          761                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total          761                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       104611                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       104611                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data         6263                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         6264                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data    181636515                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    181636515                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       110874                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       110875                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.056488                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.056496                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 29001.519240                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 28996.889368                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data         6263                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         6263                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    179550936                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    179550936                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.056488                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.056487                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 28668.519240                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 28668.519240                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst       194089                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       156907                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       350996                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         2200                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        79971                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        82175                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     85996917                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   7927578153                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   8013575070                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst       196289                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       236878                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       433171                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.011208                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.337604                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.189706                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 39089.507727                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 99130.661777                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 97518.406693                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         2200                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        79971                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        82171                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     85264317                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   7900947810                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   7986212127                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.011208                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.337604                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.189696                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 38756.507727                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 98797.661777                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 97190.153789                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2761.328987                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           1087582                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           92865                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           11.711431                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    16546382661393                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   209.780398                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.042314                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.058078                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   404.619876                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2146.828322                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.051216                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000010                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000014                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.098784                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.524128                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.674153                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2965                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1229                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          474                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1168                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.723877                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        17494177                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       17494177                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 16546382671716                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  61154460657                       # Cumulative time (in ticks) in various power states
system.cpu0.thread32109.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread32109.numOps                      0                       # Number of Ops committed
system.cpu0.thread32109.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     98203214                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        98203215                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     98205055                       # number of overall hits
system.cpu1.dcache.overall_hits::total       98205056                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data       526361                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        526364                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data       526486                       # number of overall misses
system.cpu1.dcache.overall_misses::total       526489                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  22879810287                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  22879810287                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  22879810287                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  22879810287                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     98729575                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     98729579                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     98731541                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     98731545                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.750000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.005331                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005331                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.750000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.005333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005333                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 43467.905652                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 43467.657908                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 43457.585362                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 43457.337735                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       347153                       # number of writebacks
system.cpu1.dcache.writebacks::total           347153                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       178182                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       178182                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       178182                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       178182                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data       348179                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       348179                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data       348284                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       348284                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   9293259438                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9293259438                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   9294125904                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9294125904                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.003527                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003527                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.003528                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003528                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 26691.039488                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26691.039488                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 26685.480539                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26685.480539                       # average overall mshr miss latency
system.cpu1.dcache.replacements                347153                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     68441553                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       68441554                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            2                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data       414553                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       414555                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  22203796977                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  22203796977                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     68856106                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     68856109                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.666667                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.006021                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006021                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 53560.816052                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 53560.557651                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       177813                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       177813                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       236740                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       236740                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   8656225443                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8656225443                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.003438                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003438                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 36564.270689                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 36564.270689                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     29761661                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      29761661                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       111808                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       111809                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    676013310                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    676013310                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     29873469                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     29873470                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.003743                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.003743                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  6046.198036                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  6046.143960                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          369                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          369                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       111439                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       111439                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    637033995                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    637033995                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.003730                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.003730                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  5716.436750                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  5716.436750                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data         1841                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         1841                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data          125                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          125                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data         1966                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         1966                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.063581                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.063581                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data          105                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          105                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       866466                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       866466                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.053408                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.053408                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data  8252.057143                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total  8252.057143                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.566738                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           98553453                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           347665                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           283.472461                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     16546382663724                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     1.001291                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   510.565447                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.001956                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.997198                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999154                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        790200025                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       790200025                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           24                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     66031733                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        66031757                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           24                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     66031733                       # number of overall hits
system.cpu1.icache.overall_hits::total       66031757                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst       203403                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        203405                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst       203403                       # number of overall misses
system.cpu1.icache.overall_misses::total       203405                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst   1034892738                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1034892738                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst   1034892738                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1034892738                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           26                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     66235136                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     66235162                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           26                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     66235136                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     66235162                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.076923                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.003071                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003071                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.076923                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.003071                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003071                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst  5087.893187                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  5087.843160                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst  5087.893187                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  5087.843160                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       195859                       # number of writebacks
system.cpu1.icache.writebacks::total           195859                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         7025                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7025                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         7025                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7025                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst       196378                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       196378                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst       196378                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       196378                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    937474254                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    937474254                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    937474254                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    937474254                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.002965                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002965                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.002965                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002965                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst  4773.825245                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  4773.825245                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst  4773.825245                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  4773.825245                       # average overall mshr miss latency
system.cpu1.icache.replacements                195859                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           24                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     66031733                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       66031757                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst       203403                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       203405                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst   1034892738                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1034892738                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           26                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     66235136                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     66235162                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.003071                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003071                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst  5087.893187                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  5087.843160                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         7025                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7025                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst       196378                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       196378                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    937474254                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    937474254                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.002965                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002965                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst  4773.825245                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  4773.825245                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.497435                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           66228137                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           196380                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           337.244816                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     16546382661393                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.700083                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   510.797352                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.001367                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.997651                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999018                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          119                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          189                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        530077676                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       530077676                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         26                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp         433207                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       256407                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       373309                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq          645                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp          645                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        110838                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       110838                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq       433207                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port       588608                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      1043773                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            1632381                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port     25102592                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     44468352                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total            69570944                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                        86715                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                5549760                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        631394                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.006443                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.080009                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              627326     99.36%     99.36% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                4068      0.64%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          631394                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy       723849093                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           1.2                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy      196203202                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy      347534767                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst       194302                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       262529                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         456831                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst       194302                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       262529                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        456831                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst         2065                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data        85133                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        87203                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst         2065                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data        85133                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        87203                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     84281301                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data   8066477448                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   8150758749                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     84281301                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data   8066477448                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   8150758749                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst       196367                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data       347662                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       544034                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst       196367                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data       347662                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       544034                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.010516                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.244873                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.160290                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.010516                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.244873                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.160290                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 40814.189346                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 94751.476490                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 93468.788333                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 40814.189346                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 94751.476490                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 93468.788333                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks        86704                       # number of writebacks
system.cpu1.l2cache.writebacks::total           86704                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst         2065                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data        85133                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        87198                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst         2065                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data        85133                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        87198                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     83593656                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data   8038128159                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   8121721815                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     83593656                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data   8038128159                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   8121721815                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.010516                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.244873                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.160280                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.010516                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.244873                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.160280                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 40481.189346                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 94418.476490                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 93141.147905                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 40481.189346                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 94418.476490                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 93141.147905                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                86704                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       199147                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       199147                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       199147                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       199147                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       343634                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       343634                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       343634                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       343634                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data          645                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total          645                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data          645                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total          645                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       105161                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       105161                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data         5676                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         5677                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data    168125373                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total    168125373                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       110837                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       110838                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.051210                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.051219                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 29620.396934                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 29615.179320                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data         5676                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         5676                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    166235265                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total    166235265                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.051210                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.051210                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 29287.396934                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 29287.396934                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst       194302                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       157368                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       351670                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst         2065                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        79457                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        81526                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     84281301                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   7898352075                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   7982633376                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst       196367                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data       236825                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total       433196                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.010516                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.335509                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.188197                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 40814.189346                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 99404.106309                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 97915.185045                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         2065                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        79457                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        81522                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     83593656                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   7871892894                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   7955486550                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.010516                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.335509                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.188187                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 40481.189346                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 99071.106309                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 97586.989402                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2948.261564                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           1087460                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           89868                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           12.100636                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    16546382661393                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   147.886395                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.058213                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   452.512090                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2345.804865                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.036105                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000488                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000014                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.110477                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.572706                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.719790                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         3164                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1255                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          472                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         1346                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.772461                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        17489228                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       17489228                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 16546382671716                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  61154460657                       # Cumulative time (in ticks) in various power states
system.cpu1.thread32109.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread32109.numOps                      0                       # Number of Ops committed
system.cpu1.thread32109.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     98172509                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        98172510                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     98174350                       # number of overall hits
system.cpu2.dcache.overall_hits::total       98174351                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data       526588                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        526591                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data       526713                       # number of overall misses
system.cpu2.dcache.overall_misses::total       526716                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  22950405954                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  22950405954                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  22950405954                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  22950405954                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     98699097                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     98699101                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     98701063                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     98701067                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.750000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.005335                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005335                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.750000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.005336                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005336                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 43583.230066                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 43582.981771                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 43572.886855                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 43572.638678                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       347129                       # number of writebacks
system.cpu2.dcache.writebacks::total           347129                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       178322                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       178322                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       178322                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       178322                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       348266                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       348266                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       348371                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       348371                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   9345238740                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9345238740                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   9346120191                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9346120191                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.003529                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003529                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.003530                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003530                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 26833.623552                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26833.623552                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 26828.066030                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26828.066030                       # average overall mshr miss latency
system.cpu2.dcache.replacements                347129                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     68418685                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       68418686                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data       414650                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       414652                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  22263594120                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  22263594120                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     68833335                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     68833338                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.666667                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.006024                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006024                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 53692.497576                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 53692.238600                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       177971                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       177971                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       236679                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       236679                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   8697209751                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8697209751                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.003438                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003438                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 36746.858619                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 36746.858619                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     29753824                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      29753824                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       111938                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       111939                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data    686811834                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    686811834                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     29865762                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     29865763                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.003748                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.003748                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  6135.645036                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  6135.590223                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          351                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          351                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       111587                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111587                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data    648028989                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    648028989                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.003736                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.003736                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  5807.387859                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  5807.387859                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data         1841                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         1841                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data          125                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          125                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data         1966                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         1966                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.063581                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.063581                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data          105                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          105                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data       881451                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       881451                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.053408                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.053408                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data  8394.771429                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total  8394.771429                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.567071                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           98522846                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           347641                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           283.403989                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     16546382663724                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     1.001289                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   510.565782                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.001956                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.997199                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999154                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          228                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        789956177                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       789956177                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           24                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     66001910                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        66001934                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           24                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     66001910                       # number of overall hits
system.cpu2.icache.overall_hits::total       66001934                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst       203218                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        203220                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst       203218                       # number of overall misses
system.cpu2.icache.overall_misses::total       203220                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst   1035654309                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1035654309                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst   1035654309                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1035654309                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           26                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     66205128                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     66205154                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           26                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     66205128                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     66205154                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.076923                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.003070                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003070                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.076923                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.003070                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003070                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst  5096.272520                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  5096.222365                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst  5096.272520                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  5096.222365                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks       195641                       # number of writebacks
system.cpu2.icache.writebacks::total           195641                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         7056                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7056                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         7056                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7056                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst       196162                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       196162                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst       196162                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       196162                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    938322405                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    938322405                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    938322405                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    938322405                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.002963                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002963                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.002963                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002963                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst  4783.405578                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total  4783.405578                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst  4783.405578                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total  4783.405578                       # average overall mshr miss latency
system.cpu2.icache.replacements                195641                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           24                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     66001910                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       66001934                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst       203218                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       203220                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst   1035654309                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1035654309                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           26                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     66205128                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     66205154                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.003070                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003070                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst  5096.272520                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  5096.222365                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         7056                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7056                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst       196162                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       196162                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    938322405                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    938322405                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.002963                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002963                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst  4783.405578                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total  4783.405578                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          511.497797                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           66198098                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           196164                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           337.463031                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     16546382661393                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     0.681188                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   510.816609                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.001330                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.997689                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999019                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        529837396                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       529837396                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         26                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp         432932                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       257094                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       375535                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq          756                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp          756                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        110873                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       110873                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq       432933                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port       587956                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      1043924                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            1631880                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port     25074688                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     44465280                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total            69539968                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        89872                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                5751808                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples        634421                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.009647                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.097742                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0              628301     99.04%     99.04% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                6120      0.96%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total          634421                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy       723564711                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           1.2                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy      195987086                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy      347549082                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst       193954                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       261428                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         455382                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst       193954                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       261428                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        455382                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst         2195                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        86211                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        88411                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst         2195                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        86211                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        88411                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     86489424                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   8121999537                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   8208488961                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     86489424                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   8121999537                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   8208488961                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst       196149                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data       347639                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       543793                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst       196149                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data       347639                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       543793                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.011190                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.247990                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.162582                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.011190                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.247990                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.162582                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 39402.926651                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 94210.710199                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 92844.656898                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 39402.926651                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 94210.710199                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 92844.656898                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        89859                       # number of writebacks
system.cpu2.l2cache.writebacks::total           89859                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst         2195                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        86211                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        88406                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst         2195                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        86211                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        88406                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     85758489                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   8093291607                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   8179050096                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     85758489                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   8093291607                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   8179050096                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.011190                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.247990                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.162573                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.011190                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.247990                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.162573                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 39069.926651                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 93877.714062                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 92516.911703                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 39069.926651                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 93877.714062                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 92516.911703                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                89859                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       198986                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       198986                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       198986                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       198986                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       343539                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       343539                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       343539                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       343539                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data          756                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total          756                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data          756                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total          756                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       104612                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       104612                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data         6260                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total         6261                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data    180552600                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total    180552600                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       110872                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       110873                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.056462                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.056470                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 28842.268371                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 28837.661715                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data         6260                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total         6260                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    178468020                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total    178468020                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.056462                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.056461                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 28509.268371                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 28509.268371                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst       193954                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       156816                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       350770                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst         2195                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        79951                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        82150                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     86489424                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   7941446937                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   8027936361                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst       196149                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data       236767                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       432920                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.011190                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.337678                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.189758                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 39402.926651                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 99328.925679                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 97722.901534                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         2195                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        79951                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        82146                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     85758489                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   7914823587                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   8000582076                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.011190                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.337678                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.189749                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 39069.926651                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 98995.929845                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 97394.664086                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2761.678521                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           1087073                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           92825                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           11.710994                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    16546382661393                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   209.512020                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.042410                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.058215                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   404.591231                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2147.474644                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.051150                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000010                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000014                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.098777                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.524286                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.674238                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2966                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1206                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          484                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4         1170                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.724121                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        17486009                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       17486009                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 16546382671716                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  61154460657                       # Cumulative time (in ticks) in various power states
system.cpu2.thread32109.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread32109.numOps                      0                       # Number of Ops committed
system.cpu2.thread32109.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     98228457                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        98228458                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     98230302                       # number of overall hits
system.cpu3.dcache.overall_hits::total       98230303                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       526467                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        526470                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       526592                       # number of overall misses
system.cpu3.dcache.overall_misses::total       526595                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  22795997850                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  22795997850                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  22795997850                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  22795997850                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     98754924                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     98754928                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     98756894                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     98756898                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.750000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.005331                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005331                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.750000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.005332                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005332                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 43299.955838                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 43299.709100                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 43289.677492                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 43289.430872                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       347305                       # number of writebacks
system.cpu3.dcache.writebacks::total           347305                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       178136                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       178136                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       178136                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       178136                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       348331                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       348331                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       348436                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       348436                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   9281514195                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9281514195                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   9282418290                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9282418290                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.003527                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003527                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.003528                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003528                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 26645.673784                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 26645.673784                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 26640.238925                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 26640.238925                       # average overall mshr miss latency
system.cpu3.dcache.replacements                347305                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     68459671                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       68459672                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data       414600                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       414602                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  22117865328                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  22117865328                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     68874271                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     68874274                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.666667                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.006020                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006020                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 53347.480289                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 53347.222946                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       177782                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       177782                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       236818                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       236818                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   8642589093                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   8642589093                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.003438                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003438                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 36494.646070                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 36494.646070                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     29768786                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      29768786                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       111867                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       111868                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    678132522                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    678132522                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     29880653                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     29880654                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.003744                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.003744                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  6061.953230                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  6061.899042                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          354                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          354                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       111513                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111513                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    638925102                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    638925102                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.003732                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003732                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  5729.601948                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  5729.601948                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data         1845                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         1845                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data          125                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          125                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data         1970                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         1970                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.063452                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.063452                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data          105                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          105                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data       904095                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       904095                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.053299                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.053299                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data  8610.428571                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  8610.428571                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.567281                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           98578856                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           347817                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           283.421615                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     16546382663724                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     1.001287                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   510.565994                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.001956                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.997199                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999155                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        790403001                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       790403001                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           24                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     66041655                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        66041679                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           24                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     66041655                       # number of overall hits
system.cpu3.icache.overall_hits::total       66041679                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst       203358                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        203360                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst       203358                       # number of overall misses
system.cpu3.icache.overall_misses::total       203360                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst   1037626335                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1037626335                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst   1037626335                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1037626335                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           26                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     66245013                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     66245039                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           26                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     66245013                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     66245039                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.076923                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.003070                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003070                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.076923                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.003070                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003070                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst  5102.461349                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  5102.411167                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst  5102.461349                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  5102.411167                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks       195831                       # number of writebacks
system.cpu3.icache.writebacks::total           195831                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         7006                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         7006                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         7006                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         7006                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst       196352                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       196352                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst       196352                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       196352                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    939328731                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    939328731                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    939328731                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    939328731                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.002964                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002964                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.002964                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002964                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst  4783.902028                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total  4783.902028                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst  4783.902028                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total  4783.902028                       # average overall mshr miss latency
system.cpu3.icache.replacements                195831                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           24                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     66041655                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       66041679                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst       203358                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       203360                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst   1037626335                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1037626335                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           26                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     66245013                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     66245039                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.003070                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003070                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst  5102.461349                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  5102.411167                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         7006                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         7006                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst       196352                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       196352                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    939328731                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    939328731                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.002964                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002964                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst  4783.902028                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total  4783.902028                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          511.497855                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           66238032                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           196353                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           337.341584                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     16546382661393                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.700011                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   510.797844                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.001367                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.997652                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999019                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          120                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        530156665                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       530156665                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         26                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         433262                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       256473                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       373394                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          644                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          644                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        110908                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       110908                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       433263                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       588526                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      1044227                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            1632753                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port     25099008                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     44487808                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            69586816                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        86743                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                5551552                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        631546                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.006209                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.078550                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              627625     99.38%     99.38% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                3921      0.62%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          631546                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       724014594                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           1.2                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy      196174569                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      347685950                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst       194270                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       262663                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         456933                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst       194270                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       262663                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        456933                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         2070                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        85151                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        87226                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         2070                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        85151                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        87226                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     86275971                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   8054199405                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   8140475376                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     86275971                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   8054199405                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   8140475376                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst       196340                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       347814                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       544159                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst       196340                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       347814                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       544159                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.010543                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.244818                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.160295                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.010543                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.244818                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.160295                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 41679.213043                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 94587.255640                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 93326.248779                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 41679.213043                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 94587.255640                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 93326.248779                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        86731                       # number of writebacks
system.cpu3.l2cache.writebacks::total           86731                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         2070                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        85151                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        87221                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         2070                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        85151                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        87221                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     85586661                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   8025844122                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   8111430783                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     85586661                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   8025844122                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   8111430783                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.010543                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.244818                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.160286                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.010543                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.244818                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.160286                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 41346.213043                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 94254.255640                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 92998.598766                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 41346.213043                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 94254.255640                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 92998.598766                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                86731                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       199206                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       199206                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       199206                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       199206                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       343708                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       343708                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       343708                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       343708                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          644                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          644                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          644                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          644                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       105229                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       105229                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data         5678                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total         5679                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data    169762401                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total    169762401                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       110907                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       110908                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.051196                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.051205                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 29898.274216                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 29893.009509                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data         5678                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total         5678                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data    167871627                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total    167871627                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.051196                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.051196                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 29565.274216                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 29565.274216                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst       194270                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       157434                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       351704                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         2070                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        79473                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        81547                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     86275971                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   7884437004                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   7970712975                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst       196340                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       236907                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       433251                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.010543                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.335461                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.188221                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 41679.213043                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 99209.001850                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 97743.791617                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         2070                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        79473                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        81543                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     85586661                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   7857972495                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   7943559156                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.010543                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.335461                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.188212                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 41346.213043                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 98876.001850                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 97415.586329                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2948.327208                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           1087717                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           89895                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           12.099861                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    16546382661393                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   147.707954                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.058215                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   452.956504                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2345.604535                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.036062                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000488                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000014                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.110585                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.572657                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.719806                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         3164                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1245                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          493                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1344                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.772461                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        17493367                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       17493367                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 16546382671716                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  61154460657                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              327397                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        389459                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        107276                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict             71673                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              23881                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             23881                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         327398                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       262065                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       258243                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       261978                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       258311                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 1040597                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     11112064                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     10946560                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     11108288                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     10949440                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 44116352                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            230368                       # Total snoops (count)
system.l3bus.snoopTraffic                    10156480                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             581657                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   581657    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               581657                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            342112533                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            58902024                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            58080176                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            58881050                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            58094830                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst         1492                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data         9735                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst         1356                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data         8652                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst         1487                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         9728                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst         1361                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data         8665                       # number of demand (read+write) hits
system.l3cache.demand_hits::total               42476                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst         1492                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data         9735                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst         1356                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data         8652                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst         1487                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         9728                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst         1361                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data         8665                       # number of overall hits
system.l3cache.overall_hits::total              42476                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          708                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        76499                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          709                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        76481                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          708                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        76483                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          709                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        76486                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            308803                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          708                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        76499                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          709                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        76481                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          708                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        76483                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          709                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        76486                       # number of overall misses
system.l3cache.overall_misses::total           308803                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     55585026                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   7599418308                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     56341269                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   7576589160                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     56163780                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   7612393320                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     58257351                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   7564071357                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  30578819571                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     55585026                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   7599418308                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     56341269                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   7576589160                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     56163780                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   7612393320                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     58257351                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   7564071357                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  30578819571                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         2200                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data        86234                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst         2065                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data        85133                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst         2195                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        86211                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         2070                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        85151                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          351279                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         2200                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data        86234                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst         2065                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data        85133                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst         2195                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        86211                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         2070                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        85151                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         351279                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.321818                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.887109                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.343341                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.898371                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.322551                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.887161                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.342512                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.898240                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.879082                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.321818                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.887109                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.343341                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.898371                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.322551                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.887161                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.342512                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.898240                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.879082                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 78509.923729                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 99340.099975                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 79465.823695                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 99064.985552                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 79327.372881                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 99530.527307                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 82168.337094                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 98894.848168                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 99023.712759                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 78509.923729                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 99340.099975                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 79465.823695                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 99064.985552                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 79327.372881                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 99530.527307                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 82168.337094                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 98894.848168                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 99023.712759                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         158695                       # number of writebacks
system.l3cache.writebacks::total               158695                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          708                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        76499                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          709                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        76481                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          708                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        76483                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          709                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        76486                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       308783                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          708                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        76499                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          709                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        76481                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          708                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        76483                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          709                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        76486                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       308783                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     50869746                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   7089934968                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     51619329                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   7067225700                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     51448500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   7103023200                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     53535411                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   7054674597                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  28522331451                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     50869746                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   7089934968                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     51619329                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   7067225700                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     51448500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   7103023200                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     53535411                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   7054674597                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  28522331451                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.321818                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.887109                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.343341                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.898371                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.322551                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.887161                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.342512                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.898240                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.879025                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.321818                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.887109                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.343341                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.898371                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.322551                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.887161                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.342512                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.898240                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.879025                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 71849.923729                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 92680.099975                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 72805.823695                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 92404.985552                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 72667.372881                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 92870.614385                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 75508.337094                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 92234.848168                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 92370.148133                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 71849.923729                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 92680.099975                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 72805.823695                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 92404.985552                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 72667.372881                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 92870.614385                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 75508.337094                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 92234.848168                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 92370.148133                       # average overall mshr miss latency
system.l3cache.replacements                    230368                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       230764                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       230764                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       230764                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       230764                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       107276                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       107276                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       107276                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       107276                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data         5355                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data         4766                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data         5349                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data         4772                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total            20242                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data          908                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          910                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data          911                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data          906                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           3639                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     79587666                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     76862394                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data     78598323                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     78405516                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    313453899                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data         6263                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data         5676                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data         6260                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data         5678                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        23881                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.144978                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.160324                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.145527                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.159563                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.152381                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 87651.614537                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 84464.169231                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 86276.973655                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 86540.304636                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 86137.372630                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          908                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          910                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data          911                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data          906                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         3635                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     73540386                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     70801794                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     72531063                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     72371556                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    289244799                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.144978                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.160324                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.145527                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.159563                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.152213                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 80991.614537                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 77804.169231                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 79616.973655                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 79880.304636                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 79572.159285                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst         1492                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data         4380                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst         1356                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data         3886                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst         1487                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data         4379                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst         1361                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data         3893                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total        22234                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          708                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        75591                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          709                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        75571                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          708                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        75572                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          709                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        75580                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       305164                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     55585026                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   7519830642                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     56341269                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   7499726766                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     56163780                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   7533794997                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     58257351                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   7485665841                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  30265365672                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         2200                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        79971                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst         2065                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        79457                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst         2195                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        79951                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         2070                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        79473                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       327398                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.321818                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.945230                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.343341                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.951093                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.322551                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.945229                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.342512                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.951015                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.932089                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 78509.923729                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 99480.502203                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 79465.823695                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 99240.803562                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 79327.372881                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 99690.295308                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 82168.337094                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 99042.945766                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 99177.378957                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          708                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        75591                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          709                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        75571                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          708                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        75572                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          709                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        75580                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       305148                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     50869746                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   7016394582                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     51619329                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   6996423906                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     51448500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   7030492137                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     53535411                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   6982303041                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  28233086652                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.321818                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.945230                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.343341                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.951093                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.322551                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.945229                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.342512                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.951015                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.932040                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 71849.923729                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 92820.502203                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 72805.823695                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 92580.803562                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 72667.372881                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 93030.383436                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 75508.337094                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 92382.945766                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 92522.601007                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            56076.917821                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 380516                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               338040                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.125654                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         16546782817170                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 56076.917821                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.855666                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.855666                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65196                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          335                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         5032                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        44196                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        15605                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.994812                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             11367144                       # Number of tag accesses
system.l3cache.tags.data_accesses            11367144                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    158695.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     76496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       709.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     76479.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     76482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       709.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     76484.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002364523460                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9022                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9022                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              756342                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             150991                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      308783                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     158695                       # Number of write requests accepted
system.mem_ctrls.readBursts                    308783                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   158695                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      49.60                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                308783                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               158695                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  151406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   89413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   31502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   21937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    5728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   9430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   9505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  10056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   9766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   9777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   9209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9022                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.223786                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    497.711783                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         9019     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-48127            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9022                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.584128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.495087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.164032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3807     42.20%     42.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              196      2.17%     44.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2826     31.32%     75.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1349     14.95%     90.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              475      5.26%     95.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              204      2.26%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               87      0.96%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               24      0.27%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               16      0.18%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.11%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.06%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.04%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.04%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                3      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::57                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::65                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::79                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116               1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9022                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                19762112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10156480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    323.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    166.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   61154344107                       # Total gap between requests
system.mem_ctrls.avgGap                     130817.59                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        45312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      4895744                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        45376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      4894656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        45312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      4894848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        45376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      4894976                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10153216                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 740943.368933478720                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 80055372.810643196106                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 741989.899115588167                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 80037581.797547340393                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 740943.368933478720                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 80040721.388093665242                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 741989.899115588167                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 80042814.448457881808                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 166025734.210568904877                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          708                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        76499                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          709                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        76481                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          708                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        76483                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          709                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        76486                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       158695                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     24334774                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   4217220035                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     25047752                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   4195300726                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     24915652                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   4230987280                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     26962298                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   4182408705                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2971098952672                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     34371.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     55127.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     35328.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     54854.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     35191.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     55319.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     38028.63                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     54682.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18722070.34                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           310000                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              13987                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        2                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  19073                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           26                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            4                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        45312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      4895936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        45376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      4894784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        45312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      4894912                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        45376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      4895104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      19763392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        45312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        45376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        45312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        45376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       181888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10156480                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10156480                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          708                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        76499                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          709                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        76481                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          708                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        76483                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          709                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        76486                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         308803                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       158695                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        158695                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         2093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         3140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         2093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         3140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         2093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         3140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         2093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         3140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       740943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     80058512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       741990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     80039675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       740943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     80041768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       741990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     80044908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        323171660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         2093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         2093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         2093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         2093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       740943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       741990                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       740943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       741990                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2974239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    166079107                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       166079107                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    166079107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         2093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         3140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         2093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         3140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         2093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         3140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         2093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         3140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       740943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     80058512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       741990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     80039675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       740943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     80041768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       741990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     80044908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       489250767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               308775                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              158644                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         9678                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         9702                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         9850                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         9883                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         9670                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         9572                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         9778                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         9767                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         9655                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         9674                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         9750                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         9871                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         9774                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         9648                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         9413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         9497                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         9514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         9564                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         9688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         9760                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         9591                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         9625                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         9817                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         9648                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         9791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         9756                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         9486                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         9455                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         9739                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         9859                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         9194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         9106                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         5000                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4977                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         5027                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         5088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4779                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4796                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4886                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         4842                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5036                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         5025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         5113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         5122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4902                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4894                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         4961                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         5001                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         4880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         4883                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         4870                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         4851                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         5078                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         5071                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         5102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         5104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         4816                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         4804                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         4986                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         5006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         4767                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         4771                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             11526084922                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1028838300                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        16927177222                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                37328.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           54820.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              150120                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               7295                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            48.62                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate            4.60                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       309998                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    96.498377                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    85.840226                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    59.255718                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       202527     65.33%     65.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        86540     27.92%     93.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        19385      6.25%     99.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1221      0.39%     99.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           92      0.03%     99.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           59      0.02%     99.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           38      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           23      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          113      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       309998                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              19761600                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10153216                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              323.142357                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              166.025734                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.55                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               33.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    966825595.008006                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1285357355.318381                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1298805469.919896                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  596262839.423955                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 21801687719.245384                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 48651581647.973923                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 2539576914.739512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  77140097541.628738                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1261.397505                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3448981283                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5507950000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  52197529374                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             305163                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       158695                       # Transaction distribution
system.membus.trans_dist::CleanEvict            71673                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3639                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3639                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         305164                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       847973                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       847973                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 847973                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     29919808                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     29919808                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                29919808                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            308803                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  308803    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              308803                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           390919023                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          585895154                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       65100162                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     44568513                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      3168127                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     34412417                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       33277388                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    96.701688                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        8100995                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect         2317                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups        29867                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits        27496                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses         2371                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted         1010                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    199542974                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts      2919748                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    156726332                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.577940                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.823988                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     47668342     30.42%     30.42% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     32277205     20.59%     51.01% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2     17345808     11.07%     62.08% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     16214364     10.35%     72.42% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      8753763      5.59%     78.01% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      4360473      2.78%     80.79% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3357082      2.14%     82.93% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      2535039      1.62%     84.55% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     24214256     15.45%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    156726332                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249934961                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     404031143                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           93108564                       # Number of memory references committed
system.switch_cpus0.commit.loads             63235095                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          36129089                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating            458952                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          402647049                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      4795235                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       946150      0.23%      0.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    305789101     75.68%     75.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      3317422      0.82%     76.74% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv       869906      0.22%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     63005619     15.59%     92.55% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     29643993      7.34%     99.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead       229476      0.06%     99.94% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       229476      0.06%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    404031143                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     24214256                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        17775736                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     72160439                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         68496494                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     22077129                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       3013056                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     30459545                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred       254132                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     651688832                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts      1163802                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           82172536                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           36227819                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                57716                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 1470                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      5123395                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             443628509                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           65100162                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     41405879                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            175137775                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        6522916                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles           31                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles          198                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         66230399                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        68335                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    183522857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.898526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.361436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        60082305     32.74%     32.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         9083124      4.95%     37.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         8907397      4.85%     42.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         8275212      4.51%     47.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         9160255      4.99%     52.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5        16613762      9.05%     61.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         9881349      5.38%     66.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         7408514      4.04%     70.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        54110939     29.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    183522857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354485                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.415659                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           66230430                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   56                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           13311573                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       31290877                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses        50696                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation       109693                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      13520187                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads         3945                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  61154471313                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       3013056                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        26820110                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       40332975                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         81104934                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     32251779                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     634079358                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       886567                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      25417342                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       1699814                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        278671                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.fullRegistersEvents           50                       # Number of times there has been no free registers
system.switch_cpus0.rename.renamedOperands    816956081                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1623005184                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups      1037606333                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups           324219                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    521042632                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       295913344                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         84104979                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               736086193                       # The number of ROB reads
system.switch_cpus0.rob.writes             1234019555                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249934961                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          404031143                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       65102605                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     44569226                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      3168132                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     34414061                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       33278999                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    96.701749                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        8101360                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect         2353                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups        29876                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits        27504                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses         2372                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         1010                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    199586984                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      2919672                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    156722373                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.578005                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.823750                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     47653073     30.41%     30.41% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     32280219     20.60%     51.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2     17352518     11.07%     62.08% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     16217603     10.35%     72.42% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      8755189      5.59%     78.01% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      4360860      2.78%     80.79% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      3360092      2.14%     82.94% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      2535124      1.62%     84.55% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     24207695     15.45%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    156722373                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249934941                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     404031100                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           93108557                       # Number of memory references committed
system.switch_cpus1.commit.loads             63235088                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          36129082                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating            458952                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          402647006                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      4795235                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       946150      0.23%      0.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    305789065     75.68%     75.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      3317422      0.82%     76.74% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv       869906      0.22%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     63005612     15.59%     92.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     29643993      7.34%     99.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead       229476      0.06%     99.94% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       229476      0.06%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    404031100                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     24207695                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        17774342                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     72157638                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         68498485                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     22080499                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       3013397                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     30460795                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred       254231                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     651735501                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts      1163182                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           82183131                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           36229448                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                57689                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 1468                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      5120817                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             443653665                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           65102605                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     41407863                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            175141513                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        6523744                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles          140                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         66235136                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes        68283                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    183524364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.898701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.361378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        60075641     32.73%     32.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         9084321      4.95%     37.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         8908295      4.85%     42.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         8276050      4.51%     47.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         9159443      4.99%     52.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5        16617629      9.05%     61.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         9880671      5.38%     66.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         7410905      4.04%     70.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        54111409     29.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    183524364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.354499                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.415795                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           66235158                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   48                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           13319565                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       31298968                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        50693                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation       109926                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      13525432                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads         4033                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  61154471313                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       3013397                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        26821567                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       40327305                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         81107455                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     32254637                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     634125349                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       885807                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      25418922                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       1709749                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        268315                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.fullRegistersEvents           42                       # Number of times there has been no free registers
system.switch_cpus1.rename.renamedOperands    817009906                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1623124636                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups      1037686873                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups           324249                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    521042587                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       295967310                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         84120932                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               736132762                       # The number of ROB reads
system.switch_cpus1.rob.writes             1234113153                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249934941                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          404031100                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       65076078                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     44551931                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      3167273                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     34397672                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       33263238                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    96.702004                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        8097875                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect         2356                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups        29864                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits        27496                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses         2368                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted         1010                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    199446256                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts      2919013                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    156737140                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.577085                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.824001                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     47711897     30.44%     30.44% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     32263896     20.58%     51.03% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2     17348120     11.07%     62.09% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     16203472     10.34%     72.43% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      8750419      5.58%     78.01% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      4358430      2.78%     80.80% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      3356236      2.14%     82.94% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2534242      1.62%     84.55% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     24210428     15.45%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    156737140                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249869469                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     403924912                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           93084367                       # Number of memory references committed
system.switch_cpus2.commit.loads             63218605                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          36119361                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating            458824                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          402541152                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      4793925                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       945937      0.23%      0.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    305708393     75.68%     75.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      3316481      0.82%     76.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv       869734      0.22%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     62989193     15.59%     92.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     29636350      7.34%     99.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead       229412      0.06%     99.94% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       229412      0.06%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    403924912                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     24210428                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        17770737                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     72196174                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         68473724                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     22069385                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       3012286                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     30447852                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred       254003                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     651478773                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts      1162368                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           82149357                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           36217003                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                57699                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 1467                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      5121818                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             443475781                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           65076078                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     41388609                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            175139687                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        6521138                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles           32                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles          203                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         66205128                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes        68143                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    183522309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     3.897186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.361646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        60124336     32.76%     32.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         9080412      4.95%     37.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         8905140      4.85%     42.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         8271911      4.51%     47.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         9156976      4.99%     52.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5        16606876      9.05%     61.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         9876963      5.38%     66.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         7407407      4.04%     70.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        54092288     29.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    183522309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.354354                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.414827                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           66205160                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   59                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           13308559                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       31278740                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses        50700                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation       109509                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      13514688                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads         4027                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  61154471313                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       3012286                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        26812946                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       40383402                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         81076220                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     32237452                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     633873896                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       880298                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      25402782                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       1708463                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        270492                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.fullRegistersEvents           49                       # Number of times there has been no free registers
system.switch_cpus2.rename.renamedOperands    816690052                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1622483002                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups      1037272773                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups           324112                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    520906061                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       295783864                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         84087979                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               735897880                       # The number of ROB reads
system.switch_cpus2.rob.writes             1233602313                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249869469                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          403924912                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       65113891                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     44577429                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      3169068                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     34419595                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       33284306                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    96.701620                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        8102413                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect         2332                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups        29880                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits        27506                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         2374                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted         1010                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    199595586                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      2920552                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    156715720                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.578789                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.823972                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     47627478     30.39%     30.39% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     32282420     20.60%     50.99% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2     17353586     11.07%     62.06% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     16221237     10.35%     72.41% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      8754761      5.59%     78.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      4363613      2.78%     80.79% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      3359369      2.14%     82.93% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      2535821      1.62%     84.55% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     24217435     15.45%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    156715720                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000003                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     404136853                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           93132163                       # Number of memory references committed
system.switch_cpus3.commit.loads             63251498                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          36138620                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating            459076                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          402752495                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      4796477                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       946322      0.23%      0.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    305869986     75.68%     75.92% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      3318329      0.82%     76.74% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv       870053      0.22%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     63021960     15.59%     92.55% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     29651127      7.34%     99.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       229538      0.06%     99.94% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       229538      0.06%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    404136853                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     24217435                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        17775427                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     72130021                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         68518749                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     22080750                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       3013684                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     30467126                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred       254233                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     651862846                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts      1164123                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           82203399                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           36237583                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                57730                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 1473                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      5120876                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             443728924                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           65113891                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     41414225                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            175135381                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        6524430                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles          140                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         66245013                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes        68253                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    183518634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.899498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.361260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        60049624     32.72%     32.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         9084413      4.95%     37.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         8909263      4.85%     42.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         8277939      4.51%     47.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         9162533      4.99%     52.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5        16618965      9.06%     61.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         9883254      5.39%     66.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         7411834      4.04%     70.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        54120809     29.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    183518634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.354560                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.416205                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           66245035                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   48                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607537132373                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           13321668                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       31299853                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses        50534                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation       109615                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      13524098                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads         4005                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  61154471313                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       3013684                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        26823404                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       40289926                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         81127606                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     32264011                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     634245584                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       875932                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      25421430                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       1718393                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        268228                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.fullRegistersEvents           48                       # Number of times there has been no free registers
system.switch_cpus3.rename.renamedOperands    817173409                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1623429392                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups      1037880801                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups           324262                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    521179471                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       295993831                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         84114340                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               736230724                       # The number of ROB reads
system.switch_cpus3.rob.writes             1234342790                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000003                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          404136853                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
