<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/ixgb_hw.c</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">dev/pci</a> - ixgb_hw.c<span style="font-size: 80%;"> (source / <a href="ixgb_hw.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">369</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">25</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*******************************************************************************</a>
<span class="lineNum">       2 </span>            : 
<span class="lineNum">       3 </span>            :   Copyright (c) 2001-2005, Intel Corporation
<span class="lineNum">       4 </span>            :   All rights reserved.
<span class="lineNum">       5 </span>            :   
<span class="lineNum">       6 </span>            :   Redistribution and use in source and binary forms, with or without
<span class="lineNum">       7 </span>            :   modification, are permitted provided that the following conditions are met:
<span class="lineNum">       8 </span>            :   
<span class="lineNum">       9 </span>            :    1. Redistributions of source code must retain the above copyright notice,
<span class="lineNum">      10 </span>            :       this list of conditions and the following disclaimer.
<span class="lineNum">      11 </span>            :   
<span class="lineNum">      12 </span>            :    2. Redistributions in binary form must reproduce the above copyright
<span class="lineNum">      13 </span>            :       notice, this list of conditions and the following disclaimer in the
<span class="lineNum">      14 </span>            :       documentation and/or other materials provided with the distribution.
<span class="lineNum">      15 </span>            :   
<span class="lineNum">      16 </span>            :    3. Neither the name of the Intel Corporation nor the names of its
<span class="lineNum">      17 </span>            :       contributors may be used to endorse or promote products derived from
<span class="lineNum">      18 </span>            :       this software without specific prior written permission.
<span class="lineNum">      19 </span>            :   
<span class="lineNum">      20 </span>            :   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;
<span class="lineNum">      21 </span>            :   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
<span class="lineNum">      22 </span>            :   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
<span class="lineNum">      23 </span>            :   ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
<span class="lineNum">      24 </span>            :   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
<span class="lineNum">      25 </span>            :   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
<span class="lineNum">      26 </span>            :   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
<span class="lineNum">      27 </span>            :   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
<span class="lineNum">      28 </span>            :   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
<span class="lineNum">      29 </span>            :   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
<span class="lineNum">      30 </span>            :   POSSIBILITY OF SUCH DAMAGE.
<span class="lineNum">      31 </span>            : 
<span class="lineNum">      32 </span>            : *******************************************************************************/
<span class="lineNum">      33 </span>            : 
<span class="lineNum">      34 </span>            : /* $OpenBSD: ixgb_hw.c,v 1.8 2015/11/24 17:11:40 mpi Exp $ */
<span class="lineNum">      35 </span>            : 
<span class="lineNum">      36 </span>            : /* ixgb_hw.c
<span class="lineNum">      37 </span>            :  * Shared functions for accessing and configuring the adapter
<span class="lineNum">      38 </span>            :  */
<span class="lineNum">      39 </span>            : 
<span class="lineNum">      40 </span>            : #include &lt;sys/param.h&gt;
<span class="lineNum">      41 </span>            : #include &lt;sys/systm.h&gt;
<span class="lineNum">      42 </span>            : #include &lt;sys/sockio.h&gt;
<span class="lineNum">      43 </span>            : #include &lt;sys/mbuf.h&gt;
<span class="lineNum">      44 </span>            : #include &lt;sys/malloc.h&gt;
<span class="lineNum">      45 </span>            : #include &lt;sys/kernel.h&gt;
<span class="lineNum">      46 </span>            : #include &lt;sys/device.h&gt;
<span class="lineNum">      47 </span>            : #include &lt;sys/socket.h&gt;
<span class="lineNum">      48 </span>            : 
<span class="lineNum">      49 </span>            : #include &lt;net/if.h&gt;
<span class="lineNum">      50 </span>            : #include &lt;net/if_media.h&gt;
<span class="lineNum">      51 </span>            : 
<span class="lineNum">      52 </span>            : #include &lt;netinet/in.h&gt;
<span class="lineNum">      53 </span>            : #include &lt;netinet/if_ether.h&gt;
<span class="lineNum">      54 </span>            : 
<span class="lineNum">      55 </span>            : #include &lt;uvm/uvm_extern.h&gt;
<span class="lineNum">      56 </span>            : 
<span class="lineNum">      57 </span>            : #include &lt;dev/pci/pcireg.h&gt;
<span class="lineNum">      58 </span>            : #include &lt;dev/pci/pcivar.h&gt;
<span class="lineNum">      59 </span>            : 
<span class="lineNum">      60 </span>            : #include &lt;dev/pci/ixgb_hw.h&gt; 
<span class="lineNum">      61 </span>            : #include &lt;dev/pci/ixgb_ids.h&gt; 
<span class="lineNum">      62 </span>            : 
<span class="lineNum">      63 </span>            : /*  Local function prototypes */
<span class="lineNum">      64 </span>            : 
<span class="lineNum">      65 </span>            : static uint32_t ixgb_hash_mc_addr(struct ixgb_hw *hw, uint8_t *mc_addr);
<span class="lineNum">      66 </span>            : 
<span class="lineNum">      67 </span>            : static void ixgb_mta_set(struct ixgb_hw *hw, uint32_t hash_value);
<span class="lineNum">      68 </span>            : 
<span class="lineNum">      69 </span>            : static void ixgb_get_bus_info(struct ixgb_hw *hw);
<span class="lineNum">      70 </span>            : 
<span class="lineNum">      71 </span>            : static boolean_t ixgb_link_reset(struct ixgb_hw *hw);
<span class="lineNum">      72 </span>            : 
<span class="lineNum">      73 </span>            : static void ixgb_optics_reset(struct ixgb_hw *hw);
<span class="lineNum">      74 </span>            : 
<span class="lineNum">      75 </span>            : static void ixgb_optics_reset_bcm(struct ixgb_hw *hw);
<span class="lineNum">      76 </span>            : 
<span class="lineNum">      77 </span>            : static ixgb_phy_type ixgb_identify_phy(struct ixgb_hw *hw);
<span class="lineNum">      78 </span>            : 
<span class="lineNum">      79 </span>            : uint32_t ixgb_mac_reset(struct ixgb_hw *hw);
<a name="80"><span class="lineNum">      80 </span>            : </a>
<span class="lineNum">      81 </span>            : uint32_t
<span class="lineNum">      82 </span><span class="lineNoCov">          0 : ixgb_mac_reset(struct ixgb_hw *hw)</span>
<span class="lineNum">      83 </span>            : {
<span class="lineNum">      84 </span>            :         uint32_t ctrl_reg;
<span class="lineNum">      85 </span>            : 
<span class="lineNum">      86 </span>            :     ctrl_reg =  IXGB_CTRL0_RST |
<span class="lineNum">      87 </span>            :                 IXGB_CTRL0_SDP3_DIR |   /* All pins are Output=1 */
<span class="lineNum">      88 </span>            :                 IXGB_CTRL0_SDP2_DIR |
<span class="lineNum">      89 </span>            :                 IXGB_CTRL0_SDP1_DIR |
<span class="lineNum">      90 </span>            :                 IXGB_CTRL0_SDP0_DIR |
<span class="lineNum">      91 </span>            :                 IXGB_CTRL0_SDP3     |   /* Initial value 1101   */
<span class="lineNum">      92 </span>            :                 IXGB_CTRL0_SDP2     |
<span class="lineNum">      93 </span>            :                 IXGB_CTRL0_SDP0;
<span class="lineNum">      94 </span>            : 
<span class="lineNum">      95 </span>            : #ifdef HP_ZX1
<span class="lineNum">      96 </span>            :         /* Workaround for 82597EX reset errata */
<span class="lineNum">      97 </span>            :         IXGB_WRITE_REG_IO(hw, CTRL0, ctrl_reg);
<span class="lineNum">      98 </span>            : #else
<span class="lineNum">      99 </span><span class="lineNoCov">          0 :         IXGB_WRITE_REG(hw, CTRL0, ctrl_reg);</span>
<span class="lineNum">     100 </span>            : #endif
<span class="lineNum">     101 </span>            : 
<span class="lineNum">     102 </span>            :         /* Delay a few ms just to allow the reset to complete */
<span class="lineNum">     103 </span><span class="lineNoCov">          0 :         msec_delay(IXGB_DELAY_AFTER_RESET);</span>
<span class="lineNum">     104 </span><span class="lineNoCov">          0 :         ctrl_reg = IXGB_READ_REG(hw, CTRL0);</span>
<span class="lineNum">     105 </span>            : #ifdef DBG
<span class="lineNum">     106 </span>            :         /* Make sure the self-clearing global reset bit did self clear */
<span class="lineNum">     107 </span><span class="lineNoCov">          0 :         ASSERT(!(ctrl_reg &amp; IXGB_CTRL0_RST));</span>
<span class="lineNum">     108 </span>            : #endif
<span class="lineNum">     109 </span>            : 
<span class="lineNum">     110 </span><span class="lineNoCov">          0 :         if (hw-&gt;subsystem_vendor_id == SUN_SUBVENDOR_ID) {</span>
<span class="lineNum">     111 </span>            :                 ctrl_reg = /* Enable interrupt from XFP and SerDes */
<span class="lineNum">     112 </span>            :                            IXGB_CTRL1_GPI0_EN |
<span class="lineNum">     113 </span>            :                            IXGB_CTRL1_SDP6_DIR |
<span class="lineNum">     114 </span>            :                            IXGB_CTRL1_SDP7_DIR |
<span class="lineNum">     115 </span>            :                            IXGB_CTRL1_SDP6 |
<span class="lineNum">     116 </span>            :                            IXGB_CTRL1_SDP7;
<span class="lineNum">     117 </span><span class="lineNoCov">          0 :                 IXGB_WRITE_REG(hw, CTRL1, ctrl_reg);</span>
<span class="lineNum">     118 </span><span class="lineNoCov">          0 :                 ixgb_optics_reset_bcm(hw);</span>
<span class="lineNum">     119 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     120 </span>            : 
<span class="lineNum">     121 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_type == ixgb_phy_type_txn17401)</span>
<span class="lineNum">     122 </span><span class="lineNoCov">          0 :                 ixgb_optics_reset(hw);</span>
<span class="lineNum">     123 </span>            : 
<span class="lineNum">     124 </span><span class="lineNoCov">          0 :         return ctrl_reg;</span>
<span class="lineNum">     125 </span>            : }
<span class="lineNum">     126 </span>            : 
<span class="lineNum">     127 </span>            : /******************************************************************************
<span class="lineNum">     128 </span>            :  * Reset the transmit and receive units; mask and clear all interrupts.
<span class="lineNum">     129 </span>            :  *
<span class="lineNum">     130 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="131"><span class="lineNum">     131 </span>            :  *****************************************************************************/</a>
<span class="lineNum">     132 </span>            : boolean_t
<span class="lineNum">     133 </span><span class="lineNoCov">          0 : ixgb_adapter_stop(struct ixgb_hw *hw)</span>
<span class="lineNum">     134 </span>            : {
<span class="lineNum">     135 </span>            :         uint32_t ctrl_reg;
<span class="lineNum">     136 </span>            :         uint32_t icr_reg;
<span class="lineNum">     137 </span>            : 
<span class="lineNum">     138 </span>            :         DEBUGFUNC(&quot;ixgb_adapter_stop&quot;);
<span class="lineNum">     139 </span>            : 
<span class="lineNum">     140 </span>            :         /* If we are stopped or resetting exit gracefully and wait to be
<span class="lineNum">     141 </span>            :          * started again before accessing the hardware. */
<span class="lineNum">     142 </span><span class="lineNoCov">          0 :         if(hw-&gt;adapter_stopped) {</span>
<span class="lineNum">     143 </span>            :                 DEBUGOUT(&quot;Exiting because the adapter is already stopped!!!\n&quot;);
<span class="lineNum">     144 </span><span class="lineNoCov">          0 :                 return FALSE;</span>
<span class="lineNum">     145 </span>            :         }
<span class="lineNum">     146 </span>            : 
<span class="lineNum">     147 </span>            :         /* Set the Adapter Stopped flag so other driver functions stop touching
<span class="lineNum">     148 </span>            :          * the Hardware. */
<span class="lineNum">     149 </span><span class="lineNoCov">          0 :         hw-&gt;adapter_stopped = TRUE;</span>
<span class="lineNum">     150 </span>            : 
<span class="lineNum">     151 </span>            :         /* Clear interrupt mask to stop board from generating interrupts */
<span class="lineNum">     152 </span>            :         DEBUGOUT(&quot;Masking off all interrupts\n&quot;);
<span class="lineNum">     153 </span><span class="lineNoCov">          0 :         IXGB_WRITE_REG(hw, IMC, 0xFFFFFFFF);</span>
<span class="lineNum">     154 </span>            : 
<span class="lineNum">     155 </span>            :         /* Disable the Transmit and Receive units.  Then delay to allow any
<span class="lineNum">     156 </span>            :          * pending transactions to complete before we hit the MAC with the
<span class="lineNum">     157 </span>            :          * global reset. */
<span class="lineNum">     158 </span><span class="lineNoCov">          0 :         IXGB_WRITE_REG(hw, RCTL, IXGB_READ_REG(hw, RCTL) &amp; ~IXGB_RCTL_RXEN);</span>
<span class="lineNum">     159 </span><span class="lineNoCov">          0 :         IXGB_WRITE_REG(hw, TCTL, IXGB_READ_REG(hw, TCTL) &amp; ~IXGB_TCTL_TXEN);</span>
<span class="lineNum">     160 </span><span class="lineNoCov">          0 :         msec_delay(IXGB_DELAY_BEFORE_RESET);</span>
<span class="lineNum">     161 </span>            : 
<span class="lineNum">     162 </span>            :         /* Issue a global reset to the MAC.  This will reset the chip's
<span class="lineNum">     163 </span>            :          * transmit, receive, DMA, and link units.  It will not effect the
<span class="lineNum">     164 </span>            :          * current PCI configuration.  The global reset bit is self- clearing,
<span class="lineNum">     165 </span>            :          * and should clear within a microsecond. */
<span class="lineNum">     166 </span>            :         DEBUGOUT(&quot;Issuing a global reset to MAC\n&quot;);
<span class="lineNum">     167 </span>            : 
<span class="lineNum">     168 </span><span class="lineNoCov">          0 :         ctrl_reg = ixgb_mac_reset(hw);</span>
<span class="lineNum">     169 </span>            : 
<span class="lineNum">     170 </span>            :         /* Clear interrupt mask to stop board from generating interrupts */
<span class="lineNum">     171 </span>            :         DEBUGOUT(&quot;Masking off all interrupts\n&quot;);
<span class="lineNum">     172 </span><span class="lineNoCov">          0 :         IXGB_WRITE_REG(hw, IMC, 0xffffffff);</span>
<span class="lineNum">     173 </span>            : 
<span class="lineNum">     174 </span>            :         /* Clear any pending interrupt events. */
<span class="lineNum">     175 </span><span class="lineNoCov">          0 :         icr_reg = IXGB_READ_REG(hw, ICR);</span>
<span class="lineNum">     176 </span>            : 
<span class="lineNum">     177 </span><span class="lineNoCov">          0 :         return (ctrl_reg &amp; IXGB_CTRL0_RST);</span>
<span class="lineNum">     178 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     179 </span>            : 
<span class="lineNum">     180 </span>            : /******************************************************************************
<span class="lineNum">     181 </span>            :  * Identifies the vendor of the optics module on the adapter.  The SR adapters
<span class="lineNum">     182 </span>            :  * support two different types of XPAK optics, so it is necessary to determine
<span class="lineNum">     183 </span>            :  * which optics are present before applying any optics-specific workarounds.
<span class="lineNum">     184 </span>            :  *
<span class="lineNum">     185 </span>            :  * hw - Struct containing variables accessed by shared code.
<span class="lineNum">     186 </span>            :  *
<span class="lineNum">     187 </span>            :  * Returns: the vendor of the XPAK optics module.
<a name="188"><span class="lineNum">     188 </span>            :  *****************************************************************************/</a>
<span class="lineNum">     189 </span>            : static ixgb_xpak_vendor
<span class="lineNum">     190 </span><span class="lineNoCov">          0 : ixgb_identify_xpak_vendor(struct ixgb_hw *hw)</span>
<span class="lineNum">     191 </span>            : {
<span class="lineNum">     192 </span>            :         uint32_t i;
<span class="lineNum">     193 </span><span class="lineNoCov">          0 :         uint16_t vendor_name[5];</span>
<span class="lineNum">     194 </span>            :         ixgb_xpak_vendor xpak_vendor;
<span class="lineNum">     195 </span>            : 
<span class="lineNum">     196 </span>            :         DEBUGFUNC(&quot;ixgb_identify_xpak_vendor&quot;);
<span class="lineNum">     197 </span>            : 
<span class="lineNum">     198 </span>            :         /* Read the first few bytes of the vendor string from the XPAK NVR
<span class="lineNum">     199 </span>            :          * registers.  These are standard XENPAK/XPAK registers, so all XPAK
<span class="lineNum">     200 </span>            :          * devices should implement them. */
<span class="lineNum">     201 </span><span class="lineNoCov">          0 :         for(i = 0; i &lt; 5; i++) {</span>
<span class="lineNum">     202 </span><span class="lineNoCov">          0 :                 vendor_name[i] =</span>
<span class="lineNum">     203 </span><span class="lineNoCov">          0 :                         ixgb_read_phy_reg(hw, MDIO_PMA_PMD_XPAK_VENDOR_NAME + i,</span>
<span class="lineNum">     204 </span>            :                                           IXGB_PHY_ADDRESS, MDIO_PMA_PMD_DID);
<span class="lineNum">     205 </span>            :         }
<span class="lineNum">     206 </span>            : 
<span class="lineNum">     207 </span>            :         /* Determine the actual vendor */
<span class="lineNum">     208 </span><span class="lineNoCov">          0 :         if (vendor_name[0] == 'I' &amp;&amp;</span>
<span class="lineNum">     209 </span><span class="lineNoCov">          0 :             vendor_name[1] == 'N' &amp;&amp;</span>
<span class="lineNum">     210 </span><span class="lineNoCov">          0 :             vendor_name[2] == 'T' &amp;&amp;</span>
<span class="lineNum">     211 </span><span class="lineNoCov">          0 :             vendor_name[3] == 'E' &amp;&amp;</span>
<span class="lineNum">     212 </span><span class="lineNoCov">          0 :             vendor_name[4] == 'L') {</span>
<span class="lineNum">     213 </span>            :             xpak_vendor = ixgb_xpak_vendor_intel;
<span class="lineNum">     214 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     215 </span>            :         else {
<span class="lineNum">     216 </span>            :                 xpak_vendor = ixgb_xpak_vendor_infineon;
<span class="lineNum">     217 </span>            :         }
<span class="lineNum">     218 </span><span class="lineNoCov">          0 :         return (xpak_vendor);</span>
<span class="lineNum">     219 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     220 </span>            : 
<span class="lineNum">     221 </span>            : /******************************************************************************
<span class="lineNum">     222 </span>            :  * Determine the physical layer module on the adapter.
<span class="lineNum">     223 </span>            :  *
<span class="lineNum">     224 </span>            :  * hw - Struct containing variables accessed by shared code.  The device_id
<span class="lineNum">     225 </span>            :  *      field must be (correctly) populated before calling this routine.
<span class="lineNum">     226 </span>            :  *
<span class="lineNum">     227 </span>            :  * Returns: the phy type of the adapter.
<a name="228"><span class="lineNum">     228 </span>            :  *****************************************************************************/</a>
<span class="lineNum">     229 </span>            : static ixgb_phy_type
<span class="lineNum">     230 </span><span class="lineNoCov">          0 : ixgb_identify_phy(struct ixgb_hw *hw)</span>
<span class="lineNum">     231 </span>            : {
<span class="lineNum">     232 </span>            :         ixgb_phy_type phy_type;
<span class="lineNum">     233 </span>            :         ixgb_xpak_vendor xpak_vendor;
<span class="lineNum">     234 </span>            : 
<span class="lineNum">     235 </span>            :         DEBUGFUNC(&quot;ixgb_identify_phy&quot;);
<span class="lineNum">     236 </span>            : 
<span class="lineNum">     237 </span>            :         /* Infer the transceiver/phy type from the device id */
<span class="lineNum">     238 </span><span class="lineNoCov">          0 :         switch(hw-&gt;device_id) {</span>
<span class="lineNum">     239 </span>            :         case IXGB_DEVICE_ID_82597EX:
<span class="lineNum">     240 </span>            :                 DEBUGOUT(&quot;Identified TXN17401 optics\n&quot;);
<span class="lineNum">     241 </span>            :                 phy_type = ixgb_phy_type_txn17401;
<span class="lineNum">     242 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     243 </span>            : 
<span class="lineNum">     244 </span>            :         case IXGB_DEVICE_ID_82597EX_SR:
<span class="lineNum">     245 </span>            :                 /* The SR adapters carry two different types of XPAK optics
<span class="lineNum">     246 </span>            :                  * modules; read the vendor identifier to determine the exact
<span class="lineNum">     247 </span>            :                  * type of optics. */
<span class="lineNum">     248 </span><span class="lineNoCov">          0 :                 xpak_vendor = ixgb_identify_xpak_vendor(hw);</span>
<span class="lineNum">     249 </span><span class="lineNoCov">          0 :                 if(xpak_vendor == ixgb_xpak_vendor_intel) {</span>
<span class="lineNum">     250 </span>            :                         DEBUGOUT(&quot;Identified TXN17201 optics\n&quot;);
<span class="lineNum">     251 </span>            :                         phy_type = ixgb_phy_type_txn17201;
<span class="lineNum">     252 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     253 </span>            :                         DEBUGOUT(&quot;Identified G6005 optics\n&quot;);
<span class="lineNum">     254 </span>            :                         phy_type = ixgb_phy_type_g6005;
<span class="lineNum">     255 </span>            :                 }
<span class="lineNum">     256 </span>            :                 break;
<span class="lineNum">     257 </span>            : 
<span class="lineNum">     258 </span>            :         case IXGB_DEVICE_ID_82597EX_LR:
<span class="lineNum">     259 </span>            :                 DEBUGOUT(&quot;Identified G6104 optics\n&quot;);
<span class="lineNum">     260 </span>            :                 phy_type = ixgb_phy_type_g6104;
<span class="lineNum">     261 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     262 </span>            : 
<span class="lineNum">     263 </span>            :         case IXGB_DEVICE_ID_82597EX_CX4:
<span class="lineNum">     264 </span>            :                 DEBUGOUT(&quot;Identified CX4\n&quot;);
<span class="lineNum">     265 </span><span class="lineNoCov">          0 :                 xpak_vendor = ixgb_identify_xpak_vendor(hw);</span>
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :                 if(xpak_vendor == ixgb_xpak_vendor_intel) {</span>
<span class="lineNum">     267 </span>            :                         DEBUGOUT(&quot;Identified TXN17201 optics\n&quot;);
<span class="lineNum">     268 </span>            :                         phy_type = ixgb_phy_type_txn17201;
<span class="lineNum">     269 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     270 </span>            :                         DEBUGOUT(&quot;Identified G6005 optics\n&quot;);
<span class="lineNum">     271 </span>            :                         phy_type = ixgb_phy_type_g6005;
<span class="lineNum">     272 </span>            :                 }
<span class="lineNum">     273 </span>            :                 break;
<span class="lineNum">     274 </span>            : 
<span class="lineNum">     275 </span>            :         default:
<span class="lineNum">     276 </span>            :                 DEBUGOUT(&quot;Unknown physical layer module\n&quot;);
<span class="lineNum">     277 </span>            :                 phy_type = ixgb_phy_type_unknown;
<span class="lineNum">     278 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     279 </span>            :         }
<span class="lineNum">     280 </span>            : 
<span class="lineNum">     281 </span>            :         /* update phy type for sun specific board */
<span class="lineNum">     282 </span><span class="lineNoCov">          0 :         if (hw-&gt;subsystem_vendor_id == SUN_SUBVENDOR_ID)</span>
<span class="lineNum">     283 </span><span class="lineNoCov">          0 :                 phy_type = ixgb_phy_type_bcm; </span>
<span class="lineNum">     284 </span>            : 
<span class="lineNum">     285 </span><span class="lineNoCov">          0 :         return (phy_type);</span>
<span class="lineNum">     286 </span>            : }
<span class="lineNum">     287 </span>            : 
<span class="lineNum">     288 </span>            : /******************************************************************************
<span class="lineNum">     289 </span>            :  * Performs basic configuration of the adapter.
<span class="lineNum">     290 </span>            :  *
<span class="lineNum">     291 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">     292 </span>            :  *
<span class="lineNum">     293 </span>            :  * Resets the controller.
<span class="lineNum">     294 </span>            :  * Reads and validates the EEPROM.
<span class="lineNum">     295 </span>            :  * Initializes the receive address registers.
<span class="lineNum">     296 </span>            :  * Initializes the multicast table.
<span class="lineNum">     297 </span>            :  * Clears all on-chip counters.
<span class="lineNum">     298 </span>            :  * Calls routine to setup flow control settings.
<span class="lineNum">     299 </span>            :  * Leaves the transmit and receive units disabled and uninitialized.
<span class="lineNum">     300 </span>            :  *
<span class="lineNum">     301 </span>            :  * Returns:
<span class="lineNum">     302 </span>            :  *      TRUE if successful,
<span class="lineNum">     303 </span>            :  *      FALSE if unrecoverable problems were encountered.
<a name="304"><span class="lineNum">     304 </span>            :  *****************************************************************************/</a>
<span class="lineNum">     305 </span>            : boolean_t
<span class="lineNum">     306 </span><span class="lineNoCov">          0 : ixgb_init_hw(struct ixgb_hw *hw)</span>
<span class="lineNum">     307 </span>            : {
<span class="lineNum">     308 </span>            :         uint32_t i;
<span class="lineNum">     309 </span>            :         uint32_t ctrl_reg;
<span class="lineNum">     310 </span>            :         boolean_t status;
<span class="lineNum">     311 </span>            : 
<span class="lineNum">     312 </span>            :         DEBUGFUNC(&quot;ixgb_init_hw&quot;);
<span class="lineNum">     313 </span>            : 
<span class="lineNum">     314 </span>            :         /* Issue a global reset to the MAC.  This will reset the chip's
<span class="lineNum">     315 </span>            :          * transmit, receive, DMA, and link units.  It will not effect the
<span class="lineNum">     316 </span>            :          * current PCI configuration.  The global reset bit is self- clearing,
<span class="lineNum">     317 </span>            :          * and should clear within a microsecond. */
<span class="lineNum">     318 </span>            :         DEBUGOUT(&quot;Issuing a global reset to MAC\n&quot;);
<span class="lineNum">     319 </span>            : 
<span class="lineNum">     320 </span><span class="lineNoCov">          0 :         ctrl_reg = ixgb_mac_reset(hw);</span>
<span class="lineNum">     321 </span>            : 
<span class="lineNum">     322 </span>            :         DEBUGOUT(&quot;Issuing an EE reset to MAC\n&quot;);
<span class="lineNum">     323 </span>            : #ifdef HP_ZX1
<span class="lineNum">     324 </span>            :         /* Workaround for 82597EX reset errata */
<span class="lineNum">     325 </span>            :         IXGB_WRITE_REG_IO(hw, CTRL1, IXGB_CTRL1_EE_RST);
<span class="lineNum">     326 </span>            : #else
<span class="lineNum">     327 </span><span class="lineNoCov">          0 :         IXGB_WRITE_REG(hw, CTRL1, IXGB_CTRL1_EE_RST);</span>
<span class="lineNum">     328 </span>            : #endif
<span class="lineNum">     329 </span>            : 
<span class="lineNum">     330 </span>            :         /* Delay a few ms just to allow the reset to complete */
<span class="lineNum">     331 </span><span class="lineNoCov">          0 :         msec_delay(IXGB_DELAY_AFTER_EE_RESET);</span>
<span class="lineNum">     332 </span>            : 
<span class="lineNum">     333 </span><span class="lineNoCov">          0 :         if(ixgb_get_eeprom_data(hw) == FALSE) {</span>
<span class="lineNum">     334 </span><span class="lineNoCov">          0 :                 return (FALSE);</span>
<span class="lineNum">     335 </span>            :         }
<span class="lineNum">     336 </span>            : 
<span class="lineNum">     337 </span>            :         /* Use the device id to determine the type of phy/transceiver. */
<span class="lineNum">     338 </span><span class="lineNoCov">          0 :         hw-&gt;device_id = ixgb_get_ee_device_id(hw);</span>
<span class="lineNum">     339 </span><span class="lineNoCov">          0 :         hw-&gt;phy_type = ixgb_identify_phy(hw);</span>
<span class="lineNum">     340 </span>            : 
<span class="lineNum">     341 </span>            :         /* Setup the receive addresses. Receive Address Registers (RARs 0 -
<span class="lineNum">     342 </span>            :          * 15). */
<span class="lineNum">     343 </span><span class="lineNoCov">          0 :         ixgb_init_rx_addrs(hw);</span>
<span class="lineNum">     344 </span>            : 
<span class="lineNum">     345 </span>            :         /*
<span class="lineNum">     346 </span>            :          * Check that a valid MAC address has been set.
<span class="lineNum">     347 </span>            :          * If it is not valid, we fail hardware init.
<span class="lineNum">     348 </span>            :          */
<span class="lineNum">     349 </span><span class="lineNoCov">          0 :         if(!mac_addr_valid(hw-&gt;curr_mac_addr)) {</span>
<span class="lineNum">     350 </span>            :                 DEBUGOUT(&quot;MAC address invalid after ixgb_init_rx_addrs\n&quot;);
<span class="lineNum">     351 </span><span class="lineNoCov">          0 :                 return (FALSE);</span>
<span class="lineNum">     352 </span>            :         }
<span class="lineNum">     353 </span>            : 
<span class="lineNum">     354 </span>            :         /* tell the routines in this file they can access hardware again */
<span class="lineNum">     355 </span><span class="lineNoCov">          0 :         hw-&gt;adapter_stopped = FALSE;</span>
<span class="lineNum">     356 </span>            : 
<span class="lineNum">     357 </span>            :         /* Fill in the bus_info structure */
<span class="lineNum">     358 </span><span class="lineNoCov">          0 :         ixgb_get_bus_info(hw);</span>
<span class="lineNum">     359 </span>            : 
<span class="lineNum">     360 </span>            :         /* Zero out the Multicast HASH table */
<span class="lineNum">     361 </span>            :         DEBUGOUT(&quot;Zeroing the MTA\n&quot;);
<span class="lineNum">     362 </span><span class="lineNoCov">          0 :         for(i = 0; i &lt; IXGB_MC_TBL_SIZE; i++)</span>
<span class="lineNum">     363 </span><span class="lineNoCov">          0 :                 IXGB_WRITE_REG_ARRAY(hw, MTA, i, 0);</span>
<span class="lineNum">     364 </span>            : 
<span class="lineNum">     365 </span>            :         /* Zero out the VLAN Filter Table Array */
<span class="lineNum">     366 </span><span class="lineNoCov">          0 :         ixgb_clear_vfta(hw);</span>
<span class="lineNum">     367 </span>            : 
<span class="lineNum">     368 </span>            :         /* Zero all of the hardware counters */
<span class="lineNum">     369 </span><span class="lineNoCov">          0 :         ixgb_clear_hw_cntrs(hw);</span>
<span class="lineNum">     370 </span>            : 
<span class="lineNum">     371 </span>            :         /* Call a subroutine to setup flow control. */
<span class="lineNum">     372 </span><span class="lineNoCov">          0 :         status = ixgb_setup_fc(hw);</span>
<span class="lineNum">     373 </span>            : 
<span class="lineNum">     374 </span>            :         /* 82597EX errata: Call check-for-link in case lane deskew is locked */
<span class="lineNum">     375 </span><span class="lineNoCov">          0 :         ixgb_check_for_link(hw);</span>
<span class="lineNum">     376 </span>            : 
<span class="lineNum">     377 </span><span class="lineNoCov">          0 :         return (status);</span>
<span class="lineNum">     378 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     379 </span>            : 
<span class="lineNum">     380 </span>            : /******************************************************************************
<span class="lineNum">     381 </span>            :  * Initializes receive address filters.
<span class="lineNum">     382 </span>            :  *
<span class="lineNum">     383 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">     384 </span>            :  *
<span class="lineNum">     385 </span>            :  * Places the MAC address in receive address register 0 and clears the rest
<span class="lineNum">     386 </span>            :  * of the receive addresss registers. Clears the multicast table. Assumes
<span class="lineNum">     387 </span>            :  * the receiver is in reset when the routine is called.
<a name="388"><span class="lineNum">     388 </span>            :  *****************************************************************************/</a>
<span class="lineNum">     389 </span>            : void
<span class="lineNum">     390 </span><span class="lineNoCov">          0 : ixgb_init_rx_addrs(struct ixgb_hw *hw)</span>
<span class="lineNum">     391 </span>            : {
<span class="lineNum">     392 </span>            :         uint32_t i;
<span class="lineNum">     393 </span>            : 
<span class="lineNum">     394 </span>            :         DEBUGFUNC(&quot;ixgb_init_rx_addrs&quot;);
<span class="lineNum">     395 </span>            : 
<span class="lineNum">     396 </span>            :         /*
<span class="lineNum">     397 </span>            :          * If the current mac address is valid, assume it is a software override
<span class="lineNum">     398 </span>            :          * to the permanent address.
<span class="lineNum">     399 </span>            :          * Otherwise, use the permanent address from the eeprom.
<span class="lineNum">     400 </span>            :          */
<span class="lineNum">     401 </span><span class="lineNoCov">          0 :         if(!mac_addr_valid(hw-&gt;curr_mac_addr)) {</span>
<span class="lineNum">     402 </span>            : 
<span class="lineNum">     403 </span>            :                 /* Get the MAC address from the eeprom for later reference */
<span class="lineNum">     404 </span><span class="lineNoCov">          0 :                 ixgb_get_ee_mac_addr(hw, hw-&gt;curr_mac_addr);</span>
<span class="lineNum">     405 </span>            : 
<span class="lineNum">     406 </span>            :                 DEBUGOUT3(&quot; Keeping Permanent MAC Addr =%.2X %.2X %.2X &quot;,
<span class="lineNum">     407 </span>            :                           hw-&gt;curr_mac_addr[0], hw-&gt;curr_mac_addr[1],
<span class="lineNum">     408 </span>            :                           hw-&gt;curr_mac_addr[2]);
<span class="lineNum">     409 </span>            :                 DEBUGOUT3(&quot;%.2X %.2X %.2X\n&quot;, hw-&gt;curr_mac_addr[3],
<span class="lineNum">     410 </span>            :                           hw-&gt;curr_mac_addr[4], hw-&gt;curr_mac_addr[5]);
<span class="lineNum">     411 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     412 </span>            : 
<span class="lineNum">     413 </span>            :                 /* Setup the receive address. */
<span class="lineNum">     414 </span>            :                 DEBUGOUT(&quot;Overriding MAC Address in RAR[0]\n&quot;);
<span class="lineNum">     415 </span>            :                 DEBUGOUT3(&quot; New MAC Addr =%.2X %.2X %.2X &quot;,
<span class="lineNum">     416 </span>            :                           hw-&gt;curr_mac_addr[0], hw-&gt;curr_mac_addr[1],
<span class="lineNum">     417 </span>            :                           hw-&gt;curr_mac_addr[2]);
<span class="lineNum">     418 </span>            :                 DEBUGOUT3(&quot;%.2X %.2X %.2X\n&quot;, hw-&gt;curr_mac_addr[3],
<span class="lineNum">     419 </span>            :                           hw-&gt;curr_mac_addr[4], hw-&gt;curr_mac_addr[5]);
<span class="lineNum">     420 </span>            : 
<span class="lineNum">     421 </span><span class="lineNoCov">          0 :                 ixgb_rar_set(hw, hw-&gt;curr_mac_addr, 0);</span>
<span class="lineNum">     422 </span>            :         }
<span class="lineNum">     423 </span>            : 
<span class="lineNum">     424 </span>            :         /* Zero out the other 15 receive addresses. */
<span class="lineNum">     425 </span>            :         DEBUGOUT(&quot;Clearing RAR[1-15]\n&quot;);
<span class="lineNum">     426 </span><span class="lineNoCov">          0 :         for(i = 1; i &lt; IXGB_RAR_ENTRIES; i++) {</span>
<span class="lineNum">     427 </span><span class="lineNoCov">          0 :                 IXGB_WRITE_REG_ARRAY(hw, RA, (i &lt;&lt; 1), 0);</span>
<span class="lineNum">     428 </span><span class="lineNoCov">          0 :                 IXGB_WRITE_REG_ARRAY(hw, RA, ((i &lt;&lt; 1) + 1), 0);</span>
<span class="lineNum">     429 </span>            :         }
<span class="lineNum">     430 </span>            : 
<span class="lineNum">     431 </span>            :         return;
<span class="lineNum">     432 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     433 </span>            : 
<span class="lineNum">     434 </span>            : /******************************************************************************
<span class="lineNum">     435 </span>            :  * Updates the MAC's list of multicast addresses.
<span class="lineNum">     436 </span>            :  *
<span class="lineNum">     437 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">     438 </span>            :  * mc_addr_list - the list of new multicast addresses
<span class="lineNum">     439 </span>            :  * mc_addr_count - number of addresses
<span class="lineNum">     440 </span>            :  * pad - number of bytes between addresses in the list
<span class="lineNum">     441 </span>            :  *
<span class="lineNum">     442 </span>            :  * The given list replaces any existing list. Clears the last 15 receive
<span class="lineNum">     443 </span>            :  * address registers and the multicast table. Uses receive address registers
<span class="lineNum">     444 </span>            :  * for the first 15 multicast addresses, and hashes the rest into the
<span class="lineNum">     445 </span>            :  * multicast table.
<a name="446"><span class="lineNum">     446 </span>            :  *****************************************************************************/</a>
<span class="lineNum">     447 </span>            : void
<span class="lineNum">     448 </span><span class="lineNoCov">          0 : ixgb_mc_addr_list_update(struct ixgb_hw *hw, uint8_t *mc_addr_list,</span>
<span class="lineNum">     449 </span>            :                          uint32_t mc_addr_count, uint32_t pad)
<span class="lineNum">     450 </span>            : {
<span class="lineNum">     451 </span>            :         uint32_t hash_value;
<span class="lineNum">     452 </span>            :         uint32_t i;
<span class="lineNum">     453 </span>            :         uint32_t rar_used_count = 1;    /* RAR[0] is used for our MAC address */
<span class="lineNum">     454 </span>            : 
<span class="lineNum">     455 </span>            :         DEBUGFUNC(&quot;ixgb_mc_addr_list_update&quot;);
<span class="lineNum">     456 </span>            : 
<span class="lineNum">     457 </span>            :         /* Set the new number of MC addresses that we are being requested to
<span class="lineNum">     458 </span>            :          * use. */
<span class="lineNum">     459 </span><span class="lineNoCov">          0 :         hw-&gt;num_mc_addrs = mc_addr_count;</span>
<span class="lineNum">     460 </span>            : 
<span class="lineNum">     461 </span>            :         /* Clear RAR[1-15] */
<span class="lineNum">     462 </span>            :         DEBUGOUT(&quot; Clearing RAR[1-15]\n&quot;);
<span class="lineNum">     463 </span><span class="lineNoCov">          0 :         for(i = rar_used_count; i &lt; IXGB_RAR_ENTRIES; i++) {</span>
<span class="lineNum">     464 </span><span class="lineNoCov">          0 :                 IXGB_WRITE_REG_ARRAY(hw, RA, (i &lt;&lt; 1), 0);</span>
<span class="lineNum">     465 </span><span class="lineNoCov">          0 :                 IXGB_WRITE_REG_ARRAY(hw, RA, ((i &lt;&lt; 1) + 1), 0);</span>
<span class="lineNum">     466 </span>            :         }
<span class="lineNum">     467 </span>            : 
<span class="lineNum">     468 </span>            :         /* Clear the MTA */
<span class="lineNum">     469 </span>            :         DEBUGOUT(&quot; Clearing MTA\n&quot;);
<span class="lineNum">     470 </span><span class="lineNoCov">          0 :         for(i = 0; i &lt; IXGB_MC_TBL_SIZE; i++) {</span>
<span class="lineNum">     471 </span><span class="lineNoCov">          0 :                 IXGB_WRITE_REG_ARRAY(hw, MTA, i, 0);</span>
<span class="lineNum">     472 </span>            :         }
<span class="lineNum">     473 </span>            : 
<span class="lineNum">     474 </span>            :         /* Add the new addresses */
<span class="lineNum">     475 </span><span class="lineNoCov">          0 :         for(i = 0; i &lt; mc_addr_count; i++) {</span>
<span class="lineNum">     476 </span>            :                 DEBUGOUT(&quot; Adding the multicast addresses:\n&quot;);
<span class="lineNum">     477 </span>            :                 DEBUGOUT7(&quot; MC Addr #%d =%.2X %.2X %.2X %.2X %.2X %.2X\n&quot;, i,
<span class="lineNum">     478 </span>            :                           mc_addr_list[i * (IXGB_ETH_LENGTH_OF_ADDRESS + pad)],
<span class="lineNum">     479 </span>            :                           mc_addr_list[i * (IXGB_ETH_LENGTH_OF_ADDRESS + pad) + 1],
<span class="lineNum">     480 </span>            :                           mc_addr_list[i * (IXGB_ETH_LENGTH_OF_ADDRESS + pad) + 2],
<span class="lineNum">     481 </span>            :                           mc_addr_list[i * (IXGB_ETH_LENGTH_OF_ADDRESS + pad) + 3],
<span class="lineNum">     482 </span>            :                           mc_addr_list[i * (IXGB_ETH_LENGTH_OF_ADDRESS + pad) + 4],
<span class="lineNum">     483 </span>            :                           mc_addr_list[i * (IXGB_ETH_LENGTH_OF_ADDRESS + pad) + 5]);
<span class="lineNum">     484 </span>            : 
<span class="lineNum">     485 </span>            :                 /* Place this multicast address in the RAR if there is room, *
<span class="lineNum">     486 </span>            :                  * else put it in the MTA */
<span class="lineNum">     487 </span><span class="lineNoCov">          0 :                 if(rar_used_count &lt; IXGB_RAR_ENTRIES) {</span>
<span class="lineNum">     488 </span><span class="lineNoCov">          0 :                         ixgb_rar_set(hw,</span>
<span class="lineNum">     489 </span>            :                                      mc_addr_list +
<span class="lineNum">     490 </span>            :                                      (i * (IXGB_ETH_LENGTH_OF_ADDRESS + pad)),
<span class="lineNum">     491 </span>            :                                      rar_used_count);
<span class="lineNum">     492 </span>            :                         DEBUGOUT1(&quot;Added a multicast address to RAR[%d]\n&quot;, i);
<span class="lineNum">     493 </span><span class="lineNoCov">          0 :                         rar_used_count++;</span>
<span class="lineNum">     494 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     495 </span>            :                         hash_value =
<span class="lineNum">     496 </span><span class="lineNoCov">          0 :                                 ixgb_hash_mc_addr(hw,</span>
<span class="lineNum">     497 </span>            :                                                   mc_addr_list +
<span class="lineNum">     498 </span>            :                                                   (i *
<span class="lineNum">     499 </span>            :                                                    (IXGB_ETH_LENGTH_OF_ADDRESS +
<span class="lineNum">     500 </span>            :                                                     pad)));
<span class="lineNum">     501 </span>            : 
<span class="lineNum">     502 </span>            :                         DEBUGOUT1(&quot; Hash value = 0x%03X\n&quot;, hash_value);
<span class="lineNum">     503 </span>            : 
<span class="lineNum">     504 </span><span class="lineNoCov">          0 :                         ixgb_mta_set(hw, hash_value);</span>
<span class="lineNum">     505 </span>            :                 }
<span class="lineNum">     506 </span>            :         }
<span class="lineNum">     507 </span>            : 
<span class="lineNum">     508 </span>            :         DEBUGOUT(&quot;MC Update Complete\n&quot;);
<span class="lineNum">     509 </span>            :         return;
<span class="lineNum">     510 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     511 </span>            : 
<span class="lineNum">     512 </span>            : /******************************************************************************
<span class="lineNum">     513 </span>            :  * Hashes an address to determine its location in the multicast table
<span class="lineNum">     514 </span>            :  *
<span class="lineNum">     515 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">     516 </span>            :  * mc_addr - the multicast address to hash
<span class="lineNum">     517 </span>            :  *
<span class="lineNum">     518 </span>            :  * Returns:
<span class="lineNum">     519 </span>            :  *      The hash value
<a name="520"><span class="lineNum">     520 </span>            :  *****************************************************************************/</a>
<span class="lineNum">     521 </span>            : static uint32_t
<span class="lineNum">     522 </span><span class="lineNoCov">          0 : ixgb_hash_mc_addr(struct ixgb_hw *hw, uint8_t *mc_addr)</span>
<span class="lineNum">     523 </span>            : {
<span class="lineNum">     524 </span>            :         uint32_t hash_value = 0;
<span class="lineNum">     525 </span>            : 
<span class="lineNum">     526 </span>            :         DEBUGFUNC(&quot;ixgb_hash_mc_addr&quot;);
<span class="lineNum">     527 </span>            : 
<span class="lineNum">     528 </span>            :         /* The portion of the address that is used for the hash table is
<span class="lineNum">     529 </span>            :          * determined by the mc_filter_type setting. */
<span class="lineNum">     530 </span><span class="lineNoCov">          0 :         switch(hw-&gt;mc_filter_type) {</span>
<span class="lineNum">     531 </span>            :                 /* [0] [1] [2] [3] [4] [5] 01 AA 00 12 34 56 LSB MSB -
<span class="lineNum">     532 </span>            :                  * According to H/W docs */
<span class="lineNum">     533 </span>            :         case 0:
<span class="lineNum">     534 </span>            :                 /* [47:36] i.e. 0x563 for above example address */
<span class="lineNum">     535 </span>            :                 hash_value =
<span class="lineNum">     536 </span><span class="lineNoCov">          0 :                         ((mc_addr[4] &gt;&gt; 4) | (((uint16_t)mc_addr[5]) &lt;&lt; 4));</span>
<span class="lineNum">     537 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     538 </span>            :         case 1:                     /* [46:35] i.e. 0xAC6 for above
<span class="lineNum">     539 </span>            :                                              * example address */
<span class="lineNum">     540 </span>            :                 hash_value =
<span class="lineNum">     541 </span><span class="lineNoCov">          0 :                         ((mc_addr[4] &gt;&gt; 3) | (((uint16_t)mc_addr[5]) &lt;&lt; 5));</span>
<span class="lineNum">     542 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     543 </span>            :         case 2:                     /* [45:34] i.e. 0x5D8 for above
<span class="lineNum">     544 </span>            :                                              * example address */
<span class="lineNum">     545 </span>            :                 hash_value =
<span class="lineNum">     546 </span><span class="lineNoCov">          0 :                         ((mc_addr[4] &gt;&gt; 2) | (((uint16_t)mc_addr[5]) &lt;&lt; 6));</span>
<span class="lineNum">     547 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     548 </span>            :         case 3:                     /* [43:32] i.e. 0x634 for above
<span class="lineNum">     549 </span>            :                                              * example address */
<span class="lineNum">     550 </span><span class="lineNoCov">          0 :                 hash_value = ((mc_addr[4]) | (((uint16_t)mc_addr[5]) &lt;&lt; 8));</span>
<span class="lineNum">     551 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     552 </span>            :         default:
<span class="lineNum">     553 </span>            :                 /* Invalid mc_filter_type, what should we do? */
<span class="lineNum">     554 </span>            :                 DEBUGOUT(&quot;MC filter type param set incorrectly\n&quot;);
<span class="lineNum">     555 </span><span class="lineNoCov">          0 :                 ASSERT(0);</span>
<span class="lineNum">     556 </span>            :                 break;
<span class="lineNum">     557 </span>            :         }
<span class="lineNum">     558 </span>            : 
<span class="lineNum">     559 </span><span class="lineNoCov">          0 :         hash_value &amp;= 0xFFF;</span>
<span class="lineNum">     560 </span><span class="lineNoCov">          0 :         return (hash_value);</span>
<span class="lineNum">     561 </span>            : }
<span class="lineNum">     562 </span>            : 
<span class="lineNum">     563 </span>            : /******************************************************************************
<span class="lineNum">     564 </span>            :  * Sets the bit in the multicast table corresponding to the hash value.
<span class="lineNum">     565 </span>            :  *
<span class="lineNum">     566 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">     567 </span>            :  * hash_value - Multicast address hash value
<a name="568"><span class="lineNum">     568 </span>            :  *****************************************************************************/</a>
<span class="lineNum">     569 </span>            : static void
<span class="lineNum">     570 </span><span class="lineNoCov">          0 : ixgb_mta_set(struct ixgb_hw *hw, uint32_t hash_value)</span>
<span class="lineNum">     571 </span>            : {
<span class="lineNum">     572 </span>            :         uint32_t hash_bit, hash_reg;
<span class="lineNum">     573 </span>            :         uint32_t mta_reg;
<span class="lineNum">     574 </span>            : 
<span class="lineNum">     575 </span>            :         /* The MTA is a register array of 128 32-bit registers. It is treated
<span class="lineNum">     576 </span>            :          * like an array of 4096 bits.  We want to set bit
<span class="lineNum">     577 </span>            :          * BitArray[hash_value]. So we figure out what register the bit is in,
<span class="lineNum">     578 </span>            :          * read it, OR in the new bit, then write back the new value.  The
<span class="lineNum">     579 </span>            :          * register is determined by the upper 7 bits of the hash value and the
<span class="lineNum">     580 </span>            :          * bit within that register are determined by the lower 5 bits of the
<span class="lineNum">     581 </span>            :          * value. */
<span class="lineNum">     582 </span><span class="lineNoCov">          0 :         hash_reg = (hash_value &gt;&gt; 5) &amp; 0x7F;</span>
<span class="lineNum">     583 </span><span class="lineNoCov">          0 :         hash_bit = hash_value &amp; 0x1F;</span>
<span class="lineNum">     584 </span><span class="lineNoCov">          0 :         mta_reg = IXGB_READ_REG_ARRAY(hw, MTA, hash_reg);</span>
<span class="lineNum">     585 </span><span class="lineNoCov">          0 :         mta_reg |= (1 &lt;&lt; hash_bit);</span>
<span class="lineNum">     586 </span><span class="lineNoCov">          0 :         IXGB_WRITE_REG_ARRAY(hw, MTA, hash_reg, mta_reg);</span>
<span class="lineNum">     587 </span>            :         return;
<span class="lineNum">     588 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     589 </span>            : 
<span class="lineNum">     590 </span>            : /******************************************************************************
<span class="lineNum">     591 </span>            :  * Puts an ethernet address into a receive address register.
<span class="lineNum">     592 </span>            :  *
<span class="lineNum">     593 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">     594 </span>            :  * addr - Address to put into receive address register
<span class="lineNum">     595 </span>            :  * index - Receive address register to write
<a name="596"><span class="lineNum">     596 </span>            :  *****************************************************************************/</a>
<span class="lineNum">     597 </span>            : void
<span class="lineNum">     598 </span><span class="lineNoCov">          0 : ixgb_rar_set(struct ixgb_hw *hw, uint8_t *addr, uint32_t index)</span>
<span class="lineNum">     599 </span>            : {
<span class="lineNum">     600 </span>            :         uint32_t rar_low, rar_high;
<span class="lineNum">     601 </span>            : 
<span class="lineNum">     602 </span>            :         DEBUGFUNC(&quot;ixgb_rar_set&quot;);
<span class="lineNum">     603 </span>            : 
<span class="lineNum">     604 </span>            :         /* HW expects these in little endian so we reverse the byte order from
<span class="lineNum">     605 </span>            :          * network order (big endian) to little endian */
<span class="lineNum">     606 </span><span class="lineNoCov">          0 :         rar_low = ((uint32_t)addr[0] |</span>
<span class="lineNum">     607 </span><span class="lineNoCov">          0 :                   ((uint32_t)addr[1] &lt;&lt; 8) |</span>
<span class="lineNum">     608 </span><span class="lineNoCov">          0 :                   ((uint32_t)addr[2] &lt;&lt; 16) |</span>
<span class="lineNum">     609 </span><span class="lineNoCov">          0 :                   ((uint32_t)addr[3] &lt;&lt; 24));</span>
<span class="lineNum">     610 </span>            : 
<span class="lineNum">     611 </span><span class="lineNoCov">          0 :         rar_high = ((uint32_t)addr[4] |</span>
<span class="lineNum">     612 </span><span class="lineNoCov">          0 :                    ((uint32_t)addr[5] &lt;&lt; 8) |</span>
<span class="lineNum">     613 </span>            :                     IXGB_RAH_AV);
<span class="lineNum">     614 </span>            : 
<span class="lineNum">     615 </span><span class="lineNoCov">          0 :         IXGB_WRITE_REG_ARRAY(hw, RA, (index &lt;&lt; 1), rar_low);</span>
<span class="lineNum">     616 </span><span class="lineNoCov">          0 :         IXGB_WRITE_REG_ARRAY(hw, RA, ((index &lt;&lt; 1) + 1), rar_high);</span>
<span class="lineNum">     617 </span>            :         return;
<span class="lineNum">     618 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     619 </span>            : 
<span class="lineNum">     620 </span>            : /******************************************************************************
<span class="lineNum">     621 </span>            :  * Writes a value to the specified offset in the VLAN filter table.
<span class="lineNum">     622 </span>            :  *
<span class="lineNum">     623 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">     624 </span>            :  * offset - Offset in VLAN filer table to write
<span class="lineNum">     625 </span>            :  * value - Value to write into VLAN filter table
<a name="626"><span class="lineNum">     626 </span>            :  *****************************************************************************/</a>
<span class="lineNum">     627 </span>            : void
<span class="lineNum">     628 </span><span class="lineNoCov">          0 : ixgb_write_vfta(struct ixgb_hw *hw, uint32_t offset, uint32_t value)</span>
<span class="lineNum">     629 </span>            : {
<span class="lineNum">     630 </span><span class="lineNoCov">          0 :         IXGB_WRITE_REG_ARRAY(hw, VFTA, offset, value);</span>
<span class="lineNum">     631 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">     632 </span>            : }
<span class="lineNum">     633 </span>            : 
<span class="lineNum">     634 </span>            : /******************************************************************************
<span class="lineNum">     635 </span>            :  * Clears the VLAN filer table
<span class="lineNum">     636 </span>            :  *
<span class="lineNum">     637 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="638"><span class="lineNum">     638 </span>            :  *****************************************************************************/</a>
<span class="lineNum">     639 </span>            : void
<span class="lineNum">     640 </span><span class="lineNoCov">          0 : ixgb_clear_vfta(struct ixgb_hw *hw)</span>
<span class="lineNum">     641 </span>            : {
<span class="lineNum">     642 </span>            :         uint32_t offset;
<span class="lineNum">     643 </span>            : 
<span class="lineNum">     644 </span><span class="lineNoCov">          0 :         for(offset = 0; offset &lt; IXGB_VLAN_FILTER_TBL_SIZE; offset++)</span>
<span class="lineNum">     645 </span><span class="lineNoCov">          0 :                 IXGB_WRITE_REG_ARRAY(hw, VFTA, offset, 0);</span>
<span class="lineNum">     646 </span>            :         return;
<span class="lineNum">     647 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     648 </span>            : 
<span class="lineNum">     649 </span>            : /******************************************************************************
<span class="lineNum">     650 </span>            :  * Configures the flow control settings based on SW configuration.
<span class="lineNum">     651 </span>            :  *
<span class="lineNum">     652 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">     653 </span>            :  *****************************************************************************/
<a name="654"><span class="lineNum">     654 </span>            : </a>
<span class="lineNum">     655 </span>            : boolean_t
<span class="lineNum">     656 </span><span class="lineNoCov">          0 : ixgb_setup_fc(struct ixgb_hw *hw)</span>
<span class="lineNum">     657 </span>            : {
<span class="lineNum">     658 </span>            :         uint32_t ctrl_reg;
<span class="lineNum">     659 </span>            :         uint32_t pap_reg = 0;   /* by default, assume no pause time */
<span class="lineNum">     660 </span>            :         boolean_t status = TRUE;
<span class="lineNum">     661 </span>            : 
<span class="lineNum">     662 </span>            :         DEBUGFUNC(&quot;ixgb_setup_fc&quot;);
<span class="lineNum">     663 </span>            : 
<span class="lineNum">     664 </span>            :         /* Get the current control reg 0 settings */
<span class="lineNum">     665 </span><span class="lineNoCov">          0 :         ctrl_reg = IXGB_READ_REG(hw, CTRL0);</span>
<span class="lineNum">     666 </span>            : 
<span class="lineNum">     667 </span>            :         /* Clear the Receive Pause Enable and Transmit Pause Enable bits */
<span class="lineNum">     668 </span><span class="lineNoCov">          0 :         ctrl_reg &amp;= ~(IXGB_CTRL0_RPE | IXGB_CTRL0_TPE);</span>
<span class="lineNum">     669 </span>            : 
<span class="lineNum">     670 </span>            :         /* The possible values of the &quot;flow_control&quot; parameter are:
<span class="lineNum">     671 </span>            :          * 0: Flow control is completely disabled
<span class="lineNum">     672 </span>            :          * 1: Rx flow control is enabled (we can receive pause frames but not send
<span class="lineNum">     673 </span>            :          *    pause frames).
<span class="lineNum">     674 </span>            :          * 2: Tx flow control is enabled (we can send pause frames but we do not
<span class="lineNum">     675 </span>            :          *    support receiving pause frames)
<span class="lineNum">     676 </span>            :          * 3: Both Rx and TX flow control (symmetric) are enabled.
<span class="lineNum">     677 </span>            :          * other: Invalid. */
<span class="lineNum">     678 </span><span class="lineNoCov">          0 :         switch(hw-&gt;fc.type) {</span>
<span class="lineNum">     679 </span>            :         case ixgb_fc_none:                  /* 0 */
<span class="lineNum">     680 </span>            :                 /* Set CMDC bit to disable Rx Flow control */
<span class="lineNum">     681 </span><span class="lineNoCov">          0 :                 ctrl_reg |= (IXGB_CTRL0_CMDC);</span>
<span class="lineNum">     682 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     683 </span>            :         case ixgb_fc_rx_pause:              /* 1 */
<span class="lineNum">     684 </span>            :                 /* RX Flow control is enabled, and TX Flow control is disabled. */
<span class="lineNum">     685 </span><span class="lineNoCov">          0 :                 ctrl_reg |= (IXGB_CTRL0_RPE);</span>
<span class="lineNum">     686 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     687 </span>            :         case ixgb_fc_tx_pause:              /* 2 */
<span class="lineNum">     688 </span>            :                 /* TX Flow control is enabled, and RX Flow control is disabled,
<span class="lineNum">     689 </span>            :                  * by a software over-ride. */
<span class="lineNum">     690 </span><span class="lineNoCov">          0 :                 ctrl_reg |= (IXGB_CTRL0_TPE);</span>
<span class="lineNum">     691 </span><span class="lineNoCov">          0 :                 pap_reg = hw-&gt;fc.pause_time;</span>
<span class="lineNum">     692 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     693 </span>            :         case ixgb_fc_full:                  /* 3 */
<span class="lineNum">     694 </span>            :                 /* Flow control (both RX and TX) is enabled by a software
<span class="lineNum">     695 </span>            :                  * over-ride. */
<span class="lineNum">     696 </span><span class="lineNoCov">          0 :                 ctrl_reg |= (IXGB_CTRL0_RPE | IXGB_CTRL0_TPE);</span>
<span class="lineNum">     697 </span><span class="lineNoCov">          0 :                 pap_reg = hw-&gt;fc.pause_time;</span>
<span class="lineNum">     698 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     699 </span>            :         default:
<span class="lineNum">     700 </span>            :                 /* We should never get here.  The value should be 0-3. */
<span class="lineNum">     701 </span>            :                 DEBUGOUT(&quot;Flow control param set incorrectly\n&quot;);
<span class="lineNum">     702 </span><span class="lineNoCov">          0 :                 ASSERT(0);</span>
<span class="lineNum">     703 </span>            :                 break;
<span class="lineNum">     704 </span>            :         }
<span class="lineNum">     705 </span>            : 
<span class="lineNum">     706 </span>            :         /* Write the new settings */
<span class="lineNum">     707 </span><span class="lineNoCov">          0 :         IXGB_WRITE_REG(hw, CTRL0, ctrl_reg);</span>
<span class="lineNum">     708 </span>            : 
<span class="lineNum">     709 </span><span class="lineNoCov">          0 :         if(pap_reg != 0) {</span>
<span class="lineNum">     710 </span><span class="lineNoCov">          0 :                 IXGB_WRITE_REG(hw, PAP, pap_reg);</span>
<span class="lineNum">     711 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     712 </span>            : 
<span class="lineNum">     713 </span>            :         /* Set the flow control receive threshold registers.  Normally, these
<span class="lineNum">     714 </span>            :          * registers will be set to a default threshold that may be adjusted
<span class="lineNum">     715 </span>            :          * later by the driver's runtime code.  However, if the ability to
<span class="lineNum">     716 </span>            :          * transmit pause frames in not enabled, then these registers will be
<span class="lineNum">     717 </span>            :          * set to 0. */
<span class="lineNum">     718 </span><span class="lineNoCov">          0 :         if(!(hw-&gt;fc.type &amp; ixgb_fc_tx_pause)) {</span>
<span class="lineNum">     719 </span><span class="lineNoCov">          0 :                 IXGB_WRITE_REG(hw, FCRTL, 0);</span>
<span class="lineNum">     720 </span><span class="lineNoCov">          0 :                 IXGB_WRITE_REG(hw, FCRTH, 0);</span>
<span class="lineNum">     721 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     722 </span>            :                 /* We need to set up the Receive Threshold high and low water
<span class="lineNum">     723 </span>            :                  * marks as well as (optionally) enabling the transmission of
<span class="lineNum">     724 </span>            :                  * XON frames. */
<span class="lineNum">     725 </span><span class="lineNoCov">          0 :                 if(hw-&gt;fc.send_xon) {</span>
<span class="lineNum">     726 </span><span class="lineNoCov">          0 :                         IXGB_WRITE_REG(hw, FCRTL,</span>
<span class="lineNum">     727 </span>            :                                        (hw-&gt;fc.low_water | IXGB_FCRTL_XONE));
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :                         IXGB_WRITE_REG(hw, FCRTL, hw-&gt;fc.low_water);</span>
<span class="lineNum">     730 </span>            :                 }
<span class="lineNum">     731 </span><span class="lineNoCov">          0 :                 IXGB_WRITE_REG(hw, FCRTH, hw-&gt;fc.high_water);</span>
<span class="lineNum">     732 </span>            :         }
<span class="lineNum">     733 </span><span class="lineNoCov">          0 :         return (status);</span>
<span class="lineNum">     734 </span>            : }
<span class="lineNum">     735 </span>            : 
<span class="lineNum">     736 </span>            : /******************************************************************************
<span class="lineNum">     737 </span>            :  * Reads a word from a device over the Management Data Interface (MDI) bus.
<span class="lineNum">     738 </span>            :  * This interface is used to manage Physical layer devices.
<span class="lineNum">     739 </span>            :  *
<span class="lineNum">     740 </span>            :  * hw          - Struct containing variables accessed by hw code
<span class="lineNum">     741 </span>            :  * reg_address - Offset of device register being read.
<span class="lineNum">     742 </span>            :  * phy_address - Address of device on MDI.
<span class="lineNum">     743 </span>            :  *
<span class="lineNum">     744 </span>            :  * Returns:  Data word (16 bits) from MDI device.
<span class="lineNum">     745 </span>            :  *
<span class="lineNum">     746 </span>            :  * The 82597EX has support for several MDI access methods.  This routine
<span class="lineNum">     747 </span>            :  * uses the new protocol MDI Single Command and Address Operation.
<span class="lineNum">     748 </span>            :  * This requires that first an address cycle command is sent, followed by a
<span class="lineNum">     749 </span>            :  * read command.
<a name="750"><span class="lineNum">     750 </span>            :  *****************************************************************************/</a>
<span class="lineNum">     751 </span>            : uint16_t
<span class="lineNum">     752 </span><span class="lineNoCov">          0 : ixgb_read_phy_reg(struct ixgb_hw *hw, uint32_t reg_address,</span>
<span class="lineNum">     753 </span>            :                   uint32_t phy_address, uint32_t device_type)
<span class="lineNum">     754 </span>            : {
<span class="lineNum">     755 </span>            :         uint32_t i;
<span class="lineNum">     756 </span>            :         uint32_t data;
<span class="lineNum">     757 </span>            :         uint32_t command = 0;
<span class="lineNum">     758 </span>            : 
<span class="lineNum">     759 </span><span class="lineNoCov">          0 :         ASSERT(reg_address &lt;= IXGB_MAX_PHY_REG_ADDRESS);</span>
<span class="lineNum">     760 </span><span class="lineNoCov">          0 :         ASSERT(phy_address &lt;= IXGB_MAX_PHY_ADDRESS);</span>
<span class="lineNum">     761 </span><span class="lineNoCov">          0 :         ASSERT(device_type &lt;= IXGB_MAX_PHY_DEV_TYPE);</span>
<span class="lineNum">     762 </span>            : 
<span class="lineNum">     763 </span>            :         /* Setup and write the address cycle command */
<span class="lineNum">     764 </span><span class="lineNoCov">          0 :         command = ((reg_address &lt;&lt; IXGB_MSCA_NP_ADDR_SHIFT)  |</span>
<span class="lineNum">     765 </span><span class="lineNoCov">          0 :                    (device_type &lt;&lt; IXGB_MSCA_DEV_TYPE_SHIFT) |</span>
<span class="lineNum">     766 </span><span class="lineNoCov">          0 :                    (phy_address &lt;&lt; IXGB_MSCA_PHY_ADDR_SHIFT) |</span>
<span class="lineNum">     767 </span>            :                    (IXGB_MSCA_ADDR_CYCLE | IXGB_MSCA_MDI_COMMAND));
<span class="lineNum">     768 </span>            : 
<span class="lineNum">     769 </span><span class="lineNoCov">          0 :         IXGB_WRITE_REG(hw, MSCA, command);</span>
<span class="lineNum">     770 </span>            : 
<span class="lineNum">     771 </span>            :     /**************************************************************
<span class="lineNum">     772 </span>            :     ** Check every 10 usec to see if the address cycle completed
<span class="lineNum">     773 </span>            :     ** The COMMAND bit will clear when the operation is complete.
<span class="lineNum">     774 </span>            :     ** This may take as long as 64 usecs (we'll wait 100 usecs max)
<span class="lineNum">     775 </span>            :     ** from the CPU Write to the Ready bit assertion.
<span class="lineNum">     776 </span>            :     **************************************************************/
<span class="lineNum">     777 </span>            : 
<span class="lineNum">     778 </span><span class="lineNoCov">          0 :         for(i = 0; i &lt; 10; i++) {</span>
<span class="lineNum">     779 </span><span class="lineNoCov">          0 :                 usec_delay(10);</span>
<span class="lineNum">     780 </span>            : 
<span class="lineNum">     781 </span><span class="lineNoCov">          0 :                 command = IXGB_READ_REG(hw, MSCA);</span>
<span class="lineNum">     782 </span>            : 
<span class="lineNum">     783 </span><span class="lineNoCov">          0 :                 if((command &amp; IXGB_MSCA_MDI_COMMAND) == 0)</span>
<span class="lineNum">     784 </span>            :                         break;
<span class="lineNum">     785 </span>            :         }
<span class="lineNum">     786 </span>            : 
<span class="lineNum">     787 </span><span class="lineNoCov">          0 :         ASSERT((command &amp; IXGB_MSCA_MDI_COMMAND) == 0);</span>
<span class="lineNum">     788 </span>            : 
<span class="lineNum">     789 </span>            :         /* Address cycle complete, setup and write the read command */
<span class="lineNum">     790 </span>            :         command = ((reg_address &lt;&lt; IXGB_MSCA_NP_ADDR_SHIFT)  |
<span class="lineNum">     791 </span>            :                    (device_type &lt;&lt; IXGB_MSCA_DEV_TYPE_SHIFT) |
<span class="lineNum">     792 </span><span class="lineNoCov">          0 :                    (phy_address &lt;&lt; IXGB_MSCA_PHY_ADDR_SHIFT) |</span>
<span class="lineNum">     793 </span>            :                    (IXGB_MSCA_READ | IXGB_MSCA_MDI_COMMAND));
<span class="lineNum">     794 </span>            : 
<span class="lineNum">     795 </span><span class="lineNoCov">          0 :         IXGB_WRITE_REG(hw, MSCA, command);</span>
<span class="lineNum">     796 </span>            : 
<span class="lineNum">     797 </span>            :     /**************************************************************
<span class="lineNum">     798 </span>            :     ** Check every 10 usec to see if the read command completed
<span class="lineNum">     799 </span>            :     ** The COMMAND bit will clear when the operation is complete.
<span class="lineNum">     800 </span>            :     ** The read may take as long as 64 usecs (we'll wait 100 usecs max)
<span class="lineNum">     801 </span>            :     ** from the CPU Write to the Ready bit assertion.
<span class="lineNum">     802 </span>            :     **************************************************************/
<span class="lineNum">     803 </span>            : 
<span class="lineNum">     804 </span><span class="lineNoCov">          0 :         for(i = 0; i &lt; 10; i++) {</span>
<span class="lineNum">     805 </span><span class="lineNoCov">          0 :                 usec_delay(10);</span>
<span class="lineNum">     806 </span>            : 
<span class="lineNum">     807 </span><span class="lineNoCov">          0 :                 command = IXGB_READ_REG(hw, MSCA);</span>
<span class="lineNum">     808 </span>            : 
<span class="lineNum">     809 </span><span class="lineNoCov">          0 :                 if((command &amp; IXGB_MSCA_MDI_COMMAND) == 0)</span>
<span class="lineNum">     810 </span>            :                         break;
<span class="lineNum">     811 </span>            :         }
<span class="lineNum">     812 </span>            : 
<span class="lineNum">     813 </span><span class="lineNoCov">          0 :         ASSERT((command &amp; IXGB_MSCA_MDI_COMMAND) == 0);</span>
<span class="lineNum">     814 </span>            : 
<span class="lineNum">     815 </span>            :         /* Operation is complete, get the data from the MDIO Read/Write Data
<span class="lineNum">     816 </span>            :          * register and return. */
<span class="lineNum">     817 </span><span class="lineNoCov">          0 :         data = IXGB_READ_REG(hw, MSRWD);</span>
<span class="lineNum">     818 </span><span class="lineNoCov">          0 :         data &gt;&gt;= IXGB_MSRWD_READ_DATA_SHIFT;</span>
<span class="lineNum">     819 </span><span class="lineNoCov">          0 :         return ((uint16_t)data);</span>
<span class="lineNum">     820 </span>            : }
<span class="lineNum">     821 </span>            : 
<span class="lineNum">     822 </span>            : /******************************************************************************
<span class="lineNum">     823 </span>            :  * Writes a word to a device over the Management Data Interface (MDI) bus.
<span class="lineNum">     824 </span>            :  * This interface is used to manage Physical layer devices.
<span class="lineNum">     825 </span>            :  *
<span class="lineNum">     826 </span>            :  * hw          - Struct containing variables accessed by hw code
<span class="lineNum">     827 </span>            :  * reg_address - Offset of device register being read.
<span class="lineNum">     828 </span>            :  * phy_address - Address of device on MDI.
<span class="lineNum">     829 </span>            :  * device_type - Also known as the Device ID or DID.
<span class="lineNum">     830 </span>            :  * data        - 16-bit value to be written
<span class="lineNum">     831 </span>            :  *
<span class="lineNum">     832 </span>            :  * Returns:  void.
<span class="lineNum">     833 </span>            :  *
<span class="lineNum">     834 </span>            :  * The 82597EX has support for several MDI access methods.  This routine
<span class="lineNum">     835 </span>            :  * uses the new protocol MDI Single Command and Address Operation.
<span class="lineNum">     836 </span>            :  * This requires that first an address cycle command is sent, followed by a
<span class="lineNum">     837 </span>            :  * write command.
<a name="838"><span class="lineNum">     838 </span>            :  *****************************************************************************/</a>
<span class="lineNum">     839 </span>            : void
<span class="lineNum">     840 </span><span class="lineNoCov">          0 : ixgb_write_phy_reg(struct ixgb_hw *hw, uint32_t reg_address,</span>
<span class="lineNum">     841 </span>            :                    uint32_t phy_address, uint32_t device_type, uint16_t data)
<span class="lineNum">     842 </span>            : {
<span class="lineNum">     843 </span>            :         uint32_t i;
<span class="lineNum">     844 </span>            :         uint32_t command = 0;
<span class="lineNum">     845 </span>            : 
<span class="lineNum">     846 </span><span class="lineNoCov">          0 :         ASSERT(reg_address &lt;= IXGB_MAX_PHY_REG_ADDRESS);</span>
<span class="lineNum">     847 </span><span class="lineNoCov">          0 :         ASSERT(phy_address &lt;= IXGB_MAX_PHY_ADDRESS);</span>
<span class="lineNum">     848 </span><span class="lineNoCov">          0 :         ASSERT(device_type &lt;= IXGB_MAX_PHY_DEV_TYPE);</span>
<span class="lineNum">     849 </span>            : 
<span class="lineNum">     850 </span>            :         /* Put the data in the MDIO Read/Write Data register */
<span class="lineNum">     851 </span><span class="lineNoCov">          0 :         IXGB_WRITE_REG(hw, MSRWD, (uint32_t)data);</span>
<span class="lineNum">     852 </span>            : 
<span class="lineNum">     853 </span>            :         /* Setup and write the address cycle command */
<span class="lineNum">     854 </span><span class="lineNoCov">          0 :         command = ((reg_address &lt;&lt; IXGB_MSCA_NP_ADDR_SHIFT)  |</span>
<span class="lineNum">     855 </span><span class="lineNoCov">          0 :                    (device_type &lt;&lt; IXGB_MSCA_DEV_TYPE_SHIFT) |</span>
<span class="lineNum">     856 </span><span class="lineNoCov">          0 :                    (phy_address &lt;&lt; IXGB_MSCA_PHY_ADDR_SHIFT) |</span>
<span class="lineNum">     857 </span>            :                    (IXGB_MSCA_ADDR_CYCLE | IXGB_MSCA_MDI_COMMAND));
<span class="lineNum">     858 </span>            : 
<span class="lineNum">     859 </span><span class="lineNoCov">          0 :         IXGB_WRITE_REG(hw, MSCA, command);</span>
<span class="lineNum">     860 </span>            : 
<span class="lineNum">     861 </span>            :     /**************************************************************
<span class="lineNum">     862 </span>            :     ** Check every 10 usec to see if the address cycle completed
<span class="lineNum">     863 </span>            :     ** The COMMAND bit will clear when the operation is complete.
<span class="lineNum">     864 </span>            :     ** This may take as long as 64 usecs (we'll wait 100 usecs max)
<span class="lineNum">     865 </span>            :     ** from the CPU Write to the Ready bit assertion.
<span class="lineNum">     866 </span>            :     **************************************************************/
<span class="lineNum">     867 </span>            : 
<span class="lineNum">     868 </span><span class="lineNoCov">          0 :         for(i = 0; i &lt; 10; i++) {</span>
<span class="lineNum">     869 </span><span class="lineNoCov">          0 :                 usec_delay(10);</span>
<span class="lineNum">     870 </span>            : 
<span class="lineNum">     871 </span><span class="lineNoCov">          0 :                 command = IXGB_READ_REG(hw, MSCA);</span>
<span class="lineNum">     872 </span>            : 
<span class="lineNum">     873 </span><span class="lineNoCov">          0 :                 if((command &amp; IXGB_MSCA_MDI_COMMAND) == 0)</span>
<span class="lineNum">     874 </span>            :                         break;
<span class="lineNum">     875 </span>            :         }
<span class="lineNum">     876 </span>            : 
<span class="lineNum">     877 </span><span class="lineNoCov">          0 :         ASSERT((command &amp; IXGB_MSCA_MDI_COMMAND) == 0);</span>
<span class="lineNum">     878 </span>            : 
<span class="lineNum">     879 </span>            :         /* Address cycle complete, setup and write the write command */
<span class="lineNum">     880 </span>            :         command = ((reg_address &lt;&lt; IXGB_MSCA_NP_ADDR_SHIFT)  |
<span class="lineNum">     881 </span>            :                    (device_type &lt;&lt; IXGB_MSCA_DEV_TYPE_SHIFT) |
<span class="lineNum">     882 </span><span class="lineNoCov">          0 :                    (phy_address &lt;&lt; IXGB_MSCA_PHY_ADDR_SHIFT) |</span>
<span class="lineNum">     883 </span>            :                    (IXGB_MSCA_WRITE | IXGB_MSCA_MDI_COMMAND));
<span class="lineNum">     884 </span>            : 
<span class="lineNum">     885 </span><span class="lineNoCov">          0 :         IXGB_WRITE_REG(hw, MSCA, command);</span>
<span class="lineNum">     886 </span>            : 
<span class="lineNum">     887 </span>            :     /**************************************************************
<span class="lineNum">     888 </span>            :     ** Check every 10 usec to see if the read command completed
<span class="lineNum">     889 </span>            :     ** The COMMAND bit will clear when the operation is complete.
<span class="lineNum">     890 </span>            :     ** The write may take as long as 64 usecs (we'll wait 100 usecs max)
<span class="lineNum">     891 </span>            :     ** from the CPU Write to the Ready bit assertion.
<span class="lineNum">     892 </span>            :     **************************************************************/
<span class="lineNum">     893 </span>            : 
<span class="lineNum">     894 </span><span class="lineNoCov">          0 :         for(i = 0; i &lt; 10; i++) {</span>
<span class="lineNum">     895 </span><span class="lineNoCov">          0 :                 usec_delay(10);</span>
<span class="lineNum">     896 </span>            : 
<span class="lineNum">     897 </span><span class="lineNoCov">          0 :                 command = IXGB_READ_REG(hw, MSCA);</span>
<span class="lineNum">     898 </span>            : 
<span class="lineNum">     899 </span><span class="lineNoCov">          0 :                 if((command &amp; IXGB_MSCA_MDI_COMMAND) == 0)</span>
<span class="lineNum">     900 </span>            :                         break;
<span class="lineNum">     901 </span>            :         }
<span class="lineNum">     902 </span>            : 
<span class="lineNum">     903 </span><span class="lineNoCov">          0 :         ASSERT((command &amp; IXGB_MSCA_MDI_COMMAND) == 0);</span>
<span class="lineNum">     904 </span>            : 
<span class="lineNum">     905 </span>            :         /* Operation is complete, return. */
<span class="lineNum">     906 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     907 </span>            : 
<span class="lineNum">     908 </span>            : /******************************************************************************
<span class="lineNum">     909 </span>            :  * Checks to see if the link status of the hardware has changed.
<span class="lineNum">     910 </span>            :  *
<span class="lineNum">     911 </span>            :  * hw - Struct containing variables accessed by hw code
<span class="lineNum">     912 </span>            :  *
<span class="lineNum">     913 </span>            :  * Called by any function that needs to check the link status of the adapter.
<a name="914"><span class="lineNum">     914 </span>            :  *****************************************************************************/</a>
<span class="lineNum">     915 </span>            : void
<span class="lineNum">     916 </span><span class="lineNoCov">          0 : ixgb_check_for_link(struct ixgb_hw *hw)</span>
<span class="lineNum">     917 </span>            : {
<span class="lineNum">     918 </span>            :         uint32_t status_reg;
<span class="lineNum">     919 </span>            :         uint32_t xpcss_reg;
<span class="lineNum">     920 </span>            : 
<span class="lineNum">     921 </span>            :         DEBUGFUNC(&quot;ixgb_check_for_link&quot;);
<span class="lineNum">     922 </span>            : 
<span class="lineNum">     923 </span><span class="lineNoCov">          0 :         xpcss_reg = IXGB_READ_REG(hw, XPCSS);</span>
<span class="lineNum">     924 </span><span class="lineNoCov">          0 :         status_reg = IXGB_READ_REG(hw, STATUS);</span>
<span class="lineNum">     925 </span>            : 
<span class="lineNum">     926 </span><span class="lineNoCov">          0 :         if((xpcss_reg &amp; IXGB_XPCSS_ALIGN_STATUS) &amp;&amp;</span>
<span class="lineNum">     927 </span><span class="lineNoCov">          0 :            (status_reg &amp; IXGB_STATUS_LU)) {</span>
<span class="lineNum">     928 </span><span class="lineNoCov">          0 :                 hw-&gt;link_up = TRUE;</span>
<span class="lineNum">     929 </span><span class="lineNoCov">          0 :         } else if(!(xpcss_reg &amp; IXGB_XPCSS_ALIGN_STATUS) &amp;&amp;</span>
<span class="lineNum">     930 </span><span class="lineNoCov">          0 :                   (status_reg &amp; IXGB_STATUS_LU)) {</span>
<span class="lineNum">     931 </span>            :                 DEBUGOUT(&quot;XPCSS Not Aligned while Status:LU is set.\n&quot;);
<span class="lineNum">     932 </span><span class="lineNoCov">          0 :                 hw-&gt;link_up = ixgb_link_reset(hw);</span>
<span class="lineNum">     933 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     934 </span>            :                 /*
<span class="lineNum">     935 </span>            :                  * 82597EX errata.  Since the lane deskew problem may prevent
<span class="lineNum">     936 </span>            :                  * link, reset the link before reporting link down.
<span class="lineNum">     937 </span>            :                  */
<span class="lineNum">     938 </span><span class="lineNoCov">          0 :                 hw-&gt;link_up = ixgb_link_reset(hw);</span>
<span class="lineNum">     939 </span>            :         }
<span class="lineNum">     940 </span>            :         /* Anything else for 10 Gig?? */
<span class="lineNum">     941 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     942 </span>            : 
<span class="lineNum">     943 </span>            : /******************************************************************************
<span class="lineNum">     944 </span>            :  * Check for a bad link condition that may have occured.
<span class="lineNum">     945 </span>            :  * The indication is that the RFC / LFC registers may be incrementing
<span class="lineNum">     946 </span>            :  * continually.  A full adapter reset is required to recover.
<span class="lineNum">     947 </span>            :  *
<span class="lineNum">     948 </span>            :  * hw - Struct containing variables accessed by hw code
<span class="lineNum">     949 </span>            :  *
<span class="lineNum">     950 </span>            :  * Called by any function that needs to check the link status of the adapter.
<a name="951"><span class="lineNum">     951 </span>            :  *****************************************************************************/</a>
<span class="lineNum">     952 </span>            : boolean_t
<span class="lineNum">     953 </span><span class="lineNoCov">          0 : ixgb_check_for_bad_link(struct ixgb_hw *hw)</span>
<span class="lineNum">     954 </span>            : {
<span class="lineNum">     955 </span>            :         uint32_t newLFC, newRFC;
<span class="lineNum">     956 </span>            :         boolean_t bad_link_returncode = FALSE;
<span class="lineNum">     957 </span>            : 
<span class="lineNum">     958 </span><span class="lineNoCov">          0 :         if(hw-&gt;phy_type == ixgb_phy_type_txn17401) {</span>
<span class="lineNum">     959 </span><span class="lineNoCov">          0 :                 newLFC = IXGB_READ_REG(hw, LFC);</span>
<span class="lineNum">     960 </span><span class="lineNoCov">          0 :                 newRFC = IXGB_READ_REG(hw, RFC);</span>
<span class="lineNum">     961 </span><span class="lineNoCov">          0 :                 if((hw-&gt;lastLFC + 250 &lt; newLFC) || (hw-&gt;lastRFC + 250 &lt; newRFC)) {</span>
<span class="lineNum">     962 </span>            :                         DEBUGOUT(&quot;BAD LINK! too many LFC/RFC since last check\n&quot;);
<span class="lineNum">     963 </span>            :                         bad_link_returncode = TRUE;
<span class="lineNum">     964 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     965 </span><span class="lineNoCov">          0 :                 hw-&gt;lastLFC = newLFC;</span>
<span class="lineNum">     966 </span><span class="lineNoCov">          0 :                 hw-&gt;lastRFC = newRFC;</span>
<span class="lineNum">     967 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     968 </span>            : 
<span class="lineNum">     969 </span><span class="lineNoCov">          0 :         return bad_link_returncode;</span>
<span class="lineNum">     970 </span>            : }
<span class="lineNum">     971 </span>            : 
<span class="lineNum">     972 </span>            : /******************************************************************************
<span class="lineNum">     973 </span>            :  * Clears all hardware statistics counters.
<span class="lineNum">     974 </span>            :  *
<span class="lineNum">     975 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="976"><span class="lineNum">     976 </span>            :  *****************************************************************************/</a>
<span class="lineNum">     977 </span>            : void
<span class="lineNum">     978 </span><span class="lineNoCov">          0 : ixgb_clear_hw_cntrs(struct ixgb_hw *hw)</span>
<span class="lineNum">     979 </span>            : {
<span class="lineNum">     980 </span><span class="lineNoCov">          0 :         volatile uint32_t temp_reg;</span>
<span class="lineNum">     981 </span>            : 
<span class="lineNum">     982 </span>            :         DEBUGFUNC(&quot;ixgb_clear_hw_cntrs&quot;);
<span class="lineNum">     983 </span>            : 
<span class="lineNum">     984 </span>            :         /* if we are stopped or resetting exit gracefully */
<span class="lineNum">     985 </span><span class="lineNoCov">          0 :         if(hw-&gt;adapter_stopped) {</span>
<span class="lineNum">     986 </span>            :                 DEBUGOUT(&quot;Exiting because the adapter is stopped!!!\n&quot;);
<span class="lineNum">     987 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     988 </span>            :         }
<span class="lineNum">     989 </span>            : 
<span class="lineNum">     990 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, TPRL);</span>
<span class="lineNum">     991 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, TPRH);</span>
<span class="lineNum">     992 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, GPRCL);</span>
<span class="lineNum">     993 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, GPRCH);</span>
<span class="lineNum">     994 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, BPRCL);</span>
<span class="lineNum">     995 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, BPRCH);</span>
<span class="lineNum">     996 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, MPRCL);</span>
<span class="lineNum">     997 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, MPRCH);</span>
<span class="lineNum">     998 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, UPRCL);</span>
<span class="lineNum">     999 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, UPRCH);</span>
<span class="lineNum">    1000 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, VPRCL);</span>
<span class="lineNum">    1001 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, VPRCH);</span>
<span class="lineNum">    1002 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, JPRCL);</span>
<span class="lineNum">    1003 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, JPRCH);</span>
<span class="lineNum">    1004 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, GORCL);</span>
<span class="lineNum">    1005 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, GORCH);</span>
<span class="lineNum">    1006 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, TORL);</span>
<span class="lineNum">    1007 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, TORH);</span>
<span class="lineNum">    1008 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, RNBC);</span>
<span class="lineNum">    1009 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, RUC);</span>
<span class="lineNum">    1010 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, ROC);</span>
<span class="lineNum">    1011 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, RLEC);</span>
<span class="lineNum">    1012 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, CRCERRS);</span>
<span class="lineNum">    1013 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, ICBC);</span>
<span class="lineNum">    1014 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, ECBC);</span>
<span class="lineNum">    1015 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, MPC);</span>
<span class="lineNum">    1016 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, TPTL);</span>
<span class="lineNum">    1017 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, TPTH);</span>
<span class="lineNum">    1018 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, GPTCL);</span>
<span class="lineNum">    1019 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, GPTCH);</span>
<span class="lineNum">    1020 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, BPTCL);</span>
<span class="lineNum">    1021 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, BPTCH);</span>
<span class="lineNum">    1022 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, MPTCL);</span>
<span class="lineNum">    1023 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, MPTCH);</span>
<span class="lineNum">    1024 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, UPTCL);</span>
<span class="lineNum">    1025 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, UPTCH);</span>
<span class="lineNum">    1026 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, VPTCL);</span>
<span class="lineNum">    1027 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, VPTCH);</span>
<span class="lineNum">    1028 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, JPTCL);</span>
<span class="lineNum">    1029 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, JPTCH);</span>
<span class="lineNum">    1030 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, GOTCL);</span>
<span class="lineNum">    1031 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, GOTCH);</span>
<span class="lineNum">    1032 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, TOTL);</span>
<span class="lineNum">    1033 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, TOTH);</span>
<span class="lineNum">    1034 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, DC);</span>
<span class="lineNum">    1035 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, PLT64C);</span>
<span class="lineNum">    1036 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, TSCTC);</span>
<span class="lineNum">    1037 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, TSCTFC);</span>
<span class="lineNum">    1038 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, IBIC);</span>
<span class="lineNum">    1039 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, RFC);</span>
<span class="lineNum">    1040 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, LFC);</span>
<span class="lineNum">    1041 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, PFRC);</span>
<span class="lineNum">    1042 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, PFTC);</span>
<span class="lineNum">    1043 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, MCFRC);</span>
<span class="lineNum">    1044 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, MCFTC);</span>
<span class="lineNum">    1045 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, XONRXC);</span>
<span class="lineNum">    1046 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, XONTXC);</span>
<span class="lineNum">    1047 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, XOFFRXC);</span>
<span class="lineNum">    1048 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, XOFFTXC);</span>
<span class="lineNum">    1049 </span><span class="lineNoCov">          0 :         temp_reg = IXGB_READ_REG(hw, RJC);</span>
<span class="lineNum">    1050 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    1051 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1052 </span>            : 
<span class="lineNum">    1053 </span>            : /******************************************************************************
<span class="lineNum">    1054 </span>            :  * Turns on the software controllable LED
<span class="lineNum">    1055 </span>            :  *
<span class="lineNum">    1056 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="1057"><span class="lineNum">    1057 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    1058 </span>            : void
<span class="lineNum">    1059 </span><span class="lineNoCov">          0 : ixgb_led_on(struct ixgb_hw *hw)</span>
<span class="lineNum">    1060 </span>            : {
<span class="lineNum">    1061 </span><span class="lineNoCov">          0 :         uint32_t ctrl0_reg = IXGB_READ_REG(hw, CTRL0);</span>
<span class="lineNum">    1062 </span>            : 
<span class="lineNum">    1063 </span>            :         /* To turn on the LED, clear software-definable pin 0 (SDP0). */
<span class="lineNum">    1064 </span><span class="lineNoCov">          0 :         ctrl0_reg &amp;= ~IXGB_CTRL0_SDP0;</span>
<span class="lineNum">    1065 </span><span class="lineNoCov">          0 :         IXGB_WRITE_REG(hw, CTRL0, ctrl0_reg);</span>
<span class="lineNum">    1066 </span>            :         return;
<span class="lineNum">    1067 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1068 </span>            : 
<span class="lineNum">    1069 </span>            : /******************************************************************************
<span class="lineNum">    1070 </span>            :  * Turns off the software controllable LED
<span class="lineNum">    1071 </span>            :  *
<span class="lineNum">    1072 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="1073"><span class="lineNum">    1073 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    1074 </span>            : void
<span class="lineNum">    1075 </span><span class="lineNoCov">          0 : ixgb_led_off(struct ixgb_hw *hw)</span>
<span class="lineNum">    1076 </span>            : {
<span class="lineNum">    1077 </span><span class="lineNoCov">          0 :         uint32_t ctrl0_reg = IXGB_READ_REG(hw, CTRL0);</span>
<span class="lineNum">    1078 </span>            : 
<span class="lineNum">    1079 </span>            :         /* To turn off the LED, set software-definable pin 0 (SDP0). */
<span class="lineNum">    1080 </span><span class="lineNoCov">          0 :         ctrl0_reg |= IXGB_CTRL0_SDP0;</span>
<span class="lineNum">    1081 </span><span class="lineNoCov">          0 :         IXGB_WRITE_REG(hw, CTRL0, ctrl0_reg);</span>
<span class="lineNum">    1082 </span>            :         return;
<span class="lineNum">    1083 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1084 </span>            : 
<span class="lineNum">    1085 </span>            : /******************************************************************************
<span class="lineNum">    1086 </span>            :  * Gets the current PCI bus type, speed, and width of the hardware
<span class="lineNum">    1087 </span>            :  *
<span class="lineNum">    1088 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="1089"><span class="lineNum">    1089 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    1090 </span>            : static void
<span class="lineNum">    1091 </span><span class="lineNoCov">          0 : ixgb_get_bus_info(struct ixgb_hw *hw)</span>
<span class="lineNum">    1092 </span>            : {
<span class="lineNum">    1093 </span>            :         uint32_t status_reg;
<span class="lineNum">    1094 </span>            : 
<span class="lineNum">    1095 </span><span class="lineNoCov">          0 :         status_reg = IXGB_READ_REG(hw, STATUS);</span>
<span class="lineNum">    1096 </span>            : 
<span class="lineNum">    1097 </span><span class="lineNoCov">          0 :         hw-&gt;bus.type =</span>
<span class="lineNum">    1098 </span><span class="lineNoCov">          0 :                 (status_reg &amp; IXGB_STATUS_PCIX_MODE) ? ixgb_bus_type_pcix :</span>
<span class="lineNum">    1099 </span>            :                 ixgb_bus_type_pci;
<span class="lineNum">    1100 </span>            : 
<span class="lineNum">    1101 </span><span class="lineNoCov">          0 :         if(hw-&gt;bus.type == ixgb_bus_type_pci) {</span>
<span class="lineNum">    1102 </span><span class="lineNoCov">          0 :                 hw-&gt;bus.speed =</span>
<span class="lineNum">    1103 </span><span class="lineNoCov">          0 :                         (status_reg &amp; IXGB_STATUS_PCI_SPD) ? ixgb_bus_speed_66 :</span>
<span class="lineNum">    1104 </span>            :                         ixgb_bus_speed_33;
<span class="lineNum">    1105 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1106 </span><span class="lineNoCov">          0 :                 switch(status_reg &amp; IXGB_STATUS_PCIX_SPD_MASK) {</span>
<span class="lineNum">    1107 </span>            :                 case IXGB_STATUS_PCIX_SPD_66:
<span class="lineNum">    1108 </span><span class="lineNoCov">          0 :                         hw-&gt;bus.speed = ixgb_bus_speed_66;</span>
<span class="lineNum">    1109 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1110 </span>            :                 case IXGB_STATUS_PCIX_SPD_100:
<span class="lineNum">    1111 </span><span class="lineNoCov">          0 :                         hw-&gt;bus.speed = ixgb_bus_speed_100;</span>
<span class="lineNum">    1112 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1113 </span>            :                 case IXGB_STATUS_PCIX_SPD_133:
<span class="lineNum">    1114 </span><span class="lineNoCov">          0 :                         hw-&gt;bus.speed = ixgb_bus_speed_133;</span>
<span class="lineNum">    1115 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1116 </span>            :                 default:
<span class="lineNum">    1117 </span><span class="lineNoCov">          0 :                         hw-&gt;bus.speed = ixgb_bus_speed_reserved;</span>
<span class="lineNum">    1118 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1119 </span>            :                 }
<span class="lineNum">    1120 </span>            :         }
<span class="lineNum">    1121 </span>            : 
<span class="lineNum">    1122 </span><span class="lineNoCov">          0 :         hw-&gt;bus.width =</span>
<span class="lineNum">    1123 </span><span class="lineNoCov">          0 :                 (status_reg &amp; IXGB_STATUS_BUS64) ? ixgb_bus_width_64 :</span>
<span class="lineNum">    1124 </span>            :                 ixgb_bus_width_32;
<span class="lineNum">    1125 </span>            : 
<span class="lineNum">    1126 </span>            :         return;
<span class="lineNum">    1127 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1128 </span>            : 
<span class="lineNum">    1129 </span>            : /******************************************************************************
<span class="lineNum">    1130 </span>            :  * Tests a MAC address to ensure it is a valid Individual Address
<span class="lineNum">    1131 </span>            :  *
<span class="lineNum">    1132 </span>            :  * mac_addr - pointer to MAC address.
<span class="lineNum">    1133 </span>            :  *
<a name="1134"><span class="lineNum">    1134 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    1135 </span>            : boolean_t
<span class="lineNum">    1136 </span><span class="lineNoCov">          0 : mac_addr_valid(uint8_t *mac_addr)</span>
<span class="lineNum">    1137 </span>            : {
<span class="lineNum">    1138 </span>            :         boolean_t is_valid = TRUE;
<span class="lineNum">    1139 </span>            : 
<span class="lineNum">    1140 </span>            :         DEBUGFUNC(&quot;mac_addr_valid&quot;);
<span class="lineNum">    1141 </span>            : 
<span class="lineNum">    1142 </span>            :         /* Make sure it is not a multicast address */
<span class="lineNum">    1143 </span><span class="lineNoCov">          0 :         if(IS_MULTICAST(mac_addr)) {</span>
<span class="lineNum">    1144 </span>            :                 DEBUGOUT(&quot;MAC address is multicast\n&quot;);
<span class="lineNum">    1145 </span>            :                 is_valid = FALSE;
<span class="lineNum">    1146 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1147 </span>            :         /* Not a broadcast address */
<span class="lineNum">    1148 </span><span class="lineNoCov">          0 :         else if(IS_BROADCAST(mac_addr)) {</span>
<span class="lineNum">    1149 </span>            :                 DEBUGOUT(&quot;MAC address is broadcast\n&quot;);
<span class="lineNum">    1150 </span>            :                 is_valid = FALSE;
<span class="lineNum">    1151 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1152 </span>            :         /* Reject the zero address */
<span class="lineNum">    1153 </span><span class="lineNoCov">          0 :         else if (mac_addr[0] == 0 &amp;&amp;</span>
<span class="lineNum">    1154 </span><span class="lineNoCov">          0 :                  mac_addr[1] == 0 &amp;&amp;</span>
<span class="lineNum">    1155 </span><span class="lineNoCov">          0 :                  mac_addr[2] == 0 &amp;&amp;</span>
<span class="lineNum">    1156 </span><span class="lineNoCov">          0 :                  mac_addr[3] == 0 &amp;&amp;</span>
<span class="lineNum">    1157 </span><span class="lineNoCov">          0 :                  mac_addr[4] == 0 &amp;&amp;</span>
<span class="lineNum">    1158 </span><span class="lineNoCov">          0 :                  mac_addr[5] == 0) {</span>
<span class="lineNum">    1159 </span>            :                 DEBUGOUT(&quot;MAC address is all zeros\n&quot;);
<span class="lineNum">    1160 </span>            :                 is_valid = FALSE;
<span class="lineNum">    1161 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1162 </span><span class="lineNoCov">          0 :         return (is_valid);</span>
<span class="lineNum">    1163 </span>            : }
<span class="lineNum">    1164 </span>            : 
<span class="lineNum">    1165 </span>            : /******************************************************************************
<span class="lineNum">    1166 </span>            :  * Resets the 10GbE link.  Waits the settle time and returns the state of
<span class="lineNum">    1167 </span>            :  * the link.
<span class="lineNum">    1168 </span>            :  *
<span class="lineNum">    1169 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="1170"><span class="lineNum">    1170 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    1171 </span>            : boolean_t
<span class="lineNum">    1172 </span><span class="lineNoCov">          0 : ixgb_link_reset(struct ixgb_hw *hw)</span>
<span class="lineNum">    1173 </span>            : {
<span class="lineNum">    1174 </span>            :         boolean_t link_status = FALSE;
<span class="lineNum">    1175 </span>            :         uint8_t wait_retries = MAX_RESET_ITERATIONS;
<span class="lineNum">    1176 </span>            :         uint8_t lrst_retries = MAX_RESET_ITERATIONS;
<span class="lineNum">    1177 </span>            : 
<span class="lineNum">    1178 </span><span class="lineNoCov">          0 :         do {</span>
<span class="lineNum">    1179 </span>            :                 /* Reset the link */
<span class="lineNum">    1180 </span><span class="lineNoCov">          0 :                 IXGB_WRITE_REG(hw, CTRL0,</span>
<span class="lineNum">    1181 </span>            :                                IXGB_READ_REG(hw, CTRL0) | IXGB_CTRL0_LRST);
<span class="lineNum">    1182 </span>            : 
<span class="lineNum">    1183 </span>            :                 /* Wait for link-up and lane re-alignment */
<span class="lineNum">    1184 </span><span class="lineNoCov">          0 :                 do {</span>
<span class="lineNum">    1185 </span><span class="lineNoCov">          0 :                         usec_delay(IXGB_DELAY_USECS_AFTER_LINK_RESET);</span>
<span class="lineNum">    1186 </span>            :                         link_status =
<span class="lineNum">    1187 </span><span class="lineNoCov">          0 :                                 ((IXGB_READ_REG(hw, STATUS) &amp; IXGB_STATUS_LU) &amp;&amp;</span>
<span class="lineNum">    1188 </span><span class="lineNoCov">          0 :                                  (IXGB_READ_REG(hw, XPCSS) &amp;</span>
<span class="lineNum">    1189 </span>            :                                   IXGB_XPCSS_ALIGN_STATUS)) ? TRUE : FALSE;
<span class="lineNum">    1190 </span><span class="lineNoCov">          0 :                 } while(!link_status &amp;&amp; --wait_retries);</span>
<span class="lineNum">    1191 </span>            : 
<span class="lineNum">    1192 </span><span class="lineNoCov">          0 :         } while(!link_status &amp;&amp; --lrst_retries);</span>
<span class="lineNum">    1193 </span>            : 
<span class="lineNum">    1194 </span><span class="lineNoCov">          0 :         return link_status;</span>
<span class="lineNum">    1195 </span>            : }
<span class="lineNum">    1196 </span>            : 
<span class="lineNum">    1197 </span>            : /******************************************************************************
<span class="lineNum">    1198 </span>            :  * Resets the 10GbE optics module.
<span class="lineNum">    1199 </span>            :  *
<span class="lineNum">    1200 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="1201"><span class="lineNum">    1201 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    1202 </span>            : void
<span class="lineNum">    1203 </span><span class="lineNoCov">          0 : ixgb_optics_reset(struct ixgb_hw *hw)</span>
<span class="lineNum">    1204 </span>            : {
<span class="lineNum">    1205 </span><span class="lineNoCov">          0 :         if(hw-&gt;phy_type == ixgb_phy_type_txn17401) {</span>
<span class="lineNum">    1206 </span>            :                 uint16_t mdio_reg;
<span class="lineNum">    1207 </span>            : 
<span class="lineNum">    1208 </span><span class="lineNoCov">          0 :                 ixgb_write_phy_reg(hw,</span>
<span class="lineNum">    1209 </span>            :                                    MDIO_PMA_PMD_CR1,
<span class="lineNum">    1210 </span>            :                                    IXGB_PHY_ADDRESS,
<span class="lineNum">    1211 </span>            :                                    MDIO_PMA_PMD_DID,
<span class="lineNum">    1212 </span>            :                                    MDIO_PMA_PMD_CR1_RESET);
<span class="lineNum">    1213 </span>            : 
<span class="lineNum">    1214 </span><span class="lineNoCov">          0 :                 mdio_reg = ixgb_read_phy_reg(hw,</span>
<span class="lineNum">    1215 </span>            :                                              MDIO_PMA_PMD_CR1,
<span class="lineNum">    1216 </span>            :                                              IXGB_PHY_ADDRESS,
<span class="lineNum">    1217 </span>            :                                              MDIO_PMA_PMD_DID);
<span class="lineNum">    1218 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1219 </span>            : 
<span class="lineNum">    1220 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    1221 </span>            : }
<span class="lineNum">    1222 </span>            : 
<span class="lineNum">    1223 </span>            : /******************************************************************************
<span class="lineNum">    1224 </span>            :  * Resets the 10GbE optics module for Sun variant NIC.
<span class="lineNum">    1225 </span>            :  *
<span class="lineNum">    1226 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    1227 </span>            :  *****************************************************************************/
<span class="lineNum">    1228 </span>            : 
<span class="lineNum">    1229 </span>            : #define IXGB_BCM8704_USER_PMD_TX_CTRL_REG       0xC803
<span class="lineNum">    1230 </span>            : #define IXGB_BCM8704_USER_PMD_TX_CTRL_REG_VAL   0x0164
<span class="lineNum">    1231 </span>            : #define IXGB_BCM8704_USER_CTRL_REG              0xC800
<span class="lineNum">    1232 </span>            : #define IXGB_BCM8704_USER_CTRL_REG_VAL          0x7FBF
<span class="lineNum">    1233 </span>            : #define IXGB_BCM8704_USER_DEV3_ADDR             0x0003
<span class="lineNum">    1234 </span>            : #define IXGB_SUN_PHY_ADDRESS                    0x0000
<span class="lineNum">    1235 </span>            : #define IXGB_SUN_PHY_RESET_DELAY                305
<a name="1236"><span class="lineNum">    1236 </span>            : </a>
<span class="lineNum">    1237 </span>            : static void
<span class="lineNum">    1238 </span><span class="lineNoCov">          0 : ixgb_optics_reset_bcm(struct ixgb_hw *hw)</span>
<span class="lineNum">    1239 </span>            : {
<span class="lineNum">    1240 </span><span class="lineNoCov">          0 :         uint32_t ctrl = IXGB_READ_REG(hw, CTRL0);</span>
<span class="lineNum">    1241 </span><span class="lineNoCov">          0 :         ctrl &amp;= ~IXGB_CTRL0_SDP2;</span>
<span class="lineNum">    1242 </span><span class="lineNoCov">          0 :         ctrl |= IXGB_CTRL0_SDP3;</span>
<span class="lineNum">    1243 </span><span class="lineNoCov">          0 :         IXGB_WRITE_REG(hw, CTRL0, ctrl);</span>
<span class="lineNum">    1244 </span>            : 
<span class="lineNum">    1245 </span>            :         /* SerDes needs extra delay */
<span class="lineNum">    1246 </span><span class="lineNoCov">          0 :         msec_delay(IXGB_SUN_PHY_RESET_DELAY);</span>
<span class="lineNum">    1247 </span>            : 
<span class="lineNum">    1248 </span>            :         /* Broadcom 7408L configuration */
<span class="lineNum">    1249 </span>            :         /* Reference clock config */
<span class="lineNum">    1250 </span><span class="lineNoCov">          0 :         ixgb_write_phy_reg(hw,</span>
<span class="lineNum">    1251 </span>            :                            IXGB_BCM8704_USER_PMD_TX_CTRL_REG,
<span class="lineNum">    1252 </span>            :                            IXGB_SUN_PHY_ADDRESS,
<span class="lineNum">    1253 </span>            :                            IXGB_BCM8704_USER_DEV3_ADDR,
<span class="lineNum">    1254 </span>            :                            IXGB_BCM8704_USER_PMD_TX_CTRL_REG_VAL);
<span class="lineNum">    1255 </span>            :         /* we must read the registers twice */
<span class="lineNum">    1256 </span><span class="lineNoCov">          0 :         ixgb_read_phy_reg(hw,</span>
<span class="lineNum">    1257 </span>            :                           IXGB_BCM8704_USER_PMD_TX_CTRL_REG,
<span class="lineNum">    1258 </span>            :                           IXGB_SUN_PHY_ADDRESS,
<span class="lineNum">    1259 </span>            :                           IXGB_BCM8704_USER_DEV3_ADDR);
<span class="lineNum">    1260 </span><span class="lineNoCov">          0 :         ixgb_read_phy_reg(hw,</span>
<span class="lineNum">    1261 </span>            :                           IXGB_BCM8704_USER_PMD_TX_CTRL_REG,
<span class="lineNum">    1262 </span>            :                           IXGB_SUN_PHY_ADDRESS,
<span class="lineNum">    1263 </span>            :                           IXGB_BCM8704_USER_DEV3_ADDR);
<span class="lineNum">    1264 </span>            : 
<span class="lineNum">    1265 </span><span class="lineNoCov">          0 :         ixgb_write_phy_reg(hw,</span>
<span class="lineNum">    1266 </span>            :                            IXGB_BCM8704_USER_CTRL_REG,
<span class="lineNum">    1267 </span>            :                            IXGB_SUN_PHY_ADDRESS,
<span class="lineNum">    1268 </span>            :                            IXGB_BCM8704_USER_DEV3_ADDR,
<span class="lineNum">    1269 </span>            :                            IXGB_BCM8704_USER_CTRL_REG_VAL);
<span class="lineNum">    1270 </span><span class="lineNoCov">          0 :         ixgb_read_phy_reg(hw,</span>
<span class="lineNum">    1271 </span>            :                           IXGB_BCM8704_USER_CTRL_REG,
<span class="lineNum">    1272 </span>            :                           IXGB_SUN_PHY_ADDRESS,
<span class="lineNum">    1273 </span>            :                           IXGB_BCM8704_USER_DEV3_ADDR);
<span class="lineNum">    1274 </span><span class="lineNoCov">          0 :         ixgb_read_phy_reg(hw,</span>
<span class="lineNum">    1275 </span>            :                           IXGB_BCM8704_USER_CTRL_REG,
<span class="lineNum">    1276 </span>            :                           IXGB_SUN_PHY_ADDRESS,
<span class="lineNum">    1277 </span>            :                           IXGB_BCM8704_USER_DEV3_ADDR);
<span class="lineNum">    1278 </span>            : 
<span class="lineNum">    1279 </span>            :         /* SerDes needs extra delay */
<span class="lineNum">    1280 </span><span class="lineNoCov">          0 :         msec_delay(IXGB_SUN_PHY_RESET_DELAY);</span>
<span class="lineNum">    1281 </span>            : 
<span class="lineNum">    1282 </span>            :         return;
<span class="lineNum">    1283 </span><span class="lineNoCov">          0 : } </span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
