{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Full Version " "Info: Version 10.1 Build 153 11/29/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 14:29:35 2011 " "Info: Processing started: Wed Nov 02 14:29:35 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab10_11 -c Lab10_11 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab10_11 -c Lab10_11" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpe112/lab10-11-solns/selector.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cpe112/lab10-11-solns/selector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Selector " "Info: Found entity 1: Selector" {  } { { "../Lab10-11-solns/Selector.bdf" "" { Schematic "S:/Cpe112/Lab10-11-solns/Selector.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpe112/lab10-11-solns/le.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cpe112/lab10-11-solns/le.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LE " "Info: Found entity 1: LE" {  } { { "../Lab10-11-solns/LE.bdf" "" { Schematic "S:/Cpe112/Lab10-11-solns/LE.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpe112/lab10-11-solns/lab10.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cpe112/lab10-11-solns/lab10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab10 " "Info: Found entity 1: Lab10" {  } { { "../Lab10-11-solns/Lab10.bdf" "" { Schematic "S:/Cpe112/Lab10-11-solns/Lab10.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpe112/lab10-11-solns/fulladd.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cpe112/lab10-11-solns/fulladd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Fulladd " "Info: Found entity 1: Fulladd" {  } { { "../Lab10-11-solns/Fulladd.bdf" "" { Schematic "S:/Cpe112/Lab10-11-solns/Fulladd.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpe112/lab10-11-solns/bit4sel.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cpe112/lab10-11-solns/bit4sel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Bit4Sel " "Info: Found entity 1: Bit4Sel" {  } { { "../Lab10-11-solns/Bit4Sel.bdf" "" { Schematic "S:/Cpe112/Lab10-11-solns/Bit4Sel.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpe112/lab10-11-solns/bit2sel.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cpe112/lab10-11-solns/bit2sel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Bit2Sel " "Info: Found entity 1: Bit2Sel" {  } { { "../Lab10-11-solns/Bit2Sel.bdf" "" { Schematic "S:/Cpe112/Lab10-11-solns/Bit2Sel.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpe112/lab10-11-solns/alu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cpe112/lab10-11-solns/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "../Lab10-11-solns/ALU.bdf" "" { Schematic "S:/Cpe112/Lab10-11-solns/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpe112/lab10-11-solns/ae.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cpe112/lab10-11-solns/ae.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AE " "Info: Found entity 1: AE" {  } { { "../Lab10-11-solns/AE.bdf" "" { Schematic "S:/Cpe112/Lab10-11-solns/AE.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpe112/lab10-11-solns/accumulator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cpe112/lab10-11-solns/accumulator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Accumulator " "Info: Found entity 1: Accumulator" {  } { { "../Lab10-11-solns/Accumulator.bdf" "" { Schematic "S:/Cpe112/Lab10-11-solns/Accumulator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab10 " "Info: Elaborating entity \"Lab10\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst1 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst1\"" {  } { { "../Lab10-11-solns/Lab10.bdf" "inst1" { Schematic "S:/Cpe112/Lab10-11-solns/Lab10.bdf" { { 288 416 544 416 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fulladd ALU:inst1\|Fulladd:inst15 " "Info: Elaborating entity \"Fulladd\" for hierarchy \"ALU:inst1\|Fulladd:inst15\"" {  } { { "../Lab10-11-solns/ALU.bdf" "inst15" { Schematic "S:/Cpe112/Lab10-11-solns/ALU.bdf" { { 864 584 680 960 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LE ALU:inst1\|LE:inst13 " "Info: Elaborating entity \"LE\" for hierarchy \"ALU:inst1\|LE:inst13\"" {  } { { "../Lab10-11-solns/ALU.bdf" "inst13" { Schematic "S:/Cpe112/Lab10-11-solns/ALU.bdf" { { 864 408 504 992 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AE ALU:inst1\|AE:inst14 " "Info: Elaborating entity \"AE\" for hierarchy \"ALU:inst1\|AE:inst14\"" {  } { { "../Lab10-11-solns/ALU.bdf" "inst14" { Schematic "S:/Cpe112/Lab10-11-solns/ALU.bdf" { { 992 408 504 1120 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selector Selector:inst " "Info: Elaborating entity \"Selector\" for hierarchy \"Selector:inst\"" {  } { { "../Lab10-11-solns/Lab10.bdf" "inst" { Schematic "S:/Cpe112/Lab10-11-solns/Lab10.bdf" { { 56 384 480 200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit2Sel Selector:inst\|Bit2Sel:inst3 " "Info: Elaborating entity \"Bit2Sel\" for hierarchy \"Selector:inst\|Bit2Sel:inst3\"" {  } { { "../Lab10-11-solns/Selector.bdf" "inst3" { Schematic "S:/Cpe112/Lab10-11-solns/Selector.bdf" { { 280 616 712 376 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Accumulator Accumulator:inst3 " "Info: Elaborating entity \"Accumulator\" for hierarchy \"Accumulator:inst3\"" {  } { { "../Lab10-11-solns/Lab10.bdf" "inst3" { Schematic "S:/Cpe112/Lab10-11-solns/Lab10.bdf" { { 520 416 576 640 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit4Sel Accumulator:inst3\|Bit4Sel:inst3 " "Info: Elaborating entity \"Bit4Sel\" for hierarchy \"Accumulator:inst3\|Bit4Sel:inst3\"" {  } { { "../Lab10-11-solns/Accumulator.bdf" "inst3" { Schematic "S:/Cpe112/Lab10-11-solns/Accumulator.bdf" { { 208 680 840 304 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Info: Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Info: Implemented 37 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "259 " "Info: Peak virtual memory: 259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 02 14:29:38 2011 " "Info: Processing ended: Wed Nov 02 14:29:38 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
