# do TopDE.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:33 on Oct 19,2020
# vlog -work work TopDE.vo 
# -- Compiling module decoder7
# 
# Top level modules:
# 	decoder7
# End time: 14:12:33 on Oct 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:33 on Oct 19,2020
# vlog -work work decoder7.vwf.vt 
# -- Compiling module decoder7_vlg_vec_tst
# 
# Top level modules:
# 	decoder7_vlg_vec_tst
# End time: 14:12:34 on Oct 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.decoder7_vlg_vec_tst 
# Start time: 14:12:34 on Oct 19,2020
# Loading work.decoder7_vlg_vec_tst
# Loading work.decoder7
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_clkena
# Loading altera_ver.dffeas
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : decoder7.vwf.vt(46)
#    Time: 320 ns  Iteration: 0  Instance: /decoder7_vlg_vec_tst
# End time: 14:12:35 on Oct 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
