xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../ibert_7series_gtp_0_example.srcs/sources_1/ip/ibert_7series_gtp_0/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../ibert_7series_gtp_0_example.srcs/sources_1/ip/ibert_7series_gtp_0/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
