// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Matrix_Vector_Activa_5_HH_
#define _Matrix_Vector_Activa_5_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "BlackBoxJam_mux_6OgC.h"

namespace ap_rtl {

struct Matrix_Vector_Activa_5 : public sc_module {
    // Port declarations 28
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<4> > in_V_V_dout;
    sc_in< sc_logic > in_V_V_empty_n;
    sc_out< sc_logic > in_V_V_read;
    sc_out< sc_lv<1> > out_V_V_din;
    sc_in< sc_logic > out_V_V_full_n;
    sc_out< sc_logic > out_V_V_write;
    sc_in< sc_lv<32> > reps_dout;
    sc_in< sc_logic > reps_empty_n;
    sc_out< sc_logic > reps_read;
    sc_out< sc_lv<32> > reps_out_din;
    sc_in< sc_logic > reps_out_full_n;
    sc_out< sc_logic > reps_out_write;
    sc_out< sc_lv<15> > weights6_m_weights_V_address0;
    sc_out< sc_logic > weights6_m_weights_V_ce0;
    sc_in< sc_lv<4> > weights6_m_weights_V_q0;
    sc_out< sc_lv<9> > threshs6_m_threshold_address0;
    sc_out< sc_logic > threshs6_m_threshold_ce0;
    sc_in< sc_lv<16> > threshs6_m_threshold_q0;


    // Module declarations
    Matrix_Vector_Activa_5(sc_module_name name);
    SC_HAS_PROCESS(Matrix_Vector_Activa_5);

    ~Matrix_Vector_Activa_5();

    sc_trace_file* mVcdFile;

    BlackBoxJam_mux_6OgC<1,1,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,6,4>* BlackBoxJam_mux_6OgC_U361;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > in_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond_i_reg_2033;
    sc_signal< sc_lv<1> > tmp_i_reg_2042;
    sc_signal< sc_logic > out_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<1> > tmp_36_i_reg_2060;
    sc_signal< sc_lv<1> > tmp_36_i_reg_2060_pp0_iter5_reg;
    sc_signal< sc_logic > reps_blk_n;
    sc_signal< sc_logic > reps_out_blk_n;
    sc_signal< sc_lv<32> > i_i_reg_519;
    sc_signal< sc_lv<32> > tmp_1254_fu_670_p2;
    sc_signal< sc_lv<32> > tmp_1254_reg_2028;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<1> > exitcond_i_fu_686_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_predicate_op183_read_state3;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_i_reg_2033_pp0_iter1_reg;
    sc_signal< sc_lv<32> > i_fu_691_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > tmp_i_fu_700_p2;
    sc_signal< sc_lv<1> > tmp_i_reg_2042_pp0_iter1_reg;
    sc_signal< sc_lv<6> > tmp_1256_fu_709_p1;
    sc_signal< sc_lv<6> > tmp_1256_reg_2046;
    sc_signal< sc_lv<6> > tmp_1255_fu_713_p1;
    sc_signal< sc_lv<6> > tmp_1255_reg_2051;
    sc_signal< sc_lv<1> > tmp_34_i_fu_720_p2;
    sc_signal< sc_lv<1> > tmp_34_i_reg_2055;
    sc_signal< sc_lv<1> > tmp_34_i_reg_2055_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_34_i_reg_2055_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_34_i_reg_2055_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_36_i_fu_732_p2;
    sc_signal< sc_lv<1> > tmp_36_i_reg_2060_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_36_i_reg_2060_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_36_i_reg_2060_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_36_i_reg_2060_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_38_i_fu_757_p2;
    sc_signal< sc_lv<1> > tmp_38_i_reg_2069;
    sc_signal< sc_lv<4> > inElem_V_4_fu_968_p66;
    sc_signal< sc_lv<4> > inElem_V_4_reg_2074;
    sc_signal< sc_lv<16> > threshs6_m_threshold_2_reg_2152;
    sc_signal< sc_lv<16> > threshs6_m_threshold_2_reg_2152_pp0_iter2_reg;
    sc_signal< sc_lv<16> > threshs6_m_threshold_2_reg_2152_pp0_iter3_reg;
    sc_signal< sc_lv<16> > threshs6_m_threshold_2_reg_2152_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_126_i_fu_1466_p2;
    sc_signal< sc_lv<1> > tmp_126_i_reg_2157;
    sc_signal< sc_lv<1> > tmp_126_1_i_fu_1494_p2;
    sc_signal< sc_lv<1> > tmp_126_1_i_reg_2162;
    sc_signal< sc_lv<1> > tmp_126_1_i_reg_2162_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_126_2_i_fu_1522_p2;
    sc_signal< sc_lv<1> > tmp_126_2_i_reg_2167;
    sc_signal< sc_lv<1> > tmp_126_3_i_fu_1550_p2;
    sc_signal< sc_lv<1> > tmp_126_3_i_reg_2172;
    sc_signal< sc_lv<2> > tmp71_fu_1571_p2;
    sc_signal< sc_lv<2> > tmp71_reg_2177;
    sc_signal< sc_lv<16> > p_y_V_read_assign_fu_1599_p2;
    sc_signal< sc_lv<16> > p_y_V_read_assign_reg_2182;
    sc_signal< sc_lv<1> > outElem_m_val_V_fu_1610_p2;
    sc_signal< sc_lv<1> > outElem_m_val_V_reg_2187;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<4> > ap_phi_mux_act_m_val_V_phi_fu_533_p130;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_act_m_val_V_reg_530;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter1_act_m_val_V_reg_530;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter2_act_m_val_V_reg_530;
    sc_signal< sc_lv<64> > tmp_37_i_fu_746_p1;
    sc_signal< sc_lv<64> > tmp_35_i_fu_1424_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<16> > accu_V_0_0_i_fu_194;
    sc_signal< sc_lv<32> > tile_assign_fu_198;
    sc_signal< sc_lv<32> > tile_fu_1429_p2;
    sc_signal< sc_lv<32> > tile_2_fu_1440_p3;
    sc_signal< sc_lv<32> > sf_4_fu_202;
    sc_signal< sc_lv<32> > sf_fu_726_p2;
    sc_signal< sc_lv<4> > tmp_V_fu_206;
    sc_signal< sc_lv<4> > tmp_V_175_fu_210;
    sc_signal< sc_lv<4> > tmp_V_176_fu_214;
    sc_signal< sc_lv<4> > tmp_V_177_fu_218;
    sc_signal< sc_lv<4> > tmp_V_178_fu_222;
    sc_signal< sc_lv<4> > tmp_V_179_fu_226;
    sc_signal< sc_lv<4> > tmp_V_180_fu_230;
    sc_signal< sc_lv<4> > tmp_V_181_fu_234;
    sc_signal< sc_lv<4> > tmp_V_182_fu_238;
    sc_signal< sc_lv<4> > tmp_V_183_fu_242;
    sc_signal< sc_lv<4> > tmp_V_184_fu_246;
    sc_signal< sc_lv<4> > tmp_V_185_fu_250;
    sc_signal< sc_lv<4> > tmp_V_186_fu_254;
    sc_signal< sc_lv<4> > tmp_V_187_fu_258;
    sc_signal< sc_lv<4> > tmp_V_188_fu_262;
    sc_signal< sc_lv<4> > tmp_V_189_fu_266;
    sc_signal< sc_lv<4> > tmp_V_190_fu_270;
    sc_signal< sc_lv<4> > tmp_V_191_fu_274;
    sc_signal< sc_lv<4> > tmp_V_192_fu_278;
    sc_signal< sc_lv<4> > tmp_V_193_fu_282;
    sc_signal< sc_lv<4> > tmp_V_194_fu_286;
    sc_signal< sc_lv<4> > tmp_V_195_fu_290;
    sc_signal< sc_lv<4> > tmp_V_196_fu_294;
    sc_signal< sc_lv<4> > tmp_V_197_fu_298;
    sc_signal< sc_lv<4> > tmp_V_198_fu_302;
    sc_signal< sc_lv<4> > tmp_V_199_fu_306;
    sc_signal< sc_lv<4> > tmp_V_200_fu_310;
    sc_signal< sc_lv<4> > tmp_V_201_fu_314;
    sc_signal< sc_lv<4> > tmp_V_202_fu_318;
    sc_signal< sc_lv<4> > tmp_V_203_fu_322;
    sc_signal< sc_lv<4> > tmp_V_204_fu_326;
    sc_signal< sc_lv<4> > tmp_V_205_fu_330;
    sc_signal< sc_lv<4> > tmp_V_206_fu_334;
    sc_signal< sc_lv<4> > tmp_V_207_fu_338;
    sc_signal< sc_lv<4> > tmp_V_208_fu_342;
    sc_signal< sc_lv<4> > tmp_V_209_fu_346;
    sc_signal< sc_lv<4> > tmp_V_210_fu_350;
    sc_signal< sc_lv<4> > tmp_V_211_fu_354;
    sc_signal< sc_lv<4> > tmp_V_212_fu_358;
    sc_signal< sc_lv<4> > tmp_V_213_fu_362;
    sc_signal< sc_lv<4> > tmp_V_214_fu_366;
    sc_signal< sc_lv<4> > tmp_V_215_fu_370;
    sc_signal< sc_lv<4> > tmp_V_216_fu_374;
    sc_signal< sc_lv<4> > tmp_V_217_fu_378;
    sc_signal< sc_lv<4> > tmp_V_218_fu_382;
    sc_signal< sc_lv<4> > tmp_V_219_fu_386;
    sc_signal< sc_lv<4> > tmp_V_220_fu_390;
    sc_signal< sc_lv<4> > tmp_V_221_fu_394;
    sc_signal< sc_lv<4> > tmp_V_222_fu_398;
    sc_signal< sc_lv<4> > tmp_V_223_fu_402;
    sc_signal< sc_lv<4> > tmp_V_224_fu_406;
    sc_signal< sc_lv<4> > tmp_V_225_fu_410;
    sc_signal< sc_lv<4> > tmp_V_226_fu_414;
    sc_signal< sc_lv<4> > tmp_V_227_fu_418;
    sc_signal< sc_lv<4> > tmp_V_228_fu_422;
    sc_signal< sc_lv<4> > tmp_V_229_fu_426;
    sc_signal< sc_lv<4> > tmp_V_230_fu_430;
    sc_signal< sc_lv<4> > tmp_V_231_fu_434;
    sc_signal< sc_lv<4> > tmp_V_232_fu_438;
    sc_signal< sc_lv<4> > tmp_V_233_fu_442;
    sc_signal< sc_lv<4> > tmp_V_234_fu_446;
    sc_signal< sc_lv<4> > tmp_V_235_fu_450;
    sc_signal< sc_lv<4> > tmp_V_236_fu_454;
    sc_signal< sc_lv<4> > tmp_V_237_fu_458;
    sc_signal< sc_lv<32> > nf_assign_fu_462;
    sc_signal< sc_lv<32> > nf_2_fu_763_p3;
    sc_signal< sc_lv<32> > nf_fu_751_p2;
    sc_signal< sc_lv<1> > tmp_1258_fu_1456_p1;
    sc_signal< sc_lv<1> > tmp_1257_fu_1452_p1;
    sc_signal< sc_lv<1> > tmp_fu_1460_p2;
    sc_signal< sc_lv<1> > tmp_1260_fu_1480_p3;
    sc_signal< sc_lv<1> > tmp_1259_fu_1472_p3;
    sc_signal< sc_lv<1> > tmp65_fu_1488_p2;
    sc_signal< sc_lv<1> > tmp_1262_fu_1508_p3;
    sc_signal< sc_lv<1> > tmp_1261_fu_1500_p3;
    sc_signal< sc_lv<1> > tmp66_fu_1516_p2;
    sc_signal< sc_lv<1> > tmp_1264_fu_1536_p3;
    sc_signal< sc_lv<1> > tmp_1263_fu_1528_p3;
    sc_signal< sc_lv<1> > tmp69_fu_1544_p2;
    sc_signal< sc_lv<2> > tmp_127_3_i_cast_fu_1562_p1;
    sc_signal< sc_lv<2> > tmp_127_i_cast_fu_1556_p1;
    sc_signal< sc_lv<2> > tmp_127_2_i_cast_fu_1559_p1;
    sc_signal< sc_lv<2> > tmp72_fu_1565_p2;
    sc_signal< sc_lv<16> > tmp_127_1_i_fu_1587_p1;
    sc_signal< sc_lv<16> > res_V_fu_1580_p3;
    sc_signal< sc_lv<16> > tmp70_fu_1590_p2;
    sc_signal< sc_lv<16> > tmp71_cast_fu_1596_p1;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state9;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<6> ap_const_lv6_3F;
    static const sc_lv<6> ap_const_lv6_3E;
    static const sc_lv<6> ap_const_lv6_3D;
    static const sc_lv<6> ap_const_lv6_3C;
    static const sc_lv<6> ap_const_lv6_3B;
    static const sc_lv<6> ap_const_lv6_3A;
    static const sc_lv<6> ap_const_lv6_39;
    static const sc_lv<6> ap_const_lv6_38;
    static const sc_lv<6> ap_const_lv6_37;
    static const sc_lv<6> ap_const_lv6_36;
    static const sc_lv<6> ap_const_lv6_35;
    static const sc_lv<6> ap_const_lv6_34;
    static const sc_lv<6> ap_const_lv6_33;
    static const sc_lv<6> ap_const_lv6_32;
    static const sc_lv<6> ap_const_lv6_31;
    static const sc_lv<6> ap_const_lv6_30;
    static const sc_lv<6> ap_const_lv6_2F;
    static const sc_lv<6> ap_const_lv6_2E;
    static const sc_lv<6> ap_const_lv6_2D;
    static const sc_lv<6> ap_const_lv6_2C;
    static const sc_lv<6> ap_const_lv6_2B;
    static const sc_lv<6> ap_const_lv6_2A;
    static const sc_lv<6> ap_const_lv6_29;
    static const sc_lv<6> ap_const_lv6_28;
    static const sc_lv<6> ap_const_lv6_27;
    static const sc_lv<6> ap_const_lv6_26;
    static const sc_lv<6> ap_const_lv6_25;
    static const sc_lv<6> ap_const_lv6_24;
    static const sc_lv<6> ap_const_lv6_23;
    static const sc_lv<6> ap_const_lv6_22;
    static const sc_lv<6> ap_const_lv6_21;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_1F;
    static const sc_lv<6> ap_const_lv6_1E;
    static const sc_lv<6> ap_const_lv6_1D;
    static const sc_lv<6> ap_const_lv6_1C;
    static const sc_lv<6> ap_const_lv6_1B;
    static const sc_lv<6> ap_const_lv6_1A;
    static const sc_lv<6> ap_const_lv6_19;
    static const sc_lv<6> ap_const_lv6_18;
    static const sc_lv<6> ap_const_lv6_17;
    static const sc_lv<6> ap_const_lv6_16;
    static const sc_lv<6> ap_const_lv6_15;
    static const sc_lv<6> ap_const_lv6_14;
    static const sc_lv<6> ap_const_lv6_13;
    static const sc_lv<6> ap_const_lv6_12;
    static const sc_lv<6> ap_const_lv6_11;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<6> ap_const_lv6_F;
    static const sc_lv<6> ap_const_lv6_E;
    static const sc_lv<6> ap_const_lv6_D;
    static const sc_lv<6> ap_const_lv6_C;
    static const sc_lv<6> ap_const_lv6_B;
    static const sc_lv<6> ap_const_lv6_A;
    static const sc_lv<6> ap_const_lv6_9;
    static const sc_lv<6> ap_const_lv6_8;
    static const sc_lv<6> ap_const_lv6_7;
    static const sc_lv<6> ap_const_lv6_6;
    static const sc_lv<6> ap_const_lv6_5;
    static const sc_lv<6> ap_const_lv6_4;
    static const sc_lv<6> ap_const_lv6_3;
    static const sc_lv<6> ap_const_lv6_2;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_200;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<16> ap_const_lv16_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_act_m_val_V_phi_fu_533_p130();
    void thread_ap_phi_reg_pp0_iter0_act_m_val_V_reg_530();
    void thread_ap_predicate_op183_read_state3();
    void thread_ap_ready();
    void thread_exitcond_i_fu_686_p2();
    void thread_i_fu_691_p2();
    void thread_in_V_V_blk_n();
    void thread_in_V_V_read();
    void thread_internal_ap_ready();
    void thread_nf_2_fu_763_p3();
    void thread_nf_fu_751_p2();
    void thread_outElem_m_val_V_fu_1610_p2();
    void thread_out_V_V_blk_n();
    void thread_out_V_V_din();
    void thread_out_V_V_write();
    void thread_p_y_V_read_assign_fu_1599_p2();
    void thread_real_start();
    void thread_reps_blk_n();
    void thread_reps_out_blk_n();
    void thread_reps_out_din();
    void thread_reps_out_write();
    void thread_reps_read();
    void thread_res_V_fu_1580_p3();
    void thread_sf_fu_726_p2();
    void thread_start_out();
    void thread_start_write();
    void thread_threshs6_m_threshold_address0();
    void thread_threshs6_m_threshold_ce0();
    void thread_tile_2_fu_1440_p3();
    void thread_tile_fu_1429_p2();
    void thread_tmp65_fu_1488_p2();
    void thread_tmp66_fu_1516_p2();
    void thread_tmp69_fu_1544_p2();
    void thread_tmp70_fu_1590_p2();
    void thread_tmp71_cast_fu_1596_p1();
    void thread_tmp71_fu_1571_p2();
    void thread_tmp72_fu_1565_p2();
    void thread_tmp_1254_fu_670_p2();
    void thread_tmp_1255_fu_713_p1();
    void thread_tmp_1256_fu_709_p1();
    void thread_tmp_1257_fu_1452_p1();
    void thread_tmp_1258_fu_1456_p1();
    void thread_tmp_1259_fu_1472_p3();
    void thread_tmp_1260_fu_1480_p3();
    void thread_tmp_1261_fu_1500_p3();
    void thread_tmp_1262_fu_1508_p3();
    void thread_tmp_1263_fu_1528_p3();
    void thread_tmp_1264_fu_1536_p3();
    void thread_tmp_126_1_i_fu_1494_p2();
    void thread_tmp_126_2_i_fu_1522_p2();
    void thread_tmp_126_3_i_fu_1550_p2();
    void thread_tmp_126_i_fu_1466_p2();
    void thread_tmp_127_1_i_fu_1587_p1();
    void thread_tmp_127_2_i_cast_fu_1559_p1();
    void thread_tmp_127_3_i_cast_fu_1562_p1();
    void thread_tmp_127_i_cast_fu_1556_p1();
    void thread_tmp_34_i_fu_720_p2();
    void thread_tmp_35_i_fu_1424_p1();
    void thread_tmp_36_i_fu_732_p2();
    void thread_tmp_37_i_fu_746_p1();
    void thread_tmp_38_i_fu_757_p2();
    void thread_tmp_fu_1460_p2();
    void thread_tmp_i_fu_700_p2();
    void thread_weights6_m_weights_V_address0();
    void thread_weights6_m_weights_V_ce0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
