0.6
2017.4
Jan 30 2018
15:48:17
C:/Users/Jonathan/Desktop/School/graduate/540/ECE540FinalProject-master/ECE540FinalProject-master/Vivado/runnable_project/runnable_project.sim/sim_1/behav/xsim/glbl.v,1542249638,verilog,,,,glbl,,,,,,,,
C:/Users/Jonathan/Desktop/School/graduate/540/ECE540FinalProject-master/ECE540FinalProject-master/Vivado/runnable_project/runnable_project.srcs/sim_1/new/adxl362test.v,1542249645,verilog,,,,adxl362test,,,../../../../runnable_project.srcs/sources_1/imports/hdl/core;../../../../runnable_project.srcs/sources_1/imports/hdl/system;../../../../runnable_project.srcs/sources_1/ip/clk_wiz_1,,,,,
C:/Users/Jonathan/Desktop/School/graduate/540/ECE540FinalProject-master/ECE540FinalProject-master/Vivado/runnable_project/runnable_project.srcs/sources_1/new/mhp_axdl362.v,1542252143,verilog,,C:/Users/Jonathan/Desktop/School/graduate/540/ECE540FinalProject-master/ECE540FinalProject-master/Vivado/runnable_project/runnable_project.srcs/sim_1/new/adxl362test.v,,mhp_axdl362,,,../../../../runnable_project.srcs/sources_1/imports/hdl/core;../../../../runnable_project.srcs/sources_1/imports/hdl/system;../../../../runnable_project.srcs/sources_1/ip/clk_wiz_1,,,,,
