   1               		.file	"spi.c"
   2               	__SP_H__ = 0x3e
   3               	__SP_L__ = 0x3d
   4               	__SREG__ = 0x3f
   5               	__tmp_reg__ = 0
   6               	__zero_reg__ = 1
   7               		.text
   8               	.Ltext0:
   9               		.cfi_sections	.debug_frame
  10               		.file 0 "/home/files/osdev/platform/avr" "spi/spi.c"
  11               	.global	spi_init
  13               	spi_init:
  14               	.LFB3:
  15               		.file 1 "spi/spi.c"
   1:spi/spi.c     **** /**
   2:spi/spi.c     ****  * @file    spi.c
   3:spi/spi.c     ****  * @author  Anton Tchekov
   4:spi/spi.c     ****  * @version 0.1
   5:spi/spi.c     ****  * @date    16.05.2023
   6:spi/spi.c     ****  */
   7:spi/spi.c     **** 
   8:spi/spi.c     **** #include <spi.h>
   9:spi/spi.c     **** #include <logger.h>
  10:spi/spi.c     **** #include <avr/pgmspace.h>
  11:spi/spi.c     **** 
  12:spi/spi.c     **** void spi_init(void)
  13:spi/spi.c     **** {
  16               		.loc 1 13 1 view -0
  17               		.cfi_startproc
  18               	/* prologue: function */
  19               	/* frame size = 0 */
  20               	/* stack size = 0 */
  21               	.L__stack_usage = 0
  14:spi/spi.c     **** 	SPCR = (1 << SPE) | (1 << MSTR);
  22               		.loc 1 14 2 view .LVU1
  23               		.loc 1 14 7 is_stmt 0 view .LVU2
  24 0000 80E5      		ldi r24,lo8(80)
  25 0002 8CBD      		out 0x2c,r24
  15:spi/spi.c     **** 	log_boot_P(LOG_INIT, PSTR("SPI initialized"));
  26               		.loc 1 15 2 is_stmt 1 view .LVU3
  27               	.LBB2:
  28               		.loc 1 15 23 view .LVU4
  29               		.loc 1 15 23 view .LVU5
  30               	.LBE2:
  31               		.loc 1 15 2 is_stmt 0 view .LVU6
  32 0004 80E0      		ldi r24,lo8(__c.1)
  33 0006 90E0      		ldi r25,hi8(__c.1)
  34 0008 9F93      		push r25
  35               		.cfi_def_cfa_offset 3
  36 000a 8F93      		push r24
  37               		.cfi_def_cfa_offset 4
  38 000c 1F92      		push __zero_reg__
  39               		.cfi_def_cfa_offset 5
  40 000e 0E94 0000 		call log_boot_P
  41               	.LVL0:
  16:spi/spi.c     **** }
  42               		.loc 1 16 1 view .LVU7
  43 0012 0F90      		pop __tmp_reg__
  44 0014 0F90      		pop __tmp_reg__
  45 0016 0F90      		pop __tmp_reg__
  46               		.cfi_def_cfa_offset 2
  47               	/* epilogue start */
  48 0018 0895      		ret
  49               		.cfi_endproc
  50               	.LFE3:
  52               	.global	spi_fast
  54               	spi_fast:
  55               	.LFB4:
  17:spi/spi.c     **** 
  18:spi/spi.c     **** void spi_fast(void)
  19:spi/spi.c     **** {
  56               		.loc 1 19 1 is_stmt 1 view -0
  57               		.cfi_startproc
  58               	/* prologue: function */
  59               	/* frame size = 0 */
  60               	/* stack size = 0 */
  61               	.L__stack_usage = 0
  20:spi/spi.c     **** 	SPCR &= ~((1 << SPR1) | (1 << SPR0));
  62               		.loc 1 20 2 view .LVU9
  63               		.loc 1 20 7 is_stmt 0 view .LVU10
  64 001a 8CB5      		in r24,0x2c
  65 001c 8C7F      		andi r24,lo8(-4)
  66 001e 8CBD      		out 0x2c,r24
  21:spi/spi.c     **** 	SPSR |= (1 << SPI2X);
  67               		.loc 1 21 2 is_stmt 1 view .LVU11
  68 0020 8DB5      		in r24,0x2d
  69               		.loc 1 21 7 is_stmt 0 view .LVU12
  70 0022 8160      		ori r24,lo8(1)
  71 0024 8DBD      		out 0x2d,r24
  72               	/* epilogue start */
  22:spi/spi.c     **** }
  73               		.loc 1 22 1 view .LVU13
  74 0026 0895      		ret
  75               		.cfi_endproc
  76               	.LFE4:
  78               	.global	spi_xchg
  80               	spi_xchg:
  81               	.LVL1:
  82               	.LFB5:
  23:spi/spi.c     **** 
  24:spi/spi.c     **** u8 spi_xchg(u8 byte)
  25:spi/spi.c     **** {
  83               		.loc 1 25 1 is_stmt 1 view -0
  84               		.cfi_startproc
  85               	/* prologue: function */
  86               	/* frame size = 0 */
  87               	/* stack size = 0 */
  88               	.L__stack_usage = 0
  26:spi/spi.c     **** 	u16 cnt = 0;
  89               		.loc 1 26 2 view .LVU15
  27:spi/spi.c     **** 	SPDR = byte;
  90               		.loc 1 27 2 view .LVU16
  91               		.loc 1 27 7 is_stmt 0 view .LVU17
  92 0028 8EBD      		out 0x2e,r24
  28:spi/spi.c     **** 	while(!(SPSR & (1 << SPIF)))
  93               		.loc 1 28 2 is_stmt 1 view .LVU18
  94               	.LVL2:
  95               	.L4:
  25:spi/spi.c     **** 	u16 cnt = 0;
  96               		.loc 1 25 1 is_stmt 0 view .LVU19
  97 002a 80E0      		ldi r24,0
  98 002c 90E0      		ldi r25,0
  99               	.L5:
 100               	.LVL3:
 101               		.loc 1 28 8 is_stmt 1 view .LVU20
 102 002e 0DB4      		in __tmp_reg__,0x2d
 103 0030 07FE      		sbrs __tmp_reg__,7
 104 0032 00C0      		rjmp .L6
  29:spi/spi.c     **** 	{
  30:spi/spi.c     **** 		if(cnt++ == 0xFFFF)
  31:spi/spi.c     **** 		{
  32:spi/spi.c     **** 			panic(PSTR("SPI timeout"));
  33:spi/spi.c     **** 		}
  34:spi/spi.c     **** 	}
  35:spi/spi.c     **** 
  36:spi/spi.c     **** 	return SPDR;
 105               		.loc 1 36 2 view .LVU21
 106               		.loc 1 36 9 is_stmt 0 view .LVU22
 107 0034 8EB5      		in r24,0x2e
 108               	.LVL4:
 109               	/* epilogue start */
  37:spi/spi.c     **** }
 110               		.loc 1 37 1 view .LVU23
 111 0036 0895      		ret
 112               	.LVL5:
 113               	.L6:
  30:spi/spi.c     **** 		{
 114               		.loc 1 30 3 is_stmt 1 view .LVU24
  30:spi/spi.c     **** 		{
 115               		.loc 1 30 5 is_stmt 0 view .LVU25
 116 0038 0197      		sbiw r24,1
 117               	.LVL6:
  30:spi/spi.c     **** 		{
 118               		.loc 1 30 5 view .LVU26
 119 003a 0097      		sbiw r24,0
 120 003c 01F4      		brne .L5
  32:spi/spi.c     **** 		}
 121               		.loc 1 32 4 is_stmt 1 view .LVU27
 122               	.LBB3:
  32:spi/spi.c     **** 		}
 123               		.loc 1 32 10 view .LVU28
  32:spi/spi.c     **** 		}
 124               		.loc 1 32 10 view .LVU29
 125               	.LBE3:
  32:spi/spi.c     **** 		}
 126               		.loc 1 32 4 is_stmt 0 view .LVU30
 127 003e 80E0      		ldi r24,lo8(__c.0)
 128 0040 90E0      		ldi r25,hi8(__c.0)
 129               	.LVL7:
  32:spi/spi.c     **** 		}
 130               		.loc 1 32 4 view .LVU31
 131 0042 9F93      		push r25
 132               		.cfi_def_cfa_offset 3
 133 0044 8F93      		push r24
 134               		.cfi_def_cfa_offset 4
 135 0046 0E94 0000 		call panic
 136               	.LVL8:
 137 004a 0F90      		pop __tmp_reg__
 138 004c 0F90      		pop __tmp_reg__
 139               		.cfi_def_cfa_offset 2
 140 004e 00C0      		rjmp .L4
 141               		.cfi_endproc
 142               	.LFE5:
 144               	.global	spi_xchg_try
 146               	spi_xchg_try:
 147               	.LVL9:
 148               	.LFB6:
  38:spi/spi.c     **** 
  39:spi/spi.c     **** Status spi_xchg_try(u8 in, u8 *out)
  40:spi/spi.c     **** {
 149               		.loc 1 40 1 is_stmt 1 view -0
 150               		.cfi_startproc
 151               	/* prologue: function */
 152               	/* frame size = 0 */
 153               	/* stack size = 0 */
 154               	.L__stack_usage = 0
 155               		.loc 1 40 1 is_stmt 0 view .LVU33
 156 0050 FB01      		movw r30,r22
  41:spi/spi.c     **** 	u32 cnt = 0;
 157               		.loc 1 41 2 is_stmt 1 view .LVU34
 158               	.LVL10:
  42:spi/spi.c     **** 	SPDR = in;
 159               		.loc 1 42 2 view .LVU35
 160               		.loc 1 42 7 is_stmt 0 view .LVU36
 161 0052 8EBD      		out 0x2e,r24
  43:spi/spi.c     **** 	while(!(SPSR & (1 << SPIF)))
 162               		.loc 1 43 2 is_stmt 1 view .LVU37
 163               		.loc 1 43 7 is_stmt 0 view .LVU38
 164 0054 80E0      		ldi r24,0
 165 0056 90E0      		ldi r25,0
 166 0058 A1E0      		ldi r26,lo8(1)
 167 005a B0E0      		ldi r27,0
 168               	.LVL11:
 169               	.L9:
 170               		.loc 1 43 8 is_stmt 1 view .LVU39
 171 005c 0DB4      		in __tmp_reg__,0x2d
 172 005e 07FE      		sbrs __tmp_reg__,7
 173 0060 00C0      		rjmp .L11
  44:spi/spi.c     **** 	{
  45:spi/spi.c     **** 		if(cnt++ == 0xFFFF)
  46:spi/spi.c     **** 		{
  47:spi/spi.c     **** 			return STATUS_TIMEOUT;
  48:spi/spi.c     **** 		}
  49:spi/spi.c     **** 	}
  50:spi/spi.c     **** 
  51:spi/spi.c     **** 	*out = SPDR;
 174               		.loc 1 51 2 view .LVU40
 175               		.loc 1 51 9 is_stmt 0 view .LVU41
 176 0062 8EB5      		in r24,0x2e
 177               	.LVL12:
 178               		.loc 1 51 7 view .LVU42
 179 0064 8083      		st Z,r24
 180               	.LVL13:
  52:spi/spi.c     **** 	return STATUS_OK;
 181               		.loc 1 52 2 is_stmt 1 view .LVU43
 182               		.loc 1 52 9 is_stmt 0 view .LVU44
 183 0066 80E0      		ldi r24,0
 184 0068 0895      		ret
 185               	.LVL14:
 186               	.L11:
  45:spi/spi.c     **** 		{
 187               		.loc 1 45 3 is_stmt 1 view .LVU45
  45:spi/spi.c     **** 		{
 188               		.loc 1 45 5 is_stmt 0 view .LVU46
 189 006a 0197      		sbiw r24,1
 190 006c A109      		sbc r26,__zero_reg__
 191 006e B109      		sbc r27,__zero_reg__
 192               	.LVL15:
  45:spi/spi.c     **** 		{
 193               		.loc 1 45 5 view .LVU47
 194 0070 0097      		sbiw r24,0
 195 0072 A105      		cpc r26,__zero_reg__
 196 0074 B105      		cpc r27,__zero_reg__
 197 0076 01F4      		brne .L9
  47:spi/spi.c     **** 		}
 198               		.loc 1 47 11 view .LVU48
 199 0078 82E0      		ldi r24,lo8(2)
 200               	.LVL16:
 201               	/* epilogue start */
  53:spi/spi.c     **** }
 202               		.loc 1 53 1 view .LVU49
 203 007a 0895      		ret
 204               		.cfi_endproc
 205               	.LFE6:
 207               	.global	spi_tx_try
 209               	spi_tx_try:
 210               	.LVL17:
 211               	.LFB7:
  54:spi/spi.c     **** 
  55:spi/spi.c     **** Status spi_tx_try(u8 in)
  56:spi/spi.c     **** {
 212               		.loc 1 56 1 is_stmt 1 view -0
 213               		.cfi_startproc
 214               		.loc 1 56 1 is_stmt 0 view .LVU51
 215 007c CF93      		push r28
 216               		.cfi_def_cfa_offset 3
 217               		.cfi_offset 28, -2
 218 007e DF93      		push r29
 219               		.cfi_def_cfa_offset 4
 220               		.cfi_offset 29, -3
 221 0080 0F92      		push __tmp_reg__
 222               		.cfi_def_cfa_offset 5
 223 0082 CDB7      		in r28,__SP_L__
 224 0084 DEB7      		in r29,__SP_H__
 225               		.cfi_def_cfa_register 28
 226               	/* prologue: function */
 227               	/* frame size = 1 */
 228               	/* stack size = 3 */
 229               	.L__stack_usage = 3
  57:spi/spi.c     **** 	u8 dummy;
 230               		.loc 1 57 2 is_stmt 1 view .LVU52
  58:spi/spi.c     **** 	return spi_xchg_try(in, &dummy);
 231               		.loc 1 58 2 view .LVU53
 232               		.loc 1 58 9 is_stmt 0 view .LVU54
 233 0086 BE01      		movw r22,r28
 234 0088 6F5F      		subi r22,-1
 235 008a 7F4F      		sbci r23,-1
 236 008c 0E94 0000 		call spi_xchg_try
 237               	.LVL18:
 238               	/* epilogue start */
  59:spi/spi.c     **** }
 239               		.loc 1 59 1 view .LVU55
 240 0090 0F90      		pop __tmp_reg__
 241 0092 DF91      		pop r29
 242 0094 CF91      		pop r28
 243 0096 0895      		ret
 244               		.cfi_endproc
 245               	.LFE7:
 247               	.global	spi_rx_try
 249               	spi_rx_try:
 250               	.LVL19:
 251               	.LFB8:
  60:spi/spi.c     **** 
  61:spi/spi.c     **** Status spi_rx_try(u8 *out)
  62:spi/spi.c     **** {
 252               		.loc 1 62 1 is_stmt 1 view -0
 253               		.cfi_startproc
 254               	/* prologue: function */
 255               	/* frame size = 0 */
 256               	/* stack size = 0 */
 257               	.L__stack_usage = 0
 258               		.loc 1 62 1 is_stmt 0 view .LVU57
 259 0098 BC01      		movw r22,r24
  63:spi/spi.c     **** 	return spi_xchg_try(0xFF, out);
 260               		.loc 1 63 2 is_stmt 1 view .LVU58
 261               		.loc 1 63 9 is_stmt 0 view .LVU59
 262 009a 8FEF      		ldi r24,lo8(-1)
 263               	.LVL20:
 264               		.loc 1 63 9 view .LVU60
 265 009c 0C94 0000 		jmp spi_xchg_try
 266               	.LVL21:
 267               		.loc 1 63 9 view .LVU61
 268               		.cfi_endproc
 269               	.LFE8:
 271               		.section	.progmem.data,"a",@progbits
 274               	__c.0:
 275 0000 5350 4920 		.string	"SPI timeout"
 275      7469 6D65 
 275      6F75 7400 
 278               	__c.1:
 279 000c 5350 4920 		.string	"SPI initialized"
 279      696E 6974 
 279      6961 6C69 
 279      7A65 6400 
 280               		.text
 281               	.Letext0:
 282               		.file 2 "/usr/lib/gcc/avr/12.2.0/include/stdint-gcc.h"
 283               		.file 3 "../../types/types.h"
 284               		.file 4 "../../status/status.h"
 285               		.file 5 "logger/logger.h"
DEFINED SYMBOLS
                            *ABS*:00000000 spi.c
     /tmp/ccYJJa5U.s:2      *ABS*:0000003e __SP_H__
     /tmp/ccYJJa5U.s:3      *ABS*:0000003d __SP_L__
     /tmp/ccYJJa5U.s:4      *ABS*:0000003f __SREG__
     /tmp/ccYJJa5U.s:5      *ABS*:00000000 __tmp_reg__
     /tmp/ccYJJa5U.s:6      *ABS*:00000001 __zero_reg__
     /tmp/ccYJJa5U.s:13     .text:00000000 spi_init
     /tmp/ccYJJa5U.s:16     .text:00000000 .Loc.0
     /tmp/ccYJJa5U.s:17     .text:00000000 L0
     /tmp/ccYJJa5U.s:22     .text:00000000 .Loc.1
     /tmp/ccYJJa5U.s:23     .text:00000000 .Loc.2
     /tmp/ccYJJa5U.s:26     .text:00000004 .Loc.3
     /tmp/ccYJJa5U.s:28     .text:00000004 .Loc.4
     /tmp/ccYJJa5U.s:29     .text:00000004 .Loc.5
     /tmp/ccYJJa5U.s:31     .text:00000004 .Loc.6
     /tmp/ccYJJa5U.s:278    .progmem.data:0000000c __c.1
     /tmp/ccYJJa5U.s:42     .text:00000012 .Loc.7
     /tmp/ccYJJa5U.s:49     .text:0000001a L0
     /tmp/ccYJJa5U.s:54     .text:0000001a spi_fast
     /tmp/ccYJJa5U.s:56     .text:0000001a .Loc.8
     /tmp/ccYJJa5U.s:57     .text:0000001a L0
     /tmp/ccYJJa5U.s:62     .text:0000001a .Loc.9
     /tmp/ccYJJa5U.s:63     .text:0000001a .Loc.10
     /tmp/ccYJJa5U.s:67     .text:00000020 .Loc.11
     /tmp/ccYJJa5U.s:69     .text:00000022 .Loc.12
     /tmp/ccYJJa5U.s:73     .text:00000026 .Loc.13
     /tmp/ccYJJa5U.s:75     .text:00000028 L0
     /tmp/ccYJJa5U.s:80     .text:00000028 spi_xchg
     /tmp/ccYJJa5U.s:83     .text:00000028 .Loc.14
     /tmp/ccYJJa5U.s:84     .text:00000028 L0
     /tmp/ccYJJa5U.s:89     .text:00000028 .Loc.15
     /tmp/ccYJJa5U.s:90     .text:00000028 .Loc.16
     /tmp/ccYJJa5U.s:91     .text:00000028 .Loc.17
     /tmp/ccYJJa5U.s:93     .text:0000002a .Loc.18
     /tmp/ccYJJa5U.s:96     .text:0000002a .Loc.19
     /tmp/ccYJJa5U.s:101    .text:0000002e .Loc.20
     /tmp/ccYJJa5U.s:105    .text:00000034 .Loc.21
     /tmp/ccYJJa5U.s:106    .text:00000034 .Loc.22
     /tmp/ccYJJa5U.s:110    .text:00000036 .Loc.23
     /tmp/ccYJJa5U.s:114    .text:00000038 .Loc.24
     /tmp/ccYJJa5U.s:115    .text:00000038 .Loc.25
     /tmp/ccYJJa5U.s:118    .text:0000003a .Loc.26
     /tmp/ccYJJa5U.s:121    .text:0000003e .Loc.27
     /tmp/ccYJJa5U.s:123    .text:0000003e .Loc.28
     /tmp/ccYJJa5U.s:124    .text:0000003e .Loc.29
     /tmp/ccYJJa5U.s:126    .text:0000003e .Loc.30
     /tmp/ccYJJa5U.s:274    .progmem.data:00000000 __c.0
     /tmp/ccYJJa5U.s:130    .text:00000042 .Loc.31
     /tmp/ccYJJa5U.s:141    .text:00000050 L0
     /tmp/ccYJJa5U.s:146    .text:00000050 spi_xchg_try
     /tmp/ccYJJa5U.s:149    .text:00000050 .Loc.32
     /tmp/ccYJJa5U.s:150    .text:00000050 L0
     /tmp/ccYJJa5U.s:155    .text:00000050 .Loc.33
     /tmp/ccYJJa5U.s:157    .text:00000052 .Loc.34
     /tmp/ccYJJa5U.s:159    .text:00000052 .Loc.35
     /tmp/ccYJJa5U.s:160    .text:00000052 .Loc.36
     /tmp/ccYJJa5U.s:162    .text:00000054 .Loc.37
     /tmp/ccYJJa5U.s:163    .text:00000054 .Loc.38
     /tmp/ccYJJa5U.s:170    .text:0000005c .Loc.39
     /tmp/ccYJJa5U.s:174    .text:00000062 .Loc.40
     /tmp/ccYJJa5U.s:175    .text:00000062 .Loc.41
     /tmp/ccYJJa5U.s:178    .text:00000064 .Loc.42
     /tmp/ccYJJa5U.s:181    .text:00000066 .Loc.43
     /tmp/ccYJJa5U.s:182    .text:00000066 .Loc.44
     /tmp/ccYJJa5U.s:187    .text:0000006a .Loc.45
     /tmp/ccYJJa5U.s:188    .text:0000006a .Loc.46
     /tmp/ccYJJa5U.s:193    .text:00000070 .Loc.47
     /tmp/ccYJJa5U.s:198    .text:00000078 .Loc.48
     /tmp/ccYJJa5U.s:202    .text:0000007a .Loc.49
     /tmp/ccYJJa5U.s:204    .text:0000007c L0
     /tmp/ccYJJa5U.s:209    .text:0000007c spi_tx_try
     /tmp/ccYJJa5U.s:212    .text:0000007c .Loc.50
     /tmp/ccYJJa5U.s:213    .text:0000007c L0
     /tmp/ccYJJa5U.s:214    .text:0000007c .Loc.51
     /tmp/ccYJJa5U.s:230    .text:00000086 .Loc.52
     /tmp/ccYJJa5U.s:231    .text:00000086 .Loc.53
     /tmp/ccYJJa5U.s:232    .text:00000086 .Loc.54
     /tmp/ccYJJa5U.s:239    .text:00000090 .Loc.55
     /tmp/ccYJJa5U.s:244    .text:00000098 L0
     /tmp/ccYJJa5U.s:249    .text:00000098 spi_rx_try
     /tmp/ccYJJa5U.s:252    .text:00000098 .Loc.56
     /tmp/ccYJJa5U.s:253    .text:00000098 L0
     /tmp/ccYJJa5U.s:258    .text:00000098 .Loc.57
     /tmp/ccYJJa5U.s:260    .text:0000009a .Loc.58
     /tmp/ccYJJa5U.s:261    .text:0000009a .Loc.59
     /tmp/ccYJJa5U.s:264    .text:0000009c .Loc.60
     /tmp/ccYJJa5U.s:267    .text:000000a0 .Loc.61
     /tmp/ccYJJa5U.s:268    .text:000000a0 L0
     /tmp/ccYJJa5U.s:286    .text:000000a0 L0
                     .debug_frame:00000000 L0
     /tmp/ccYJJa5U.s:113    .text:00000038 .L6
     /tmp/ccYJJa5U.s:99     .text:0000002e .L5
     /tmp/ccYJJa5U.s:95     .text:0000002a .L4
     /tmp/ccYJJa5U.s:186    .text:0000006a .L11
     /tmp/ccYJJa5U.s:169    .text:0000005c .L9
     /tmp/ccYJJa5U.s:671    .debug_abbrev:00000000 .Ldebug_abbrev0
     /tmp/ccYJJa5U.s:8      .text:00000000 .Ltext0
     /tmp/ccYJJa5U.s:281    .text:000000a0 .Letext0
     /tmp/ccYJJa5U.s:1338   .debug_line:00000000 .Ldebug_line0
     /tmp/ccYJJa5U.s:251    .text:00000098 .LFB8
     /tmp/ccYJJa5U.s:269    .text:000000a0 .LFE8
     /tmp/ccYJJa5U.s:1104   .debug_loclists:00000012 .LLST5
     /tmp/ccYJJa5U.s:1097   .debug_loclists:0000000c .LVUS5
     /tmp/ccYJJa5U.s:266    .text:000000a0 .LVL21
     /tmp/ccYJJa5U.s:211    .text:0000007c .LFB7
     /tmp/ccYJJa5U.s:245    .text:00000098 .LFE7
     /tmp/ccYJJa5U.s:1139   .debug_loclists:00000039 .LLST4
     /tmp/ccYJJa5U.s:1134   .debug_loclists:00000035 .LVUS4
     /tmp/ccYJJa5U.s:237    .text:00000090 .LVL18
     /tmp/ccYJJa5U.s:148    .text:00000050 .LFB6
     /tmp/ccYJJa5U.s:205    .text:0000007c .LFE6
     /tmp/ccYJJa5U.s:1163   .debug_loclists:00000052 .LLST2
     /tmp/ccYJJa5U.s:1154   .debug_loclists:0000004a .LVUS2
     /tmp/ccYJJa5U.s:1201   .debug_loclists:00000076 .LLST3
     /tmp/ccYJJa5U.s:1190   .debug_loclists:0000006c .LVUS3
     /tmp/ccYJJa5U.s:82     .text:00000028 .LFB5
     /tmp/ccYJJa5U.s:142    .text:00000050 .LFE5
     /tmp/ccYJJa5U.s:1257   .debug_loclists:000000af .LLST0
     /tmp/ccYJJa5U.s:1252   .debug_loclists:000000ab .LVUS0
     /tmp/ccYJJa5U.s:1283   .debug_loclists:000000c7 .LLST1
     /tmp/ccYJJa5U.s:1272   .debug_loclists:000000bd .LVUS1
     /tmp/ccYJJa5U.s:122    .text:0000003e .LBB3
     /tmp/ccYJJa5U.s:125    .text:0000003e .LBE3
     /tmp/ccYJJa5U.s:136    .text:0000004a .LVL8
     /tmp/ccYJJa5U.s:55     .text:0000001a .LFB4
     /tmp/ccYJJa5U.s:76     .text:00000028 .LFE4
     /tmp/ccYJJa5U.s:14     .text:00000000 .LFB3
     /tmp/ccYJJa5U.s:50     .text:0000001a .LFE3
     /tmp/ccYJJa5U.s:27     .text:00000004 .LBB2
     /tmp/ccYJJa5U.s:30     .text:00000004 .LBE2
     /tmp/ccYJJa5U.s:41     .text:00000012 .LVL0
     /tmp/ccYJJa5U.s:287    .debug_info:00000000 .Ldebug_info0

UNDEFINED SYMBOLS
log_boot_P
panic
