{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559032135767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559032135767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 16:28:54 2019 " "Processing started: Tue May 28 16:28:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559032135767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559032135767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mq_clock -c mq_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off mq_clock -c mq_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559032135783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1559032137973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mq_clock_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mq_clock_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mq_clock_top-FOUR " "Found design unit 1: mq_clock_top-FOUR" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559032140586 ""} { "Info" "ISGN_ENTITY_NAME" "1 mq_clock_top " "Found entity 1: mq_clock_top" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559032140586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559032140586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mq_clock_paomadeng.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mq_clock_paomadeng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZOUMADENG-one " "Found design unit 1: ZOUMADENG-one" {  } { { "mq_clock_paomadeng.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_paomadeng.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559032140605 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZOUMADENG " "Found entity 1: ZOUMADENG" {  } { { "mq_clock_paomadeng.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_paomadeng.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559032140605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559032140605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mq_clock_fenpin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mq_clock_fenpin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FENPIN-one " "Found design unit 1: FENPIN-one" {  } { { "mq_clock_fenpin.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_fenpin.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559032140615 ""} { "Info" "ISGN_ENTITY_NAME" "1 FENPIN " "Found entity 1: FENPIN" {  } { { "mq_clock_fenpin.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_fenpin.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559032140615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559032140615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mq_clock_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mq_clock_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED-one " "Found design unit 1: LED-one" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559032140646 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559032140646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559032140646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mq_clock_settime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mq_clock_settime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SETTIME-one " "Found design unit 1: SETTIME-one" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559032140693 ""} { "Info" "ISGN_ENTITY_NAME" "1 SETTIME " "Found entity 1: SETTIME" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559032140693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559032140693 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mq_clock_top " "Elaborating entity \"mq_clock_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1559032141012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FENPIN FENPIN:U1 " "Elaborating entity \"FENPIN\" for hierarchy \"FENPIN:U1\"" {  } { { "mq_clock_top.vhd" "U1" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559032141206 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA mq_clock_fenpin.vhd(25) " "VHDL Process Statement warning at mq_clock_fenpin.vhd(25): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mq_clock_fenpin.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_fenpin.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559032141216 "|mq_clock_top|FENPIN:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P mq_clock_fenpin.vhd(38) " "VHDL Process Statement warning at mq_clock_fenpin.vhd(38): signal \"P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mq_clock_fenpin.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_fenpin.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559032141216 "|mq_clock_top|FENPIN:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SETTIME SETTIME:U2 " "Elaborating entity \"SETTIME\" for hierarchy \"SETTIME:U2\"" {  } { { "mq_clock_top.vhd" "U2" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559032141216 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MIN2 mq_clock_settime.vhd(65) " "VHDL Process Statement warning at mq_clock_settime.vhd(65): signal \"MIN2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559032141247 "|mq_clock_top|SETTIME:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MIN1 mq_clock_settime.vhd(65) " "VHDL Process Statement warning at mq_clock_settime.vhd(65): signal \"MIN1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559032141247 "|mq_clock_top|SETTIME:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SEC2 mq_clock_settime.vhd(66) " "VHDL Process Statement warning at mq_clock_settime.vhd(66): signal \"SEC2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559032141247 "|mq_clock_top|SETTIME:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SEC1 mq_clock_settime.vhd(66) " "VHDL Process Statement warning at mq_clock_settime.vhd(66): signal \"SEC1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559032141247 "|mq_clock_top|SETTIME:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED LED:U3 " "Elaborating entity \"LED\" for hierarchy \"LED:U3\"" {  } { { "mq_clock_top.vhd" "U3" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559032141257 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDH2 mq_clock_led.vhd(11) " "VHDL Process Statement warning at mq_clock_led.vhd(11): inferring latch(es) for signal or variable \"LEDH2\", which holds its previous value in one or more paths through the process" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559032141275 "|mq_clock_top|LED:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDH1 mq_clock_led.vhd(19) " "VHDL Process Statement warning at mq_clock_led.vhd(19): inferring latch(es) for signal or variable \"LEDH1\", which holds its previous value in one or more paths through the process" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559032141277 "|mq_clock_top|LED:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDM2 mq_clock_led.vhd(34) " "VHDL Process Statement warning at mq_clock_led.vhd(34): inferring latch(es) for signal or variable \"LEDM2\", which holds its previous value in one or more paths through the process" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559032141277 "|mq_clock_top|LED:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDM1 mq_clock_led.vhd(45) " "VHDL Process Statement warning at mq_clock_led.vhd(45): inferring latch(es) for signal or variable \"LEDM1\", which holds its previous value in one or more paths through the process" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559032141277 "|mq_clock_top|LED:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDS2 mq_clock_led.vhd(60) " "VHDL Process Statement warning at mq_clock_led.vhd(60): inferring latch(es) for signal or variable \"LEDS2\", which holds its previous value in one or more paths through the process" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559032141277 "|mq_clock_top|LED:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDS1 mq_clock_led.vhd(71) " "VHDL Process Statement warning at mq_clock_led.vhd(71): inferring latch(es) for signal or variable \"LEDS1\", which holds its previous value in one or more paths through the process" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559032141285 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS1\[0\] mq_clock_led.vhd(71) " "Inferred latch for \"LEDS1\[0\]\" at mq_clock_led.vhd(71)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141287 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS1\[1\] mq_clock_led.vhd(71) " "Inferred latch for \"LEDS1\[1\]\" at mq_clock_led.vhd(71)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141295 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS1\[2\] mq_clock_led.vhd(71) " "Inferred latch for \"LEDS1\[2\]\" at mq_clock_led.vhd(71)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141295 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS1\[3\] mq_clock_led.vhd(71) " "Inferred latch for \"LEDS1\[3\]\" at mq_clock_led.vhd(71)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141297 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS1\[4\] mq_clock_led.vhd(71) " "Inferred latch for \"LEDS1\[4\]\" at mq_clock_led.vhd(71)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141297 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS1\[5\] mq_clock_led.vhd(71) " "Inferred latch for \"LEDS1\[5\]\" at mq_clock_led.vhd(71)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141297 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS1\[6\] mq_clock_led.vhd(71) " "Inferred latch for \"LEDS1\[6\]\" at mq_clock_led.vhd(71)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141297 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS2\[0\] mq_clock_led.vhd(60) " "Inferred latch for \"LEDS2\[0\]\" at mq_clock_led.vhd(60)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141297 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS2\[1\] mq_clock_led.vhd(60) " "Inferred latch for \"LEDS2\[1\]\" at mq_clock_led.vhd(60)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141297 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS2\[2\] mq_clock_led.vhd(60) " "Inferred latch for \"LEDS2\[2\]\" at mq_clock_led.vhd(60)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141297 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS2\[3\] mq_clock_led.vhd(60) " "Inferred latch for \"LEDS2\[3\]\" at mq_clock_led.vhd(60)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141297 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS2\[4\] mq_clock_led.vhd(60) " "Inferred latch for \"LEDS2\[4\]\" at mq_clock_led.vhd(60)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141297 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS2\[5\] mq_clock_led.vhd(60) " "Inferred latch for \"LEDS2\[5\]\" at mq_clock_led.vhd(60)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141297 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS2\[6\] mq_clock_led.vhd(60) " "Inferred latch for \"LEDS2\[6\]\" at mq_clock_led.vhd(60)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141297 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDM1\[0\] mq_clock_led.vhd(45) " "Inferred latch for \"LEDM1\[0\]\" at mq_clock_led.vhd(45)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141297 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDM1\[1\] mq_clock_led.vhd(45) " "Inferred latch for \"LEDM1\[1\]\" at mq_clock_led.vhd(45)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141297 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDM1\[2\] mq_clock_led.vhd(45) " "Inferred latch for \"LEDM1\[2\]\" at mq_clock_led.vhd(45)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141297 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDM1\[3\] mq_clock_led.vhd(45) " "Inferred latch for \"LEDM1\[3\]\" at mq_clock_led.vhd(45)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141297 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDM1\[4\] mq_clock_led.vhd(45) " "Inferred latch for \"LEDM1\[4\]\" at mq_clock_led.vhd(45)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141297 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDM1\[5\] mq_clock_led.vhd(45) " "Inferred latch for \"LEDM1\[5\]\" at mq_clock_led.vhd(45)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141297 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDM1\[6\] mq_clock_led.vhd(45) " "Inferred latch for \"LEDM1\[6\]\" at mq_clock_led.vhd(45)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141297 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDM2\[0\] mq_clock_led.vhd(34) " "Inferred latch for \"LEDM2\[0\]\" at mq_clock_led.vhd(34)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141305 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDM2\[1\] mq_clock_led.vhd(34) " "Inferred latch for \"LEDM2\[1\]\" at mq_clock_led.vhd(34)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141305 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDM2\[2\] mq_clock_led.vhd(34) " "Inferred latch for \"LEDM2\[2\]\" at mq_clock_led.vhd(34)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141305 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDM2\[3\] mq_clock_led.vhd(34) " "Inferred latch for \"LEDM2\[3\]\" at mq_clock_led.vhd(34)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141308 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDM2\[4\] mq_clock_led.vhd(34) " "Inferred latch for \"LEDM2\[4\]\" at mq_clock_led.vhd(34)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141308 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDM2\[5\] mq_clock_led.vhd(34) " "Inferred latch for \"LEDM2\[5\]\" at mq_clock_led.vhd(34)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141308 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDM2\[6\] mq_clock_led.vhd(34) " "Inferred latch for \"LEDM2\[6\]\" at mq_clock_led.vhd(34)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141308 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDH1\[0\] mq_clock_led.vhd(19) " "Inferred latch for \"LEDH1\[0\]\" at mq_clock_led.vhd(19)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141308 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDH1\[1\] mq_clock_led.vhd(19) " "Inferred latch for \"LEDH1\[1\]\" at mq_clock_led.vhd(19)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141308 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDH1\[2\] mq_clock_led.vhd(19) " "Inferred latch for \"LEDH1\[2\]\" at mq_clock_led.vhd(19)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141308 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDH1\[3\] mq_clock_led.vhd(19) " "Inferred latch for \"LEDH1\[3\]\" at mq_clock_led.vhd(19)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141308 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDH1\[4\] mq_clock_led.vhd(19) " "Inferred latch for \"LEDH1\[4\]\" at mq_clock_led.vhd(19)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141308 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDH1\[5\] mq_clock_led.vhd(19) " "Inferred latch for \"LEDH1\[5\]\" at mq_clock_led.vhd(19)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141308 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDH1\[6\] mq_clock_led.vhd(19) " "Inferred latch for \"LEDH1\[6\]\" at mq_clock_led.vhd(19)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141308 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDH2\[0\] mq_clock_led.vhd(11) " "Inferred latch for \"LEDH2\[0\]\" at mq_clock_led.vhd(11)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141308 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDH2\[1\] mq_clock_led.vhd(11) " "Inferred latch for \"LEDH2\[1\]\" at mq_clock_led.vhd(11)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141316 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDH2\[2\] mq_clock_led.vhd(11) " "Inferred latch for \"LEDH2\[2\]\" at mq_clock_led.vhd(11)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141316 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDH2\[3\] mq_clock_led.vhd(11) " "Inferred latch for \"LEDH2\[3\]\" at mq_clock_led.vhd(11)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141316 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDH2\[4\] mq_clock_led.vhd(11) " "Inferred latch for \"LEDH2\[4\]\" at mq_clock_led.vhd(11)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141318 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDH2\[5\] mq_clock_led.vhd(11) " "Inferred latch for \"LEDH2\[5\]\" at mq_clock_led.vhd(11)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141318 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDH2\[6\] mq_clock_led.vhd(11) " "Inferred latch for \"LEDH2\[6\]\" at mq_clock_led.vhd(11)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559032141318 "|mq_clock_top|LED:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZOUMADENG ZOUMADENG:U4 " "Elaborating entity \"ZOUMADENG\" for hierarchy \"ZOUMADENG:U4\"" {  } { { "mq_clock_top.vhd" "U4" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559032141338 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LIGHT mq_clock_paomadeng.vhd(10) " "VHDL Process Statement warning at mq_clock_paomadeng.vhd(10): inferring latch(es) for signal or variable \"LIGHT\", which holds its previous value in one or more paths through the process" {  } { { "mq_clock_paomadeng.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_paomadeng.vhd" 10 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559032141338 "|mq_clock_top|ZOUMADENG:U4"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED:U3\|LEDH2\[4\] LED:U3\|LEDH2\[0\] " "Duplicate LATCH primitive \"LED:U3\|LEDH2\[4\]\" merged with LATCH primitive \"LED:U3\|LEDH2\[0\]\"" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 11 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559032145420 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED:U3\|LEDH2\[3\] LED:U3\|LEDH2\[0\] " "Duplicate LATCH primitive \"LED:U3\|LEDH2\[3\]\" merged with LATCH primitive \"LED:U3\|LEDH2\[0\]\"" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 11 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559032145420 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED:U3\|LEDM2\[3\] LED:U3\|LEDM2\[0\] " "Duplicate LATCH primitive \"LED:U3\|LEDM2\[3\]\" merged with LATCH primitive \"LED:U3\|LEDM2\[0\]\"" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559032145420 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED:U3\|LEDS2\[3\] LED:U3\|LEDS2\[0\] " "Duplicate LATCH primitive \"LED:U3\|LEDS2\[3\]\" merged with LATCH primitive \"LED:U3\|LEDS2\[0\]\"" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 60 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559032145420 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1559032145420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDH2\[0\] " "Latch LED:U3\|LEDH2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|HOUR2\[0\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|HOUR2\[0\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145420 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDH2\[2\] " "Latch LED:U3\|LEDH2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|HOUR2\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|HOUR2\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145420 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDH2\[5\] " "Latch LED:U3\|LEDH2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|HOUR2\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|HOUR2\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145420 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDH2\[6\] " "Latch LED:U3\|LEDH2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|HOUR2\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|HOUR2\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145420 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDH1\[0\] " "Latch LED:U3\|LEDH1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|HOUR1\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|HOUR1\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145420 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDH1\[1\] " "Latch LED:U3\|LEDH1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|HOUR1\[2\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|HOUR1\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145420 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDH1\[2\] " "Latch LED:U3\|LEDH1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|HOUR1\[2\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|HOUR1\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145420 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDH1\[3\] " "Latch LED:U3\|LEDH1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|HOUR1\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|HOUR1\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145420 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDH1\[4\] " "Latch LED:U3\|LEDH1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|HOUR1\[2\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|HOUR1\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145420 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDH1\[5\] " "Latch LED:U3\|LEDH1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|HOUR1\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|HOUR1\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145420 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDH1\[6\] " "Latch LED:U3\|LEDH1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|HOUR1\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|HOUR1\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145420 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDM2\[0\] " "Latch LED:U3\|LEDM2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|MIN2\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|MIN2\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145420 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDM2\[1\] " "Latch LED:U3\|LEDM2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|MIN2\[2\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|MIN2\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145420 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDM2\[2\] " "Latch LED:U3\|LEDM2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|MIN2\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|MIN2\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145420 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDM2\[4\] " "Latch LED:U3\|LEDM2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|MIN2\[2\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|MIN2\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145420 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDM2\[5\] " "Latch LED:U3\|LEDM2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|MIN2\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|MIN2\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145420 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDM2\[6\] " "Latch LED:U3\|LEDM2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|MIN2\[2\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|MIN2\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145420 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDM1\[0\] " "Latch LED:U3\|LEDM1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|MIN1\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|MIN1\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145420 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDM1\[1\] " "Latch LED:U3\|LEDM1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|MIN1\[2\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|MIN1\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145420 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDM1\[2\] " "Latch LED:U3\|LEDM1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|MIN1\[2\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|MIN1\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145420 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDM1\[3\] " "Latch LED:U3\|LEDM1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|MIN1\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|MIN1\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145420 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDM1\[4\] " "Latch LED:U3\|LEDM1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|MIN1\[2\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|MIN1\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145420 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDM1\[5\] " "Latch LED:U3\|LEDM1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|MIN1\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|MIN1\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145420 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDM1\[6\] " "Latch LED:U3\|LEDM1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|MIN1\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|MIN1\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145435 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDS2\[0\] " "Latch LED:U3\|LEDS2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|SEC2\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|SEC2\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145435 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDS2\[1\] " "Latch LED:U3\|LEDS2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|SEC2\[2\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|SEC2\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145435 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDS2\[2\] " "Latch LED:U3\|LEDS2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|SEC2\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|SEC2\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145435 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDS2\[4\] " "Latch LED:U3\|LEDS2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|SEC2\[2\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|SEC2\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145435 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDS2\[5\] " "Latch LED:U3\|LEDS2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|SEC2\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|SEC2\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145435 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDS2\[6\] " "Latch LED:U3\|LEDS2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|SEC2\[2\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|SEC2\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145435 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDS1\[0\] " "Latch LED:U3\|LEDS1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|SEC1\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|SEC1\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145435 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDS1\[1\] " "Latch LED:U3\|LEDS1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|SEC1\[2\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|SEC1\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145435 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDS1\[2\] " "Latch LED:U3\|LEDS1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|SEC1\[2\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|SEC1\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145435 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDS1\[3\] " "Latch LED:U3\|LEDS1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|SEC1\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|SEC1\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145435 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDS1\[4\] " "Latch LED:U3\|LEDS1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|SEC1\[2\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|SEC1\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145435 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDS1\[5\] " "Latch LED:U3\|LEDS1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|SEC1\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|SEC1\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145435 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDS1\[6\] " "Latch LED:U3\|LEDS1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|SEC1\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|SEC1\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559032145435 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559032145435 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED2H\[1\] GND " "Pin \"LED2H\[1\]\" is stuck at GND" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559032146020 "|mq_clock_top|LED2H[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2z\[0\] VCC " "Pin \"led2z\[0\]\" is stuck at VCC" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559032146020 "|mq_clock_top|led2z[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2z\[1\] VCC " "Pin \"led2z\[1\]\" is stuck at VCC" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559032146020 "|mq_clock_top|led2z[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2z\[2\] VCC " "Pin \"led2z\[2\]\" is stuck at VCC" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559032146020 "|mq_clock_top|led2z[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2z\[3\] VCC " "Pin \"led2z\[3\]\" is stuck at VCC" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559032146020 "|mq_clock_top|led2z[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2z\[4\] VCC " "Pin \"led2z\[4\]\" is stuck at VCC" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559032146020 "|mq_clock_top|led2z[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2z\[5\] VCC " "Pin \"led2z\[5\]\" is stuck at VCC" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559032146020 "|mq_clock_top|led2z[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2z\[6\] VCC " "Pin \"led2z\[6\]\" is stuck at VCC" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559032146020 "|mq_clock_top|led2z[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2c\[0\] VCC " "Pin \"led2c\[0\]\" is stuck at VCC" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559032146020 "|mq_clock_top|led2c[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2c\[1\] VCC " "Pin \"led2c\[1\]\" is stuck at VCC" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559032146020 "|mq_clock_top|led2c[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2c\[2\] VCC " "Pin \"led2c\[2\]\" is stuck at VCC" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559032146020 "|mq_clock_top|led2c[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2c\[3\] VCC " "Pin \"led2c\[3\]\" is stuck at VCC" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559032146020 "|mq_clock_top|led2c[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2c\[4\] VCC " "Pin \"led2c\[4\]\" is stuck at VCC" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559032146020 "|mq_clock_top|led2c[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2c\[5\] VCC " "Pin \"led2c\[5\]\" is stuck at VCC" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559032146020 "|mq_clock_top|led2c[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2c\[6\] VCC " "Pin \"led2c\[6\]\" is stuck at VCC" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559032146020 "|mq_clock_top|led2c[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1559032146020 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1559032147285 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559032147285 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "326 " "Implemented 326 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559032147539 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559032147539 ""} { "Info" "ICUT_CUT_TM_LCELLS" "258 " "Implemented 258 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559032147539 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1559032147539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559032147639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 16:29:07 2019 " "Processing ended: Tue May 28 16:29:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559032147639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559032147639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559032147639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559032147639 ""}
