Analysis & Synthesis report for AM
Mon Jun 17 13:59:28 2024
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst
 18. Source assignments for FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core
 19. Source assignments for FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_ifn3:auto_generated
 20. Source assignments for sld_signaltap:auto_signaltap_0
 21. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst
 22. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
 23. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
 24. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
 25. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
 26. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13
 27. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_18
 28. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_19
 29. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_13
 30. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
 31. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
 32. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
 33. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_16
 34. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_ca8_q_15
 35. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_8_component
 36. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1
 37. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_7_component
 38. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2
 39. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component
 40. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3
 41. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_5_component
 42. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4
 43. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_4_component
 44. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5
 45. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_3_component
 46. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6
 47. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component
 48. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7
 49. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component
 50. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8
 51. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
 52. Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
 53. Parameter Settings for User Entity Instance: PLL_65M:comb_199|altpll:altpll_component
 54. Parameter Settings for User Entity Instance: PLL_250M:comb_200|altpll:altpll_component
 55. Parameter Settings for User Entity Instance: AD9226_Normal:comb_201|LPM_MULT:lpm_mult_component
 56. Parameter Settings for User Entity Instance: AM_mult:comb_202|LPM_MULT:lpm_mult_component
 57. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 58. altsyncram Parameter Settings by Entity Instance
 59. lpm_mult Parameter Settings by Entity Instance
 60. altpll Parameter Settings by Entity Instance
 61. Port Connectivity Checks: "AD9226_Normal:comb_201"
 62. Port Connectivity Checks: "PLL_65M:comb_199"
 63. Port Connectivity Checks: "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_ca8_q_15"
 64. Port Connectivity Checks: "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_16"
 65. Port Connectivity Checks: "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13"
 66. Port Connectivity Checks: "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13"
 67. Port Connectivity Checks: "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_13"
 68. Port Connectivity Checks: "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_19"
 69. Port Connectivity Checks: "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_18"
 70. Port Connectivity Checks: "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13"
 71. Port Connectivity Checks: "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute"
 72. Port Connectivity Checks: "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread"
 73. Port Connectivity Checks: "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core"
 74. Port Connectivity Checks: "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl"
 75. Port Connectivity Checks: "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst"
 76. Port Connectivity Checks: "FIR_to_wave_0002:fir_to_wave_inst"
 77. Signal Tap Logic Analyzer Settings
 78. Post-Synthesis Netlist Statistics for Top Partition
 79. Elapsed Time Per Partition
 80. Connections to In-System Debugging Instance "auto_signaltap_0"
 81. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 17 13:59:28 2024           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; AM                                              ;
; Top-level Entity Name              ; AM                                              ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 4,037                                           ;
;     Total combinational functions  ; 1,174                                           ;
;     Dedicated logic registers      ; 3,683                                           ;
; Total registers                    ; 3683                                            ;
; Total pins                         ; 104                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 210,984                                         ;
; Embedded Multiplier 9-bit elements ; 20                                              ;
; Total PLLs                         ; 2                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; AM                 ; AM                 ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                  ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                        ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------+-------------+
; AM.v                                                               ; yes             ; User Verilog HDL File                        ; E:/FPGA_FILE/AM/AM.v                                                                ;             ;
; AM_mult.v                                                          ; yes             ; User Wizard-Generated File                   ; E:/FPGA_FILE/AM/AM_mult.v                                                           ;             ;
; PLL_65M.v                                                          ; yes             ; User Wizard-Generated File                   ; E:/FPGA_FILE/AM/PLL_65M.v                                                           ;             ;
; PLL_250M.v                                                         ; yes             ; User Wizard-Generated File                   ; E:/FPGA_FILE/AM/PLL_250M.v                                                          ;             ;
; AD9226_Normal.v                                                    ; yes             ; User Wizard-Generated File                   ; E:/FPGA_FILE/AM/AD9226_Normal.v                                                     ;             ;
; FIR_to_wave/dspba_library_package.vhd                              ; yes             ; User VHDL File                               ; E:/FPGA_FILE/AM/FIR_to_wave/dspba_library_package.vhd                               ; FIR_to_wave ;
; FIR_to_wave/dspba_library.vhd                                      ; yes             ; User VHDL File                               ; E:/FPGA_FILE/AM/FIR_to_wave/dspba_library.vhd                                       ; FIR_to_wave ;
; FIR_to_wave/auk_dspip_math_pkg_hpfir.vhd                           ; yes             ; User VHDL File                               ; E:/FPGA_FILE/AM/FIR_to_wave/auk_dspip_math_pkg_hpfir.vhd                            ; FIR_to_wave ;
; FIR_to_wave/auk_dspip_lib_pkg_hpfir.vhd                            ; yes             ; User VHDL File                               ; E:/FPGA_FILE/AM/FIR_to_wave/auk_dspip_lib_pkg_hpfir.vhd                             ; FIR_to_wave ;
; FIR_to_wave/auk_dspip_avalon_streaming_controller_hpfir.vhd        ; yes             ; User VHDL File                               ; E:/FPGA_FILE/AM/FIR_to_wave/auk_dspip_avalon_streaming_controller_hpfir.vhd         ; FIR_to_wave ;
; FIR_to_wave/auk_dspip_avalon_streaming_sink_hpfir.vhd              ; yes             ; User VHDL File                               ; E:/FPGA_FILE/AM/FIR_to_wave/auk_dspip_avalon_streaming_sink_hpfir.vhd               ; FIR_to_wave ;
; FIR_to_wave/auk_dspip_avalon_streaming_source_hpfir.vhd            ; yes             ; User VHDL File                               ; E:/FPGA_FILE/AM/FIR_to_wave/auk_dspip_avalon_streaming_source_hpfir.vhd             ; FIR_to_wave ;
; FIR_to_wave/auk_dspip_roundsat_hpfir.vhd                           ; yes             ; User VHDL File                               ; E:/FPGA_FILE/AM/FIR_to_wave/auk_dspip_roundsat_hpfir.vhd                            ; FIR_to_wave ;
; FIR_to_wave/FIR_to_wave_0002_rtl_core.vhd                          ; yes             ; User VHDL File                               ; E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002_rtl_core.vhd                           ; FIR_to_wave ;
; FIR_to_wave/FIR_to_wave_0002_ast.vhd                               ; yes             ; User VHDL File                               ; E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002_ast.vhd                                ; FIR_to_wave ;
; FIR_to_wave/FIR_to_wave_0002.vhd                                   ; yes             ; User VHDL File                               ; E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002.vhd                                    ; FIR_to_wave ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.inc                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.inc                    ;             ;
; aglobal180.inc                                                     ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altrom.inc                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altram.inc                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.inc                      ;             ;
; db/altsyncram_ifn3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/AM/db/altsyncram_ifn3.tdf                                              ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf                      ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.inc                      ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/bypassff.inc                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altshift.inc                      ;             ;
; db/mult_ncu.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/AM/db/mult_ncu.tdf                                                     ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf                        ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_pll.inc                   ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                 ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                 ;             ;
; db/pll_65m_altpll2.v                                               ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/AM/db/pll_65m_altpll2.v                                                ;             ;
; db/pll_250m_altpll2.v                                              ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/AM/db/pll_250m_altpll2.v                                               ;             ;
; db/mult_80r.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/AM/db/mult_80r.tdf                                                     ;             ;
; db/mult_p5n.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/AM/db/mult_p5n.tdf                                                     ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap.vhd                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_ela_control.vhd               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_constant.inc                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/dffeea.inc                        ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd            ;             ;
; db/altsyncram_i824.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/AM/db/altsyncram_i824.tdf                                              ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.tdf                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/others/maxplus2/memmodes.inc                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/a_hdffe.inc                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.inc                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/muxlut.inc                        ;             ;
; db/mux_rsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/AM/db/mux_rsc.tdf                                                      ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.tdf                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/declut.inc                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_compare.inc                   ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/AM/db/decode_dvf.tdf                                                   ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.tdf                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/cmpconst.inc                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.inc                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/alt_counter_stratix.inc           ;             ;
; db/cntr_vhi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/AM/db/cntr_vhi.tdf                                                     ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/AM/db/cmpr_tgc.tdf                                                     ;             ;
; db/cntr_g9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/AM/db/cntr_g9j.tdf                                                     ;             ;
; db/cntr_ggi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/AM/db/cntr_ggi.tdf                                                     ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/AM/db/cmpr_rgc.tdf                                                     ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/AM/db/cntr_23j.tdf                                                     ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/AM/db/cmpr_ngc.tdf                                                     ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_hub.vhd                       ; altera_sld  ;
; db/ip/sld232c2bee/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/FPGA_FILE/AM/db/ip/sld232c2bee/alt_sld_fab.v                                     ; alt_sld_fab ;
; db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/FPGA_FILE/AM/db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab.v              ; alt_sld_fab ;
; db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/FPGA_FILE/AM/db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_ident.sv       ; alt_sld_fab ;
; db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/FPGA_FILE/AM/db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv    ; alt_sld_fab ;
; db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; E:/FPGA_FILE/AM/db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd  ; alt_sld_fab ;
; db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/FPGA_FILE/AM/db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv    ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                  ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                              ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,037                                                                                      ;
;                                             ;                                                                                            ;
; Total combinational functions               ; 1174                                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                                            ;
;     -- 4 input functions                    ; 417                                                                                        ;
;     -- 3 input functions                    ; 498                                                                                        ;
;     -- <=2 input functions                  ; 259                                                                                        ;
;                                             ;                                                                                            ;
; Logic elements by mode                      ;                                                                                            ;
;     -- normal mode                          ; 846                                                                                        ;
;     -- arithmetic mode                      ; 328                                                                                        ;
;                                             ;                                                                                            ;
; Total registers                             ; 3683                                                                                       ;
;     -- Dedicated logic registers            ; 3683                                                                                       ;
;     -- I/O registers                        ; 0                                                                                          ;
;                                             ;                                                                                            ;
; I/O pins                                    ; 104                                                                                        ;
; Total memory bits                           ; 210984                                                                                     ;
;                                             ;                                                                                            ;
; Embedded Multiplier 9-bit elements          ; 20                                                                                         ;
;                                             ;                                                                                            ;
; Total PLLs                                  ; 2                                                                                          ;
;     -- PLLs                                 ; 2                                                                                          ;
;                                             ;                                                                                            ;
; Maximum fan-out node                        ; PLL_250M:comb_200|altpll:altpll_component|PLL_250M_altpll2:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 2034                                                                                       ;
; Total fan-out                               ; 19307                                                                                      ;
; Average fan-out                             ; 3.71                                                                                       ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                            ; Entity Name                             ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; |AM                                                                                                                                     ; 1174 (39)           ; 3683 (32)                 ; 210984      ; 20           ; 2       ; 9         ; 104  ; 0            ; |AM                                                                                                                                                                                                                                                                                                                                            ; AM                                      ; work         ;
;    |AD9226_Normal:comb_201|                                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |AM|AD9226_Normal:comb_201                                                                                                                                                                                                                                                                                                                     ; AD9226_Normal                           ; work         ;
;       |lpm_mult:lpm_mult_component|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |AM|AD9226_Normal:comb_201|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                         ; lpm_mult                                ; work         ;
;          |mult_80r:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |AM|AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated                                                                                                                                                                                                                                                                 ; mult_80r                                ; work         ;
;    |AM_mult:comb_202|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |AM|AM_mult:comb_202                                                                                                                                                                                                                                                                                                                           ; AM_mult                                 ; work         ;
;       |lpm_mult:lpm_mult_component|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |AM|AM_mult:comb_202|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                               ; lpm_mult                                ; work         ;
;          |mult_p5n:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |AM|AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated                                                                                                                                                                                                                                                                       ; mult_p5n                                ; work         ;
;    |FIR_to_wave_0002:fir_to_wave_inst|                                                                                                  ; 313 (0)             ; 1973 (0)                  ; 40          ; 18           ; 0       ; 9         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst                                                                                                                                                                                                                                                                                                          ; FIR_to_wave_0002                        ; fir_to_wave  ;
;       |FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|                                                                                  ; 313 (0)             ; 1973 (0)                  ; 40          ; 18           ; 0       ; 9         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst                                                                                                                                                                                                                                                           ; FIR_to_wave_0002_ast                    ; fir_to_wave  ;
;          |FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|                                                                   ; 313 (313)           ; 1964 (297)                ; 40          ; 18           ; 0       ; 9         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                                                                ; FIR_to_wave_0002_rtl_core               ; fir_to_wave  ;
;             |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                                                                                    ; 0 (0)               ; 0 (0)                     ; 40          ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                                                                                                                                         ; altsyncram                              ; work         ;
;                |altsyncram_ifn3:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 40          ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_ifn3:auto_generated                                                                                                                          ; altsyncram_ifn3                         ; work         ;
;             |dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13                                                                                                                                                   ; dspba_delay                             ; fir_to_wave  ;
;             |dspba_delay:d_u0_m0_wo0_ca8_q_15|                                                                                          ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_ca8_q_15                                                                                                                                                               ; dspba_delay                             ; fir_to_wave  ;
;             |dspba_delay:d_u0_m0_wo0_compute_q_13|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13                                                                                                                                                           ; dspba_delay                             ; fir_to_wave  ;
;             |dspba_delay:d_u0_m0_wo0_compute_q_18|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_18                                                                                                                                                           ; dspba_delay                             ; fir_to_wave  ;
;             |dspba_delay:d_u0_m0_wo0_compute_q_19|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_19                                                                                                                                                           ; dspba_delay                             ; fir_to_wave  ;
;             |dspba_delay:d_u0_m0_wo0_memread_q_13|                                                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_13                                                                                                                                                           ; dspba_delay                             ; fir_to_wave  ;
;             |dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_16|                                                                                 ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_16                                                                                                                                                      ; dspba_delay                             ; fir_to_wave  ;
;             |dspba_delay:d_xIn_0_13|                                                                                                    ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                                                                                                                                         ; dspba_delay                             ; fir_to_wave  ;
;             |dspba_delay:u0_m0_wo0_compute|                                                                                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute                                                                                                                                                                  ; dspba_delay                             ; fir_to_wave  ;
;             |dspba_delay:u0_m0_wo0_memread|                                                                                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread                                                                                                                                                                  ; dspba_delay                             ; fir_to_wave  ;
;             |dspba_delay:u0_m0_wo0_wi0_r0_delayr1|                                                                                      ; 0 (0)               ; 200 (200)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1                                                                                                                                                           ; dspba_delay                             ; fir_to_wave  ;
;             |dspba_delay:u0_m0_wo0_wi0_r0_delayr2|                                                                                      ; 0 (0)               ; 200 (200)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2                                                                                                                                                           ; dspba_delay                             ; fir_to_wave  ;
;             |dspba_delay:u0_m0_wo0_wi0_r0_delayr3|                                                                                      ; 0 (0)               ; 200 (200)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3                                                                                                                                                           ; dspba_delay                             ; fir_to_wave  ;
;             |dspba_delay:u0_m0_wo0_wi0_r0_delayr4|                                                                                      ; 0 (0)               ; 200 (200)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4                                                                                                                                                           ; dspba_delay                             ; fir_to_wave  ;
;             |dspba_delay:u0_m0_wo0_wi0_r0_delayr5|                                                                                      ; 0 (0)               ; 200 (200)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5                                                                                                                                                           ; dspba_delay                             ; fir_to_wave  ;
;             |dspba_delay:u0_m0_wo0_wi0_r0_delayr6|                                                                                      ; 0 (0)               ; 200 (200)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6                                                                                                                                                           ; dspba_delay                             ; fir_to_wave  ;
;             |dspba_delay:u0_m0_wo0_wi0_r0_delayr7|                                                                                      ; 0 (0)               ; 200 (200)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7                                                                                                                                                           ; dspba_delay                             ; fir_to_wave  ;
;             |dspba_delay:u0_m0_wo0_wi0_r0_delayr8|                                                                                      ; 0 (0)               ; 200 (200)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8                                                                                                                                                           ; dspba_delay                             ; fir_to_wave  ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                                                                                                                                                     ; lpm_mult                                ; work         ;
;                |mult_ncu:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_ncu:auto_generated                                                                                                                             ; mult_ncu                                ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_1_component|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_1_component                                                                                                                                                     ; lpm_mult                                ; work         ;
;                |mult_ncu:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_ncu:auto_generated                                                                                                                             ; mult_ncu                                ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_2_component|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_2_component                                                                                                                                                     ; lpm_mult                                ; work         ;
;                |mult_ncu:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_ncu:auto_generated                                                                                                                             ; mult_ncu                                ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_3_component|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_3_component                                                                                                                                                     ; lpm_mult                                ; work         ;
;                |mult_ncu:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_ncu:auto_generated                                                                                                                             ; mult_ncu                                ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_4_component|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_4_component                                                                                                                                                     ; lpm_mult                                ; work         ;
;                |mult_ncu:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_ncu:auto_generated                                                                                                                             ; mult_ncu                                ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_5_component|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_5_component                                                                                                                                                     ; lpm_mult                                ; work         ;
;                |mult_ncu:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_5_component|mult_ncu:auto_generated                                                                                                                             ; mult_ncu                                ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_6_component|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_6_component                                                                                                                                                     ; lpm_mult                                ; work         ;
;                |mult_ncu:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_ncu:auto_generated                                                                                                                             ; mult_ncu                                ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_7_component|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_7_component                                                                                                                                                     ; lpm_mult                                ; work         ;
;                |mult_ncu:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_ncu:auto_generated                                                                                                                             ; mult_ncu                                ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_8_component|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_8_component                                                                                                                                                     ; lpm_mult                                ; work         ;
;                |mult_ncu:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_ncu:auto_generated                                                                                                                             ; mult_ncu                                ; work         ;
;          |auk_dspip_avalon_streaming_source_hpfir:source|                                                                               ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                                                            ; auk_dspip_avalon_streaming_source_hpfir ; fir_to_wave  ;
;    |PLL_250M:comb_200|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|PLL_250M:comb_200                                                                                                                                                                                                                                                                                                                          ; PLL_250M                                ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|PLL_250M:comb_200|altpll:altpll_component                                                                                                                                                                                                                                                                                                  ; altpll                                  ; work         ;
;          |PLL_250M_altpll2:auto_generated|                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|PLL_250M:comb_200|altpll:altpll_component|PLL_250M_altpll2:auto_generated                                                                                                                                                                                                                                                                  ; PLL_250M_altpll2                        ; work         ;
;    |PLL_65M:comb_199|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|PLL_65M:comb_199                                                                                                                                                                                                                                                                                                                           ; PLL_65M                                 ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|PLL_65M:comb_199|altpll:altpll_component                                                                                                                                                                                                                                                                                                   ; altpll                                  ; work         ;
;          |PLL_65M_altpll2:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|PLL_65M:comb_199|altpll:altpll_component|PLL_65M_altpll2:auto_generated                                                                                                                                                                                                                                                                    ; PLL_65M_altpll2                         ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 127 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                 ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input             ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                             ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 126 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                 ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 125 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric       ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 125 (86)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                            ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                              ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                          ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 695 (2)             ; 1587 (206)                ; 210944      ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                           ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 693 (0)             ; 1381 (0)                  ; 210944      ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                      ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 693 (88)            ; 1381 (494)                ; 210944      ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                     ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)              ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                              ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                              ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                                 ; work         ;
;                   |mux_rsc:auto_generated|                                                                                              ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                              ; mux_rsc                                 ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 210944      ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                              ; work         ;
;                |altsyncram_i824:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 210944      ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i824:auto_generated                                                                                                                                                 ; altsyncram_i824                         ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                            ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                            ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                           ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 87 (87)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                      ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 242 (1)             ; 531 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                         ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                            ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 206 (0)             ; 515 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 309 (309)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 206 (0)             ; 206 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                               ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 35 (35)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                            ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 190 (11)            ; 173 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                  ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                             ; work         ;
;                   |cntr_vhi:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vhi:auto_generated                                                             ; cntr_vhi                                ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                             ; work         ;
;                   |cntr_g9j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                      ; cntr_g9j                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                             ; work         ;
;                   |cntr_ggi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                            ; cntr_ggi                                ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                             ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                                ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                            ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 103 (103)           ; 103 (103)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                            ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                              ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_ifn3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 5            ; 8            ; 5            ; 8            ; 40     ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i824:auto_generated|ALTSYNCRAM                        ; M9K  ; Simple Dual Port ; 2048         ; 103          ; 2048         ; 103          ; 210944 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 2           ;
; Simple Multipliers (18-bit)           ; 9           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 20          ;
; Signed Embedded Multipliers           ; 10          ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |AM|PLL_65M:comb_199                                                                                                                                                                                                                                                    ; PLL_65M.v       ;
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |AM|PLL_250M:comb_200                                                                                                                                                                                                                                                   ; PLL_250M.v      ;
; Altera ; LPM_MULT     ; 18.0    ; N/A          ; N/A          ; |AM|AD9226_Normal:comb_201                                                                                                                                                                                                                                              ; AD9226_Normal.v ;
; Altera ; LPM_MULT     ; 18.0    ; N/A          ; N/A          ; |AM|AM_mult:comb_202                                                                                                                                                                                                                                                    ; AM_mult.v       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AM|FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                            ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                           ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                           ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                           ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                           ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                           ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca8_i[0]               ; yes                                                              ; yes                                        ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca8_i[1]               ; yes                                                              ; yes                                        ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca8_i[2]               ; yes                                                              ; yes                                        ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]        ; yes                                                              ; yes                                        ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]        ; yes                                                              ; yes                                        ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]        ; yes                                                              ; yes                                        ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca8_eq                 ; yes                                                              ; yes                                        ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_eq          ; yes                                                              ; yes                                        ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0] ; yes                                                              ; yes                                        ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[1] ; yes                                                              ; yes                                        ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[2] ; yes                                                              ; yes                                        ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[3] ; yes                                                              ; yes                                        ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[4] ; yes                                                              ; yes                                        ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_eq   ; yes                                                              ; yes                                        ;
; Total number of protected registers is 14                                                                                                                                    ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                    ; Reason for Removal                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DA_9764_outB[0]~reg0                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; DA_9764_outB[1]~reg0                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; DA_9764_outB[2]~reg0                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; DA_9764_outB[3]~reg0                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; DA_9764_outB[4]~reg0                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; DA_9764_outB[5]~reg0                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; DA_9764_outA[0]~reg0                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; DA_9764_outA[1]~reg0                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; DA_9764_outA[2]~reg0                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; DA_9764_outA[3]~reg0                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; DA_9764_outA[4]~reg0                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; DA_9764_outA[5]~reg0                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; DA_9764_outA[6]~reg0                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; DA_9764_outA[7]~reg0                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; DA_9764_outA[8]~reg0                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; DA_9764_outA[9]~reg0                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; DA_9764_outA[10]~reg0                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; DA_9764_outA[11]~reg0                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; DA_9764_outA[12]~reg0                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; DA_9764_outA[13]~reg0                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; AD9226_data_reg[7]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[15]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[13]                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[15]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[15]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[2,14]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[0]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm3_q[15]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm3_q[12..14]                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm4_q[15]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm4_q[10..14]                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm4_q[0,2,9]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm5_q[15]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm5_q[13,14]                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm6_q[15]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm6_q[2,14]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm6_q[0]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm7_q[15]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm7_q[1]                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm8_q[15]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_q[0]                                  ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]              ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[5]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[11]                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[1]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[8]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[3]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[7]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[0]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[6]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm7_q[3,7]                                 ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[14]                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[5,13]                                ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[14]                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm5_q[3,8]                                 ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[14]                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm6_q[4]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[14]                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm7_q[8]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[14]                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_ca8_q_15|delay_signals[2][2] ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[14]                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm3_q[5]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[12]                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm5_q[11]                                  ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[12]                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm7_q[6]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[12]                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm3_q[4,6]                                 ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[11]                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm6_q[1,3,11]                              ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[11]                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm4_q[1,7]                                 ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[10]                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm7_q[0,10]                                ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[10]                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_ca8_q_15|delay_signals[2][1] ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[10]                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm8_q[0,5,6,11]                            ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[9]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm5_q[1]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[9]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm3_q[0]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[9]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[6]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[9]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm7_q[9]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[9]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_ca8_q_15|delay_signals[2][0] ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[9]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm3_q[3,8]                                 ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[8]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm7_q[14]                                  ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[8]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm3_q[11]                                  ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[7]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm7_q[12,13]                               ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[7]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[3]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[6]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm5_q[5]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[6]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm7_q[5]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[6]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm8_q[2,14]                                ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[6]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[8]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[4]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm5_q[2]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[4]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm7_q[2]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[2]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm4_q[4,6,8]                               ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[1]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm5_q[12]                                  ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[1]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm8_q[3,7,13]                              ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[1]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm4_q[3]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[0]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm8_q[12]                                  ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[0]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm6_q[12]                                  ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[13]                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[9]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[12]                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm5_q[9]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[12]                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm6_q[13]                                  ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[12]                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[3]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[11]                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm5_q[4]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[11]                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm3_q[10]                                  ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[10]                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm4_q[5]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[10]                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm5_q[10]                                  ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[10]                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm6_q[10]                                  ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[10]                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm5_q[6]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[1]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm7_q[11]                                  ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[1]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm8_q[1,8]                                 ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[1]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm6_q[9]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm3_q[9]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm8_q[10]                                  ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm3_q[9]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm6_q[5]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm3_q[7]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm3_q[1]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm3_q[2]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm5_q[0]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm3_q[2]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm6_q[6,8]                                 ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm3_q[2]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm7_q[4]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm3_q[2]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm6_q[7]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm5_q[7]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm8_q[4]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm8_q[9]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_q[0]                                  ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]              ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]    ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_13|delay_signals[0][0] ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm8_q[9]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[12]                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[4]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[6]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm3_q[7]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[11]                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[1]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[2]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[7]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[1]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[8]                                   ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[7]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[11]                                  ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm5_q[7]                                       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[13]                                  ; Merged with FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[12]                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                                     ; Lost fanout                                                                                                                                                                                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                                     ; Lost fanout                                                                                                                                                                                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                                      ; Lost fanout                                                                                                                                                                                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                                                    ; Lost fanout                                                                                                                                                                                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                                      ; Lost fanout                                                                                                                                                                                                      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[27..29]                            ; Lost fanout                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 152                                                                                                                                                          ;                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3683  ;
; Number of registers using Synchronous Clear  ; 50    ;
; Number of registers using Synchronous Load   ; 97    ;
; Number of registers using Asynchronous Clear ; 2550  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2299  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                                                                                                                                         ; 5       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[6]                                                                                                                                                                  ; 2       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[8]                                                                                                                                                                  ; 2       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[2]                                                                                                                                                                  ; 1       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[9]                                                                                                                                                                  ; 1       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[10]                                                                                                                                                                 ; 1       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[12]                                                                                                                                                                 ; 1       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[10]                                                                                                                                                                 ; 6       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[14]                                                                                                                                                                 ; 10      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[2]                                                                                                                                                                  ; 10      ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[12]                                                                                                                                                                 ; 6       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[7]                                                                                                                                                                  ; 8       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm5_q[7]                                                                                                                                                                  ; 8       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[11]                                                                                                                                                                 ; 5       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[10]                                                                                                                                                                 ; 5       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[4]                                                                                                                                                                  ; 3       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                                                                           ; 3       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_eq                                                                                                                                                             ; 3       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                                                                                    ; 6       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                                                                                                                                    ; 3       ;
; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 35                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AM|DA_9764_outB[11]~reg0  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst ;
+-----------------+-------+------+------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                       ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                        ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                        ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                        ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                        ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                        ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                        ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                        ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                        ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                        ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                        ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                        ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                        ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                        ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                        ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                        ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[4]                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_eq                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_eq                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca8_i[2]                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca8_i[1]                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca8_i[0]                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca8_eq                                                                                         ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_ifn3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst ;
+---------------------+--------------+------------------------------------------------------------------------------------------+
; Parameter Name      ; Value        ; Type                                                                                     ;
+---------------------+--------------+------------------------------------------------------------------------------------------+
; INWIDTH             ; 8            ; Signed Integer                                                                           ;
; OUT_WIDTH_UNTRIMMED ; 30           ; Signed Integer                                                                           ;
; BANKINWIDTH         ; 0            ; Signed Integer                                                                           ;
; REM_LSB_BIT_g       ; 19           ; Signed Integer                                                                           ;
; REM_LSB_TYPE_g      ; trunc        ; String                                                                                   ;
; REM_MSB_BIT_g       ; 3            ; Signed Integer                                                                           ;
; REM_MSB_TYPE_g      ; trunc        ; String                                                                                   ;
; PHYSCHANIN          ; 1            ; Signed Integer                                                                           ;
; PHYSCHANOUT         ; 1            ; Signed Integer                                                                           ;
; CHANSPERPHYIN       ; 1            ; Signed Integer                                                                           ;
; CHANSPERPHYOUT      ; 1            ; Signed Integer                                                                           ;
; OUTPUTFIFODEPTH     ; 8            ; Signed Integer                                                                           ;
; USE_PACKETS         ; 0            ; Signed Integer                                                                           ;
; MODE_WIDTH          ; 0            ; Signed Integer                                                                           ;
; ENABLE_BACKPRESSURE ; false        ; Enumerated                                                                               ;
; LOG2_CHANSPERPHYOUT ; 1            ; Signed Integer                                                                           ;
; NUMCHANS            ; 1            ; Signed Integer                                                                           ;
; DEVICE_FAMILY       ; Cyclone IV E ; String                                                                                   ;
; COMPLEX_CONST       ; 1            ; Signed Integer                                                                           ;
+---------------------+--------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 8     ; Signed Integer                                                                                                                                 ;
; data_width      ; 8     ; Signed Integer                                                                                                                                 ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                 ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                         ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 8     ; Signed Integer                                                                                                                               ;
; data_width            ; 8     ; Signed Integer                                                                                                                               ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                               ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                               ;
; fifo_depth_g          ; 8     ; Signed Integer                                                                                                                               ;
; have_counter_g        ; false ; Enumerated                                                                                                                                   ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                               ;
; use_packets           ; 0     ; Signed Integer                                                                                                                               ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                   ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_18 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 5     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_19 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_13 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                         ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                               ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                      ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                                                                                                      ;
; NUMWORDS_A                         ; 5                    ; Signed Integer                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                             ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                      ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                                                                                                                      ;
; NUMWORDS_B                         ; 5                    ; Signed Integer                                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                             ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_ifn3      ; Untyped                                                                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_16 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                            ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_ca8_q_15 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                                                                                                                                   ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_8_component ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                      ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                                             ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                                             ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                             ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 25    ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_7_component ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                      ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                                             ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                                             ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                             ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 25    ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                      ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                                             ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                                             ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                             ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 25    ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_5_component ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                      ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                                             ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                                             ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                             ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 25    ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_4_component ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                      ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                                             ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                                             ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                             ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 25    ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_3_component ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                      ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                                             ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                                             ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                             ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 25    ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                      ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                                             ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                                             ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                             ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 25    ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                      ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                                             ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                                             ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                             ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 25    ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                      ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                                             ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                                             ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                             ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 30    ; Signed Integer                                                                                                                                                          ;
; rem_lsb_bit_g  ; 19    ; Signed Integer                                                                                                                                                          ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                  ;
; rem_msb_bit_g  ; 3     ; Signed Integer                                                                                                                                                          ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_65M:comb_199|altpll:altpll_component ;
+-------------------------------+---------------------------+---------------------------+
; Parameter Name                ; Value                     ; Type                      ;
+-------------------------------+---------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                   ;
; PLL_TYPE                      ; AUTO                      ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_65M ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                   ;
; LOCK_HIGH                     ; 1                         ; Untyped                   ;
; LOCK_LOW                      ; 1                         ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                   ;
; SKIP_VCO                      ; OFF                       ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                   ;
; BANDWIDTH                     ; 0                         ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                   ;
; DOWN_SPREAD                   ; 0                         ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 26                        ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 13                        ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 5                         ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 10                        ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                   ;
; DPA_DIVIDER                   ; 0                         ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                   ;
; VCO_MIN                       ; 0                         ; Untyped                   ;
; VCO_MAX                       ; 0                         ; Untyped                   ;
; VCO_CENTER                    ; 0                         ; Untyped                   ;
; PFD_MIN                       ; 0                         ; Untyped                   ;
; PFD_MAX                       ; 0                         ; Untyped                   ;
; M_INITIAL                     ; 0                         ; Untyped                   ;
; M                             ; 0                         ; Untyped                   ;
; N                             ; 1                         ; Untyped                   ;
; M2                            ; 1                         ; Untyped                   ;
; N2                            ; 1                         ; Untyped                   ;
; SS                            ; 1                         ; Untyped                   ;
; C0_HIGH                       ; 0                         ; Untyped                   ;
; C1_HIGH                       ; 0                         ; Untyped                   ;
; C2_HIGH                       ; 0                         ; Untyped                   ;
; C3_HIGH                       ; 0                         ; Untyped                   ;
; C4_HIGH                       ; 0                         ; Untyped                   ;
; C5_HIGH                       ; 0                         ; Untyped                   ;
; C6_HIGH                       ; 0                         ; Untyped                   ;
; C7_HIGH                       ; 0                         ; Untyped                   ;
; C8_HIGH                       ; 0                         ; Untyped                   ;
; C9_HIGH                       ; 0                         ; Untyped                   ;
; C0_LOW                        ; 0                         ; Untyped                   ;
; C1_LOW                        ; 0                         ; Untyped                   ;
; C2_LOW                        ; 0                         ; Untyped                   ;
; C3_LOW                        ; 0                         ; Untyped                   ;
; C4_LOW                        ; 0                         ; Untyped                   ;
; C5_LOW                        ; 0                         ; Untyped                   ;
; C6_LOW                        ; 0                         ; Untyped                   ;
; C7_LOW                        ; 0                         ; Untyped                   ;
; C8_LOW                        ; 0                         ; Untyped                   ;
; C9_LOW                        ; 0                         ; Untyped                   ;
; C0_INITIAL                    ; 0                         ; Untyped                   ;
; C1_INITIAL                    ; 0                         ; Untyped                   ;
; C2_INITIAL                    ; 0                         ; Untyped                   ;
; C3_INITIAL                    ; 0                         ; Untyped                   ;
; C4_INITIAL                    ; 0                         ; Untyped                   ;
; C5_INITIAL                    ; 0                         ; Untyped                   ;
; C6_INITIAL                    ; 0                         ; Untyped                   ;
; C7_INITIAL                    ; 0                         ; Untyped                   ;
; C8_INITIAL                    ; 0                         ; Untyped                   ;
; C9_INITIAL                    ; 0                         ; Untyped                   ;
; C0_MODE                       ; BYPASS                    ; Untyped                   ;
; C1_MODE                       ; BYPASS                    ; Untyped                   ;
; C2_MODE                       ; BYPASS                    ; Untyped                   ;
; C3_MODE                       ; BYPASS                    ; Untyped                   ;
; C4_MODE                       ; BYPASS                    ; Untyped                   ;
; C5_MODE                       ; BYPASS                    ; Untyped                   ;
; C6_MODE                       ; BYPASS                    ; Untyped                   ;
; C7_MODE                       ; BYPASS                    ; Untyped                   ;
; C8_MODE                       ; BYPASS                    ; Untyped                   ;
; C9_MODE                       ; BYPASS                    ; Untyped                   ;
; C0_PH                         ; 0                         ; Untyped                   ;
; C1_PH                         ; 0                         ; Untyped                   ;
; C2_PH                         ; 0                         ; Untyped                   ;
; C3_PH                         ; 0                         ; Untyped                   ;
; C4_PH                         ; 0                         ; Untyped                   ;
; C5_PH                         ; 0                         ; Untyped                   ;
; C6_PH                         ; 0                         ; Untyped                   ;
; C7_PH                         ; 0                         ; Untyped                   ;
; C8_PH                         ; 0                         ; Untyped                   ;
; C9_PH                         ; 0                         ; Untyped                   ;
; L0_HIGH                       ; 1                         ; Untyped                   ;
; L1_HIGH                       ; 1                         ; Untyped                   ;
; G0_HIGH                       ; 1                         ; Untyped                   ;
; G1_HIGH                       ; 1                         ; Untyped                   ;
; G2_HIGH                       ; 1                         ; Untyped                   ;
; G3_HIGH                       ; 1                         ; Untyped                   ;
; E0_HIGH                       ; 1                         ; Untyped                   ;
; E1_HIGH                       ; 1                         ; Untyped                   ;
; E2_HIGH                       ; 1                         ; Untyped                   ;
; E3_HIGH                       ; 1                         ; Untyped                   ;
; L0_LOW                        ; 1                         ; Untyped                   ;
; L1_LOW                        ; 1                         ; Untyped                   ;
; G0_LOW                        ; 1                         ; Untyped                   ;
; G1_LOW                        ; 1                         ; Untyped                   ;
; G2_LOW                        ; 1                         ; Untyped                   ;
; G3_LOW                        ; 1                         ; Untyped                   ;
; E0_LOW                        ; 1                         ; Untyped                   ;
; E1_LOW                        ; 1                         ; Untyped                   ;
; E2_LOW                        ; 1                         ; Untyped                   ;
; E3_LOW                        ; 1                         ; Untyped                   ;
; L0_INITIAL                    ; 1                         ; Untyped                   ;
; L1_INITIAL                    ; 1                         ; Untyped                   ;
; G0_INITIAL                    ; 1                         ; Untyped                   ;
; G1_INITIAL                    ; 1                         ; Untyped                   ;
; G2_INITIAL                    ; 1                         ; Untyped                   ;
; G3_INITIAL                    ; 1                         ; Untyped                   ;
; E0_INITIAL                    ; 1                         ; Untyped                   ;
; E1_INITIAL                    ; 1                         ; Untyped                   ;
; E2_INITIAL                    ; 1                         ; Untyped                   ;
; E3_INITIAL                    ; 1                         ; Untyped                   ;
; L0_MODE                       ; BYPASS                    ; Untyped                   ;
; L1_MODE                       ; BYPASS                    ; Untyped                   ;
; G0_MODE                       ; BYPASS                    ; Untyped                   ;
; G1_MODE                       ; BYPASS                    ; Untyped                   ;
; G2_MODE                       ; BYPASS                    ; Untyped                   ;
; G3_MODE                       ; BYPASS                    ; Untyped                   ;
; E0_MODE                       ; BYPASS                    ; Untyped                   ;
; E1_MODE                       ; BYPASS                    ; Untyped                   ;
; E2_MODE                       ; BYPASS                    ; Untyped                   ;
; E3_MODE                       ; BYPASS                    ; Untyped                   ;
; L0_PH                         ; 0                         ; Untyped                   ;
; L1_PH                         ; 0                         ; Untyped                   ;
; G0_PH                         ; 0                         ; Untyped                   ;
; G1_PH                         ; 0                         ; Untyped                   ;
; G2_PH                         ; 0                         ; Untyped                   ;
; G3_PH                         ; 0                         ; Untyped                   ;
; E0_PH                         ; 0                         ; Untyped                   ;
; E1_PH                         ; 0                         ; Untyped                   ;
; E2_PH                         ; 0                         ; Untyped                   ;
; E3_PH                         ; 0                         ; Untyped                   ;
; M_PH                          ; 0                         ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; CLK0_COUNTER                  ; G0                        ; Untyped                   ;
; CLK1_COUNTER                  ; G0                        ; Untyped                   ;
; CLK2_COUNTER                  ; G0                        ; Untyped                   ;
; CLK3_COUNTER                  ; G0                        ; Untyped                   ;
; CLK4_COUNTER                  ; G0                        ; Untyped                   ;
; CLK5_COUNTER                  ; G0                        ; Untyped                   ;
; CLK6_COUNTER                  ; E0                        ; Untyped                   ;
; CLK7_COUNTER                  ; E1                        ; Untyped                   ;
; CLK8_COUNTER                  ; E2                        ; Untyped                   ;
; CLK9_COUNTER                  ; E3                        ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                   ;
; M_TIME_DELAY                  ; 0                         ; Untyped                   ;
; N_TIME_DELAY                  ; 0                         ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                   ;
; VCO_POST_SCALE                ; 0                         ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                   ;
; CBXI_PARAMETER                ; PLL_65M_altpll2           ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE            ;
+-------------------------------+---------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_250M:comb_200|altpll:altpll_component ;
+-------------------------------+----------------------------+---------------------------+
; Parameter Name                ; Value                      ; Type                      ;
+-------------------------------+----------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                   ;
; PLL_TYPE                      ; AUTO                       ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_250M ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                   ;
; LOCK_HIGH                     ; 1                          ; Untyped                   ;
; LOCK_LOW                      ; 1                          ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                   ;
; SKIP_VCO                      ; OFF                        ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                   ;
; BANDWIDTH                     ; 0                          ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                   ;
; DOWN_SPREAD                   ; 0                          ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 5                          ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 5                          ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                          ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 2                          ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                   ;
; DPA_DIVIDER                   ; 0                          ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                   ;
; VCO_MIN                       ; 0                          ; Untyped                   ;
; VCO_MAX                       ; 0                          ; Untyped                   ;
; VCO_CENTER                    ; 0                          ; Untyped                   ;
; PFD_MIN                       ; 0                          ; Untyped                   ;
; PFD_MAX                       ; 0                          ; Untyped                   ;
; M_INITIAL                     ; 0                          ; Untyped                   ;
; M                             ; 0                          ; Untyped                   ;
; N                             ; 1                          ; Untyped                   ;
; M2                            ; 1                          ; Untyped                   ;
; N2                            ; 1                          ; Untyped                   ;
; SS                            ; 1                          ; Untyped                   ;
; C0_HIGH                       ; 0                          ; Untyped                   ;
; C1_HIGH                       ; 0                          ; Untyped                   ;
; C2_HIGH                       ; 0                          ; Untyped                   ;
; C3_HIGH                       ; 0                          ; Untyped                   ;
; C4_HIGH                       ; 0                          ; Untyped                   ;
; C5_HIGH                       ; 0                          ; Untyped                   ;
; C6_HIGH                       ; 0                          ; Untyped                   ;
; C7_HIGH                       ; 0                          ; Untyped                   ;
; C8_HIGH                       ; 0                          ; Untyped                   ;
; C9_HIGH                       ; 0                          ; Untyped                   ;
; C0_LOW                        ; 0                          ; Untyped                   ;
; C1_LOW                        ; 0                          ; Untyped                   ;
; C2_LOW                        ; 0                          ; Untyped                   ;
; C3_LOW                        ; 0                          ; Untyped                   ;
; C4_LOW                        ; 0                          ; Untyped                   ;
; C5_LOW                        ; 0                          ; Untyped                   ;
; C6_LOW                        ; 0                          ; Untyped                   ;
; C7_LOW                        ; 0                          ; Untyped                   ;
; C8_LOW                        ; 0                          ; Untyped                   ;
; C9_LOW                        ; 0                          ; Untyped                   ;
; C0_INITIAL                    ; 0                          ; Untyped                   ;
; C1_INITIAL                    ; 0                          ; Untyped                   ;
; C2_INITIAL                    ; 0                          ; Untyped                   ;
; C3_INITIAL                    ; 0                          ; Untyped                   ;
; C4_INITIAL                    ; 0                          ; Untyped                   ;
; C5_INITIAL                    ; 0                          ; Untyped                   ;
; C6_INITIAL                    ; 0                          ; Untyped                   ;
; C7_INITIAL                    ; 0                          ; Untyped                   ;
; C8_INITIAL                    ; 0                          ; Untyped                   ;
; C9_INITIAL                    ; 0                          ; Untyped                   ;
; C0_MODE                       ; BYPASS                     ; Untyped                   ;
; C1_MODE                       ; BYPASS                     ; Untyped                   ;
; C2_MODE                       ; BYPASS                     ; Untyped                   ;
; C3_MODE                       ; BYPASS                     ; Untyped                   ;
; C4_MODE                       ; BYPASS                     ; Untyped                   ;
; C5_MODE                       ; BYPASS                     ; Untyped                   ;
; C6_MODE                       ; BYPASS                     ; Untyped                   ;
; C7_MODE                       ; BYPASS                     ; Untyped                   ;
; C8_MODE                       ; BYPASS                     ; Untyped                   ;
; C9_MODE                       ; BYPASS                     ; Untyped                   ;
; C0_PH                         ; 0                          ; Untyped                   ;
; C1_PH                         ; 0                          ; Untyped                   ;
; C2_PH                         ; 0                          ; Untyped                   ;
; C3_PH                         ; 0                          ; Untyped                   ;
; C4_PH                         ; 0                          ; Untyped                   ;
; C5_PH                         ; 0                          ; Untyped                   ;
; C6_PH                         ; 0                          ; Untyped                   ;
; C7_PH                         ; 0                          ; Untyped                   ;
; C8_PH                         ; 0                          ; Untyped                   ;
; C9_PH                         ; 0                          ; Untyped                   ;
; L0_HIGH                       ; 1                          ; Untyped                   ;
; L1_HIGH                       ; 1                          ; Untyped                   ;
; G0_HIGH                       ; 1                          ; Untyped                   ;
; G1_HIGH                       ; 1                          ; Untyped                   ;
; G2_HIGH                       ; 1                          ; Untyped                   ;
; G3_HIGH                       ; 1                          ; Untyped                   ;
; E0_HIGH                       ; 1                          ; Untyped                   ;
; E1_HIGH                       ; 1                          ; Untyped                   ;
; E2_HIGH                       ; 1                          ; Untyped                   ;
; E3_HIGH                       ; 1                          ; Untyped                   ;
; L0_LOW                        ; 1                          ; Untyped                   ;
; L1_LOW                        ; 1                          ; Untyped                   ;
; G0_LOW                        ; 1                          ; Untyped                   ;
; G1_LOW                        ; 1                          ; Untyped                   ;
; G2_LOW                        ; 1                          ; Untyped                   ;
; G3_LOW                        ; 1                          ; Untyped                   ;
; E0_LOW                        ; 1                          ; Untyped                   ;
; E1_LOW                        ; 1                          ; Untyped                   ;
; E2_LOW                        ; 1                          ; Untyped                   ;
; E3_LOW                        ; 1                          ; Untyped                   ;
; L0_INITIAL                    ; 1                          ; Untyped                   ;
; L1_INITIAL                    ; 1                          ; Untyped                   ;
; G0_INITIAL                    ; 1                          ; Untyped                   ;
; G1_INITIAL                    ; 1                          ; Untyped                   ;
; G2_INITIAL                    ; 1                          ; Untyped                   ;
; G3_INITIAL                    ; 1                          ; Untyped                   ;
; E0_INITIAL                    ; 1                          ; Untyped                   ;
; E1_INITIAL                    ; 1                          ; Untyped                   ;
; E2_INITIAL                    ; 1                          ; Untyped                   ;
; E3_INITIAL                    ; 1                          ; Untyped                   ;
; L0_MODE                       ; BYPASS                     ; Untyped                   ;
; L1_MODE                       ; BYPASS                     ; Untyped                   ;
; G0_MODE                       ; BYPASS                     ; Untyped                   ;
; G1_MODE                       ; BYPASS                     ; Untyped                   ;
; G2_MODE                       ; BYPASS                     ; Untyped                   ;
; G3_MODE                       ; BYPASS                     ; Untyped                   ;
; E0_MODE                       ; BYPASS                     ; Untyped                   ;
; E1_MODE                       ; BYPASS                     ; Untyped                   ;
; E2_MODE                       ; BYPASS                     ; Untyped                   ;
; E3_MODE                       ; BYPASS                     ; Untyped                   ;
; L0_PH                         ; 0                          ; Untyped                   ;
; L1_PH                         ; 0                          ; Untyped                   ;
; G0_PH                         ; 0                          ; Untyped                   ;
; G1_PH                         ; 0                          ; Untyped                   ;
; G2_PH                         ; 0                          ; Untyped                   ;
; G3_PH                         ; 0                          ; Untyped                   ;
; E0_PH                         ; 0                          ; Untyped                   ;
; E1_PH                         ; 0                          ; Untyped                   ;
; E2_PH                         ; 0                          ; Untyped                   ;
; E3_PH                         ; 0                          ; Untyped                   ;
; M_PH                          ; 0                          ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; CLK0_COUNTER                  ; G0                         ; Untyped                   ;
; CLK1_COUNTER                  ; G0                         ; Untyped                   ;
; CLK2_COUNTER                  ; G0                         ; Untyped                   ;
; CLK3_COUNTER                  ; G0                         ; Untyped                   ;
; CLK4_COUNTER                  ; G0                         ; Untyped                   ;
; CLK5_COUNTER                  ; G0                         ; Untyped                   ;
; CLK6_COUNTER                  ; E0                         ; Untyped                   ;
; CLK7_COUNTER                  ; E1                         ; Untyped                   ;
; CLK8_COUNTER                  ; E2                         ; Untyped                   ;
; CLK9_COUNTER                  ; E3                         ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                   ;
; M_TIME_DELAY                  ; 0                          ; Untyped                   ;
; N_TIME_DELAY                  ; 0                          ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                   ;
; VCO_POST_SCALE                ; 0                          ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                   ;
; CBXI_PARAMETER                ; PLL_250M_altpll2           ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE            ;
+-------------------------------+----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AD9226_Normal:comb_201|LPM_MULT:lpm_mult_component ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer                  ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                  ;
; LPM_WIDTHP                                     ; 16           ; Signed Integer                  ;
; LPM_WIDTHR                                     ; 0            ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_80r     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AM_mult:comb_202|LPM_MULT:lpm_mult_component ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer            ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer            ;
; LPM_WIDTHP                                     ; 16           ; Signed Integer            ;
; LPM_WIDTHR                                     ; 0            ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; mult_p5n     ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                          ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 103                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 103                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_ram_block_type                              ; M9K                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 334                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 103                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                               ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                                                                                  ;
; Entity Instance                           ; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 5                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 5                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                                                 ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                                                  ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 11                                                                                                                                                                                     ;
; Entity Instance                       ; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_8_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                     ;
; Entity Instance                       ; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_7_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                     ;
; Entity Instance                       ; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                     ;
; Entity Instance                       ; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_5_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                     ;
; Entity Instance                       ; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_4_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                     ;
; Entity Instance                       ; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_3_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                     ;
; Entity Instance                       ; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                     ;
; Entity Instance                       ; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                     ;
; Entity Instance                       ; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                     ;
; Entity Instance                       ; AD9226_Normal:comb_201|LPM_MULT:lpm_mult_component                                                                                                                                     ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                     ;
; Entity Instance                       ; AM_mult:comb_202|LPM_MULT:lpm_mult_component                                                                                                                                           ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                     ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 2                                         ;
; Entity Instance               ; PLL_65M:comb_199|altpll:altpll_component  ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
; Entity Instance               ; PLL_250M:comb_200|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "AD9226_Normal:comb_201" ;
+-------------+-------+----------+-------------------+
; Port        ; Type  ; Severity ; Details           ;
+-------------+-------+----------+-------------------+
; datab[7..3] ; Input ; Info     ; Stuck at GND      ;
; datab[2]    ; Input ; Info     ; Stuck at VCC      ;
; datab[1]    ; Input ; Info     ; Stuck at GND      ;
; datab[0]    ; Input ; Info     ; Stuck at VCC      ;
+-------------+-------+----------+-------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_65M:comb_199"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_ca8_q_15" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                        ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                   ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_16" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                              ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                         ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_13" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_19" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_18" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                              ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; xin_c        ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; xout_c[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl" ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; stall ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst"                 ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; ast_sink_ready     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_sink_sop       ; Input  ; Info     ; Stuck at GND                                                                        ;
; ast_sink_eop       ; Input  ; Info     ; Stuck at GND                                                                        ;
; ast_source_ready   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ast_source_sop     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_eop     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_channel ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "FIR_to_wave_0002:fir_to_wave_inst" ;
+------------------+--------+----------+------------------------+
; Port             ; Type   ; Severity ; Details                ;
+------------------+--------+----------+------------------------+
; ast_sink_valid   ; Input  ; Info     ; Stuck at VCC           ;
; ast_sink_error   ; Input  ; Info     ; Stuck at GND           ;
; ast_source_error ; Output ; Info     ; Explicitly unconnected ;
+------------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 103                 ; 103              ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 104                         ;
; cycloneiii_ff         ; 2005                        ;
;     CLR               ; 319                         ;
;     ENA               ; 16                          ;
;     ENA CLR           ; 1627                        ;
;     ENA CLR SLD       ; 27                          ;
;     SCLR              ; 2                           ;
;     plain             ; 14                          ;
; cycloneiii_lcell_comb ; 352                         ;
;     arith             ; 235                         ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 225                         ;
;     normal            ; 117                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 61                          ;
;         3 data inputs ; 25                          ;
;         4 data inputs ; 20                          ;
; cycloneiii_mac_mult   ; 11                          ;
; cycloneiii_mac_out    ; 11                          ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 3.60                        ;
; Average LUT depth     ; 0.84                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                  ;
+------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                   ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                           ; Details ;
+------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; AD9226_data[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_data[0]                                                                                                                              ; N/A     ;
; AD9226_data[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_data[0]                                                                                                                              ; N/A     ;
; AD9226_data[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_data[10]                                                                                                                             ; N/A     ;
; AD9226_data[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_data[10]                                                                                                                             ; N/A     ;
; AD9226_data[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_data[11]                                                                                                                             ; N/A     ;
; AD9226_data[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_data[11]                                                                                                                             ; N/A     ;
; AD9226_data[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_data[1]                                                                                                                              ; N/A     ;
; AD9226_data[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_data[1]                                                                                                                              ; N/A     ;
; AD9226_data[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_data[2]                                                                                                                              ; N/A     ;
; AD9226_data[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_data[2]                                                                                                                              ; N/A     ;
; AD9226_data[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_data[3]                                                                                                                              ; N/A     ;
; AD9226_data[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_data[3]                                                                                                                              ; N/A     ;
; AD9226_data[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_data[4]                                                                                                                              ; N/A     ;
; AD9226_data[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_data[4]                                                                                                                              ; N/A     ;
; AD9226_data[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_data[5]                                                                                                                              ; N/A     ;
; AD9226_data[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_data[5]                                                                                                                              ; N/A     ;
; AD9226_data[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_data[6]                                                                                                                              ; N/A     ;
; AD9226_data[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_data[6]                                                                                                                              ; N/A     ;
; AD9226_data[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_data[7]                                                                                                                              ; N/A     ;
; AD9226_data[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_data[7]                                                                                                                              ; N/A     ;
; AD9226_data[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_data[8]                                                                                                                              ; N/A     ;
; AD9226_data[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_data[8]                                                                                                                              ; N/A     ;
; AD9226_data[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_data[9]                                                                                                                              ; N/A     ;
; AD9226_data[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_data[9]                                                                                                                              ; N/A     ;
; AD9226_data_normal[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[0]                                                        ; N/A     ;
; AD9226_data_normal[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[0]                                                        ; N/A     ;
; AD9226_data_normal[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[10]                                                       ; N/A     ;
; AD9226_data_normal[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[10]                                                       ; N/A     ;
; AD9226_data_normal[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[11]                                                       ; N/A     ;
; AD9226_data_normal[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[11]                                                       ; N/A     ;
; AD9226_data_normal[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[12]                                                       ; N/A     ;
; AD9226_data_normal[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[12]                                                       ; N/A     ;
; AD9226_data_normal[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[13]                                                       ; N/A     ;
; AD9226_data_normal[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[13]                                                       ; N/A     ;
; AD9226_data_normal[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[14]                                                       ; N/A     ;
; AD9226_data_normal[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[14]                                                       ; N/A     ;
; AD9226_data_normal[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[15]                                                       ; N/A     ;
; AD9226_data_normal[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[15]                                                       ; N/A     ;
; AD9226_data_normal[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[1]                                                        ; N/A     ;
; AD9226_data_normal[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[1]                                                        ; N/A     ;
; AD9226_data_normal[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[2]                                                        ; N/A     ;
; AD9226_data_normal[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[2]                                                        ; N/A     ;
; AD9226_data_normal[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[3]                                                        ; N/A     ;
; AD9226_data_normal[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[3]                                                        ; N/A     ;
; AD9226_data_normal[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[4]                                                        ; N/A     ;
; AD9226_data_normal[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[4]                                                        ; N/A     ;
; AD9226_data_normal[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[5]                                                        ; N/A     ;
; AD9226_data_normal[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[5]                                                        ; N/A     ;
; AD9226_data_normal[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[6]                                                        ; N/A     ;
; AD9226_data_normal[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[6]                                                        ; N/A     ;
; AD9226_data_normal[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[7]                                                        ; N/A     ;
; AD9226_data_normal[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[7]                                                        ; N/A     ;
; AD9226_data_normal[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[8]                                                        ; N/A     ;
; AD9226_data_normal[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[8]                                                        ; N/A     ;
; AD9226_data_normal[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[9]                                                        ; N/A     ;
; AD9226_data_normal[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_Normal:comb_201|lpm_mult:lpm_mult_component|mult_80r:auto_generated|result[9]                                                        ; N/A     ;
; AD9481A_data[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[0]                                                                                                                             ; N/A     ;
; AD9481A_data[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[0]                                                                                                                             ; N/A     ;
; AD9481A_data[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[1]                                                                                                                             ; N/A     ;
; AD9481A_data[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[1]                                                                                                                             ; N/A     ;
; AD9481A_data[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[2]                                                                                                                             ; N/A     ;
; AD9481A_data[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[2]                                                                                                                             ; N/A     ;
; AD9481A_data[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[3]                                                                                                                             ; N/A     ;
; AD9481A_data[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[3]                                                                                                                             ; N/A     ;
; AD9481A_data[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[4]                                                                                                                             ; N/A     ;
; AD9481A_data[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[4]                                                                                                                             ; N/A     ;
; AD9481A_data[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[5]                                                                                                                             ; N/A     ;
; AD9481A_data[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[5]                                                                                                                             ; N/A     ;
; AD9481A_data[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[6]                                                                                                                             ; N/A     ;
; AD9481A_data[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[6]                                                                                                                             ; N/A     ;
; AD9481A_data[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[7]                                                                                                                             ; N/A     ;
; AD9481A_data[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[7]                                                                                                                             ; N/A     ;
; AD9481B_data[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[0]                                                                                                                             ; N/A     ;
; AD9481B_data[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[0]                                                                                                                             ; N/A     ;
; AD9481B_data[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[1]                                                                                                                             ; N/A     ;
; AD9481B_data[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[1]                                                                                                                             ; N/A     ;
; AD9481B_data[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[2]                                                                                                                             ; N/A     ;
; AD9481B_data[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[2]                                                                                                                             ; N/A     ;
; AD9481B_data[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[3]                                                                                                                             ; N/A     ;
; AD9481B_data[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[3]                                                                                                                             ; N/A     ;
; AD9481B_data[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[4]                                                                                                                             ; N/A     ;
; AD9481B_data[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[4]                                                                                                                             ; N/A     ;
; AD9481B_data[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[5]                                                                                                                             ; N/A     ;
; AD9481B_data[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[5]                                                                                                                             ; N/A     ;
; AD9481B_data[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[6]                                                                                                                             ; N/A     ;
; AD9481B_data[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[6]                                                                                                                             ; N/A     ;
; AD9481B_data[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[7]                                                                                                                             ; N/A     ;
; AD9481B_data[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[7]                                                                                                                             ; N/A     ;
; AM_out[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[0]                                                              ; N/A     ;
; AM_out[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[0]                                                              ; N/A     ;
; AM_out[10]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[10]                                                             ; N/A     ;
; AM_out[10]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[10]                                                             ; N/A     ;
; AM_out[11]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[11]                                                             ; N/A     ;
; AM_out[11]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[11]                                                             ; N/A     ;
; AM_out[12]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[12]                                                             ; N/A     ;
; AM_out[12]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[12]                                                             ; N/A     ;
; AM_out[13]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[13]                                                             ; N/A     ;
; AM_out[13]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[13]                                                             ; N/A     ;
; AM_out[14]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[14]                                                             ; N/A     ;
; AM_out[14]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[14]                                                             ; N/A     ;
; AM_out[15]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[15]                                                             ; N/A     ;
; AM_out[15]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[15]                                                             ; N/A     ;
; AM_out[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[1]                                                              ; N/A     ;
; AM_out[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[1]                                                              ; N/A     ;
; AM_out[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[2]                                                              ; N/A     ;
; AM_out[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[2]                                                              ; N/A     ;
; AM_out[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[3]                                                              ; N/A     ;
; AM_out[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[3]                                                              ; N/A     ;
; AM_out[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[4]                                                              ; N/A     ;
; AM_out[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[4]                                                              ; N/A     ;
; AM_out[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[5]                                                              ; N/A     ;
; AM_out[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[5]                                                              ; N/A     ;
; AM_out[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[6]                                                              ; N/A     ;
; AM_out[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[6]                                                              ; N/A     ;
; AM_out[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[7]                                                              ; N/A     ;
; AM_out[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[7]                                                              ; N/A     ;
; AM_out[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[8]                                                              ; N/A     ;
; AM_out[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[8]                                                              ; N/A     ;
; AM_out[9]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[9]                                                              ; N/A     ;
; AM_out[9]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AM_mult:comb_202|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[9]                                                              ; N/A     ;
; CLK                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLK                                                                                                                                         ; N/A     ;
; CLK                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLK                                                                                                                                         ; N/A     ;
; CLK_250M               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL_250M:comb_200|altpll:altpll_component|PLL_250M_altpll2:auto_generated|wire_pll1_clk[1]                                                  ; N/A     ;
; CLK_250M               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL_250M:comb_200|altpll:altpll_component|PLL_250M_altpll2:auto_generated|wire_pll1_clk[1]                                                  ; N/A     ;
; CLK_65M                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL_65M:comb_199|altpll:altpll_component|PLL_65M_altpll2:auto_generated|wire_pll1_clk[0]                                                    ; N/A     ;
; DA_9764_outA[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                        ; N/A     ;
; DA_9764_outA[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                        ; N/A     ;
; DA_9764_outA[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                        ; N/A     ;
; DA_9764_outA[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                        ; N/A     ;
; DA_9764_outA[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                        ; N/A     ;
; DA_9764_outA[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                        ; N/A     ;
; DA_9764_outA[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                        ; N/A     ;
; DA_9764_outA[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                        ; N/A     ;
; DA_9764_outA[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                        ; N/A     ;
; DA_9764_outA[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                        ; N/A     ;
; DA_9764_outA[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                        ; N/A     ;
; DA_9764_outA[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                        ; N/A     ;
; DA_9764_outA[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                        ; N/A     ;
; DA_9764_outA[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                        ; N/A     ;
; DA_9764_outA[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                        ; N/A     ;
; DA_9764_outA[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                        ; N/A     ;
; DA_9764_outA[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                        ; N/A     ;
; DA_9764_outA[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                        ; N/A     ;
; DA_9764_outA[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                        ; N/A     ;
; DA_9764_outA[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                        ; N/A     ;
; DA_9764_outA[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                        ; N/A     ;
; DA_9764_outA[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                        ; N/A     ;
; DA_9764_outA[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                        ; N/A     ;
; DA_9764_outA[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                        ; N/A     ;
; DA_9764_outA[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                        ; N/A     ;
; DA_9764_outA[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                        ; N/A     ;
; DA_9764_outA[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                        ; N/A     ;
; DA_9764_outA[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                        ; N/A     ;
; DA_9764_outB[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                        ; N/A     ;
; DA_9764_outB[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                        ; N/A     ;
; DA_9764_outB[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DA_9764_outB[10]~reg0                                                                                                                       ; N/A     ;
; DA_9764_outB[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DA_9764_outB[10]~reg0                                                                                                                       ; N/A     ;
; DA_9764_outB[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DA_9764_outB[11]~reg0                                                                                                                       ; N/A     ;
; DA_9764_outB[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DA_9764_outB[11]~reg0                                                                                                                       ; N/A     ;
; DA_9764_outB[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DA_9764_outB[12]~reg0                                                                                                                       ; N/A     ;
; DA_9764_outB[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DA_9764_outB[12]~reg0                                                                                                                       ; N/A     ;
; DA_9764_outB[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DA_9764_outB[13]~reg0                                                                                                                       ; N/A     ;
; DA_9764_outB[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DA_9764_outB[13]~reg0                                                                                                                       ; N/A     ;
; DA_9764_outB[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                        ; N/A     ;
; DA_9764_outB[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                        ; N/A     ;
; DA_9764_outB[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                        ; N/A     ;
; DA_9764_outB[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                        ; N/A     ;
; DA_9764_outB[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                        ; N/A     ;
; DA_9764_outB[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                        ; N/A     ;
; DA_9764_outB[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                        ; N/A     ;
; DA_9764_outB[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                        ; N/A     ;
; DA_9764_outB[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                        ; N/A     ;
; DA_9764_outB[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                        ; N/A     ;
; DA_9764_outB[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DA_9764_outB[6]~reg0                                                                                                                        ; N/A     ;
; DA_9764_outB[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DA_9764_outB[6]~reg0                                                                                                                        ; N/A     ;
; DA_9764_outB[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DA_9764_outB[7]~reg0                                                                                                                        ; N/A     ;
; DA_9764_outB[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DA_9764_outB[7]~reg0                                                                                                                        ; N/A     ;
; DA_9764_outB[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DA_9764_outB[8]~reg0                                                                                                                        ; N/A     ;
; DA_9764_outB[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DA_9764_outB[8]~reg0                                                                                                                        ; N/A     ;
; DA_9764_outB[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DA_9764_outB[9]~reg0                                                                                                                        ; N/A     ;
; DA_9764_outB[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DA_9764_outB[9]~reg0                                                                                                                        ; N/A     ;
; DA_CLKA                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL_250M:comb_200|altpll:altpll_component|PLL_250M_altpll2:auto_generated|wire_pll1_clk[0]                                                  ; N/A     ;
; DA_CLKA                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL_250M:comb_200|altpll:altpll_component|PLL_250M_altpll2:auto_generated|wire_pll1_clk[0]                                                  ; N/A     ;
; DA_CLKB                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL_250M:comb_200|altpll:altpll_component|PLL_250M_altpll2:auto_generated|wire_pll1_clk[0]                                                  ; N/A     ;
; DA_CLKB                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL_250M:comb_200|altpll:altpll_component|PLL_250M_altpll2:auto_generated|wire_pll1_clk[0]                                                  ; N/A     ;
; FIR_out[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0] ; N/A     ;
; FIR_out[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0] ; N/A     ;
; FIR_out[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1] ; N/A     ;
; FIR_out[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1] ; N/A     ;
; FIR_out[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[2] ; N/A     ;
; FIR_out[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[2] ; N/A     ;
; FIR_out[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[3] ; N/A     ;
; FIR_out[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[3] ; N/A     ;
; FIR_out[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[4] ; N/A     ;
; FIR_out[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[4] ; N/A     ;
; FIR_out[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[5] ; N/A     ;
; FIR_out[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[5] ; N/A     ;
; FIR_out[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[6] ; N/A     ;
; FIR_out[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[6] ; N/A     ;
; FIR_out[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7] ; N/A     ;
; FIR_out[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7] ; N/A     ;
; PDN                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PDN~reg0                                                                                                                                    ; N/A     ;
; PDN                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PDN~reg0                                                                                                                                    ; N/A     ;
; RST_n                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RST_n                                                                                                                                       ; N/A     ;
; RST_n                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RST_n                                                                                                                                       ; N/A     ;
; uart_tx                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                        ; N/A     ;
; uart_tx                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
+------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Mon Jun 17 13:58:39 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AM -c AM
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file am.v
    Info (12023): Found entity 1: AM File: E:/FPGA_FILE/AM/AM.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file am_mult.v
    Info (12023): Found entity 1: AM_mult File: E:/FPGA_FILE/AM/AM_mult.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file block1.bdf
    Info (12023): Found entity 1: Block1
Info (12021): Found 1 design units, including 1 entities, in source file baud.v
    Info (12023): Found entity 1: clk File: E:/FPGA_FILE/AM/Baud.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx File: E:/FPGA_FILE/AM/uart_tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo_adc2.v
    Info (12023): Found entity 1: FIFO_ADC2 File: E:/FPGA_FILE/AM/FIFO_ADC2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fifo_adc1.v
    Info (12023): Found entity 1: FIFO_ADC1 File: E:/FPGA_FILE/AM/FIFO_ADC1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file uart_fifo.v
    Info (12023): Found entity 1: uart_FIFO File: E:/FPGA_FILE/AM/uart_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pll_65m.v
    Info (12023): Found entity 1: PLL_65M File: E:/FPGA_FILE/AM/PLL_65M.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pll_250m.v
    Info (12023): Found entity 1: PLL_250M File: E:/FPGA_FILE/AM/PLL_250M.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ad9226_normal.v
    Info (12023): Found entity 1: AD9226_Normal File: E:/FPGA_FILE/AM/AD9226_Normal.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file am_carrier_wave_rom.v
    Info (12023): Found entity 1: AM_carrier_wave_rom File: E:/FPGA_FILE/AM/AM_carrier_wave_rom.v Line: 39
Warning (12019): Can't analyze file -- file output_files/wave.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file wave.v
    Info (12023): Found entity 1: wave File: E:/FPGA_FILE/AM/wave.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ad9481_mult.v
    Info (12023): Found entity 1: AD9481_MULT File: E:/FPGA_FILE/AM/AD9481_MULT.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fir_to_wave.v
    Info (12023): Found entity 1: FIR_to_wave File: E:/FPGA_FILE/AM/FIR_to_wave.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file fir_to_wave/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fir_to_wave) File: E:/FPGA_FILE/AM/FIR_to_wave/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file fir_to_wave/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: E:/FPGA_FILE/AM/FIR_to_wave/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: E:/FPGA_FILE/AM/FIR_to_wave/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: E:/FPGA_FILE/AM/FIR_to_wave/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: E:/FPGA_FILE/AM/FIR_to_wave/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: E:/FPGA_FILE/AM/FIR_to_wave/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: E:/FPGA_FILE/AM/FIR_to_wave/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 0 entities, in source file fir_to_wave/auk_dspip_math_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_hpfir (fir_to_wave) File: E:/FPGA_FILE/AM/FIR_to_wave/auk_dspip_math_pkg_hpfir.vhd Line: 54
    Info (12022): Found design unit 2: auk_dspip_math_pkg_hpfir-body File: E:/FPGA_FILE/AM/FIR_to_wave/auk_dspip_math_pkg_hpfir.vhd Line: 131
Info (12021): Found 1 design units, including 0 entities, in source file fir_to_wave/auk_dspip_lib_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_hpfir (fir_to_wave) File: E:/FPGA_FILE/AM/FIR_to_wave/auk_dspip_lib_pkg_hpfir.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file fir_to_wave/auk_dspip_avalon_streaming_controller_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct File: E:/FPGA_FILE/AM/FIR_to_wave/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_hpfir File: E:/FPGA_FILE/AM/FIR_to_wave/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file fir_to_wave/auk_dspip_avalon_streaming_sink_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl File: E:/FPGA_FILE/AM/FIR_to_wave/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_hpfir File: E:/FPGA_FILE/AM/FIR_to_wave/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file fir_to_wave/auk_dspip_avalon_streaming_source_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl File: E:/FPGA_FILE/AM/FIR_to_wave/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 109
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_hpfir File: E:/FPGA_FILE/AM/FIR_to_wave/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file fir_to_wave/auk_dspip_roundsat_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_hpfir-beh File: E:/FPGA_FILE/AM/FIR_to_wave/auk_dspip_roundsat_hpfir.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_roundsat_hpfir File: E:/FPGA_FILE/AM/FIR_to_wave/auk_dspip_roundsat_hpfir.vhd Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fir_to_wave/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: E:/FPGA_FILE/AM/FIR_to_wave/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file fir_to_wave/fir_to_wave_0002_rtl_core.vhd
    Info (12022): Found design unit 1: FIR_to_wave_0002_rtl_core-normal File: E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002_rtl_core.vhd Line: 47
    Info (12023): Found entity 1: FIR_to_wave_0002_rtl_core File: E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002_rtl_core.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file fir_to_wave/fir_to_wave_0002_ast.vhd
    Info (12022): Found design unit 1: FIR_to_wave_0002_ast-struct File: E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002_ast.vhd Line: 55
    Info (12023): Found entity 1: FIR_to_wave_0002_ast File: E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002_ast.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file fir_to_wave/fir_to_wave_0002.vhd
    Info (12022): Found design unit 1: FIR_to_wave_0002-syn File: E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002.vhd Line: 33
    Info (12023): Found entity 1: FIR_to_wave_0002 File: E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002.vhd Line: 19
Critical Warning (10846): Verilog HDL Instantiation warning at AM.v(125): instance has no name File: E:/FPGA_FILE/AM/AM.v Line: 125
Critical Warning (10846): Verilog HDL Instantiation warning at AM.v(132): instance has no name File: E:/FPGA_FILE/AM/AM.v Line: 132
Critical Warning (10846): Verilog HDL Instantiation warning at AM.v(138): instance has no name File: E:/FPGA_FILE/AM/AM.v Line: 138
Critical Warning (10846): Verilog HDL Instantiation warning at AM.v(146): instance has no name File: E:/FPGA_FILE/AM/AM.v Line: 146
Critical Warning (10846): Verilog HDL Instantiation warning at uart_tx.v(24): instance has no name File: E:/FPGA_FILE/AM/uart_tx.v Line: 24
Critical Warning (10846): Verilog HDL Instantiation warning at wave.v(25): instance has no name File: E:/FPGA_FILE/AM/wave.v Line: 25
Info (12127): Elaborating entity "AM" for the top level hierarchy
Warning (10034): Output port "uart_tx" at AM.v(22) has no driver File: E:/FPGA_FILE/AM/AM.v Line: 22
Info (12128): Elaborating entity "FIR_to_wave_0002" for hierarchy "FIR_to_wave_0002:fir_to_wave_inst" File: E:/FPGA_FILE/AM/AM.v Line: 118
Warning (10036): Verilog HDL or VHDL warning at FIR_to_wave_0002.vhd(54): object "coeff_in_read_sig" assigned a value but never read File: E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002.vhd Line: 54
Info (12128): Elaborating entity "FIR_to_wave_0002_ast" for hierarchy "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst" File: E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002.vhd Line: 62
Warning (10541): VHDL Signal Declaration warning at FIR_to_wave_0002_ast.vhd(208): used implicit default value for signal "core_channel_out_core" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002_ast.vhd Line: 208
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_hpfir" for hierarchy "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink" File: E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002_ast.vhd Line: 89
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_hpfir" for hierarchy "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source" File: E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002_ast.vhd Line: 109
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_hpfir" for hierarchy "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl" File: E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002_ast.vhd Line: 137
Info (12128): Elaborating entity "FIR_to_wave_0002_rtl_core" for hierarchy "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core" File: E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002_ast.vhd Line: 218
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread" File: E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002_rtl_core.vhd Line: 246
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute" File: E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002_rtl_core.vhd Line: 251
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_18" File: E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002_rtl_core.vhd Line: 261
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13" File: E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002_rtl_core.vhd Line: 373
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13" File: E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002_rtl_core.vhd Line: 378
Info (12128): Elaborating entity "altsyncram" for hierarchy "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem" File: E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002_rtl_core.vhd Line: 410
Info (12130): Elaborated megafunction instantiation "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem" File: E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002_rtl_core.vhd Line: 410
Info (12133): Instantiated megafunction "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem" with the following parameter: File: E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002_rtl_core.vhd Line: 410
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "5"
    Info (12134): Parameter "numwords_b" = "5"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ifn3.tdf
    Info (12023): Found entity 1: altsyncram_ifn3 File: E:/FPGA_FILE/AM/db/altsyncram_ifn3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ifn3" for hierarchy "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_ifn3:auto_generated" File: e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_ca8_q_15" File: E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002_rtl_core.vhd Line: 478
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_8_component" File: E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002_rtl_core.vhd Line: 504
Info (12130): Elaborated megafunction instantiation "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_8_component" File: E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002_rtl_core.vhd Line: 504
Info (12133): Instantiated megafunction "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_8_component" with the following parameter: File: E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002_rtl_core.vhd Line: 504
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ncu.tdf
    Info (12023): Found entity 1: mult_ncu File: E:/FPGA_FILE/AM/db/mult_ncu.tdf Line: 28
Info (12128): Elaborating entity "mult_ncu" for hierarchy "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_8_component|mult_ncu:auto_generated" File: e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|FIR_to_wave_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1" File: E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002_rtl_core.vhd Line: 526
Info (12128): Elaborating entity "auk_dspip_roundsat_hpfir" for hierarchy "FIR_to_wave_0002:fir_to_wave_inst|FIR_to_wave_0002_ast:FIR_to_wave_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk" File: E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002_ast.vhd Line: 244
Info (12128): Elaborating entity "PLL_65M" for hierarchy "PLL_65M:comb_199" File: E:/FPGA_FILE/AM/AM.v Line: 125
Info (12128): Elaborating entity "altpll" for hierarchy "PLL_65M:comb_199|altpll:altpll_component" File: E:/FPGA_FILE/AM/PLL_65M.v Line: 94
Info (12130): Elaborated megafunction instantiation "PLL_65M:comb_199|altpll:altpll_component" File: E:/FPGA_FILE/AM/PLL_65M.v Line: 94
Info (12133): Instantiated megafunction "PLL_65M:comb_199|altpll:altpll_component" with the following parameter: File: E:/FPGA_FILE/AM/PLL_65M.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "13"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "26"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_65M"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_65m_altpll2.v
    Info (12023): Found entity 1: PLL_65M_altpll2 File: E:/FPGA_FILE/AM/db/pll_65m_altpll2.v Line: 29
Info (12128): Elaborating entity "PLL_65M_altpll2" for hierarchy "PLL_65M:comb_199|altpll:altpll_component|PLL_65M_altpll2:auto_generated" File: e:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "PLL_250M" for hierarchy "PLL_250M:comb_200" File: E:/FPGA_FILE/AM/AM.v Line: 132
Info (12128): Elaborating entity "altpll" for hierarchy "PLL_250M:comb_200|altpll:altpll_component" File: E:/FPGA_FILE/AM/PLL_250M.v Line: 94
Info (12130): Elaborated megafunction instantiation "PLL_250M:comb_200|altpll:altpll_component" File: E:/FPGA_FILE/AM/PLL_250M.v Line: 94
Info (12133): Instantiated megafunction "PLL_250M:comb_200|altpll:altpll_component" with the following parameter: File: E:/FPGA_FILE/AM/PLL_250M.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_250M"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_250m_altpll2.v
    Info (12023): Found entity 1: PLL_250M_altpll2 File: E:/FPGA_FILE/AM/db/pll_250m_altpll2.v Line: 29
Info (12128): Elaborating entity "PLL_250M_altpll2" for hierarchy "PLL_250M:comb_200|altpll:altpll_component|PLL_250M_altpll2:auto_generated" File: e:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "AD9226_Normal" for hierarchy "AD9226_Normal:comb_201" File: E:/FPGA_FILE/AM/AM.v Line: 138
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "AD9226_Normal:comb_201|LPM_MULT:lpm_mult_component" File: E:/FPGA_FILE/AM/AD9226_Normal.v Line: 59
Info (12130): Elaborated megafunction instantiation "AD9226_Normal:comb_201|LPM_MULT:lpm_mult_component" File: E:/FPGA_FILE/AM/AD9226_Normal.v Line: 59
Info (12133): Instantiated megafunction "AD9226_Normal:comb_201|LPM_MULT:lpm_mult_component" with the following parameter: File: E:/FPGA_FILE/AM/AD9226_Normal.v Line: 59
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "8"
    Info (12134): Parameter "lpm_widthb" = "8"
    Info (12134): Parameter "lpm_widthp" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_80r.tdf
    Info (12023): Found entity 1: mult_80r File: E:/FPGA_FILE/AM/db/mult_80r.tdf Line: 28
Info (12128): Elaborating entity "mult_80r" for hierarchy "AD9226_Normal:comb_201|LPM_MULT:lpm_mult_component|mult_80r:auto_generated" File: e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "AM_mult" for hierarchy "AM_mult:comb_202" File: E:/FPGA_FILE/AM/AM.v Line: 146
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "AM_mult:comb_202|LPM_MULT:lpm_mult_component" File: E:/FPGA_FILE/AM/AM_mult.v Line: 59
Info (12130): Elaborated megafunction instantiation "AM_mult:comb_202|LPM_MULT:lpm_mult_component" File: E:/FPGA_FILE/AM/AM_mult.v Line: 59
Info (12133): Instantiated megafunction "AM_mult:comb_202|LPM_MULT:lpm_mult_component" with the following parameter: File: E:/FPGA_FILE/AM/AM_mult.v Line: 59
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "8"
    Info (12134): Parameter "lpm_widthb" = "8"
    Info (12134): Parameter "lpm_widthp" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_p5n.tdf
    Info (12023): Found entity 1: mult_p5n File: E:/FPGA_FILE/AM/db/mult_p5n.tdf Line: 28
Info (12128): Elaborating entity "mult_p5n" for hierarchy "AM_mult:comb_202|LPM_MULT:lpm_mult_component|mult_p5n:auto_generated" File: e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i824.tdf
    Info (12023): Found entity 1: altsyncram_i824 File: E:/FPGA_FILE/AM/db/altsyncram_i824.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc File: E:/FPGA_FILE/AM/db/mux_rsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: E:/FPGA_FILE/AM/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vhi.tdf
    Info (12023): Found entity 1: cntr_vhi File: E:/FPGA_FILE/AM/db/cntr_vhi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: E:/FPGA_FILE/AM/db/cmpr_tgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j File: E:/FPGA_FILE/AM/db/cntr_g9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi File: E:/FPGA_FILE/AM/db/cntr_ggi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: E:/FPGA_FILE/AM/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: E:/FPGA_FILE/AM/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: E:/FPGA_FILE/AM/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.06.17.13:59:02 Progress: Loading sld232c2bee/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld232c2bee/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/FPGA_FILE/AM/db/ip/sld232c2bee/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/FPGA_FILE/AM/db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/FPGA_FILE/AM/db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/FPGA_FILE/AM/db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/FPGA_FILE/AM/db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/FPGA_FILE/AM/db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/FPGA_FILE/AM/db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13000): Registers with preset signals will power-up high File: E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002_rtl_core.vhd Line: 485
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DA_9764_outA[0]" is stuck at VCC File: E:/FPGA_FILE/AM/AM.v Line: 87
    Warning (13410): Pin "DA_9764_outA[1]" is stuck at VCC File: E:/FPGA_FILE/AM/AM.v Line: 87
    Warning (13410): Pin "DA_9764_outA[2]" is stuck at VCC File: E:/FPGA_FILE/AM/AM.v Line: 87
    Warning (13410): Pin "DA_9764_outA[3]" is stuck at VCC File: E:/FPGA_FILE/AM/AM.v Line: 87
    Warning (13410): Pin "DA_9764_outA[4]" is stuck at VCC File: E:/FPGA_FILE/AM/AM.v Line: 87
    Warning (13410): Pin "DA_9764_outA[5]" is stuck at VCC File: E:/FPGA_FILE/AM/AM.v Line: 87
    Warning (13410): Pin "DA_9764_outA[6]" is stuck at VCC File: E:/FPGA_FILE/AM/AM.v Line: 87
    Warning (13410): Pin "DA_9764_outA[7]" is stuck at VCC File: E:/FPGA_FILE/AM/AM.v Line: 87
    Warning (13410): Pin "DA_9764_outA[8]" is stuck at GND File: E:/FPGA_FILE/AM/AM.v Line: 87
    Warning (13410): Pin "DA_9764_outA[9]" is stuck at GND File: E:/FPGA_FILE/AM/AM.v Line: 87
    Warning (13410): Pin "DA_9764_outA[10]" is stuck at GND File: E:/FPGA_FILE/AM/AM.v Line: 87
    Warning (13410): Pin "DA_9764_outA[11]" is stuck at GND File: E:/FPGA_FILE/AM/AM.v Line: 87
    Warning (13410): Pin "DA_9764_outA[12]" is stuck at GND File: E:/FPGA_FILE/AM/AM.v Line: 87
    Warning (13410): Pin "DA_9764_outA[13]" is stuck at GND File: E:/FPGA_FILE/AM/AM.v Line: 87
    Warning (13410): Pin "DA_9764_outB[0]" is stuck at VCC File: E:/FPGA_FILE/AM/AM.v Line: 87
    Warning (13410): Pin "DA_9764_outB[1]" is stuck at VCC File: E:/FPGA_FILE/AM/AM.v Line: 87
    Warning (13410): Pin "DA_9764_outB[2]" is stuck at VCC File: E:/FPGA_FILE/AM/AM.v Line: 87
    Warning (13410): Pin "DA_9764_outB[3]" is stuck at VCC File: E:/FPGA_FILE/AM/AM.v Line: 87
    Warning (13410): Pin "DA_9764_outB[4]" is stuck at VCC File: E:/FPGA_FILE/AM/AM.v Line: 87
    Warning (13410): Pin "DA_9764_outB[5]" is stuck at VCC File: E:/FPGA_FILE/AM/AM.v Line: 87
    Warning (13410): Pin "uart_tx" is stuck at GND File: E:/FPGA_FILE/AM/AM.v Line: 22
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 16 assignments for entity "FIR_to_wave" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity FIR_to_wave -sip FIR_to_wave.sip -library lib_FIR_to_wave was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.0 -entity FIR_to_wave -sip FIR_to_wave.sip -library lib_FIR_to_wave was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity FIR_to_wave -sip FIR_to_wave.sip -library lib_FIR_to_wave was ignored
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 239 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "PLL_65M:comb_199|altpll:altpll_component|PLL_65M_altpll2:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: E:/FPGA_FILE/AM/db/pll_65m_altpll2.v Line: 43
Info (21057): Implemented 4298 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 33 input pins
    Info (21059): Implemented 75 output pins
    Info (21061): Implemented 4056 logic cells
    Info (21064): Implemented 111 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 20 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 4941 megabytes
    Info: Processing ended: Mon Jun 17 13:59:28 2024
    Info: Elapsed time: 00:00:49
    Info: Total CPU time (on all processors): 00:00:27


