// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
// Date        : Thu Sep 15 09:53:21 2016
// Host        : WK86 running 64-bit Service Pack 1  (build 7601)
// Command     : write_verilog -force -mode funcsim -rename_top _xilinx_top_ -prefix _xilinx_top__
//               design_1_d_axi_i2s_audio_0_0_sim_netlist.v
// Design      : design_1_d_axi_i2s_audio_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module _xilinx_top__Sync_ff
   (OE_L_int_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    LRCLK_int__0,
    CLK_12_288,
    LRCLK_I,
    Q_O_reg_0,
    Q_O_reg_1,
    LRCLK,
    \I2S_CLOCK_CONTROL_REG_reg[16] );
  output OE_L_int_reg;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output LRCLK_int__0;
  input CLK_12_288;
  input LRCLK_I;
  input Q_O_reg_0;
  input Q_O_reg_1;
  input LRCLK;
  input [0:0]\I2S_CLOCK_CONTROL_REG_reg[16] ;

  wire CLK_12_288;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\I2S_CLOCK_CONTROL_REG_reg[16] ;
  wire LRCLK;
  wire LRCLK_I;
  wire LRCLK_int__0;
  wire OE_L_int_reg;
  wire Q_O_reg_0;
  wire Q_O_reg_1;
  (* async_reg = "true" *) wire [1:0]sreg;

  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h44477777)) 
    Inst_I2sRxFifo_i_28
       (.I0(LRCLK_I),
        .I1(OE_L_int_reg),
        .I2(Q_O_reg_0),
        .I3(Q_O_reg_1),
        .I4(LRCLK),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ));
  FDRE Q_O_reg
       (.C(CLK_12_288),
        .CE(1'b1),
        .D(sreg[1]),
        .Q(OE_L_int_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    WE_L_int_i_2
       (.I0(LRCLK_I),
        .I1(OE_L_int_reg),
        .I2(LRCLK),
        .O(LRCLK_int__0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sreg_reg[0] 
       (.C(CLK_12_288),
        .CE(1'b1),
        .D(\I2S_CLOCK_CONTROL_REG_reg[16] ),
        .Q(sreg[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sreg_reg[1] 
       (.C(CLK_12_288),
        .CE(1'b1),
        .D(sreg[0]),
        .Q(sreg[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Sync_ff" *) 
module _xilinx_top__Sync_ff_0
   (\Data_In_int_reg[8] ,
    BCLK_Fall1__0,
    CLK_12_288,
    Q_O_reg_0,
    \I2S_TRANSFER_CONTROL_REG_reg[1] );
  output \Data_In_int_reg[8] ;
  output BCLK_Fall1__0;
  input CLK_12_288;
  input Q_O_reg_0;
  input [0:0]\I2S_TRANSFER_CONTROL_REG_reg[1] ;

  wire BCLK_Fall1__0;
  wire CLK_12_288;
  wire \Data_In_int_reg[8] ;
  wire [0:0]\I2S_TRANSFER_CONTROL_REG_reg[1] ;
  wire Q_O_reg_0;
  (* async_reg = "true" *) wire [1:0]sreg;

  LUT2 #(
    .INIT(4'hE)) 
    \Cnt_Lrclk[4]_i_3 
       (.I0(\Data_In_int_reg[8] ),
        .I1(Q_O_reg_0),
        .O(BCLK_Fall1__0));
  FDRE Q_O_reg
       (.C(CLK_12_288),
        .CE(1'b1),
        .D(sreg[1]),
        .Q(\Data_In_int_reg[8] ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sreg_reg[0] 
       (.C(CLK_12_288),
        .CE(1'b1),
        .D(\I2S_TRANSFER_CONTROL_REG_reg[1] ),
        .Q(sreg[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sreg_reg[1] 
       (.C(CLK_12_288),
        .CE(1'b1),
        .D(sreg[0]),
        .Q(sreg[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Sync_ff" *) 
module _xilinx_top__Sync_ff_1
   (\I2S_STATUS_REG_reg[17] ,
    AXI_L_aclk,
    D);
  output [0:0]\I2S_STATUS_REG_reg[17] ;
  input AXI_L_aclk;
  input [0:0]D;

  wire AXI_L_aclk;
  wire [0:0]D;
  wire [0:0]\I2S_STATUS_REG_reg[17] ;
  (* async_reg = "true" *) wire [1:0]sreg;

  FDRE Q_O_reg
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(sreg[1]),
        .Q(\I2S_STATUS_REG_reg[17] ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sreg_reg[0] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(D),
        .Q(sreg[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sreg_reg[1] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(sreg[0]),
        .Q(sreg[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Sync_ff" *) 
module _xilinx_top__Sync_ff_2
   (\Data_In_int_reg[8] ,
    CLK_12_288,
    \I2S_TRANSFER_CONTROL_REG_reg[0] );
  output \Data_In_int_reg[8] ;
  input CLK_12_288;
  input [0:0]\I2S_TRANSFER_CONTROL_REG_reg[0] ;

  wire CLK_12_288;
  wire \Data_In_int_reg[8] ;
  wire [0:0]\I2S_TRANSFER_CONTROL_REG_reg[0] ;
  (* async_reg = "true" *) wire [1:0]sreg;

  FDRE Q_O_reg
       (.C(CLK_12_288),
        .CE(1'b1),
        .D(sreg[1]),
        .Q(\Data_In_int_reg[8] ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sreg_reg[0] 
       (.C(CLK_12_288),
        .CE(1'b1),
        .D(\I2S_TRANSFER_CONTROL_REG_reg[0] ),
        .Q(sreg[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sreg_reg[1] 
       (.C(CLK_12_288),
        .CE(1'b1),
        .D(sreg[0]),
        .Q(sreg[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Sync_ff" *) 
module _xilinx_top__Sync_ff_3
   (\I2S_STATUS_REG_reg[0] ,
    AXI_L_aclk,
    D);
  output [0:0]\I2S_STATUS_REG_reg[0] ;
  input AXI_L_aclk;
  input [0:0]D;

  wire AXI_L_aclk;
  wire [0:0]D;
  wire [0:0]\I2S_STATUS_REG_reg[0] ;
  (* async_reg = "true" *) wire [1:0]sreg;

  FDRE Q_O_reg
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(sreg[1]),
        .Q(\I2S_STATUS_REG_reg[0] ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sreg_reg[0] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(D),
        .Q(sreg[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sreg_reg[1] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(sreg[0]),
        .Q(sreg[1]),
        .R(1'b0));
endmodule

(* C_AXI_L_ADDR_WIDTH = "6" *) (* C_AXI_L_DATA_WIDTH = "32" *) (* C_AXI_STREAM_DATA_WIDTH = "32" *) 
(* C_DATA_WIDTH = "24" *) 
module _xilinx_top__d_axi_i2s_audio_v2_0
   (BCLK_O,
    BCLK_I,
    BCLK_T,
    LRCLK_O,
    LRCLK_I,
    LRCLK_T,
    MCLK_O,
    SDATA_I,
    SDATA_O,
    CLK_100MHZ_I,
    S_AXIS_MM2S_ACLK,
    S_AXIS_MM2S_ARESETN,
    S_AXIS_MM2S_TREADY,
    S_AXIS_MM2S_TDATA,
    S_AXIS_MM2S_TKEEP,
    S_AXIS_MM2S_TLAST,
    S_AXIS_MM2S_TVALID,
    M_AXIS_S2MM_ACLK,
    M_AXIS_S2MM_ARESETN,
    M_AXIS_S2MM_TVALID,
    M_AXIS_S2MM_TDATA,
    M_AXIS_S2MM_TKEEP,
    M_AXIS_S2MM_TLAST,
    M_AXIS_S2MM_TREADY,
    AXI_L_aclk,
    AXI_L_aresetn,
    AXI_L_awaddr,
    AXI_L_awprot,
    AXI_L_awvalid,
    AXI_L_awready,
    AXI_L_wdata,
    AXI_L_wstrb,
    AXI_L_wvalid,
    AXI_L_wready,
    AXI_L_bresp,
    AXI_L_bvalid,
    AXI_L_bready,
    AXI_L_araddr,
    AXI_L_arprot,
    AXI_L_arvalid,
    AXI_L_arready,
    AXI_L_rdata,
    AXI_L_rresp,
    AXI_L_rvalid,
    AXI_L_rready);
  output BCLK_O;
  input BCLK_I;
  output BCLK_T;
  output LRCLK_O;
  input LRCLK_I;
  output LRCLK_T;
  output MCLK_O;
  input SDATA_I;
  output SDATA_O;
  input CLK_100MHZ_I;
  input S_AXIS_MM2S_ACLK;
  input S_AXIS_MM2S_ARESETN;
  output S_AXIS_MM2S_TREADY;
  input [31:0]S_AXIS_MM2S_TDATA;
  input [3:0]S_AXIS_MM2S_TKEEP;
  input S_AXIS_MM2S_TLAST;
  input S_AXIS_MM2S_TVALID;
  input M_AXIS_S2MM_ACLK;
  input M_AXIS_S2MM_ARESETN;
  output M_AXIS_S2MM_TVALID;
  output [31:0]M_AXIS_S2MM_TDATA;
  output [3:0]M_AXIS_S2MM_TKEEP;
  output M_AXIS_S2MM_TLAST;
  input M_AXIS_S2MM_TREADY;
  input AXI_L_aclk;
  input AXI_L_aresetn;
  input [5:0]AXI_L_awaddr;
  input [2:0]AXI_L_awprot;
  input AXI_L_awvalid;
  output AXI_L_awready;
  input [31:0]AXI_L_wdata;
  input [3:0]AXI_L_wstrb;
  input AXI_L_wvalid;
  output AXI_L_wready;
  output [1:0]AXI_L_bresp;
  output AXI_L_bvalid;
  input AXI_L_bready;
  input [5:0]AXI_L_araddr;
  input [2:0]AXI_L_arprot;
  input AXI_L_arvalid;
  output AXI_L_arready;
  output [31:0]AXI_L_rdata;
  output [1:0]AXI_L_rresp;
  output AXI_L_rvalid;
  input AXI_L_rready;

  wire \<const0> ;
  wire \<const1> ;
  wire AXI_L_aclk;
  wire [5:0]AXI_L_araddr;
  wire AXI_L_aresetn;
  wire AXI_L_arready;
  wire AXI_L_arvalid;
  wire [5:0]AXI_L_awaddr;
  wire AXI_L_awready;
  wire AXI_L_awvalid;
  wire AXI_L_bready;
  wire AXI_L_bvalid;
  wire [31:0]AXI_L_rdata;
  wire AXI_L_rready;
  wire AXI_L_rvalid;
  wire [31:0]AXI_L_wdata;
  wire AXI_L_wready;
  wire [3:0]AXI_L_wstrb;
  wire AXI_L_wvalid;
  wire BCLK_I;
  wire BCLK_O;
  wire CLK_100MHZ_I;
  wire LRCLK_I;
  wire LRCLK_O;
  wire LRCLK_T;
  wire MCLK_O;
  wire M_AXIS_S2MM_ACLK;
  wire M_AXIS_S2MM_ARESETN;
  wire [23:0]\^M_AXIS_S2MM_TDATA ;
  wire M_AXIS_S2MM_TLAST;
  wire M_AXIS_S2MM_TREADY;
  wire M_AXIS_S2MM_TVALID;
  wire SDATA_I;
  wire SDATA_O;
  wire S_AXIS_MM2S_ACLK;
  wire S_AXIS_MM2S_ARESETN;
  wire [31:0]S_AXIS_MM2S_TDATA;
  wire S_AXIS_MM2S_TREADY;
  wire S_AXIS_MM2S_TVALID;

  assign AXI_L_bresp[1] = \<const0> ;
  assign AXI_L_bresp[0] = \<const0> ;
  assign AXI_L_rresp[1] = \<const0> ;
  assign AXI_L_rresp[0] = \<const0> ;
  assign BCLK_T = LRCLK_T;
  assign M_AXIS_S2MM_TDATA[31] = \<const0> ;
  assign M_AXIS_S2MM_TDATA[30] = \<const0> ;
  assign M_AXIS_S2MM_TDATA[29] = \<const0> ;
  assign M_AXIS_S2MM_TDATA[28] = \<const0> ;
  assign M_AXIS_S2MM_TDATA[27] = \<const0> ;
  assign M_AXIS_S2MM_TDATA[26] = \<const0> ;
  assign M_AXIS_S2MM_TDATA[25] = \<const0> ;
  assign M_AXIS_S2MM_TDATA[24] = \<const0> ;
  assign M_AXIS_S2MM_TDATA[23:0] = \^M_AXIS_S2MM_TDATA [23:0];
  assign M_AXIS_S2MM_TKEEP[3] = \<const1> ;
  assign M_AXIS_S2MM_TKEEP[2] = \<const1> ;
  assign M_AXIS_S2MM_TKEEP[1] = \<const1> ;
  assign M_AXIS_S2MM_TKEEP[0] = \<const1> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  _xilinx_top__d_axi_i2s_audio_v2_0_AXI_L d_axi_i2s_audio_v2_0_AXI_L_inst
       (.AXI_L_aclk(AXI_L_aclk),
        .AXI_L_araddr(AXI_L_araddr[5:2]),
        .AXI_L_aresetn(AXI_L_aresetn),
        .AXI_L_arvalid(AXI_L_arvalid),
        .AXI_L_awaddr(AXI_L_awaddr[5:2]),
        .AXI_L_awvalid(AXI_L_awvalid),
        .AXI_L_bready(AXI_L_bready),
        .AXI_L_bvalid(AXI_L_bvalid),
        .AXI_L_rdata(AXI_L_rdata),
        .AXI_L_rready(AXI_L_rready),
        .AXI_L_rvalid(AXI_L_rvalid),
        .AXI_L_wdata(AXI_L_wdata),
        .AXI_L_wstrb(AXI_L_wstrb),
        .AXI_L_wvalid(AXI_L_wvalid),
        .BCLK_I(BCLK_I),
        .BCLK_O(BCLK_O),
        .BCLK_T(LRCLK_T),
        .CLK_100MHZ_I(CLK_100MHZ_I),
        .LRCLK_I(LRCLK_I),
        .LRCLK_O(LRCLK_O),
        .MCLK_O(MCLK_O),
        .M_AXIS_S2MM_ACLK(M_AXIS_S2MM_ACLK),
        .M_AXIS_S2MM_ARESETN(M_AXIS_S2MM_ARESETN),
        .M_AXIS_S2MM_TDATA(\^M_AXIS_S2MM_TDATA ),
        .M_AXIS_S2MM_TLAST(M_AXIS_S2MM_TLAST),
        .M_AXIS_S2MM_TREADY(M_AXIS_S2MM_TREADY),
        .M_AXIS_S2MM_TVALID(M_AXIS_S2MM_TVALID),
        .SDATA_I(SDATA_I),
        .SDATA_O(SDATA_O),
        .S_AXIS_MM2S_ACLK(S_AXIS_MM2S_ACLK),
        .S_AXIS_MM2S_ARESETN(S_AXIS_MM2S_ARESETN),
        .S_AXIS_MM2S_TDATA(S_AXIS_MM2S_TDATA[23:0]),
        .S_AXIS_MM2S_TREADY(S_AXIS_MM2S_TREADY),
        .S_AXIS_MM2S_TVALID(S_AXIS_MM2S_TVALID),
        .S_AXI_ARREADY(AXI_L_arready),
        .S_AXI_AWREADY(AXI_L_awready),
        .S_AXI_WREADY(AXI_L_wready));
endmodule

module _xilinx_top__d_axi_i2s_audio_v2_0_AXI_L
   (AXI_L_rvalid,
    S_AXI_ARREADY,
    S_AXIS_MM2S_TREADY,
    M_AXIS_S2MM_TDATA,
    MCLK_O,
    BCLK_T,
    BCLK_O,
    LRCLK_O,
    SDATA_O,
    S_AXI_AWREADY,
    S_AXI_WREADY,
    AXI_L_rdata,
    M_AXIS_S2MM_TVALID,
    M_AXIS_S2MM_TLAST,
    AXI_L_bvalid,
    BCLK_I,
    SDATA_I,
    M_AXIS_S2MM_ARESETN,
    AXI_L_arvalid,
    AXI_L_aresetn,
    S_AXIS_MM2S_ARESETN,
    AXI_L_aclk,
    CLK_100MHZ_I,
    LRCLK_I,
    S_AXIS_MM2S_TDATA,
    S_AXIS_MM2S_ACLK,
    M_AXIS_S2MM_ACLK,
    AXI_L_awaddr,
    AXI_L_wdata,
    AXI_L_araddr,
    S_AXIS_MM2S_TVALID,
    M_AXIS_S2MM_TREADY,
    AXI_L_wvalid,
    AXI_L_awvalid,
    AXI_L_wstrb,
    AXI_L_bready,
    AXI_L_rready);
  output AXI_L_rvalid;
  output S_AXI_ARREADY;
  output S_AXIS_MM2S_TREADY;
  output [23:0]M_AXIS_S2MM_TDATA;
  output MCLK_O;
  output BCLK_T;
  output BCLK_O;
  output LRCLK_O;
  output SDATA_O;
  output S_AXI_AWREADY;
  output S_AXI_WREADY;
  output [31:0]AXI_L_rdata;
  output M_AXIS_S2MM_TVALID;
  output M_AXIS_S2MM_TLAST;
  output AXI_L_bvalid;
  input BCLK_I;
  input SDATA_I;
  input M_AXIS_S2MM_ARESETN;
  input AXI_L_arvalid;
  input AXI_L_aresetn;
  input S_AXIS_MM2S_ARESETN;
  input AXI_L_aclk;
  input CLK_100MHZ_I;
  input LRCLK_I;
  input [23:0]S_AXIS_MM2S_TDATA;
  input S_AXIS_MM2S_ACLK;
  input M_AXIS_S2MM_ACLK;
  input [3:0]AXI_L_awaddr;
  input [31:0]AXI_L_wdata;
  input [3:0]AXI_L_araddr;
  input S_AXIS_MM2S_TVALID;
  input M_AXIS_S2MM_TREADY;
  input AXI_L_wvalid;
  input AXI_L_awvalid;
  input [3:0]AXI_L_wstrb;
  input AXI_L_bready;
  input AXI_L_rready;

  wire AXI_L_aclk;
  wire [3:0]AXI_L_araddr;
  wire AXI_L_aresetn;
  wire AXI_L_arvalid;
  wire [3:0]AXI_L_awaddr;
  wire AXI_L_awvalid;
  wire AXI_L_bready;
  wire AXI_L_bvalid;
  wire [31:0]AXI_L_rdata;
  wire AXI_L_rready;
  wire AXI_L_rvalid;
  wire [31:0]AXI_L_wdata;
  wire [3:0]AXI_L_wstrb;
  wire AXI_L_wvalid;
  wire BCLK_I;
  wire BCLK_O;
  wire BCLK_T;
  wire CLK_100MHZ_I;
  wire CTL_MASTER_MODE_I;
  (* RTL_KEEP = "true" *) wire [23:0]DBG_RX_FIFO_D_I;
  (* RTL_KEEP = "true" *) wire [23:0]DBG_RX_FIFO_D_O;
  (* RTL_KEEP = "true" *) wire DBG_RX_FIFO_EMPTY_O;
  (* RTL_KEEP = "true" *) wire DBG_RX_FIFO_FULL_O;
  (* RTL_KEEP = "true" *) wire DBG_RX_FIFO_RD_EN_I;
  (* RTL_KEEP = "true" *) wire DBG_RX_FIFO_RST_I;
  (* RTL_KEEP = "true" *) wire DBG_RX_FIFO_WR_EN_I;
  (* RTL_KEEP = "true" *) wire DBG_RX_RS_I;
  (* RTL_KEEP = "true" *) wire [23:0]DBG_TX_FIFO_D_I;
  (* RTL_KEEP = "true" *) wire [23:0]DBG_TX_FIFO_D_O;
  (* RTL_KEEP = "true" *) wire DBG_TX_FIFO_EMPTY_O;
  (* RTL_KEEP = "true" *) wire DBG_TX_FIFO_FULL_O;
  (* RTL_KEEP = "true" *) wire DBG_TX_FIFO_RD_EN_I;
  (* RTL_KEEP = "true" *) wire DBG_TX_FIFO_RST_I;
  (* RTL_KEEP = "true" *) wire DBG_TX_FIFO_WR_EN_I;
  (* RTL_KEEP = "true" *) wire DBG_TX_RS_I;
  wire [31:4]I2S_CLOCK_CONTROL_REG;
  wire \I2S_CLOCK_CONTROL_REG[15]_i_1_n_0 ;
  wire \I2S_CLOCK_CONTROL_REG[23]_i_1_n_0 ;
  wire \I2S_CLOCK_CONTROL_REG[31]_i_1_n_0 ;
  wire \I2S_CLOCK_CONTROL_REG[7]_i_1_n_0 ;
  wire \I2S_CLOCK_CONTROL_REG_reg_n_0_[0] ;
  wire \I2S_CLOCK_CONTROL_REG_reg_n_0_[1] ;
  wire \I2S_CLOCK_CONTROL_REG_reg_n_0_[2] ;
  wire \I2S_CLOCK_CONTROL_REG_reg_n_0_[3] ;
  wire \I2S_DATA_IN_REG[15]_i_1_n_0 ;
  wire \I2S_DATA_IN_REG[23]_i_1_n_0 ;
  wire \I2S_DATA_IN_REG[31]_i_1_n_0 ;
  wire \I2S_DATA_IN_REG[7]_i_1_n_0 ;
  wire \I2S_DATA_IN_REG_reg_n_0_[0] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[10] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[11] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[12] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[13] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[14] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[15] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[16] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[17] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[18] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[19] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[1] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[20] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[21] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[22] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[23] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[24] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[25] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[26] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[27] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[28] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[29] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[2] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[30] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[31] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[3] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[4] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[5] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[6] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[7] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[8] ;
  wire \I2S_DATA_IN_REG_reg_n_0_[9] ;
  wire \I2S_DATA_OUT_REG_reg_n_0_[0] ;
  wire \I2S_DATA_OUT_REG_reg_n_0_[10] ;
  wire \I2S_DATA_OUT_REG_reg_n_0_[11] ;
  wire \I2S_DATA_OUT_REG_reg_n_0_[12] ;
  wire \I2S_DATA_OUT_REG_reg_n_0_[13] ;
  wire \I2S_DATA_OUT_REG_reg_n_0_[14] ;
  wire \I2S_DATA_OUT_REG_reg_n_0_[15] ;
  wire \I2S_DATA_OUT_REG_reg_n_0_[16] ;
  wire \I2S_DATA_OUT_REG_reg_n_0_[17] ;
  wire \I2S_DATA_OUT_REG_reg_n_0_[18] ;
  wire \I2S_DATA_OUT_REG_reg_n_0_[19] ;
  wire \I2S_DATA_OUT_REG_reg_n_0_[1] ;
  wire \I2S_DATA_OUT_REG_reg_n_0_[20] ;
  wire \I2S_DATA_OUT_REG_reg_n_0_[21] ;
  wire \I2S_DATA_OUT_REG_reg_n_0_[22] ;
  wire \I2S_DATA_OUT_REG_reg_n_0_[23] ;
  wire \I2S_DATA_OUT_REG_reg_n_0_[2] ;
  wire \I2S_DATA_OUT_REG_reg_n_0_[3] ;
  wire \I2S_DATA_OUT_REG_reg_n_0_[4] ;
  wire \I2S_DATA_OUT_REG_reg_n_0_[5] ;
  wire \I2S_DATA_OUT_REG_reg_n_0_[6] ;
  wire \I2S_DATA_OUT_REG_reg_n_0_[7] ;
  wire \I2S_DATA_OUT_REG_reg_n_0_[8] ;
  wire \I2S_DATA_OUT_REG_reg_n_0_[9] ;
  wire \I2S_FIFO_CONTROL_REG[15]_i_1_n_0 ;
  wire \I2S_FIFO_CONTROL_REG[23]_i_1_n_0 ;
  wire \I2S_FIFO_CONTROL_REG[31]_i_1_n_0 ;
  wire \I2S_FIFO_CONTROL_REG[7]_i_1_n_0 ;
  wire \I2S_FIFO_CONTROL_REG_reg_n_0_[0] ;
  wire \I2S_FIFO_CONTROL_REG_reg_n_0_[10] ;
  wire \I2S_FIFO_CONTROL_REG_reg_n_0_[11] ;
  wire \I2S_FIFO_CONTROL_REG_reg_n_0_[12] ;
  wire \I2S_FIFO_CONTROL_REG_reg_n_0_[13] ;
  wire \I2S_FIFO_CONTROL_REG_reg_n_0_[14] ;
  wire \I2S_FIFO_CONTROL_REG_reg_n_0_[15] ;
  wire \I2S_FIFO_CONTROL_REG_reg_n_0_[16] ;
  wire \I2S_FIFO_CONTROL_REG_reg_n_0_[17] ;
  wire \I2S_FIFO_CONTROL_REG_reg_n_0_[18] ;
  wire \I2S_FIFO_CONTROL_REG_reg_n_0_[19] ;
  wire \I2S_FIFO_CONTROL_REG_reg_n_0_[20] ;
  wire \I2S_FIFO_CONTROL_REG_reg_n_0_[21] ;
  wire \I2S_FIFO_CONTROL_REG_reg_n_0_[22] ;
  wire \I2S_FIFO_CONTROL_REG_reg_n_0_[23] ;
  wire \I2S_FIFO_CONTROL_REG_reg_n_0_[24] ;
  wire \I2S_FIFO_CONTROL_REG_reg_n_0_[25] ;
  wire \I2S_FIFO_CONTROL_REG_reg_n_0_[26] ;
  wire \I2S_FIFO_CONTROL_REG_reg_n_0_[27] ;
  wire \I2S_FIFO_CONTROL_REG_reg_n_0_[28] ;
  wire \I2S_FIFO_CONTROL_REG_reg_n_0_[29] ;
  wire \I2S_FIFO_CONTROL_REG_reg_n_0_[2] ;
  wire \I2S_FIFO_CONTROL_REG_reg_n_0_[31] ;
  wire \I2S_FIFO_CONTROL_REG_reg_n_0_[3] ;
  wire \I2S_FIFO_CONTROL_REG_reg_n_0_[4] ;
  wire \I2S_FIFO_CONTROL_REG_reg_n_0_[5] ;
  wire \I2S_FIFO_CONTROL_REG_reg_n_0_[6] ;
  wire \I2S_FIFO_CONTROL_REG_reg_n_0_[7] ;
  wire \I2S_FIFO_CONTROL_REG_reg_n_0_[8] ;
  wire \I2S_FIFO_CONTROL_REG_reg_n_0_[9] ;
  wire [31:21]I2S_PERIOD_COUNT_REG;
  wire \I2S_PERIOD_COUNT_REG[15]_i_1_n_0 ;
  wire \I2S_PERIOD_COUNT_REG[23]_i_1_n_0 ;
  wire \I2S_PERIOD_COUNT_REG[31]_i_1_n_0 ;
  wire \I2S_PERIOD_COUNT_REG[7]_i_1_n_0 ;
  wire [20:0]I2S_PERIOD_COUNT_REG__0;
  wire [0:0]I2S_RESET_REG;
  wire \I2S_RESET_REG[15]_i_1_n_0 ;
  wire \I2S_RESET_REG[23]_i_1_n_0 ;
  wire \I2S_RESET_REG[31]_i_1_n_0 ;
  wire \I2S_RESET_REG[31]_i_2_n_0 ;
  wire \I2S_RESET_REG[7]_i_1_n_0 ;
  wire [31:1]I2S_RESET_REG__0;
  wire \I2S_STATUS_REG_reg_n_0_[0] ;
  wire \I2S_STATUS_REG_reg_n_0_[16] ;
  wire \I2S_STATUS_REG_reg_n_0_[17] ;
  wire \I2S_STATUS_REG_reg_n_0_[1] ;
  wire [31:2]I2S_STREAM_CONTROL_REG;
  wire \I2S_STREAM_CONTROL_REG[15]_i_1_n_0 ;
  wire \I2S_STREAM_CONTROL_REG[23]_i_1_n_0 ;
  wire \I2S_STREAM_CONTROL_REG[31]_i_1_n_0 ;
  wire \I2S_STREAM_CONTROL_REG[7]_i_1_n_0 ;
  wire \I2S_STREAM_CONTROL_REG_reg_n_0_[0] ;
  wire [31:2]I2S_TRANSFER_CONTROL_REG;
  wire \I2S_TRANSFER_CONTROL_REG[15]_i_1_n_0 ;
  wire \I2S_TRANSFER_CONTROL_REG[23]_i_1_n_0 ;
  wire \I2S_TRANSFER_CONTROL_REG[31]_i_1_n_0 ;
  wire \I2S_TRANSFER_CONTROL_REG[7]_i_1_n_0 ;
  wire \I2S_TRANSFER_CONTROL_REG_reg_n_0_[0] ;
  wire Inst_I2sCtl_n_87;
  wire LRCLK_I;
  wire LRCLK_O;
  wire MCLK_O;
  wire M_AXIS_S2MM_ACLK;
  wire M_AXIS_S2MM_ARESETN;
  wire M_AXIS_S2MM_TLAST;
  wire M_AXIS_S2MM_TREADY;
  wire M_AXIS_S2MM_TVALID;
  wire RX_FIFO_FULL_O;
  wire RX_RS_I;
  wire RX_STREAM_EN_I;
  wire RxFifoRdEn_dly;
  wire SDATA_I;
  wire SDATA_O;
  wire S_AXIS_MM2S_ACLK;
  wire S_AXIS_MM2S_ARESETN;
  wire [23:0]S_AXIS_MM2S_TDATA;
  wire S_AXIS_MM2S_TREADY;
  wire S_AXIS_MM2S_TVALID;
  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire TX_FIFO_EMPTY_O;
  wire TxFifoWrEn_dly;
  wire axi_arready_i_1_n_0;
  wire axi_awready0;
  wire axi_awready_i_1_n_0;
  wire axi_bvalid_i_1_n_0;
  wire \axi_rdata[0]_i_1_n_0 ;
  wire \axi_rdata[0]_i_2_n_0 ;
  wire \axi_rdata[0]_i_3_n_0 ;
  wire \axi_rdata[0]_i_4_n_0 ;
  wire \axi_rdata[10]_i_1_n_0 ;
  wire \axi_rdata[10]_i_2_n_0 ;
  wire \axi_rdata[10]_i_3_n_0 ;
  wire \axi_rdata[10]_i_4_n_0 ;
  wire \axi_rdata[11]_i_1_n_0 ;
  wire \axi_rdata[11]_i_2_n_0 ;
  wire \axi_rdata[11]_i_3_n_0 ;
  wire \axi_rdata[11]_i_4_n_0 ;
  wire \axi_rdata[12]_i_1_n_0 ;
  wire \axi_rdata[12]_i_2_n_0 ;
  wire \axi_rdata[12]_i_3_n_0 ;
  wire \axi_rdata[12]_i_4_n_0 ;
  wire \axi_rdata[13]_i_1_n_0 ;
  wire \axi_rdata[13]_i_2_n_0 ;
  wire \axi_rdata[13]_i_3_n_0 ;
  wire \axi_rdata[13]_i_4_n_0 ;
  wire \axi_rdata[14]_i_1_n_0 ;
  wire \axi_rdata[14]_i_2_n_0 ;
  wire \axi_rdata[14]_i_3_n_0 ;
  wire \axi_rdata[14]_i_4_n_0 ;
  wire \axi_rdata[15]_i_1_n_0 ;
  wire \axi_rdata[15]_i_2_n_0 ;
  wire \axi_rdata[15]_i_3_n_0 ;
  wire \axi_rdata[15]_i_4_n_0 ;
  wire \axi_rdata[16]_i_1_n_0 ;
  wire \axi_rdata[16]_i_2_n_0 ;
  wire \axi_rdata[16]_i_3_n_0 ;
  wire \axi_rdata[16]_i_4_n_0 ;
  wire \axi_rdata[17]_i_1_n_0 ;
  wire \axi_rdata[17]_i_2_n_0 ;
  wire \axi_rdata[17]_i_3_n_0 ;
  wire \axi_rdata[17]_i_4_n_0 ;
  wire \axi_rdata[18]_i_1_n_0 ;
  wire \axi_rdata[18]_i_2_n_0 ;
  wire \axi_rdata[18]_i_3_n_0 ;
  wire \axi_rdata[18]_i_4_n_0 ;
  wire \axi_rdata[19]_i_1_n_0 ;
  wire \axi_rdata[19]_i_2_n_0 ;
  wire \axi_rdata[19]_i_3_n_0 ;
  wire \axi_rdata[19]_i_4_n_0 ;
  wire \axi_rdata[1]_i_1_n_0 ;
  wire \axi_rdata[1]_i_2_n_0 ;
  wire \axi_rdata[1]_i_3_n_0 ;
  wire \axi_rdata[1]_i_4_n_0 ;
  wire \axi_rdata[20]_i_1_n_0 ;
  wire \axi_rdata[20]_i_2_n_0 ;
  wire \axi_rdata[20]_i_3_n_0 ;
  wire \axi_rdata[20]_i_4_n_0 ;
  wire \axi_rdata[21]_i_1_n_0 ;
  wire \axi_rdata[21]_i_2_n_0 ;
  wire \axi_rdata[21]_i_3_n_0 ;
  wire \axi_rdata[21]_i_4_n_0 ;
  wire \axi_rdata[22]_i_1_n_0 ;
  wire \axi_rdata[22]_i_2_n_0 ;
  wire \axi_rdata[22]_i_3_n_0 ;
  wire \axi_rdata[22]_i_4_n_0 ;
  wire \axi_rdata[23]_i_1_n_0 ;
  wire \axi_rdata[23]_i_2_n_0 ;
  wire \axi_rdata[23]_i_3_n_0 ;
  wire \axi_rdata[23]_i_4_n_0 ;
  wire \axi_rdata[24]_i_1_n_0 ;
  wire \axi_rdata[24]_i_2_n_0 ;
  wire \axi_rdata[24]_i_3_n_0 ;
  wire \axi_rdata[24]_i_4_n_0 ;
  wire \axi_rdata[25]_i_1_n_0 ;
  wire \axi_rdata[25]_i_2_n_0 ;
  wire \axi_rdata[25]_i_3_n_0 ;
  wire \axi_rdata[25]_i_4_n_0 ;
  wire \axi_rdata[26]_i_1_n_0 ;
  wire \axi_rdata[26]_i_2_n_0 ;
  wire \axi_rdata[26]_i_3_n_0 ;
  wire \axi_rdata[26]_i_4_n_0 ;
  wire \axi_rdata[27]_i_1_n_0 ;
  wire \axi_rdata[27]_i_2_n_0 ;
  wire \axi_rdata[27]_i_3_n_0 ;
  wire \axi_rdata[27]_i_4_n_0 ;
  wire \axi_rdata[28]_i_1_n_0 ;
  wire \axi_rdata[28]_i_2_n_0 ;
  wire \axi_rdata[28]_i_3_n_0 ;
  wire \axi_rdata[28]_i_4_n_0 ;
  wire \axi_rdata[29]_i_1_n_0 ;
  wire \axi_rdata[29]_i_2_n_0 ;
  wire \axi_rdata[29]_i_3_n_0 ;
  wire \axi_rdata[29]_i_4_n_0 ;
  wire \axi_rdata[2]_i_1_n_0 ;
  wire \axi_rdata[2]_i_2_n_0 ;
  wire \axi_rdata[2]_i_3_n_0 ;
  wire \axi_rdata[2]_i_4_n_0 ;
  wire \axi_rdata[30]_i_1_n_0 ;
  wire \axi_rdata[30]_i_2_n_0 ;
  wire \axi_rdata[30]_i_3_n_0 ;
  wire \axi_rdata[30]_i_4_n_0 ;
  wire \axi_rdata[31]_i_1_n_0 ;
  wire \axi_rdata[31]_i_2_n_0 ;
  wire \axi_rdata[31]_i_3_n_0 ;
  wire \axi_rdata[31]_i_4_n_0 ;
  wire \axi_rdata[31]_i_5_n_0 ;
  wire \axi_rdata[31]_i_6_n_0 ;
  wire \axi_rdata[3]_i_1_n_0 ;
  wire \axi_rdata[3]_i_2_n_0 ;
  wire \axi_rdata[3]_i_3_n_0 ;
  wire \axi_rdata[3]_i_4_n_0 ;
  wire \axi_rdata[4]_i_1_n_0 ;
  wire \axi_rdata[4]_i_2_n_0 ;
  wire \axi_rdata[4]_i_3_n_0 ;
  wire \axi_rdata[4]_i_4_n_0 ;
  wire \axi_rdata[5]_i_1_n_0 ;
  wire \axi_rdata[5]_i_2_n_0 ;
  wire \axi_rdata[5]_i_3_n_0 ;
  wire \axi_rdata[5]_i_4_n_0 ;
  wire \axi_rdata[6]_i_1_n_0 ;
  wire \axi_rdata[6]_i_2_n_0 ;
  wire \axi_rdata[6]_i_3_n_0 ;
  wire \axi_rdata[6]_i_4_n_0 ;
  wire \axi_rdata[7]_i_1_n_0 ;
  wire \axi_rdata[7]_i_2_n_0 ;
  wire \axi_rdata[7]_i_3_n_0 ;
  wire \axi_rdata[7]_i_4_n_0 ;
  wire \axi_rdata[8]_i_1_n_0 ;
  wire \axi_rdata[8]_i_2_n_0 ;
  wire \axi_rdata[8]_i_3_n_0 ;
  wire \axi_rdata[8]_i_4_n_0 ;
  wire \axi_rdata[9]_i_1_n_0 ;
  wire \axi_rdata[9]_i_2_n_0 ;
  wire \axi_rdata[9]_i_3_n_0 ;
  wire \axi_rdata[9]_i_4_n_0 ;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire gtOp;
  wire gtOp1_in;
  wire p_0_in0_in;
  wire p_0_in1_in;
  wire [3:0]p_0_in_0;
  wire [3:0]sel0;
  wire [31:0]slv_reg9;
  wire \slv_reg9[15]_i_1_n_0 ;
  wire \slv_reg9[23]_i_1_n_0 ;
  wire \slv_reg9[31]_i_1_n_0 ;
  wire \slv_reg9[7]_i_1_n_0 ;

  assign M_AXIS_S2MM_TDATA[23:0] = DBG_RX_FIFO_D_O;
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \I2S_CLOCK_CONTROL_REG[15]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[1]),
        .O(\I2S_CLOCK_CONTROL_REG[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \I2S_CLOCK_CONTROL_REG[23]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[2]),
        .O(\I2S_CLOCK_CONTROL_REG[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \I2S_CLOCK_CONTROL_REG[31]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[3]),
        .O(\I2S_CLOCK_CONTROL_REG[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \I2S_CLOCK_CONTROL_REG[7]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[0]),
        .O(\I2S_CLOCK_CONTROL_REG[7]_i_1_n_0 ));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[0] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[0]),
        .Q(\I2S_CLOCK_CONTROL_REG_reg_n_0_[0] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[10] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[10]),
        .Q(I2S_CLOCK_CONTROL_REG[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[11] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[11]),
        .Q(I2S_CLOCK_CONTROL_REG[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[12] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[12]),
        .Q(I2S_CLOCK_CONTROL_REG[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[13] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[13]),
        .Q(I2S_CLOCK_CONTROL_REG[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[14] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[14]),
        .Q(I2S_CLOCK_CONTROL_REG[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[15] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[15]),
        .Q(I2S_CLOCK_CONTROL_REG[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[16] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[16]),
        .Q(CTL_MASTER_MODE_I),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[17] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[17]),
        .Q(I2S_CLOCK_CONTROL_REG[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[18] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[18]),
        .Q(I2S_CLOCK_CONTROL_REG[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[19] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[19]),
        .Q(I2S_CLOCK_CONTROL_REG[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[1] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[1]),
        .Q(\I2S_CLOCK_CONTROL_REG_reg_n_0_[1] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[20] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[20]),
        .Q(I2S_CLOCK_CONTROL_REG[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[21] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[21]),
        .Q(I2S_CLOCK_CONTROL_REG[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[22] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[22]),
        .Q(I2S_CLOCK_CONTROL_REG[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[23] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[23]),
        .Q(I2S_CLOCK_CONTROL_REG[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[24] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[24]),
        .Q(I2S_CLOCK_CONTROL_REG[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[25] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[25]),
        .Q(I2S_CLOCK_CONTROL_REG[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[26] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[26]),
        .Q(I2S_CLOCK_CONTROL_REG[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[27] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[27]),
        .Q(I2S_CLOCK_CONTROL_REG[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[28] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[28]),
        .Q(I2S_CLOCK_CONTROL_REG[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[29] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[29]),
        .Q(I2S_CLOCK_CONTROL_REG[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[2] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[2]),
        .Q(\I2S_CLOCK_CONTROL_REG_reg_n_0_[2] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[30] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[30]),
        .Q(I2S_CLOCK_CONTROL_REG[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[31] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[31]),
        .Q(I2S_CLOCK_CONTROL_REG[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[3] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[3]),
        .Q(\I2S_CLOCK_CONTROL_REG_reg_n_0_[3] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[4] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[4]),
        .Q(I2S_CLOCK_CONTROL_REG[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[5] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[5]),
        .Q(I2S_CLOCK_CONTROL_REG[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[6] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[6]),
        .Q(I2S_CLOCK_CONTROL_REG[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[7] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[7]),
        .Q(I2S_CLOCK_CONTROL_REG[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[8] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[8]),
        .Q(I2S_CLOCK_CONTROL_REG[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_CLOCK_CONTROL_REG_reg[9] 
       (.C(AXI_L_aclk),
        .CE(\I2S_CLOCK_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[9]),
        .Q(I2S_CLOCK_CONTROL_REG[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \I2S_DATA_IN_REG[15]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[1]),
        .O(\I2S_DATA_IN_REG[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \I2S_DATA_IN_REG[23]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[2]),
        .O(\I2S_DATA_IN_REG[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \I2S_DATA_IN_REG[31]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[3]),
        .O(\I2S_DATA_IN_REG[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \I2S_DATA_IN_REG[7]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[0]),
        .O(\I2S_DATA_IN_REG[7]_i_1_n_0 ));
  FDRE \I2S_DATA_IN_REG_reg[0] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[0]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[0] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[10] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[10]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[10] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[11] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[11]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[11] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[12] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[12]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[12] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[13] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[13]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[13] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[14] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[14]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[14] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[15] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[15]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[15] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[16] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[16]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[16] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[17] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[17]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[17] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[18] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[18]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[18] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[19] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[19]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[19] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[1] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[1]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[1] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[20] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[20]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[20] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[21] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[21]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[21] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[22] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[22]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[22] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[23] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[23]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[23] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[24] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[24]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[24] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[25] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[25]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[25] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[26] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[26]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[26] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[27] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[27]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[27] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[28] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[28]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[28] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[29] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[29]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[29] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[2] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[2]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[2] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[30] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[30]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[30] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[31] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[31]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[31] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[3] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[3]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[3] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[4] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[4]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[4] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[5] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[5]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[5] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[6] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[6]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[6] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[7] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[7]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[7] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[8] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[8]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[8] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_IN_REG_reg[9] 
       (.C(AXI_L_aclk),
        .CE(\I2S_DATA_IN_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[9]),
        .Q(\I2S_DATA_IN_REG_reg_n_0_[9] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_OUT_REG_reg[0] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(DBG_RX_FIFO_D_O[0]),
        .Q(\I2S_DATA_OUT_REG_reg_n_0_[0] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_OUT_REG_reg[10] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(DBG_RX_FIFO_D_O[10]),
        .Q(\I2S_DATA_OUT_REG_reg_n_0_[10] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_OUT_REG_reg[11] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(DBG_RX_FIFO_D_O[11]),
        .Q(\I2S_DATA_OUT_REG_reg_n_0_[11] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_OUT_REG_reg[12] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(DBG_RX_FIFO_D_O[12]),
        .Q(\I2S_DATA_OUT_REG_reg_n_0_[12] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_OUT_REG_reg[13] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(DBG_RX_FIFO_D_O[13]),
        .Q(\I2S_DATA_OUT_REG_reg_n_0_[13] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_OUT_REG_reg[14] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(DBG_RX_FIFO_D_O[14]),
        .Q(\I2S_DATA_OUT_REG_reg_n_0_[14] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_OUT_REG_reg[15] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(DBG_RX_FIFO_D_O[15]),
        .Q(\I2S_DATA_OUT_REG_reg_n_0_[15] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_OUT_REG_reg[16] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(DBG_RX_FIFO_D_O[16]),
        .Q(\I2S_DATA_OUT_REG_reg_n_0_[16] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_OUT_REG_reg[17] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(DBG_RX_FIFO_D_O[17]),
        .Q(\I2S_DATA_OUT_REG_reg_n_0_[17] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_OUT_REG_reg[18] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(DBG_RX_FIFO_D_O[18]),
        .Q(\I2S_DATA_OUT_REG_reg_n_0_[18] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_OUT_REG_reg[19] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(DBG_RX_FIFO_D_O[19]),
        .Q(\I2S_DATA_OUT_REG_reg_n_0_[19] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_OUT_REG_reg[1] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(DBG_RX_FIFO_D_O[1]),
        .Q(\I2S_DATA_OUT_REG_reg_n_0_[1] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_OUT_REG_reg[20] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(DBG_RX_FIFO_D_O[20]),
        .Q(\I2S_DATA_OUT_REG_reg_n_0_[20] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_OUT_REG_reg[21] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(DBG_RX_FIFO_D_O[21]),
        .Q(\I2S_DATA_OUT_REG_reg_n_0_[21] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_OUT_REG_reg[22] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(DBG_RX_FIFO_D_O[22]),
        .Q(\I2S_DATA_OUT_REG_reg_n_0_[22] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_OUT_REG_reg[23] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(DBG_RX_FIFO_D_O[23]),
        .Q(\I2S_DATA_OUT_REG_reg_n_0_[23] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_OUT_REG_reg[2] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(DBG_RX_FIFO_D_O[2]),
        .Q(\I2S_DATA_OUT_REG_reg_n_0_[2] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_OUT_REG_reg[3] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(DBG_RX_FIFO_D_O[3]),
        .Q(\I2S_DATA_OUT_REG_reg_n_0_[3] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_OUT_REG_reg[4] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(DBG_RX_FIFO_D_O[4]),
        .Q(\I2S_DATA_OUT_REG_reg_n_0_[4] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_OUT_REG_reg[5] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(DBG_RX_FIFO_D_O[5]),
        .Q(\I2S_DATA_OUT_REG_reg_n_0_[5] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_OUT_REG_reg[6] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(DBG_RX_FIFO_D_O[6]),
        .Q(\I2S_DATA_OUT_REG_reg_n_0_[6] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_OUT_REG_reg[7] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(DBG_RX_FIFO_D_O[7]),
        .Q(\I2S_DATA_OUT_REG_reg_n_0_[7] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_OUT_REG_reg[8] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(DBG_RX_FIFO_D_O[8]),
        .Q(\I2S_DATA_OUT_REG_reg_n_0_[8] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_DATA_OUT_REG_reg[9] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(DBG_RX_FIFO_D_O[9]),
        .Q(\I2S_DATA_OUT_REG_reg_n_0_[9] ),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \I2S_FIFO_CONTROL_REG[15]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[1]),
        .O(\I2S_FIFO_CONTROL_REG[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \I2S_FIFO_CONTROL_REG[23]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[2]),
        .O(\I2S_FIFO_CONTROL_REG[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \I2S_FIFO_CONTROL_REG[31]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[3]),
        .O(\I2S_FIFO_CONTROL_REG[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \I2S_FIFO_CONTROL_REG[7]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[0]),
        .O(\I2S_FIFO_CONTROL_REG[7]_i_1_n_0 ));
  FDRE \I2S_FIFO_CONTROL_REG_reg[0] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[0]),
        .Q(\I2S_FIFO_CONTROL_REG_reg_n_0_[0] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[10] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[10]),
        .Q(\I2S_FIFO_CONTROL_REG_reg_n_0_[10] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[11] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[11]),
        .Q(\I2S_FIFO_CONTROL_REG_reg_n_0_[11] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[12] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[12]),
        .Q(\I2S_FIFO_CONTROL_REG_reg_n_0_[12] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[13] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[13]),
        .Q(\I2S_FIFO_CONTROL_REG_reg_n_0_[13] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[14] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[14]),
        .Q(\I2S_FIFO_CONTROL_REG_reg_n_0_[14] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[15] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[15]),
        .Q(\I2S_FIFO_CONTROL_REG_reg_n_0_[15] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[16] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[16]),
        .Q(\I2S_FIFO_CONTROL_REG_reg_n_0_[16] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[17] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[17]),
        .Q(\I2S_FIFO_CONTROL_REG_reg_n_0_[17] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[18] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[18]),
        .Q(\I2S_FIFO_CONTROL_REG_reg_n_0_[18] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[19] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[19]),
        .Q(\I2S_FIFO_CONTROL_REG_reg_n_0_[19] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[1] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[1]),
        .Q(p_0_in1_in),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[20] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[20]),
        .Q(\I2S_FIFO_CONTROL_REG_reg_n_0_[20] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[21] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[21]),
        .Q(\I2S_FIFO_CONTROL_REG_reg_n_0_[21] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[22] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[22]),
        .Q(\I2S_FIFO_CONTROL_REG_reg_n_0_[22] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[23] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[23]),
        .Q(\I2S_FIFO_CONTROL_REG_reg_n_0_[23] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[24] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[24]),
        .Q(\I2S_FIFO_CONTROL_REG_reg_n_0_[24] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[25] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[25]),
        .Q(\I2S_FIFO_CONTROL_REG_reg_n_0_[25] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[26] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[26]),
        .Q(\I2S_FIFO_CONTROL_REG_reg_n_0_[26] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[27] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[27]),
        .Q(\I2S_FIFO_CONTROL_REG_reg_n_0_[27] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[28] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[28]),
        .Q(\I2S_FIFO_CONTROL_REG_reg_n_0_[28] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[29] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[29]),
        .Q(\I2S_FIFO_CONTROL_REG_reg_n_0_[29] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[2] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[2]),
        .Q(\I2S_FIFO_CONTROL_REG_reg_n_0_[2] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[30] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[30]),
        .Q(p_0_in0_in),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[31] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[31]),
        .Q(\I2S_FIFO_CONTROL_REG_reg_n_0_[31] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[3] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[3]),
        .Q(\I2S_FIFO_CONTROL_REG_reg_n_0_[3] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[4] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[4]),
        .Q(\I2S_FIFO_CONTROL_REG_reg_n_0_[4] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[5] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[5]),
        .Q(\I2S_FIFO_CONTROL_REG_reg_n_0_[5] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[6] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[6]),
        .Q(\I2S_FIFO_CONTROL_REG_reg_n_0_[6] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[7] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[7]),
        .Q(\I2S_FIFO_CONTROL_REG_reg_n_0_[7] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[8] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[8]),
        .Q(\I2S_FIFO_CONTROL_REG_reg_n_0_[8] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_FIFO_CONTROL_REG_reg[9] 
       (.C(AXI_L_aclk),
        .CE(\I2S_FIFO_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[9]),
        .Q(\I2S_FIFO_CONTROL_REG_reg_n_0_[9] ),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \I2S_PERIOD_COUNT_REG[15]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[1]),
        .O(\I2S_PERIOD_COUNT_REG[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \I2S_PERIOD_COUNT_REG[23]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[2]),
        .O(\I2S_PERIOD_COUNT_REG[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \I2S_PERIOD_COUNT_REG[31]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[3]),
        .O(\I2S_PERIOD_COUNT_REG[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \I2S_PERIOD_COUNT_REG[7]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[0]),
        .O(\I2S_PERIOD_COUNT_REG[7]_i_1_n_0 ));
  FDRE \I2S_PERIOD_COUNT_REG_reg[0] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[0]),
        .Q(I2S_PERIOD_COUNT_REG__0[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[10] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[10]),
        .Q(I2S_PERIOD_COUNT_REG__0[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[11] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[11]),
        .Q(I2S_PERIOD_COUNT_REG__0[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[12] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[12]),
        .Q(I2S_PERIOD_COUNT_REG__0[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[13] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[13]),
        .Q(I2S_PERIOD_COUNT_REG__0[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[14] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[14]),
        .Q(I2S_PERIOD_COUNT_REG__0[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[15] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[15]),
        .Q(I2S_PERIOD_COUNT_REG__0[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[16] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[16]),
        .Q(I2S_PERIOD_COUNT_REG__0[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[17] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[17]),
        .Q(I2S_PERIOD_COUNT_REG__0[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[18] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[18]),
        .Q(I2S_PERIOD_COUNT_REG__0[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[19] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[19]),
        .Q(I2S_PERIOD_COUNT_REG__0[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[1] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[1]),
        .Q(I2S_PERIOD_COUNT_REG__0[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[20] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[20]),
        .Q(I2S_PERIOD_COUNT_REG__0[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[21] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[21]),
        .Q(I2S_PERIOD_COUNT_REG[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[22] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[22]),
        .Q(I2S_PERIOD_COUNT_REG[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[23] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[23]),
        .Q(I2S_PERIOD_COUNT_REG[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[24] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[24]),
        .Q(I2S_PERIOD_COUNT_REG[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[25] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[25]),
        .Q(I2S_PERIOD_COUNT_REG[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[26] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[26]),
        .Q(I2S_PERIOD_COUNT_REG[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[27] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[27]),
        .Q(I2S_PERIOD_COUNT_REG[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[28] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[28]),
        .Q(I2S_PERIOD_COUNT_REG[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[29] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[29]),
        .Q(I2S_PERIOD_COUNT_REG[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[2] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[2]),
        .Q(I2S_PERIOD_COUNT_REG__0[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[30] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[30]),
        .Q(I2S_PERIOD_COUNT_REG[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[31] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[31]),
        .Q(I2S_PERIOD_COUNT_REG[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[3] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[3]),
        .Q(I2S_PERIOD_COUNT_REG__0[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[4] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[4]),
        .Q(I2S_PERIOD_COUNT_REG__0[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[5] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[5]),
        .Q(I2S_PERIOD_COUNT_REG__0[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[6] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[6]),
        .Q(I2S_PERIOD_COUNT_REG__0[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[7] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[7]),
        .Q(I2S_PERIOD_COUNT_REG__0[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[8] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[8]),
        .Q(I2S_PERIOD_COUNT_REG__0[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_PERIOD_COUNT_REG_reg[9] 
       (.C(AXI_L_aclk),
        .CE(\I2S_PERIOD_COUNT_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[9]),
        .Q(I2S_PERIOD_COUNT_REG__0[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \I2S_RESET_REG[15]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[1]),
        .O(\I2S_RESET_REG[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \I2S_RESET_REG[23]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[2]),
        .O(\I2S_RESET_REG[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \I2S_RESET_REG[31]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[3]),
        .O(\I2S_RESET_REG[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \I2S_RESET_REG[31]_i_2 
       (.I0(S_AXI_AWREADY),
        .I1(AXI_L_awvalid),
        .I2(AXI_L_wvalid),
        .I3(S_AXI_WREADY),
        .O(\I2S_RESET_REG[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \I2S_RESET_REG[7]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[0]),
        .O(\I2S_RESET_REG[7]_i_1_n_0 ));
  FDRE \I2S_RESET_REG_reg[0] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[0]),
        .Q(I2S_RESET_REG),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[10] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[10]),
        .Q(I2S_RESET_REG__0[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[11] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[11]),
        .Q(I2S_RESET_REG__0[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[12] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[12]),
        .Q(I2S_RESET_REG__0[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[13] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[13]),
        .Q(I2S_RESET_REG__0[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[14] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[14]),
        .Q(I2S_RESET_REG__0[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[15] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[15]),
        .Q(I2S_RESET_REG__0[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[16] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[16]),
        .Q(I2S_RESET_REG__0[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[17] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[17]),
        .Q(I2S_RESET_REG__0[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[18] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[18]),
        .Q(I2S_RESET_REG__0[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[19] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[19]),
        .Q(I2S_RESET_REG__0[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[1] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[1]),
        .Q(I2S_RESET_REG__0[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[20] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[20]),
        .Q(I2S_RESET_REG__0[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[21] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[21]),
        .Q(I2S_RESET_REG__0[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[22] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[22]),
        .Q(I2S_RESET_REG__0[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[23] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[23]),
        .Q(I2S_RESET_REG__0[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[24] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[24]),
        .Q(I2S_RESET_REG__0[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[25] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[25]),
        .Q(I2S_RESET_REG__0[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[26] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[26]),
        .Q(I2S_RESET_REG__0[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[27] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[27]),
        .Q(I2S_RESET_REG__0[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[28] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[28]),
        .Q(I2S_RESET_REG__0[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[29] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[29]),
        .Q(I2S_RESET_REG__0[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[2] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[2]),
        .Q(I2S_RESET_REG__0[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[30] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[30]),
        .Q(I2S_RESET_REG__0[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[31] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[31]),
        .Q(I2S_RESET_REG__0[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[3] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[3]),
        .Q(I2S_RESET_REG__0[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[4] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[4]),
        .Q(I2S_RESET_REG__0[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[5] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[5]),
        .Q(I2S_RESET_REG__0[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[6] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[6]),
        .Q(I2S_RESET_REG__0[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[7] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[7]),
        .Q(I2S_RESET_REG__0[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[8] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[8]),
        .Q(I2S_RESET_REG__0[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_RESET_REG_reg[9] 
       (.C(AXI_L_aclk),
        .CE(\I2S_RESET_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[9]),
        .Q(I2S_RESET_REG__0[9]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STATUS_REG_reg[0] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(TX_FIFO_EMPTY_O),
        .Q(\I2S_STATUS_REG_reg_n_0_[0] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STATUS_REG_reg[16] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(DBG_RX_FIFO_EMPTY_O),
        .Q(\I2S_STATUS_REG_reg_n_0_[16] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STATUS_REG_reg[17] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(RX_FIFO_FULL_O),
        .Q(\I2S_STATUS_REG_reg_n_0_[17] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STATUS_REG_reg[1] 
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(DBG_TX_FIFO_FULL_O),
        .Q(\I2S_STATUS_REG_reg_n_0_[1] ),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \I2S_STREAM_CONTROL_REG[15]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[1]),
        .O(\I2S_STREAM_CONTROL_REG[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \I2S_STREAM_CONTROL_REG[23]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[2]),
        .O(\I2S_STREAM_CONTROL_REG[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \I2S_STREAM_CONTROL_REG[31]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[3]),
        .O(\I2S_STREAM_CONTROL_REG[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \I2S_STREAM_CONTROL_REG[7]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[0]),
        .O(\I2S_STREAM_CONTROL_REG[7]_i_1_n_0 ));
  FDRE \I2S_STREAM_CONTROL_REG_reg[0] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[0]),
        .Q(\I2S_STREAM_CONTROL_REG_reg_n_0_[0] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[10] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[10]),
        .Q(I2S_STREAM_CONTROL_REG[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[11] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[11]),
        .Q(I2S_STREAM_CONTROL_REG[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[12] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[12]),
        .Q(I2S_STREAM_CONTROL_REG[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[13] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[13]),
        .Q(I2S_STREAM_CONTROL_REG[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[14] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[14]),
        .Q(I2S_STREAM_CONTROL_REG[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[15] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[15]),
        .Q(I2S_STREAM_CONTROL_REG[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[16] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[16]),
        .Q(I2S_STREAM_CONTROL_REG[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[17] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[17]),
        .Q(I2S_STREAM_CONTROL_REG[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[18] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[18]),
        .Q(I2S_STREAM_CONTROL_REG[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[19] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[19]),
        .Q(I2S_STREAM_CONTROL_REG[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[1] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[1]),
        .Q(RX_STREAM_EN_I),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[20] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[20]),
        .Q(I2S_STREAM_CONTROL_REG[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[21] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[21]),
        .Q(I2S_STREAM_CONTROL_REG[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[22] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[22]),
        .Q(I2S_STREAM_CONTROL_REG[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[23] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[23]),
        .Q(I2S_STREAM_CONTROL_REG[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[24] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[24]),
        .Q(I2S_STREAM_CONTROL_REG[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[25] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[25]),
        .Q(I2S_STREAM_CONTROL_REG[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[26] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[26]),
        .Q(I2S_STREAM_CONTROL_REG[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[27] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[27]),
        .Q(I2S_STREAM_CONTROL_REG[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[28] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[28]),
        .Q(I2S_STREAM_CONTROL_REG[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[29] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[29]),
        .Q(I2S_STREAM_CONTROL_REG[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[2] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[2]),
        .Q(I2S_STREAM_CONTROL_REG[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[30] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[30]),
        .Q(I2S_STREAM_CONTROL_REG[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[31] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[31]),
        .Q(I2S_STREAM_CONTROL_REG[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[3] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[3]),
        .Q(I2S_STREAM_CONTROL_REG[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[4] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[4]),
        .Q(I2S_STREAM_CONTROL_REG[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[5] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[5]),
        .Q(I2S_STREAM_CONTROL_REG[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[6] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[6]),
        .Q(I2S_STREAM_CONTROL_REG[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[7] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[7]),
        .Q(I2S_STREAM_CONTROL_REG[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[8] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[8]),
        .Q(I2S_STREAM_CONTROL_REG[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_STREAM_CONTROL_REG_reg[9] 
       (.C(AXI_L_aclk),
        .CE(\I2S_STREAM_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[9]),
        .Q(I2S_STREAM_CONTROL_REG[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \I2S_TRANSFER_CONTROL_REG[15]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[1]),
        .O(\I2S_TRANSFER_CONTROL_REG[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \I2S_TRANSFER_CONTROL_REG[23]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[2]),
        .O(\I2S_TRANSFER_CONTROL_REG[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \I2S_TRANSFER_CONTROL_REG[31]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[3]),
        .O(\I2S_TRANSFER_CONTROL_REG[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \I2S_TRANSFER_CONTROL_REG[7]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[0]),
        .O(\I2S_TRANSFER_CONTROL_REG[7]_i_1_n_0 ));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[0] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[0]),
        .Q(\I2S_TRANSFER_CONTROL_REG_reg_n_0_[0] ),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[10] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[10]),
        .Q(I2S_TRANSFER_CONTROL_REG[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[11] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[11]),
        .Q(I2S_TRANSFER_CONTROL_REG[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[12] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[12]),
        .Q(I2S_TRANSFER_CONTROL_REG[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[13] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[13]),
        .Q(I2S_TRANSFER_CONTROL_REG[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[14] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[14]),
        .Q(I2S_TRANSFER_CONTROL_REG[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[15] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[15]),
        .Q(I2S_TRANSFER_CONTROL_REG[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[16] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[16]),
        .Q(I2S_TRANSFER_CONTROL_REG[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[17] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[17]),
        .Q(I2S_TRANSFER_CONTROL_REG[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[18] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[18]),
        .Q(I2S_TRANSFER_CONTROL_REG[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[19] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[19]),
        .Q(I2S_TRANSFER_CONTROL_REG[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[1] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[1]),
        .Q(RX_RS_I),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[20] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[20]),
        .Q(I2S_TRANSFER_CONTROL_REG[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[21] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[21]),
        .Q(I2S_TRANSFER_CONTROL_REG[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[22] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[22]),
        .Q(I2S_TRANSFER_CONTROL_REG[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[23] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[23]_i_1_n_0 ),
        .D(AXI_L_wdata[23]),
        .Q(I2S_TRANSFER_CONTROL_REG[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[24] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[24]),
        .Q(I2S_TRANSFER_CONTROL_REG[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[25] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[25]),
        .Q(I2S_TRANSFER_CONTROL_REG[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[26] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[26]),
        .Q(I2S_TRANSFER_CONTROL_REG[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[27] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[27]),
        .Q(I2S_TRANSFER_CONTROL_REG[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[28] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[28]),
        .Q(I2S_TRANSFER_CONTROL_REG[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[29] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[29]),
        .Q(I2S_TRANSFER_CONTROL_REG[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[2] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[2]),
        .Q(I2S_TRANSFER_CONTROL_REG[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[30] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[30]),
        .Q(I2S_TRANSFER_CONTROL_REG[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[31] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[31]_i_1_n_0 ),
        .D(AXI_L_wdata[31]),
        .Q(I2S_TRANSFER_CONTROL_REG[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[3] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[3]),
        .Q(I2S_TRANSFER_CONTROL_REG[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[4] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[4]),
        .Q(I2S_TRANSFER_CONTROL_REG[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[5] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[5]),
        .Q(I2S_TRANSFER_CONTROL_REG[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[6] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[6]),
        .Q(I2S_TRANSFER_CONTROL_REG[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[7] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[7]_i_1_n_0 ),
        .D(AXI_L_wdata[7]),
        .Q(I2S_TRANSFER_CONTROL_REG[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[8] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[8]),
        .Q(I2S_TRANSFER_CONTROL_REG[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \I2S_TRANSFER_CONTROL_REG_reg[9] 
       (.C(AXI_L_aclk),
        .CE(\I2S_TRANSFER_CONTROL_REG[15]_i_1_n_0 ),
        .D(AXI_L_wdata[9]),
        .Q(I2S_TRANSFER_CONTROL_REG[9]),
        .R(axi_awready_i_1_n_0));
  _xilinx_top__i2s_rx_tx Inst_I2sCtl
       (.AXI_L_aclk(AXI_L_aclk),
        .BCLK_I(BCLK_I),
        .BCLK_O(BCLK_O),
        .CLK_100MHZ_I(CLK_100MHZ_I),
        .CO(gtOp1_in),
        .D(DBG_TX_FIFO_EMPTY_O),
        .DBG_RX_FIFO_D_I(DBG_RX_FIFO_D_I),
        .DBG_RX_FIFO_WR_EN_I(DBG_RX_FIFO_WR_EN_I),
        .DBG_RX_RS_I(DBG_RX_RS_I),
        .DBG_TX_RS_I(DBG_TX_RS_I),
        .E(Inst_I2sCtl_n_87),
        .\I2S_CLOCK_CONTROL_REG_reg[16] ({CTL_MASTER_MODE_I,\I2S_CLOCK_CONTROL_REG_reg_n_0_[3] ,\I2S_CLOCK_CONTROL_REG_reg_n_0_[2] ,\I2S_CLOCK_CONTROL_REG_reg_n_0_[1] ,\I2S_CLOCK_CONTROL_REG_reg_n_0_[0] }),
        .\I2S_FIFO_CONTROL_REG_reg[31] ({\I2S_FIFO_CONTROL_REG_reg_n_0_[31] ,p_0_in0_in,\I2S_FIFO_CONTROL_REG_reg_n_0_[0] }),
        .\I2S_STATUS_REG_reg[17] ({RX_FIFO_FULL_O,TX_FIFO_EMPTY_O}),
        .\I2S_STREAM_CONTROL_REG_reg[1] ({RX_STREAM_EN_I,\I2S_STREAM_CONTROL_REG_reg_n_0_[0] }),
        .\I2S_TRANSFER_CONTROL_REG_reg[1] ({RX_RS_I,\I2S_TRANSFER_CONTROL_REG_reg_n_0_[0] }),
        .LRCLK_I(LRCLK_I),
        .LRCLK_O(LRCLK_O),
        .MCLK_O(MCLK_O),
        .M_AXIS_S2MM_ARESETN(M_AXIS_S2MM_ARESETN),
        .M_AXIS_S2MM_TDATA(DBG_RX_FIFO_D_O),
        .M_AXIS_S2MM_TVALID(M_AXIS_S2MM_TVALID),
        .OE_L_int_reg(BCLK_T),
        .Q(I2S_RESET_REG),
        .Q_O(DBG_TX_FIFO_RST_I),
        .SDATA_I(SDATA_I),
        .SDATA_O(SDATA_O),
        .S_AXIS_MM2S_ARESETN(S_AXIS_MM2S_ARESETN),
        .S_AXIS_MM2S_TREADY(S_AXIS_MM2S_TREADY),
        .S_AXIS_MM2S_TVALID(S_AXIS_MM2S_TVALID),
        .TxFifoWrEn_dly(TxFifoWrEn_dly),
        .din(DBG_TX_FIFO_D_I),
        .dout(DBG_TX_FIFO_D_O),
        .empty(DBG_RX_FIFO_EMPTY_O),
        .full(DBG_TX_FIFO_FULL_O),
        .in0(DBG_RX_FIFO_RST_I),
        .\nr_of_wr_reg[20] (gtOp),
        .ram_empty_i_reg(DBG_RX_FIFO_RD_EN_I),
        .rd_en(DBG_TX_FIFO_RD_EN_I),
        .wr_en(DBG_TX_FIFO_WR_EN_I));
  _xilinx_top__i2s_stream Inst_I2sStream
       (.CO(gtOp1_in),
        .D({DBG_RX_FIFO_EMPTY_O,DBG_TX_FIFO_FULL_O}),
        .DBG_RX_FIFO_RD_EN_I(DBG_RX_FIFO_RD_EN_I),
        .E(Inst_I2sCtl_n_87),
        .\I2S_DATA_IN_REG_reg[23] ({\I2S_DATA_IN_REG_reg_n_0_[23] ,\I2S_DATA_IN_REG_reg_n_0_[22] ,\I2S_DATA_IN_REG_reg_n_0_[21] ,\I2S_DATA_IN_REG_reg_n_0_[20] ,\I2S_DATA_IN_REG_reg_n_0_[19] ,\I2S_DATA_IN_REG_reg_n_0_[18] ,\I2S_DATA_IN_REG_reg_n_0_[17] ,\I2S_DATA_IN_REG_reg_n_0_[16] ,\I2S_DATA_IN_REG_reg_n_0_[15] ,\I2S_DATA_IN_REG_reg_n_0_[14] ,\I2S_DATA_IN_REG_reg_n_0_[13] ,\I2S_DATA_IN_REG_reg_n_0_[12] ,\I2S_DATA_IN_REG_reg_n_0_[11] ,\I2S_DATA_IN_REG_reg_n_0_[10] ,\I2S_DATA_IN_REG_reg_n_0_[9] ,\I2S_DATA_IN_REG_reg_n_0_[8] ,\I2S_DATA_IN_REG_reg_n_0_[7] ,\I2S_DATA_IN_REG_reg_n_0_[6] ,\I2S_DATA_IN_REG_reg_n_0_[5] ,\I2S_DATA_IN_REG_reg_n_0_[4] ,\I2S_DATA_IN_REG_reg_n_0_[3] ,\I2S_DATA_IN_REG_reg_n_0_[2] ,\I2S_DATA_IN_REG_reg_n_0_[1] ,\I2S_DATA_IN_REG_reg_n_0_[0] }),
        .\I2S_FIFO_CONTROL_REG_reg[1] (p_0_in1_in),
        .\I2S_PERIOD_COUNT_REG_reg[20] (I2S_PERIOD_COUNT_REG__0),
        .M_AXIS_S2MM_ACLK(M_AXIS_S2MM_ACLK),
        .M_AXIS_S2MM_ARESETN(M_AXIS_S2MM_ARESETN),
        .M_AXIS_S2MM_TLAST(M_AXIS_S2MM_TLAST),
        .M_AXIS_S2MM_TREADY(M_AXIS_S2MM_TREADY),
        .Q({RX_STREAM_EN_I,\I2S_STREAM_CONTROL_REG_reg_n_0_[0] }),
        .RxFifoRdEn_dly(RxFifoRdEn_dly),
        .S_AXIS_MM2S_ACLK(S_AXIS_MM2S_ACLK),
        .S_AXIS_MM2S_ARESETN(S_AXIS_MM2S_ARESETN),
        .S_AXIS_MM2S_TDATA(S_AXIS_MM2S_TDATA),
        .S_AXIS_MM2S_TVALID(S_AXIS_MM2S_TVALID),
        .din(DBG_TX_FIFO_D_I),
        .\nr_of_wr_reg[0]_0 (gtOp));
  FDRE RxFifoRdEn_dly_reg
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(p_0_in1_in),
        .Q(RxFifoRdEn_dly),
        .R(1'b0));
  FDRE TxFifoWrEn_dly_reg
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(\I2S_FIFO_CONTROL_REG_reg_n_0_[0] ),
        .Q(TxFifoWrEn_dly),
        .R(1'b0));
  FDSE \axi_araddr_reg[2] 
       (.C(AXI_L_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(AXI_L_araddr[0]),
        .Q(sel0[0]),
        .S(axi_awready_i_1_n_0));
  FDSE \axi_araddr_reg[3] 
       (.C(AXI_L_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(AXI_L_araddr[1]),
        .Q(sel0[1]),
        .S(axi_awready_i_1_n_0));
  FDSE \axi_araddr_reg[4] 
       (.C(AXI_L_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(AXI_L_araddr[2]),
        .Q(sel0[2]),
        .S(axi_awready_i_1_n_0));
  FDSE \axi_araddr_reg[5] 
       (.C(AXI_L_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(AXI_L_araddr[3]),
        .Q(sel0[3]),
        .S(axi_awready_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(AXI_L_arvalid),
        .I1(S_AXI_ARREADY),
        .O(axi_arready_i_1_n_0));
  FDRE axi_arready_reg
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(axi_arready_i_1_n_0),
        .Q(S_AXI_ARREADY),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[2] 
       (.C(AXI_L_aclk),
        .CE(axi_awready0),
        .D(AXI_L_awaddr[0]),
        .Q(p_0_in_0[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[3] 
       (.C(AXI_L_aclk),
        .CE(axi_awready0),
        .D(AXI_L_awaddr[1]),
        .Q(p_0_in_0[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[4] 
       (.C(AXI_L_aclk),
        .CE(axi_awready0),
        .D(AXI_L_awaddr[2]),
        .Q(p_0_in_0[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[5] 
       (.C(AXI_L_aclk),
        .CE(axi_awready0),
        .D(AXI_L_awaddr[3]),
        .Q(p_0_in_0[3]),
        .R(axi_awready_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(AXI_L_aresetn),
        .O(axi_awready_i_1_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    axi_awready_i_2
       (.I0(AXI_L_wvalid),
        .I1(AXI_L_awvalid),
        .I2(S_AXI_AWREADY),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(S_AXI_AWREADY),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h7444444444444444)) 
    axi_bvalid_i_1
       (.I0(AXI_L_bready),
        .I1(AXI_L_bvalid),
        .I2(S_AXI_AWREADY),
        .I3(AXI_L_awvalid),
        .I4(AXI_L_wvalid),
        .I5(S_AXI_WREADY),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(AXI_L_bvalid),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[0]_i_1 
       (.I0(\axi_rdata[0]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[0]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[0]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[0] ),
        .I1(\I2S_FIFO_CONTROL_REG_reg_n_0_[0] ),
        .I2(sel0[1]),
        .I3(\I2S_TRANSFER_CONTROL_REG_reg_n_0_[0] ),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG),
        .O(\axi_rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_3 
       (.I0(I2S_PERIOD_COUNT_REG__0[0]),
        .I1(\I2S_CLOCK_CONTROL_REG_reg_n_0_[0] ),
        .I2(sel0[1]),
        .I3(\I2S_STATUS_REG_reg_n_0_[0] ),
        .I4(sel0[0]),
        .I5(\I2S_DATA_OUT_REG_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[0]_i_4 
       (.I0(\I2S_STREAM_CONTROL_REG_reg_n_0_[0] ),
        .I1(sel0[0]),
        .I2(slv_reg9[0]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[10]_i_1 
       (.I0(\axi_rdata[10]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[10]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[10]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[10] ),
        .I1(\I2S_FIFO_CONTROL_REG_reg_n_0_[10] ),
        .I2(sel0[1]),
        .I3(I2S_TRANSFER_CONTROL_REG[10]),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[10]),
        .O(\axi_rdata[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[10]_i_3 
       (.I0(I2S_PERIOD_COUNT_REG__0[10]),
        .I1(I2S_CLOCK_CONTROL_REG[10]),
        .I2(sel0[1]),
        .I3(\I2S_DATA_OUT_REG_reg_n_0_[10] ),
        .I4(sel0[0]),
        .O(\axi_rdata[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[10]_i_4 
       (.I0(I2S_STREAM_CONTROL_REG[10]),
        .I1(sel0[0]),
        .I2(slv_reg9[10]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[11]_i_1 
       (.I0(\axi_rdata[11]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[11]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[11]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[11] ),
        .I1(\I2S_FIFO_CONTROL_REG_reg_n_0_[11] ),
        .I2(sel0[1]),
        .I3(I2S_TRANSFER_CONTROL_REG[11]),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[11]),
        .O(\axi_rdata[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[11]_i_3 
       (.I0(I2S_PERIOD_COUNT_REG__0[11]),
        .I1(I2S_CLOCK_CONTROL_REG[11]),
        .I2(sel0[1]),
        .I3(\I2S_DATA_OUT_REG_reg_n_0_[11] ),
        .I4(sel0[0]),
        .O(\axi_rdata[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[11]_i_4 
       (.I0(I2S_STREAM_CONTROL_REG[11]),
        .I1(sel0[0]),
        .I2(slv_reg9[11]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[12]_i_1 
       (.I0(\axi_rdata[12]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[12]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[12]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[12] ),
        .I1(\I2S_FIFO_CONTROL_REG_reg_n_0_[12] ),
        .I2(sel0[1]),
        .I3(I2S_TRANSFER_CONTROL_REG[12]),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[12]),
        .O(\axi_rdata[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[12]_i_3 
       (.I0(I2S_PERIOD_COUNT_REG__0[12]),
        .I1(I2S_CLOCK_CONTROL_REG[12]),
        .I2(sel0[1]),
        .I3(\I2S_DATA_OUT_REG_reg_n_0_[12] ),
        .I4(sel0[0]),
        .O(\axi_rdata[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[12]_i_4 
       (.I0(I2S_STREAM_CONTROL_REG[12]),
        .I1(sel0[0]),
        .I2(slv_reg9[12]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[13]_i_1 
       (.I0(\axi_rdata[13]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[13]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[13]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[13] ),
        .I1(\I2S_FIFO_CONTROL_REG_reg_n_0_[13] ),
        .I2(sel0[1]),
        .I3(I2S_TRANSFER_CONTROL_REG[13]),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[13]),
        .O(\axi_rdata[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[13]_i_3 
       (.I0(I2S_PERIOD_COUNT_REG__0[13]),
        .I1(I2S_CLOCK_CONTROL_REG[13]),
        .I2(sel0[1]),
        .I3(\I2S_DATA_OUT_REG_reg_n_0_[13] ),
        .I4(sel0[0]),
        .O(\axi_rdata[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[13]_i_4 
       (.I0(I2S_STREAM_CONTROL_REG[13]),
        .I1(sel0[0]),
        .I2(slv_reg9[13]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[14]_i_1 
       (.I0(\axi_rdata[14]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[14]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[14]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[14] ),
        .I1(\I2S_FIFO_CONTROL_REG_reg_n_0_[14] ),
        .I2(sel0[1]),
        .I3(I2S_TRANSFER_CONTROL_REG[14]),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[14]),
        .O(\axi_rdata[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[14]_i_3 
       (.I0(I2S_PERIOD_COUNT_REG__0[14]),
        .I1(I2S_CLOCK_CONTROL_REG[14]),
        .I2(sel0[1]),
        .I3(\I2S_DATA_OUT_REG_reg_n_0_[14] ),
        .I4(sel0[0]),
        .O(\axi_rdata[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[14]_i_4 
       (.I0(I2S_STREAM_CONTROL_REG[14]),
        .I1(sel0[0]),
        .I2(slv_reg9[14]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[15]_i_1 
       (.I0(\axi_rdata[15]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[15]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[15]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[15] ),
        .I1(\I2S_FIFO_CONTROL_REG_reg_n_0_[15] ),
        .I2(sel0[1]),
        .I3(I2S_TRANSFER_CONTROL_REG[15]),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[15]),
        .O(\axi_rdata[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[15]_i_3 
       (.I0(I2S_PERIOD_COUNT_REG__0[15]),
        .I1(I2S_CLOCK_CONTROL_REG[15]),
        .I2(sel0[1]),
        .I3(\I2S_DATA_OUT_REG_reg_n_0_[15] ),
        .I4(sel0[0]),
        .O(\axi_rdata[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[15]_i_4 
       (.I0(I2S_STREAM_CONTROL_REG[15]),
        .I1(sel0[0]),
        .I2(slv_reg9[15]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[16]_i_1 
       (.I0(\axi_rdata[16]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[16]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[16]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[16] ),
        .I1(\I2S_FIFO_CONTROL_REG_reg_n_0_[16] ),
        .I2(sel0[1]),
        .I3(I2S_TRANSFER_CONTROL_REG[16]),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[16]),
        .O(\axi_rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_3 
       (.I0(I2S_PERIOD_COUNT_REG__0[16]),
        .I1(CTL_MASTER_MODE_I),
        .I2(sel0[1]),
        .I3(\I2S_STATUS_REG_reg_n_0_[16] ),
        .I4(sel0[0]),
        .I5(\I2S_DATA_OUT_REG_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[16]_i_4 
       (.I0(I2S_STREAM_CONTROL_REG[16]),
        .I1(sel0[0]),
        .I2(slv_reg9[16]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[17]_i_1 
       (.I0(\axi_rdata[17]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[17]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[17]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[17] ),
        .I1(\I2S_FIFO_CONTROL_REG_reg_n_0_[17] ),
        .I2(sel0[1]),
        .I3(I2S_TRANSFER_CONTROL_REG[17]),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[17]),
        .O(\axi_rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_3 
       (.I0(I2S_PERIOD_COUNT_REG__0[17]),
        .I1(I2S_CLOCK_CONTROL_REG[17]),
        .I2(sel0[1]),
        .I3(\I2S_STATUS_REG_reg_n_0_[17] ),
        .I4(sel0[0]),
        .I5(\I2S_DATA_OUT_REG_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[17]_i_4 
       (.I0(I2S_STREAM_CONTROL_REG[17]),
        .I1(sel0[0]),
        .I2(slv_reg9[17]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[18]_i_1 
       (.I0(\axi_rdata[18]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[18]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[18]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[18] ),
        .I1(\I2S_FIFO_CONTROL_REG_reg_n_0_[18] ),
        .I2(sel0[1]),
        .I3(I2S_TRANSFER_CONTROL_REG[18]),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[18]),
        .O(\axi_rdata[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[18]_i_3 
       (.I0(I2S_PERIOD_COUNT_REG__0[18]),
        .I1(I2S_CLOCK_CONTROL_REG[18]),
        .I2(sel0[1]),
        .I3(\I2S_DATA_OUT_REG_reg_n_0_[18] ),
        .I4(sel0[0]),
        .O(\axi_rdata[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[18]_i_4 
       (.I0(I2S_STREAM_CONTROL_REG[18]),
        .I1(sel0[0]),
        .I2(slv_reg9[18]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[19]_i_1 
       (.I0(\axi_rdata[19]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[19]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[19]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[19] ),
        .I1(\I2S_FIFO_CONTROL_REG_reg_n_0_[19] ),
        .I2(sel0[1]),
        .I3(I2S_TRANSFER_CONTROL_REG[19]),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[19]),
        .O(\axi_rdata[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[19]_i_3 
       (.I0(I2S_PERIOD_COUNT_REG__0[19]),
        .I1(I2S_CLOCK_CONTROL_REG[19]),
        .I2(sel0[1]),
        .I3(\I2S_DATA_OUT_REG_reg_n_0_[19] ),
        .I4(sel0[0]),
        .O(\axi_rdata[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[19]_i_4 
       (.I0(I2S_STREAM_CONTROL_REG[19]),
        .I1(sel0[0]),
        .I2(slv_reg9[19]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[1]_i_1 
       (.I0(\axi_rdata[1]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[1]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[1]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[1] ),
        .I1(p_0_in1_in),
        .I2(sel0[1]),
        .I3(RX_RS_I),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[1]),
        .O(\axi_rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_3 
       (.I0(I2S_PERIOD_COUNT_REG__0[1]),
        .I1(\I2S_CLOCK_CONTROL_REG_reg_n_0_[1] ),
        .I2(sel0[1]),
        .I3(\I2S_STATUS_REG_reg_n_0_[1] ),
        .I4(sel0[0]),
        .I5(\I2S_DATA_OUT_REG_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[1]_i_4 
       (.I0(RX_STREAM_EN_I),
        .I1(sel0[0]),
        .I2(slv_reg9[1]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[20]_i_1 
       (.I0(\axi_rdata[20]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[20]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[20]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[20] ),
        .I1(\I2S_FIFO_CONTROL_REG_reg_n_0_[20] ),
        .I2(sel0[1]),
        .I3(I2S_TRANSFER_CONTROL_REG[20]),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[20]),
        .O(\axi_rdata[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[20]_i_3 
       (.I0(I2S_PERIOD_COUNT_REG__0[20]),
        .I1(I2S_CLOCK_CONTROL_REG[20]),
        .I2(sel0[1]),
        .I3(\I2S_DATA_OUT_REG_reg_n_0_[20] ),
        .I4(sel0[0]),
        .O(\axi_rdata[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[20]_i_4 
       (.I0(I2S_STREAM_CONTROL_REG[20]),
        .I1(sel0[0]),
        .I2(slv_reg9[20]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[21]_i_1 
       (.I0(\axi_rdata[21]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[21]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[21] ),
        .I1(\I2S_FIFO_CONTROL_REG_reg_n_0_[21] ),
        .I2(sel0[1]),
        .I3(I2S_TRANSFER_CONTROL_REG[21]),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[21]),
        .O(\axi_rdata[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[21]_i_3 
       (.I0(I2S_PERIOD_COUNT_REG[21]),
        .I1(I2S_CLOCK_CONTROL_REG[21]),
        .I2(sel0[1]),
        .I3(\I2S_DATA_OUT_REG_reg_n_0_[21] ),
        .I4(sel0[0]),
        .O(\axi_rdata[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[21]_i_4 
       (.I0(I2S_STREAM_CONTROL_REG[21]),
        .I1(sel0[0]),
        .I2(slv_reg9[21]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[22]_i_1 
       (.I0(\axi_rdata[22]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[22]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[22]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[22] ),
        .I1(\I2S_FIFO_CONTROL_REG_reg_n_0_[22] ),
        .I2(sel0[1]),
        .I3(I2S_TRANSFER_CONTROL_REG[22]),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[22]),
        .O(\axi_rdata[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[22]_i_3 
       (.I0(I2S_PERIOD_COUNT_REG[22]),
        .I1(I2S_CLOCK_CONTROL_REG[22]),
        .I2(sel0[1]),
        .I3(\I2S_DATA_OUT_REG_reg_n_0_[22] ),
        .I4(sel0[0]),
        .O(\axi_rdata[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[22]_i_4 
       (.I0(I2S_STREAM_CONTROL_REG[22]),
        .I1(sel0[0]),
        .I2(slv_reg9[22]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[23]_i_1 
       (.I0(\axi_rdata[23]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[23]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[23]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[23] ),
        .I1(\I2S_FIFO_CONTROL_REG_reg_n_0_[23] ),
        .I2(sel0[1]),
        .I3(I2S_TRANSFER_CONTROL_REG[23]),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[23]),
        .O(\axi_rdata[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[23]_i_3 
       (.I0(I2S_PERIOD_COUNT_REG[23]),
        .I1(I2S_CLOCK_CONTROL_REG[23]),
        .I2(sel0[1]),
        .I3(\I2S_DATA_OUT_REG_reg_n_0_[23] ),
        .I4(sel0[0]),
        .O(\axi_rdata[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[23]_i_4 
       (.I0(I2S_STREAM_CONTROL_REG[23]),
        .I1(sel0[0]),
        .I2(slv_reg9[23]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[24]_i_1 
       (.I0(\axi_rdata[24]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[24]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[24]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[24] ),
        .I1(\I2S_FIFO_CONTROL_REG_reg_n_0_[24] ),
        .I2(sel0[1]),
        .I3(I2S_TRANSFER_CONTROL_REG[24]),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[24]),
        .O(\axi_rdata[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[24]_i_3 
       (.I0(sel0[1]),
        .I1(I2S_CLOCK_CONTROL_REG[24]),
        .I2(sel0[0]),
        .I3(I2S_PERIOD_COUNT_REG[24]),
        .O(\axi_rdata[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[24]_i_4 
       (.I0(I2S_STREAM_CONTROL_REG[24]),
        .I1(sel0[0]),
        .I2(slv_reg9[24]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[25]_i_1 
       (.I0(\axi_rdata[25]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[25]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[25]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[25] ),
        .I1(\I2S_FIFO_CONTROL_REG_reg_n_0_[25] ),
        .I2(sel0[1]),
        .I3(I2S_TRANSFER_CONTROL_REG[25]),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[25]),
        .O(\axi_rdata[25]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[25]_i_3 
       (.I0(sel0[1]),
        .I1(I2S_CLOCK_CONTROL_REG[25]),
        .I2(sel0[0]),
        .I3(I2S_PERIOD_COUNT_REG[25]),
        .O(\axi_rdata[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[25]_i_4 
       (.I0(I2S_STREAM_CONTROL_REG[25]),
        .I1(sel0[0]),
        .I2(slv_reg9[25]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[26]_i_1 
       (.I0(\axi_rdata[26]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[26]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[26]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[26] ),
        .I1(\I2S_FIFO_CONTROL_REG_reg_n_0_[26] ),
        .I2(sel0[1]),
        .I3(I2S_TRANSFER_CONTROL_REG[26]),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[26]),
        .O(\axi_rdata[26]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[26]_i_3 
       (.I0(sel0[1]),
        .I1(I2S_CLOCK_CONTROL_REG[26]),
        .I2(sel0[0]),
        .I3(I2S_PERIOD_COUNT_REG[26]),
        .O(\axi_rdata[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[26]_i_4 
       (.I0(I2S_STREAM_CONTROL_REG[26]),
        .I1(sel0[0]),
        .I2(slv_reg9[26]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[27]_i_1 
       (.I0(\axi_rdata[27]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[27]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[27]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[27] ),
        .I1(\I2S_FIFO_CONTROL_REG_reg_n_0_[27] ),
        .I2(sel0[1]),
        .I3(I2S_TRANSFER_CONTROL_REG[27]),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[27]),
        .O(\axi_rdata[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[27]_i_3 
       (.I0(sel0[1]),
        .I1(I2S_CLOCK_CONTROL_REG[27]),
        .I2(sel0[0]),
        .I3(I2S_PERIOD_COUNT_REG[27]),
        .O(\axi_rdata[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[27]_i_4 
       (.I0(I2S_STREAM_CONTROL_REG[27]),
        .I1(sel0[0]),
        .I2(slv_reg9[27]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[28]_i_1 
       (.I0(\axi_rdata[28]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[28]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[28]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[28] ),
        .I1(\I2S_FIFO_CONTROL_REG_reg_n_0_[28] ),
        .I2(sel0[1]),
        .I3(I2S_TRANSFER_CONTROL_REG[28]),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[28]),
        .O(\axi_rdata[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[28]_i_3 
       (.I0(sel0[1]),
        .I1(I2S_CLOCK_CONTROL_REG[28]),
        .I2(sel0[0]),
        .I3(I2S_PERIOD_COUNT_REG[28]),
        .O(\axi_rdata[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[28]_i_4 
       (.I0(I2S_STREAM_CONTROL_REG[28]),
        .I1(sel0[0]),
        .I2(slv_reg9[28]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[29]_i_1 
       (.I0(\axi_rdata[29]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[29]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[29]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[29] ),
        .I1(\I2S_FIFO_CONTROL_REG_reg_n_0_[29] ),
        .I2(sel0[1]),
        .I3(I2S_TRANSFER_CONTROL_REG[29]),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[29]),
        .O(\axi_rdata[29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[29]_i_3 
       (.I0(sel0[1]),
        .I1(I2S_CLOCK_CONTROL_REG[29]),
        .I2(sel0[0]),
        .I3(I2S_PERIOD_COUNT_REG[29]),
        .O(\axi_rdata[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[29]_i_4 
       (.I0(I2S_STREAM_CONTROL_REG[29]),
        .I1(sel0[0]),
        .I2(slv_reg9[29]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[2]_i_1 
       (.I0(\axi_rdata[2]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[2]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[2]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[2] ),
        .I1(\I2S_FIFO_CONTROL_REG_reg_n_0_[2] ),
        .I2(sel0[1]),
        .I3(I2S_TRANSFER_CONTROL_REG[2]),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[2]),
        .O(\axi_rdata[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[2]_i_3 
       (.I0(I2S_PERIOD_COUNT_REG__0[2]),
        .I1(\I2S_CLOCK_CONTROL_REG_reg_n_0_[2] ),
        .I2(sel0[1]),
        .I3(\I2S_DATA_OUT_REG_reg_n_0_[2] ),
        .I4(sel0[0]),
        .O(\axi_rdata[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[2]_i_4 
       (.I0(I2S_STREAM_CONTROL_REG[2]),
        .I1(sel0[0]),
        .I2(slv_reg9[2]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[30]_i_1 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[30]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[30]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[30] ),
        .I1(p_0_in0_in),
        .I2(sel0[1]),
        .I3(I2S_TRANSFER_CONTROL_REG[30]),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[30]),
        .O(\axi_rdata[30]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[30]_i_3 
       (.I0(sel0[1]),
        .I1(I2S_CLOCK_CONTROL_REG[30]),
        .I2(sel0[0]),
        .I3(I2S_PERIOD_COUNT_REG[30]),
        .O(\axi_rdata[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[30]_i_4 
       (.I0(I2S_STREAM_CONTROL_REG[30]),
        .I1(sel0[0]),
        .I2(slv_reg9[30]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[30]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \axi_rdata[31]_i_1 
       (.I0(S_AXI_ARREADY),
        .I1(AXI_L_arvalid),
        .I2(AXI_L_rvalid),
        .O(\axi_rdata[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[31]_i_2 
       (.I0(\axi_rdata[31]_i_3_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[31]_i_4_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_3 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[31] ),
        .I1(\I2S_FIFO_CONTROL_REG_reg_n_0_[31] ),
        .I2(sel0[1]),
        .I3(I2S_TRANSFER_CONTROL_REG[31]),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[31]),
        .O(\axi_rdata[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[31]_i_4 
       (.I0(sel0[1]),
        .I1(I2S_CLOCK_CONTROL_REG[31]),
        .I2(sel0[0]),
        .I3(I2S_PERIOD_COUNT_REG[31]),
        .O(\axi_rdata[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[31]_i_5 
       (.I0(I2S_STREAM_CONTROL_REG[31]),
        .I1(sel0[0]),
        .I2(slv_reg9[31]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \axi_rdata[31]_i_6 
       (.I0(AXI_L_rvalid),
        .I1(AXI_L_arvalid),
        .I2(S_AXI_ARREADY),
        .I3(AXI_L_aresetn),
        .O(\axi_rdata[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[3]_i_1 
       (.I0(\axi_rdata[3]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[3]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[3]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[3] ),
        .I1(\I2S_FIFO_CONTROL_REG_reg_n_0_[3] ),
        .I2(sel0[1]),
        .I3(I2S_TRANSFER_CONTROL_REG[3]),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[3]),
        .O(\axi_rdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[3]_i_3 
       (.I0(I2S_PERIOD_COUNT_REG__0[3]),
        .I1(\I2S_CLOCK_CONTROL_REG_reg_n_0_[3] ),
        .I2(sel0[1]),
        .I3(\I2S_DATA_OUT_REG_reg_n_0_[3] ),
        .I4(sel0[0]),
        .O(\axi_rdata[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[3]_i_4 
       (.I0(I2S_STREAM_CONTROL_REG[3]),
        .I1(sel0[0]),
        .I2(slv_reg9[3]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[4]_i_1 
       (.I0(\axi_rdata[4]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[4]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[4]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[4] ),
        .I1(\I2S_FIFO_CONTROL_REG_reg_n_0_[4] ),
        .I2(sel0[1]),
        .I3(I2S_TRANSFER_CONTROL_REG[4]),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[4]),
        .O(\axi_rdata[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[4]_i_3 
       (.I0(I2S_PERIOD_COUNT_REG__0[4]),
        .I1(I2S_CLOCK_CONTROL_REG[4]),
        .I2(sel0[1]),
        .I3(\I2S_DATA_OUT_REG_reg_n_0_[4] ),
        .I4(sel0[0]),
        .O(\axi_rdata[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[4]_i_4 
       (.I0(I2S_STREAM_CONTROL_REG[4]),
        .I1(sel0[0]),
        .I2(slv_reg9[4]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[5]_i_1 
       (.I0(\axi_rdata[5]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[5]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[5]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[5] ),
        .I1(\I2S_FIFO_CONTROL_REG_reg_n_0_[5] ),
        .I2(sel0[1]),
        .I3(I2S_TRANSFER_CONTROL_REG[5]),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[5]),
        .O(\axi_rdata[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[5]_i_3 
       (.I0(I2S_PERIOD_COUNT_REG__0[5]),
        .I1(I2S_CLOCK_CONTROL_REG[5]),
        .I2(sel0[1]),
        .I3(\I2S_DATA_OUT_REG_reg_n_0_[5] ),
        .I4(sel0[0]),
        .O(\axi_rdata[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[5]_i_4 
       (.I0(I2S_STREAM_CONTROL_REG[5]),
        .I1(sel0[0]),
        .I2(slv_reg9[5]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[6]_i_1 
       (.I0(\axi_rdata[6]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[6]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[6]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[6] ),
        .I1(\I2S_FIFO_CONTROL_REG_reg_n_0_[6] ),
        .I2(sel0[1]),
        .I3(I2S_TRANSFER_CONTROL_REG[6]),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[6]),
        .O(\axi_rdata[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[6]_i_3 
       (.I0(I2S_PERIOD_COUNT_REG__0[6]),
        .I1(I2S_CLOCK_CONTROL_REG[6]),
        .I2(sel0[1]),
        .I3(\I2S_DATA_OUT_REG_reg_n_0_[6] ),
        .I4(sel0[0]),
        .O(\axi_rdata[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[6]_i_4 
       (.I0(I2S_STREAM_CONTROL_REG[6]),
        .I1(sel0[0]),
        .I2(slv_reg9[6]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[7]_i_1 
       (.I0(\axi_rdata[7]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[7]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[7]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[7] ),
        .I1(\I2S_FIFO_CONTROL_REG_reg_n_0_[7] ),
        .I2(sel0[1]),
        .I3(I2S_TRANSFER_CONTROL_REG[7]),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[7]),
        .O(\axi_rdata[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[7]_i_3 
       (.I0(I2S_PERIOD_COUNT_REG__0[7]),
        .I1(I2S_CLOCK_CONTROL_REG[7]),
        .I2(sel0[1]),
        .I3(\I2S_DATA_OUT_REG_reg_n_0_[7] ),
        .I4(sel0[0]),
        .O(\axi_rdata[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[7]_i_4 
       (.I0(I2S_STREAM_CONTROL_REG[7]),
        .I1(sel0[0]),
        .I2(slv_reg9[7]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[8]_i_1 
       (.I0(\axi_rdata[8]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[8]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[8]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[8] ),
        .I1(\I2S_FIFO_CONTROL_REG_reg_n_0_[8] ),
        .I2(sel0[1]),
        .I3(I2S_TRANSFER_CONTROL_REG[8]),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[8]),
        .O(\axi_rdata[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[8]_i_3 
       (.I0(I2S_PERIOD_COUNT_REG__0[8]),
        .I1(I2S_CLOCK_CONTROL_REG[8]),
        .I2(sel0[1]),
        .I3(\I2S_DATA_OUT_REG_reg_n_0_[8] ),
        .I4(sel0[0]),
        .O(\axi_rdata[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[8]_i_4 
       (.I0(I2S_STREAM_CONTROL_REG[8]),
        .I1(sel0[0]),
        .I2(slv_reg9[8]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \axi_rdata[9]_i_1 
       (.I0(\axi_rdata[9]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[9]_i_3_n_0 ),
        .I3(sel0[3]),
        .I4(\axi_rdata[9]_i_4_n_0 ),
        .I5(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_2 
       (.I0(\I2S_DATA_IN_REG_reg_n_0_[9] ),
        .I1(\I2S_FIFO_CONTROL_REG_reg_n_0_[9] ),
        .I2(sel0[1]),
        .I3(I2S_TRANSFER_CONTROL_REG[9]),
        .I4(sel0[0]),
        .I5(I2S_RESET_REG__0[9]),
        .O(\axi_rdata[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[9]_i_3 
       (.I0(I2S_PERIOD_COUNT_REG__0[9]),
        .I1(I2S_CLOCK_CONTROL_REG[9]),
        .I2(sel0[1]),
        .I3(\I2S_DATA_OUT_REG_reg_n_0_[9] ),
        .I4(sel0[0]),
        .O(\axi_rdata[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \axi_rdata[9]_i_4 
       (.I0(I2S_STREAM_CONTROL_REG[9]),
        .I1(sel0[0]),
        .I2(slv_reg9[9]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\axi_rdata[9]_i_4_n_0 ));
  FDRE \axi_rdata_reg[0] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[0]_i_1_n_0 ),
        .Q(AXI_L_rdata[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[10] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[10]_i_1_n_0 ),
        .Q(AXI_L_rdata[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[11] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[11]_i_1_n_0 ),
        .Q(AXI_L_rdata[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[12] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[12]_i_1_n_0 ),
        .Q(AXI_L_rdata[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[13] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[13]_i_1_n_0 ),
        .Q(AXI_L_rdata[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[14] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[14]_i_1_n_0 ),
        .Q(AXI_L_rdata[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[15] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[15]_i_1_n_0 ),
        .Q(AXI_L_rdata[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[16] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[16]_i_1_n_0 ),
        .Q(AXI_L_rdata[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[17] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[17]_i_1_n_0 ),
        .Q(AXI_L_rdata[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[18] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[18]_i_1_n_0 ),
        .Q(AXI_L_rdata[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[19] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[19]_i_1_n_0 ),
        .Q(AXI_L_rdata[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[1] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[1]_i_1_n_0 ),
        .Q(AXI_L_rdata[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[20] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[20]_i_1_n_0 ),
        .Q(AXI_L_rdata[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[21] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[21]_i_1_n_0 ),
        .Q(AXI_L_rdata[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[22] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[22]_i_1_n_0 ),
        .Q(AXI_L_rdata[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[23] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[23]_i_1_n_0 ),
        .Q(AXI_L_rdata[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[24] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[24]_i_1_n_0 ),
        .Q(AXI_L_rdata[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[25] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[25]_i_1_n_0 ),
        .Q(AXI_L_rdata[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[26] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[26]_i_1_n_0 ),
        .Q(AXI_L_rdata[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[27] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[27]_i_1_n_0 ),
        .Q(AXI_L_rdata[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[28] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[28]_i_1_n_0 ),
        .Q(AXI_L_rdata[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[29] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[29]_i_1_n_0 ),
        .Q(AXI_L_rdata[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[2] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[2]_i_1_n_0 ),
        .Q(AXI_L_rdata[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[30] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[30]_i_1_n_0 ),
        .Q(AXI_L_rdata[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[31] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[31]_i_2_n_0 ),
        .Q(AXI_L_rdata[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[3] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[3]_i_1_n_0 ),
        .Q(AXI_L_rdata[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[4] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[4]_i_1_n_0 ),
        .Q(AXI_L_rdata[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[5] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[5]_i_1_n_0 ),
        .Q(AXI_L_rdata[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[6] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[6]_i_1_n_0 ),
        .Q(AXI_L_rdata[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[7] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[7]_i_1_n_0 ),
        .Q(AXI_L_rdata[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[8] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[8]_i_1_n_0 ),
        .Q(AXI_L_rdata[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[9] 
       (.C(AXI_L_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[9]_i_1_n_0 ),
        .Q(AXI_L_rdata[9]),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(AXI_L_arvalid),
        .I1(S_AXI_ARREADY),
        .I2(AXI_L_rvalid),
        .I3(AXI_L_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(AXI_L_rvalid),
        .R(axi_awready_i_1_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    axi_wready_i_1
       (.I0(AXI_L_wvalid),
        .I1(AXI_L_awvalid),
        .I2(S_AXI_WREADY),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(AXI_L_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(S_AXI_WREADY),
        .R(axi_awready_i_1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(DBG_RX_FIFO_FULL_O));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \slv_reg9[15]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[1]),
        .O(\slv_reg9[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \slv_reg9[23]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[2]),
        .O(\slv_reg9[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \slv_reg9[31]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[3]),
        .O(\slv_reg9[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \slv_reg9[7]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(\I2S_RESET_REG[31]_i_2_n_0 ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(AXI_L_wstrb[0]),
        .O(\slv_reg9[7]_i_1_n_0 ));
  FDRE \slv_reg9_reg[0] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(AXI_L_wdata[0]),
        .Q(slv_reg9[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[10] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(AXI_L_wdata[10]),
        .Q(slv_reg9[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[11] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(AXI_L_wdata[11]),
        .Q(slv_reg9[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[12] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(AXI_L_wdata[12]),
        .Q(slv_reg9[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[13] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(AXI_L_wdata[13]),
        .Q(slv_reg9[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[14] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(AXI_L_wdata[14]),
        .Q(slv_reg9[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[15] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(AXI_L_wdata[15]),
        .Q(slv_reg9[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[16] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(AXI_L_wdata[16]),
        .Q(slv_reg9[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[17] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(AXI_L_wdata[17]),
        .Q(slv_reg9[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[18] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(AXI_L_wdata[18]),
        .Q(slv_reg9[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[19] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(AXI_L_wdata[19]),
        .Q(slv_reg9[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[1] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(AXI_L_wdata[1]),
        .Q(slv_reg9[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[20] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(AXI_L_wdata[20]),
        .Q(slv_reg9[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[21] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(AXI_L_wdata[21]),
        .Q(slv_reg9[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[22] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(AXI_L_wdata[22]),
        .Q(slv_reg9[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[23] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(AXI_L_wdata[23]),
        .Q(slv_reg9[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[24] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(AXI_L_wdata[24]),
        .Q(slv_reg9[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[25] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(AXI_L_wdata[25]),
        .Q(slv_reg9[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[26] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(AXI_L_wdata[26]),
        .Q(slv_reg9[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[27] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(AXI_L_wdata[27]),
        .Q(slv_reg9[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[28] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(AXI_L_wdata[28]),
        .Q(slv_reg9[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[29] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(AXI_L_wdata[29]),
        .Q(slv_reg9[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[2] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(AXI_L_wdata[2]),
        .Q(slv_reg9[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[30] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(AXI_L_wdata[30]),
        .Q(slv_reg9[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[31] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(AXI_L_wdata[31]),
        .Q(slv_reg9[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[3] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(AXI_L_wdata[3]),
        .Q(slv_reg9[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[4] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(AXI_L_wdata[4]),
        .Q(slv_reg9[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[5] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(AXI_L_wdata[5]),
        .Q(slv_reg9[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[6] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(AXI_L_wdata[6]),
        .Q(slv_reg9[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[7] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(AXI_L_wdata[7]),
        .Q(slv_reg9[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[8] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(AXI_L_wdata[8]),
        .Q(slv_reg9[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[9] 
       (.C(AXI_L_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(AXI_L_wdata[9]),
        .Q(slv_reg9[9]),
        .R(axi_awready_i_1_n_0));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_d_axi_i2s_audio_0_0,d_axi_i2s_audio_v2_0,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "d_axi_i2s_audio_v2_0,Vivado 2016.2" *) 
(* NotValidForBitStream *)
module _xilinx_top_
   (BCLK_O,
    LRCLK_O,
    MCLK_O,
    SDATA_I,
    SDATA_O,
    CLK_100MHZ_I,
    S_AXIS_MM2S_ACLK,
    S_AXIS_MM2S_ARESETN,
    S_AXIS_MM2S_TREADY,
    S_AXIS_MM2S_TDATA,
    S_AXIS_MM2S_TKEEP,
    S_AXIS_MM2S_TLAST,
    S_AXIS_MM2S_TVALID,
    M_AXIS_S2MM_ACLK,
    M_AXIS_S2MM_ARESETN,
    M_AXIS_S2MM_TVALID,
    M_AXIS_S2MM_TDATA,
    M_AXIS_S2MM_TKEEP,
    M_AXIS_S2MM_TLAST,
    M_AXIS_S2MM_TREADY,
    AXI_L_aclk,
    AXI_L_aresetn,
    AXI_L_awaddr,
    AXI_L_awprot,
    AXI_L_awvalid,
    AXI_L_awready,
    AXI_L_wdata,
    AXI_L_wstrb,
    AXI_L_wvalid,
    AXI_L_wready,
    AXI_L_bresp,
    AXI_L_bvalid,
    AXI_L_bready,
    AXI_L_araddr,
    AXI_L_arprot,
    AXI_L_arvalid,
    AXI_L_arready,
    AXI_L_rdata,
    AXI_L_rresp,
    AXI_L_rvalid,
    AXI_L_rready);
  output BCLK_O;
  output LRCLK_O;
  output MCLK_O;
  input SDATA_I;
  output SDATA_O;
  input CLK_100MHZ_I;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 AXI_MM2S_CLK CLK" *) input S_AXIS_MM2S_ACLK;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_MM2S_RST RST" *) input S_AXIS_MM2S_ARESETN;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_MM2S TREADY" *) output S_AXIS_MM2S_TREADY;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_MM2S TDATA" *) input [31:0]S_AXIS_MM2S_TDATA;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_MM2S TKEEP" *) input [3:0]S_AXIS_MM2S_TKEEP;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_MM2S TLAST" *) input S_AXIS_MM2S_TLAST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_MM2S TVALID" *) input S_AXIS_MM2S_TVALID;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 AXI_S2MM_CLK CLK" *) input M_AXIS_S2MM_ACLK;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_S2MM_RST RST" *) input M_AXIS_S2MM_ARESETN;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_S2MM TVALID" *) output M_AXIS_S2MM_TVALID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_S2MM TDATA" *) output [31:0]M_AXIS_S2MM_TDATA;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_S2MM TKEEP" *) output [3:0]M_AXIS_S2MM_TKEEP;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_S2MM TLAST" *) output M_AXIS_S2MM_TLAST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_S2MM TREADY" *) input M_AXIS_S2MM_TREADY;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 AXI_L_CLK CLK" *) input AXI_L_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_L_RST RST" *) input AXI_L_aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI_L AWADDR" *) input [5:0]AXI_L_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI_L AWPROT" *) input [2:0]AXI_L_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI_L AWVALID" *) input AXI_L_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI_L AWREADY" *) output AXI_L_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI_L WDATA" *) input [31:0]AXI_L_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI_L WSTRB" *) input [3:0]AXI_L_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI_L WVALID" *) input AXI_L_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI_L WREADY" *) output AXI_L_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI_L BRESP" *) output [1:0]AXI_L_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI_L BVALID" *) output AXI_L_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI_L BREADY" *) input AXI_L_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI_L ARADDR" *) input [5:0]AXI_L_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI_L ARPROT" *) input [2:0]AXI_L_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI_L ARVALID" *) input AXI_L_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI_L ARREADY" *) output AXI_L_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI_L RDATA" *) output [31:0]AXI_L_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI_L RRESP" *) output [1:0]AXI_L_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI_L RVALID" *) output AXI_L_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI_L RREADY" *) input AXI_L_rready;

  wire AXI_L_aclk;
  wire [5:0]AXI_L_araddr;
  wire AXI_L_aresetn;
  wire [2:0]AXI_L_arprot;
  wire AXI_L_arready;
  wire AXI_L_arvalid;
  wire [5:0]AXI_L_awaddr;
  wire [2:0]AXI_L_awprot;
  wire AXI_L_awready;
  wire AXI_L_awvalid;
  wire AXI_L_bready;
  wire [1:0]AXI_L_bresp;
  wire AXI_L_bvalid;
  wire [31:0]AXI_L_rdata;
  wire AXI_L_rready;
  wire [1:0]AXI_L_rresp;
  wire AXI_L_rvalid;
  wire [31:0]AXI_L_wdata;
  wire AXI_L_wready;
  wire [3:0]AXI_L_wstrb;
  wire AXI_L_wvalid;
  wire BCLK_O;
  wire CLK_100MHZ_I;
  wire LRCLK_O;
  wire MCLK_O;
  wire M_AXIS_S2MM_ACLK;
  wire M_AXIS_S2MM_ARESETN;
  wire [31:0]M_AXIS_S2MM_TDATA;
  wire [3:0]M_AXIS_S2MM_TKEEP;
  wire M_AXIS_S2MM_TLAST;
  wire M_AXIS_S2MM_TREADY;
  wire M_AXIS_S2MM_TVALID;
  wire SDATA_I;
  wire SDATA_O;
  wire S_AXIS_MM2S_ACLK;
  wire S_AXIS_MM2S_ARESETN;
  wire [31:0]S_AXIS_MM2S_TDATA;
  wire [3:0]S_AXIS_MM2S_TKEEP;
  wire S_AXIS_MM2S_TLAST;
  wire S_AXIS_MM2S_TREADY;
  wire S_AXIS_MM2S_TVALID;
  wire NLW_U0_BCLK_T_UNCONNECTED;
  wire NLW_U0_LRCLK_T_UNCONNECTED;

  (* C_AXI_L_ADDR_WIDTH = "6" *) 
  (* C_AXI_L_DATA_WIDTH = "32" *) 
  (* C_AXI_STREAM_DATA_WIDTH = "32" *) 
  (* C_DATA_WIDTH = "24" *) 
  _xilinx_top__d_axi_i2s_audio_v2_0 U0
       (.AXI_L_aclk(AXI_L_aclk),
        .AXI_L_araddr(AXI_L_araddr),
        .AXI_L_aresetn(AXI_L_aresetn),
        .AXI_L_arprot(AXI_L_arprot),
        .AXI_L_arready(AXI_L_arready),
        .AXI_L_arvalid(AXI_L_arvalid),
        .AXI_L_awaddr(AXI_L_awaddr),
        .AXI_L_awprot(AXI_L_awprot),
        .AXI_L_awready(AXI_L_awready),
        .AXI_L_awvalid(AXI_L_awvalid),
        .AXI_L_bready(AXI_L_bready),
        .AXI_L_bresp(AXI_L_bresp),
        .AXI_L_bvalid(AXI_L_bvalid),
        .AXI_L_rdata(AXI_L_rdata),
        .AXI_L_rready(AXI_L_rready),
        .AXI_L_rresp(AXI_L_rresp),
        .AXI_L_rvalid(AXI_L_rvalid),
        .AXI_L_wdata(AXI_L_wdata),
        .AXI_L_wready(AXI_L_wready),
        .AXI_L_wstrb(AXI_L_wstrb),
        .AXI_L_wvalid(AXI_L_wvalid),
        .BCLK_I(1'b0),
        .BCLK_O(BCLK_O),
        .BCLK_T(NLW_U0_BCLK_T_UNCONNECTED),
        .CLK_100MHZ_I(CLK_100MHZ_I),
        .LRCLK_I(1'b0),
        .LRCLK_O(LRCLK_O),
        .LRCLK_T(NLW_U0_LRCLK_T_UNCONNECTED),
        .MCLK_O(MCLK_O),
        .M_AXIS_S2MM_ACLK(M_AXIS_S2MM_ACLK),
        .M_AXIS_S2MM_ARESETN(M_AXIS_S2MM_ARESETN),
        .M_AXIS_S2MM_TDATA(M_AXIS_S2MM_TDATA),
        .M_AXIS_S2MM_TKEEP(M_AXIS_S2MM_TKEEP),
        .M_AXIS_S2MM_TLAST(M_AXIS_S2MM_TLAST),
        .M_AXIS_S2MM_TREADY(M_AXIS_S2MM_TREADY),
        .M_AXIS_S2MM_TVALID(M_AXIS_S2MM_TVALID),
        .SDATA_I(SDATA_I),
        .SDATA_O(SDATA_O),
        .S_AXIS_MM2S_ACLK(S_AXIS_MM2S_ACLK),
        .S_AXIS_MM2S_ARESETN(S_AXIS_MM2S_ARESETN),
        .S_AXIS_MM2S_TDATA(S_AXIS_MM2S_TDATA),
        .S_AXIS_MM2S_TKEEP(S_AXIS_MM2S_TKEEP),
        .S_AXIS_MM2S_TLAST(S_AXIS_MM2S_TLAST),
        .S_AXIS_MM2S_TREADY(S_AXIS_MM2S_TREADY),
        .S_AXIS_MM2S_TVALID(S_AXIS_MM2S_TVALID));
endmodule

(* CHECK_LICENSE_TYPE = "fifo_32,fifo_generator_v13_1_1,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "fifo_generator_v13_1_1,Vivado 2016.2" *) 
module _xilinx_top__fifo_32
   (rst,
    wr_clk,
    rd_clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    empty);
  input rst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) input wr_clk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [23:0]din;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [23:0]dout;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;

  wire [23:0]din;
  wire [23:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [11:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [11:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [11:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "12" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "24" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "24" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "2" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "1" *) 
  (* C_PRELOAD_REGS = "0" *) 
  (* C_PRIM_FIFO_TYPE = "4kx9" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "4093" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "4092" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "12" *) 
  (* C_RD_DEPTH = "4096" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "12" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "12" *) 
  (* C_WR_DEPTH = "4096" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "12" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* KEEP_HIERARCHY = "true" *) 
  _xilinx_top__fifo_generator_v13_1_1__parameterized1__2 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[11:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[11:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[11:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "fifo_32,fifo_generator_v13_1_1,{}" *) (* ORIG_REF_NAME = "fifo_32" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "fifo_generator_v13_1_1,Vivado 2016.2" *) 
module _xilinx_top__fifo_32__xdcDup__1
   (rst,
    wr_clk,
    rd_clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    empty);
  input rst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) input wr_clk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [23:0]din;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [23:0]dout;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;

  wire [23:0]din;
  wire [23:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [11:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [11:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [11:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "12" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "24" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "24" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "2" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "1" *) 
  (* C_PRELOAD_REGS = "0" *) 
  (* C_PRIM_FIFO_TYPE = "4kx9" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "4093" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "4092" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "12" *) 
  (* C_RD_DEPTH = "4096" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "12" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "12" *) 
  (* C_WR_DEPTH = "4096" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "12" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* KEEP_HIERARCHY = "true" *) 
  _xilinx_top__fifo_generator_v13_1_1__parameterized1 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[11:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[11:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[11:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "fifo_4,fifo_generator_v13_1_1,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "fifo_generator_v13_1_1,Vivado 2016.2" *) 
module _xilinx_top__fifo_4
   (rst,
    wr_clk,
    rd_clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    empty);
  input rst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) input wr_clk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [3:0]din;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [3:0]dout;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;

  wire [3:0]din;
  wire [3:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [3:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [3:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [3:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "4" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "4" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "4" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "2" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "1" *) 
  (* C_PRELOAD_REGS = "0" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "13" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "12" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "4" *) 
  (* C_RD_DEPTH = "16" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "4" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "4" *) 
  (* C_WR_DEPTH = "16" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "4" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* KEEP_HIERARCHY = "true" *) 
  _xilinx_top__fifo_generator_v13_1_1 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[3:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[3:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[3:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

module _xilinx_top__i2s_ctl
   (LRCLK,
    CO,
    BCLK_O,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    LRCLK_O,
    SDATA_O,
    rd_en,
    \gic0.gc0.count_reg[11] ,
    CLK_12_288,
    BCLK_I,
    SDATA_I,
    dout,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    Q_O,
    LRCLK_I,
    Q_O_reg,
    LRCLK_int__0,
    Q_O_reg_0,
    Q_O_reg_1,
    Q_O_reg_2,
    BCLK_Fall1__0,
    SR);
  output LRCLK;
  output [0:0]CO;
  output BCLK_O;
  output [23:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output LRCLK_O;
  output SDATA_O;
  output rd_en;
  output \gic0.gc0.count_reg[11] ;
  input CLK_12_288;
  input BCLK_I;
  input SDATA_I;
  input [3:0]dout;
  input [23:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input Q_O;
  input LRCLK_I;
  input Q_O_reg;
  input LRCLK_int__0;
  input Q_O_reg_0;
  input Q_O_reg_1;
  input Q_O_reg_2;
  input BCLK_Fall1__0;
  input [0:0]SR;

  wire BCLK_Fall;
  wire BCLK_Fall1__0;
  wire BCLK_I;
  wire BCLK_O;
  wire BCLK_Rise;
  wire BCLK_int;
  wire BCLK_int_i_1_n_0;
  wire CLK_12_288;
  wire [0:0]CO;
  wire Cnt_Bclk0_inferred__0_carry__0_n_0;
  wire Cnt_Bclk0_inferred__0_carry__0_n_1;
  wire Cnt_Bclk0_inferred__0_carry__0_n_2;
  wire Cnt_Bclk0_inferred__0_carry__0_n_3;
  wire Cnt_Bclk0_inferred__0_carry__1_n_2;
  wire Cnt_Bclk0_inferred__0_carry__1_n_3;
  wire Cnt_Bclk0_inferred__0_carry_i_3_n_0;
  wire Cnt_Bclk0_inferred__0_carry_i_4_n_0;
  wire Cnt_Bclk0_inferred__0_carry_n_0;
  wire Cnt_Bclk0_inferred__0_carry_n_1;
  wire Cnt_Bclk0_inferred__0_carry_n_2;
  wire Cnt_Bclk0_inferred__0_carry_n_3;
  wire [3:1]Cnt_Bclk1;
  wire Cnt_Bclk1_carry_i_1_n_0;
  wire Cnt_Bclk1_carry_i_2_n_0;
  wire Cnt_Bclk1_carry_i_3_n_0;
  wire Cnt_Bclk1_carry_n_0;
  wire Cnt_Bclk1_carry_n_2;
  wire Cnt_Bclk1_carry_n_3;
  wire [4:0]Cnt_Bclk_reg__0;
  wire [4:0]Cnt_Lrclk;
  wire \Cnt_Lrclk[0]_i_1_n_0 ;
  wire \Cnt_Lrclk[1]_i_1_n_0 ;
  wire \Cnt_Lrclk[2]_i_1_n_0 ;
  wire \Cnt_Lrclk[3]_i_1_n_0 ;
  wire \Cnt_Lrclk[4]_i_2_n_0 ;
  wire [23:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [23:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [4:1]DIV_RATE;
  wire \DIV_RATE[1]_i_1_n_0 ;
  wire \DIV_RATE[2]_i_1_n_0 ;
  wire \DIV_RATE[3]_i_1_n_0 ;
  wire \DIV_RATE[4]_i_1_n_0 ;
  wire [23:0]D_L_O_int;
  wire D_L_O_int_1;
  wire [23:0]D_R_O_int;
  wire D_R_O_int_0;
  wire [31:31]Data_In_int;
  wire \Data_In_int[31]_i_1_n_0 ;
  wire \Data_In_int_reg[6]_srl7___d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_5_n_0 ;
  wire \Data_In_int_reg[7]_d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_6_n_0 ;
  wire Data_In_int_reg_gate_n_0;
  wire Data_In_int_reg_r_0_n_0;
  wire Data_In_int_reg_r_1_n_0;
  wire Data_In_int_reg_r_2_n_0;
  wire Data_In_int_reg_r_3_n_0;
  wire Data_In_int_reg_r_4_n_0;
  wire Data_In_int_reg_r_5_n_0;
  wire Data_In_int_reg_r_6_n_0;
  wire Data_In_int_reg_r_n_0;
  wire \Data_Out_int[10]_i_1_n_0 ;
  wire \Data_Out_int[11]_i_1_n_0 ;
  wire \Data_Out_int[12]_i_1_n_0 ;
  wire \Data_Out_int[13]_i_1_n_0 ;
  wire \Data_Out_int[14]_i_1_n_0 ;
  wire \Data_Out_int[15]_i_1_n_0 ;
  wire \Data_Out_int[16]_i_1_n_0 ;
  wire \Data_Out_int[17]_i_1_n_0 ;
  wire \Data_Out_int[18]_i_1_n_0 ;
  wire \Data_Out_int[19]_i_1_n_0 ;
  wire \Data_Out_int[20]_i_1_n_0 ;
  wire \Data_Out_int[21]_i_1_n_0 ;
  wire \Data_Out_int[22]_i_1_n_0 ;
  wire \Data_Out_int[23]_i_1_n_0 ;
  wire \Data_Out_int[24]_i_1_n_0 ;
  wire \Data_Out_int[25]_i_1_n_0 ;
  wire \Data_Out_int[26]_i_1_n_0 ;
  wire \Data_Out_int[27]_i_1_n_0 ;
  wire \Data_Out_int[28]_i_1_n_0 ;
  wire \Data_Out_int[29]_i_1_n_0 ;
  wire \Data_Out_int[30]_i_1_n_0 ;
  wire \Data_Out_int[31]_i_1_n_0 ;
  wire \Data_Out_int[31]_i_2_n_0 ;
  wire \Data_Out_int[31]_i_3_n_0 ;
  wire \Data_Out_int[7]_i_1_n_0 ;
  wire \Data_Out_int[8]_i_1_n_0 ;
  wire \Data_Out_int[9]_i_1_n_0 ;
  wire \Data_Out_int_reg_n_0_[10] ;
  wire \Data_Out_int_reg_n_0_[11] ;
  wire \Data_Out_int_reg_n_0_[12] ;
  wire \Data_Out_int_reg_n_0_[13] ;
  wire \Data_Out_int_reg_n_0_[14] ;
  wire \Data_Out_int_reg_n_0_[15] ;
  wire \Data_Out_int_reg_n_0_[16] ;
  wire \Data_Out_int_reg_n_0_[17] ;
  wire \Data_Out_int_reg_n_0_[18] ;
  wire \Data_Out_int_reg_n_0_[19] ;
  wire \Data_Out_int_reg_n_0_[20] ;
  wire \Data_Out_int_reg_n_0_[21] ;
  wire \Data_Out_int_reg_n_0_[22] ;
  wire \Data_Out_int_reg_n_0_[23] ;
  wire \Data_Out_int_reg_n_0_[24] ;
  wire \Data_Out_int_reg_n_0_[25] ;
  wire \Data_Out_int_reg_n_0_[26] ;
  wire \Data_Out_int_reg_n_0_[27] ;
  wire \Data_Out_int_reg_n_0_[28] ;
  wire \Data_Out_int_reg_n_0_[29] ;
  wire \Data_Out_int_reg_n_0_[30] ;
  wire \Data_Out_int_reg_n_0_[7] ;
  wire \Data_Out_int_reg_n_0_[8] ;
  wire \Data_Out_int_reg_n_0_[9] ;
  wire LRCLK;
  wire LRCLK9_in;
  wire LRCLK_I;
  wire LRCLK_O;
  wire LRCLK_i_1_n_0;
  wire LRCLK_int__0;
  wire OE_L_int;
  wire OE_L_int_i_1_n_0;
  wire OE_R_int;
  wire OE_R_int_i_1_n_0;
  wire Q1F0;
  wire Q2F_reg_srl2_n_0;
  wire Q2R_reg_srl2_n_0;
  wire Q3F;
  wire Q3R;
  wire Q_O;
  wire Q_O_reg;
  wire Q_O_reg_0;
  wire Q_O_reg_1;
  wire Q_O_reg_2;
  wire SDATA_I;
  wire SDATA_O;
  wire [0:0]SR;
  wire WE_L_int;
  wire WE_L_int_i_1_n_0;
  wire WE_L_int_i_3_n_0;
  wire WE_R_int;
  wire WE_R_int_i_1_n_0;
  wire [3:0]dout;
  wire \gic0.gc0.count_reg[11] ;
  wire [4:0]p_0_in;
  wire p_0_in_2;
  wire [31:9]p_1_in;
  wire rd_en;
  wire [3:0]NLW_Cnt_Bclk0_inferred__0_carry_O_UNCONNECTED;
  wire [3:0]NLW_Cnt_Bclk0_inferred__0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_Cnt_Bclk0_inferred__0_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_Cnt_Bclk0_inferred__0_carry__1_O_UNCONNECTED;
  wire [2:2]NLW_Cnt_Bclk1_carry_CO_UNCONNECTED;
  wire [3:3]NLW_Cnt_Bclk1_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    BCLK_O_INST_0
       (.I0(BCLK_int),
        .I1(Q_O_reg_0),
        .I2(Q_O_reg_1),
        .O(BCLK_O));
  LUT3 #(
    .INIT(8'h06)) 
    BCLK_int_i_1
       (.I0(BCLK_int),
        .I1(CO),
        .I2(Q_O),
        .O(BCLK_int_i_1_n_0));
  FDRE BCLK_int_reg
       (.C(CLK_12_288),
        .CE(1'b1),
        .D(BCLK_int_i_1_n_0),
        .Q(BCLK_int),
        .R(1'b0));
  CARRY4 Cnt_Bclk0_inferred__0_carry
       (.CI(1'b0),
        .CO({Cnt_Bclk0_inferred__0_carry_n_0,Cnt_Bclk0_inferred__0_carry_n_1,Cnt_Bclk0_inferred__0_carry_n_2,Cnt_Bclk0_inferred__0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_Cnt_Bclk0_inferred__0_carry_O_UNCONNECTED[3:0]),
        .S({Cnt_Bclk1_carry_n_0,Cnt_Bclk1_carry_n_0,Cnt_Bclk0_inferred__0_carry_i_3_n_0,Cnt_Bclk0_inferred__0_carry_i_4_n_0}));
  CARRY4 Cnt_Bclk0_inferred__0_carry__0
       (.CI(Cnt_Bclk0_inferred__0_carry_n_0),
        .CO({Cnt_Bclk0_inferred__0_carry__0_n_0,Cnt_Bclk0_inferred__0_carry__0_n_1,Cnt_Bclk0_inferred__0_carry__0_n_2,Cnt_Bclk0_inferred__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_Cnt_Bclk0_inferred__0_carry__0_O_UNCONNECTED[3:0]),
        .S({Cnt_Bclk1_carry_n_0,Cnt_Bclk1_carry_n_0,Cnt_Bclk1_carry_n_0,Cnt_Bclk1_carry_n_0}));
  CARRY4 Cnt_Bclk0_inferred__0_carry__1
       (.CI(Cnt_Bclk0_inferred__0_carry__0_n_0),
        .CO({NLW_Cnt_Bclk0_inferred__0_carry__1_CO_UNCONNECTED[3],CO,Cnt_Bclk0_inferred__0_carry__1_n_2,Cnt_Bclk0_inferred__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_Cnt_Bclk0_inferred__0_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,Cnt_Bclk1_carry_n_0,Cnt_Bclk1_carry_n_0,Cnt_Bclk1_carry_n_0}));
  LUT4 #(
    .INIT(16'h4004)) 
    Cnt_Bclk0_inferred__0_carry_i_3
       (.I0(Cnt_Bclk_reg__0[4]),
        .I1(Cnt_Bclk1_carry_n_0),
        .I2(Cnt_Bclk1[3]),
        .I3(Cnt_Bclk_reg__0[3]),
        .O(Cnt_Bclk0_inferred__0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h0990000000000990)) 
    Cnt_Bclk0_inferred__0_carry_i_4
       (.I0(Cnt_Bclk_reg__0[1]),
        .I1(Cnt_Bclk1[1]),
        .I2(Cnt_Bclk_reg__0[0]),
        .I3(DIV_RATE[1]),
        .I4(Cnt_Bclk_reg__0[2]),
        .I5(Cnt_Bclk1[2]),
        .O(Cnt_Bclk0_inferred__0_carry_i_4_n_0));
  CARRY4 Cnt_Bclk1_carry
       (.CI(1'b0),
        .CO({Cnt_Bclk1_carry_n_0,NLW_Cnt_Bclk1_carry_CO_UNCONNECTED[2],Cnt_Bclk1_carry_n_2,Cnt_Bclk1_carry_n_3}),
        .CYINIT(DIV_RATE[1]),
        .DI({1'b0,DIV_RATE[4:2]}),
        .O({NLW_Cnt_Bclk1_carry_O_UNCONNECTED[3],Cnt_Bclk1}),
        .S({1'b1,Cnt_Bclk1_carry_i_1_n_0,Cnt_Bclk1_carry_i_2_n_0,Cnt_Bclk1_carry_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    Cnt_Bclk1_carry_i_1
       (.I0(DIV_RATE[4]),
        .O(Cnt_Bclk1_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Cnt_Bclk1_carry_i_2
       (.I0(DIV_RATE[3]),
        .O(Cnt_Bclk1_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Cnt_Bclk1_carry_i_3
       (.I0(DIV_RATE[2]),
        .O(Cnt_Bclk1_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \Cnt_Bclk[0]_i_1 
       (.I0(Cnt_Bclk_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Cnt_Bclk[1]_i_1 
       (.I0(Cnt_Bclk_reg__0[0]),
        .I1(Cnt_Bclk_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \Cnt_Bclk[2]_i_1 
       (.I0(Cnt_Bclk_reg__0[0]),
        .I1(Cnt_Bclk_reg__0[1]),
        .I2(Cnt_Bclk_reg__0[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \Cnt_Bclk[3]_i_1 
       (.I0(Cnt_Bclk_reg__0[1]),
        .I1(Cnt_Bclk_reg__0[0]),
        .I2(Cnt_Bclk_reg__0[2]),
        .I3(Cnt_Bclk_reg__0[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Cnt_Bclk[4]_i_2 
       (.I0(Cnt_Bclk_reg__0[2]),
        .I1(Cnt_Bclk_reg__0[0]),
        .I2(Cnt_Bclk_reg__0[1]),
        .I3(Cnt_Bclk_reg__0[3]),
        .I4(Cnt_Bclk_reg__0[4]),
        .O(p_0_in[4]));
  FDRE \Cnt_Bclk_reg[0] 
       (.C(CLK_12_288),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(Cnt_Bclk_reg__0[0]),
        .R(SR));
  FDRE \Cnt_Bclk_reg[1] 
       (.C(CLK_12_288),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(Cnt_Bclk_reg__0[1]),
        .R(SR));
  FDRE \Cnt_Bclk_reg[2] 
       (.C(CLK_12_288),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(Cnt_Bclk_reg__0[2]),
        .R(SR));
  FDRE \Cnt_Bclk_reg[3] 
       (.C(CLK_12_288),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(Cnt_Bclk_reg__0[3]),
        .R(SR));
  FDRE \Cnt_Bclk_reg[4] 
       (.C(CLK_12_288),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(Cnt_Bclk_reg__0[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \Cnt_Lrclk[0]_i_1 
       (.I0(Cnt_Lrclk[0]),
        .O(\Cnt_Lrclk[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Cnt_Lrclk[1]_i_1 
       (.I0(Cnt_Lrclk[0]),
        .I1(Cnt_Lrclk[1]),
        .O(\Cnt_Lrclk[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \Cnt_Lrclk[2]_i_1 
       (.I0(Cnt_Lrclk[0]),
        .I1(Cnt_Lrclk[1]),
        .I2(Cnt_Lrclk[2]),
        .O(\Cnt_Lrclk[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \Cnt_Lrclk[3]_i_1 
       (.I0(Cnt_Lrclk[0]),
        .I1(Cnt_Lrclk[1]),
        .I2(Cnt_Lrclk[2]),
        .I3(Cnt_Lrclk[3]),
        .O(\Cnt_Lrclk[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h11111111F0000000)) 
    \Cnt_Lrclk[4]_i_1 
       (.I0(Q3F),
        .I1(BCLK_I),
        .I2(BCLK_Fall1__0),
        .I3(CO),
        .I4(BCLK_int),
        .I5(Q_O_reg),
        .O(BCLK_Fall));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Cnt_Lrclk[4]_i_2 
       (.I0(Cnt_Lrclk[3]),
        .I1(Cnt_Lrclk[1]),
        .I2(Cnt_Lrclk[0]),
        .I3(Cnt_Lrclk[2]),
        .I4(Cnt_Lrclk[4]),
        .O(\Cnt_Lrclk[4]_i_2_n_0 ));
  FDRE \Cnt_Lrclk_reg[0] 
       (.C(CLK_12_288),
        .CE(BCLK_Fall),
        .D(\Cnt_Lrclk[0]_i_1_n_0 ),
        .Q(Cnt_Lrclk[0]),
        .R(Q_O));
  FDRE \Cnt_Lrclk_reg[1] 
       (.C(CLK_12_288),
        .CE(BCLK_Fall),
        .D(\Cnt_Lrclk[1]_i_1_n_0 ),
        .Q(Cnt_Lrclk[1]),
        .R(Q_O));
  FDRE \Cnt_Lrclk_reg[2] 
       (.C(CLK_12_288),
        .CE(BCLK_Fall),
        .D(\Cnt_Lrclk[2]_i_1_n_0 ),
        .Q(Cnt_Lrclk[2]),
        .R(Q_O));
  FDRE \Cnt_Lrclk_reg[3] 
       (.C(CLK_12_288),
        .CE(BCLK_Fall),
        .D(\Cnt_Lrclk[3]_i_1_n_0 ),
        .Q(Cnt_Lrclk[3]),
        .R(Q_O));
  FDRE \Cnt_Lrclk_reg[4] 
       (.C(CLK_12_288),
        .CE(BCLK_Fall),
        .D(\Cnt_Lrclk[4]_i_2_n_0 ),
        .Q(Cnt_Lrclk[4]),
        .R(Q_O));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \DIV_RATE[1]_i_1 
       (.I0(dout[2]),
        .I1(dout[3]),
        .I2(dout[0]),
        .O(\DIV_RATE[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hEEBE)) 
    \DIV_RATE[2]_i_1 
       (.I0(dout[3]),
        .I1(dout[2]),
        .I2(dout[1]),
        .I3(dout[0]),
        .O(\DIV_RATE[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    \DIV_RATE[3]_i_1 
       (.I0(dout[0]),
        .I1(dout[1]),
        .I2(dout[3]),
        .I3(dout[2]),
        .O(\DIV_RATE[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \DIV_RATE[4]_i_1 
       (.I0(dout[1]),
        .I1(dout[3]),
        .I2(dout[2]),
        .O(\DIV_RATE[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DIV_RATE_reg[1] 
       (.C(CLK_12_288),
        .CE(1'b1),
        .D(\DIV_RATE[1]_i_1_n_0 ),
        .Q(DIV_RATE[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \DIV_RATE_reg[2] 
       (.C(CLK_12_288),
        .CE(1'b1),
        .D(\DIV_RATE[2]_i_1_n_0 ),
        .Q(DIV_RATE[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DIV_RATE_reg[3] 
       (.C(CLK_12_288),
        .CE(1'b1),
        .D(\DIV_RATE[3]_i_1_n_0 ),
        .Q(DIV_RATE[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DIV_RATE_reg[4] 
       (.C(CLK_12_288),
        .CE(1'b1),
        .D(\DIV_RATE[4]_i_1_n_0 ),
        .Q(DIV_RATE[4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88800080)) 
    \D_L_O_int[23]_i_1 
       (.I0(BCLK_Fall),
        .I1(\Data_Out_int[31]_i_3_n_0 ),
        .I2(LRCLK),
        .I3(Q_O_reg),
        .I4(LRCLK_I),
        .O(D_L_O_int_1));
  FDRE \D_L_O_int_reg[0] 
       (.C(CLK_12_288),
        .CE(D_L_O_int_1),
        .D(p_1_in[9]),
        .Q(D_L_O_int[0]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[10] 
       (.C(CLK_12_288),
        .CE(D_L_O_int_1),
        .D(p_1_in[19]),
        .Q(D_L_O_int[10]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[11] 
       (.C(CLK_12_288),
        .CE(D_L_O_int_1),
        .D(p_1_in[20]),
        .Q(D_L_O_int[11]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[12] 
       (.C(CLK_12_288),
        .CE(D_L_O_int_1),
        .D(p_1_in[21]),
        .Q(D_L_O_int[12]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[13] 
       (.C(CLK_12_288),
        .CE(D_L_O_int_1),
        .D(p_1_in[22]),
        .Q(D_L_O_int[13]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[14] 
       (.C(CLK_12_288),
        .CE(D_L_O_int_1),
        .D(p_1_in[23]),
        .Q(D_L_O_int[14]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[15] 
       (.C(CLK_12_288),
        .CE(D_L_O_int_1),
        .D(p_1_in[24]),
        .Q(D_L_O_int[15]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[16] 
       (.C(CLK_12_288),
        .CE(D_L_O_int_1),
        .D(p_1_in[25]),
        .Q(D_L_O_int[16]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[17] 
       (.C(CLK_12_288),
        .CE(D_L_O_int_1),
        .D(p_1_in[26]),
        .Q(D_L_O_int[17]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[18] 
       (.C(CLK_12_288),
        .CE(D_L_O_int_1),
        .D(p_1_in[27]),
        .Q(D_L_O_int[18]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[19] 
       (.C(CLK_12_288),
        .CE(D_L_O_int_1),
        .D(p_1_in[28]),
        .Q(D_L_O_int[19]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[1] 
       (.C(CLK_12_288),
        .CE(D_L_O_int_1),
        .D(p_1_in[10]),
        .Q(D_L_O_int[1]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[20] 
       (.C(CLK_12_288),
        .CE(D_L_O_int_1),
        .D(p_1_in[29]),
        .Q(D_L_O_int[20]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[21] 
       (.C(CLK_12_288),
        .CE(D_L_O_int_1),
        .D(p_1_in[30]),
        .Q(D_L_O_int[21]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[22] 
       (.C(CLK_12_288),
        .CE(D_L_O_int_1),
        .D(p_1_in[31]),
        .Q(D_L_O_int[22]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[23] 
       (.C(CLK_12_288),
        .CE(D_L_O_int_1),
        .D(Data_In_int),
        .Q(D_L_O_int[23]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[2] 
       (.C(CLK_12_288),
        .CE(D_L_O_int_1),
        .D(p_1_in[11]),
        .Q(D_L_O_int[2]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[3] 
       (.C(CLK_12_288),
        .CE(D_L_O_int_1),
        .D(p_1_in[12]),
        .Q(D_L_O_int[3]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[4] 
       (.C(CLK_12_288),
        .CE(D_L_O_int_1),
        .D(p_1_in[13]),
        .Q(D_L_O_int[4]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[5] 
       (.C(CLK_12_288),
        .CE(D_L_O_int_1),
        .D(p_1_in[14]),
        .Q(D_L_O_int[5]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[6] 
       (.C(CLK_12_288),
        .CE(D_L_O_int_1),
        .D(p_1_in[15]),
        .Q(D_L_O_int[6]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[7] 
       (.C(CLK_12_288),
        .CE(D_L_O_int_1),
        .D(p_1_in[16]),
        .Q(D_L_O_int[7]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[8] 
       (.C(CLK_12_288),
        .CE(D_L_O_int_1),
        .D(p_1_in[17]),
        .Q(D_L_O_int[8]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[9] 
       (.C(CLK_12_288),
        .CE(D_L_O_int_1),
        .D(p_1_in[18]),
        .Q(D_L_O_int[9]),
        .R(Q_O));
  LUT5 #(
    .INIT(32'h00088808)) 
    \D_R_O_int[23]_i_1 
       (.I0(BCLK_Fall),
        .I1(\Data_Out_int[31]_i_3_n_0 ),
        .I2(LRCLK),
        .I3(Q_O_reg),
        .I4(LRCLK_I),
        .O(D_R_O_int_0));
  FDRE \D_R_O_int_reg[0] 
       (.C(CLK_12_288),
        .CE(D_R_O_int_0),
        .D(p_1_in[9]),
        .Q(D_R_O_int[0]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[10] 
       (.C(CLK_12_288),
        .CE(D_R_O_int_0),
        .D(p_1_in[19]),
        .Q(D_R_O_int[10]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[11] 
       (.C(CLK_12_288),
        .CE(D_R_O_int_0),
        .D(p_1_in[20]),
        .Q(D_R_O_int[11]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[12] 
       (.C(CLK_12_288),
        .CE(D_R_O_int_0),
        .D(p_1_in[21]),
        .Q(D_R_O_int[12]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[13] 
       (.C(CLK_12_288),
        .CE(D_R_O_int_0),
        .D(p_1_in[22]),
        .Q(D_R_O_int[13]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[14] 
       (.C(CLK_12_288),
        .CE(D_R_O_int_0),
        .D(p_1_in[23]),
        .Q(D_R_O_int[14]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[15] 
       (.C(CLK_12_288),
        .CE(D_R_O_int_0),
        .D(p_1_in[24]),
        .Q(D_R_O_int[15]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[16] 
       (.C(CLK_12_288),
        .CE(D_R_O_int_0),
        .D(p_1_in[25]),
        .Q(D_R_O_int[16]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[17] 
       (.C(CLK_12_288),
        .CE(D_R_O_int_0),
        .D(p_1_in[26]),
        .Q(D_R_O_int[17]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[18] 
       (.C(CLK_12_288),
        .CE(D_R_O_int_0),
        .D(p_1_in[27]),
        .Q(D_R_O_int[18]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[19] 
       (.C(CLK_12_288),
        .CE(D_R_O_int_0),
        .D(p_1_in[28]),
        .Q(D_R_O_int[19]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[1] 
       (.C(CLK_12_288),
        .CE(D_R_O_int_0),
        .D(p_1_in[10]),
        .Q(D_R_O_int[1]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[20] 
       (.C(CLK_12_288),
        .CE(D_R_O_int_0),
        .D(p_1_in[29]),
        .Q(D_R_O_int[20]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[21] 
       (.C(CLK_12_288),
        .CE(D_R_O_int_0),
        .D(p_1_in[30]),
        .Q(D_R_O_int[21]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[22] 
       (.C(CLK_12_288),
        .CE(D_R_O_int_0),
        .D(p_1_in[31]),
        .Q(D_R_O_int[22]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[23] 
       (.C(CLK_12_288),
        .CE(D_R_O_int_0),
        .D(Data_In_int),
        .Q(D_R_O_int[23]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[2] 
       (.C(CLK_12_288),
        .CE(D_R_O_int_0),
        .D(p_1_in[11]),
        .Q(D_R_O_int[2]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[3] 
       (.C(CLK_12_288),
        .CE(D_R_O_int_0),
        .D(p_1_in[12]),
        .Q(D_R_O_int[3]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[4] 
       (.C(CLK_12_288),
        .CE(D_R_O_int_0),
        .D(p_1_in[13]),
        .Q(D_R_O_int[4]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[5] 
       (.C(CLK_12_288),
        .CE(D_R_O_int_0),
        .D(p_1_in[14]),
        .Q(D_R_O_int[5]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[6] 
       (.C(CLK_12_288),
        .CE(D_R_O_int_0),
        .D(p_1_in[15]),
        .Q(D_R_O_int[6]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[7] 
       (.C(CLK_12_288),
        .CE(D_R_O_int_0),
        .D(p_1_in[16]),
        .Q(D_R_O_int[7]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[8] 
       (.C(CLK_12_288),
        .CE(D_R_O_int_0),
        .D(p_1_in[17]),
        .Q(D_R_O_int[8]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[9] 
       (.C(CLK_12_288),
        .CE(D_R_O_int_0),
        .D(p_1_in[18]),
        .Q(D_R_O_int[9]),
        .R(Q_O));
  LUT3 #(
    .INIT(8'hEA)) 
    \Data_In_int[31]_i_1 
       (.I0(Q_O),
        .I1(BCLK_Fall),
        .I2(\Data_Out_int[31]_i_3_n_0 ),
        .O(\Data_In_int[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2222222200F00000)) 
    \Data_In_int[31]_i_2 
       (.I0(BCLK_I),
        .I1(Q3R),
        .I2(BCLK_Fall1__0),
        .I3(BCLK_int),
        .I4(CO),
        .I5(Q_O_reg),
        .O(BCLK_Rise));
  FDRE \Data_In_int_reg[10] 
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(p_1_in[10]),
        .Q(p_1_in[11]),
        .R(\Data_In_int[31]_i_1_n_0 ));
  FDRE \Data_In_int_reg[11] 
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(p_1_in[11]),
        .Q(p_1_in[12]),
        .R(\Data_In_int[31]_i_1_n_0 ));
  FDRE \Data_In_int_reg[12] 
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(p_1_in[12]),
        .Q(p_1_in[13]),
        .R(\Data_In_int[31]_i_1_n_0 ));
  FDRE \Data_In_int_reg[13] 
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(p_1_in[13]),
        .Q(p_1_in[14]),
        .R(\Data_In_int[31]_i_1_n_0 ));
  FDRE \Data_In_int_reg[14] 
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(p_1_in[14]),
        .Q(p_1_in[15]),
        .R(\Data_In_int[31]_i_1_n_0 ));
  FDRE \Data_In_int_reg[15] 
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(p_1_in[15]),
        .Q(p_1_in[16]),
        .R(\Data_In_int[31]_i_1_n_0 ));
  FDRE \Data_In_int_reg[16] 
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(p_1_in[16]),
        .Q(p_1_in[17]),
        .R(\Data_In_int[31]_i_1_n_0 ));
  FDRE \Data_In_int_reg[17] 
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(p_1_in[17]),
        .Q(p_1_in[18]),
        .R(\Data_In_int[31]_i_1_n_0 ));
  FDRE \Data_In_int_reg[18] 
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(p_1_in[18]),
        .Q(p_1_in[19]),
        .R(\Data_In_int[31]_i_1_n_0 ));
  FDRE \Data_In_int_reg[19] 
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(p_1_in[19]),
        .Q(p_1_in[20]),
        .R(\Data_In_int[31]_i_1_n_0 ));
  FDRE \Data_In_int_reg[20] 
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(p_1_in[20]),
        .Q(p_1_in[21]),
        .R(\Data_In_int[31]_i_1_n_0 ));
  FDRE \Data_In_int_reg[21] 
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(p_1_in[21]),
        .Q(p_1_in[22]),
        .R(\Data_In_int[31]_i_1_n_0 ));
  FDRE \Data_In_int_reg[22] 
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(p_1_in[22]),
        .Q(p_1_in[23]),
        .R(\Data_In_int[31]_i_1_n_0 ));
  FDRE \Data_In_int_reg[23] 
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(p_1_in[23]),
        .Q(p_1_in[24]),
        .R(\Data_In_int[31]_i_1_n_0 ));
  FDRE \Data_In_int_reg[24] 
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(p_1_in[24]),
        .Q(p_1_in[25]),
        .R(\Data_In_int[31]_i_1_n_0 ));
  FDRE \Data_In_int_reg[25] 
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(p_1_in[25]),
        .Q(p_1_in[26]),
        .R(\Data_In_int[31]_i_1_n_0 ));
  FDRE \Data_In_int_reg[26] 
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(p_1_in[26]),
        .Q(p_1_in[27]),
        .R(\Data_In_int[31]_i_1_n_0 ));
  FDRE \Data_In_int_reg[27] 
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(p_1_in[27]),
        .Q(p_1_in[28]),
        .R(\Data_In_int[31]_i_1_n_0 ));
  FDRE \Data_In_int_reg[28] 
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(p_1_in[28]),
        .Q(p_1_in[29]),
        .R(\Data_In_int[31]_i_1_n_0 ));
  FDRE \Data_In_int_reg[29] 
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(p_1_in[29]),
        .Q(p_1_in[30]),
        .R(\Data_In_int[31]_i_1_n_0 ));
  FDRE \Data_In_int_reg[30] 
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(p_1_in[30]),
        .Q(p_1_in[31]),
        .R(\Data_In_int[31]_i_1_n_0 ));
  FDRE \Data_In_int_reg[31] 
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(p_1_in[31]),
        .Q(Data_In_int),
        .R(\Data_In_int[31]_i_1_n_0 ));
  (* srl_bus_name = "U0/\d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg " *) 
  (* srl_name = "U0/\d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[6]_srl7___d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_5 " *) 
  SRL16E \Data_In_int_reg[6]_srl7___d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(BCLK_Rise),
        .CLK(CLK_12_288),
        .D(SDATA_I),
        .Q(\Data_In_int_reg[6]_srl7___d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_5_n_0 ));
  FDRE \Data_In_int_reg[7]_d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_6 
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(\Data_In_int_reg[6]_srl7___d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_5_n_0 ),
        .Q(\Data_In_int_reg[7]_d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE \Data_In_int_reg[8] 
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(Data_In_int_reg_gate_n_0),
        .Q(p_1_in[9]),
        .R(\Data_In_int[31]_i_1_n_0 ));
  FDRE \Data_In_int_reg[9] 
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(p_1_in[9]),
        .Q(p_1_in[10]),
        .R(\Data_In_int[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    Data_In_int_reg_gate
       (.I0(\Data_In_int_reg[7]_d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_6_n_0 ),
        .I1(Data_In_int_reg_r_6_n_0),
        .O(Data_In_int_reg_gate_n_0));
  FDRE Data_In_int_reg_r
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(1'b1),
        .Q(Data_In_int_reg_r_n_0),
        .R(\Data_In_int[31]_i_1_n_0 ));
  FDRE Data_In_int_reg_r_0
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(Data_In_int_reg_r_n_0),
        .Q(Data_In_int_reg_r_0_n_0),
        .R(\Data_In_int[31]_i_1_n_0 ));
  FDRE Data_In_int_reg_r_1
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(Data_In_int_reg_r_0_n_0),
        .Q(Data_In_int_reg_r_1_n_0),
        .R(\Data_In_int[31]_i_1_n_0 ));
  FDRE Data_In_int_reg_r_2
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(Data_In_int_reg_r_1_n_0),
        .Q(Data_In_int_reg_r_2_n_0),
        .R(\Data_In_int[31]_i_1_n_0 ));
  FDRE Data_In_int_reg_r_3
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(Data_In_int_reg_r_2_n_0),
        .Q(Data_In_int_reg_r_3_n_0),
        .R(\Data_In_int[31]_i_1_n_0 ));
  FDRE Data_In_int_reg_r_4
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(Data_In_int_reg_r_3_n_0),
        .Q(Data_In_int_reg_r_4_n_0),
        .R(\Data_In_int[31]_i_1_n_0 ));
  FDRE Data_In_int_reg_r_5
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(Data_In_int_reg_r_4_n_0),
        .Q(Data_In_int_reg_r_5_n_0),
        .R(\Data_In_int[31]_i_1_n_0 ));
  FDRE Data_In_int_reg_r_6
       (.C(CLK_12_288),
        .CE(BCLK_Rise),
        .D(Data_In_int_reg_r_5_n_0),
        .Q(Data_In_int_reg_r_6_n_0),
        .R(\Data_In_int[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \Data_Out_int[10]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [3]),
        .I1(BCLK_Rise),
        .I2(\Data_Out_int[31]_i_3_n_0 ),
        .I3(Q_O),
        .I4(\Data_Out_int_reg_n_0_[9] ),
        .O(\Data_Out_int[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \Data_Out_int[11]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [4]),
        .I1(BCLK_Rise),
        .I2(\Data_Out_int[31]_i_3_n_0 ),
        .I3(Q_O),
        .I4(\Data_Out_int_reg_n_0_[10] ),
        .O(\Data_Out_int[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \Data_Out_int[12]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [5]),
        .I1(BCLK_Rise),
        .I2(\Data_Out_int[31]_i_3_n_0 ),
        .I3(Q_O),
        .I4(\Data_Out_int_reg_n_0_[11] ),
        .O(\Data_Out_int[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \Data_Out_int[13]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [6]),
        .I1(BCLK_Rise),
        .I2(\Data_Out_int[31]_i_3_n_0 ),
        .I3(Q_O),
        .I4(\Data_Out_int_reg_n_0_[12] ),
        .O(\Data_Out_int[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \Data_Out_int[14]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [7]),
        .I1(BCLK_Rise),
        .I2(\Data_Out_int[31]_i_3_n_0 ),
        .I3(Q_O),
        .I4(\Data_Out_int_reg_n_0_[13] ),
        .O(\Data_Out_int[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \Data_Out_int[15]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [8]),
        .I1(BCLK_Rise),
        .I2(\Data_Out_int[31]_i_3_n_0 ),
        .I3(Q_O),
        .I4(\Data_Out_int_reg_n_0_[14] ),
        .O(\Data_Out_int[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \Data_Out_int[16]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [9]),
        .I1(BCLK_Rise),
        .I2(\Data_Out_int[31]_i_3_n_0 ),
        .I3(Q_O),
        .I4(\Data_Out_int_reg_n_0_[15] ),
        .O(\Data_Out_int[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \Data_Out_int[17]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [10]),
        .I1(BCLK_Rise),
        .I2(\Data_Out_int[31]_i_3_n_0 ),
        .I3(Q_O),
        .I4(\Data_Out_int_reg_n_0_[16] ),
        .O(\Data_Out_int[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \Data_Out_int[18]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [11]),
        .I1(BCLK_Rise),
        .I2(\Data_Out_int[31]_i_3_n_0 ),
        .I3(Q_O),
        .I4(\Data_Out_int_reg_n_0_[17] ),
        .O(\Data_Out_int[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \Data_Out_int[19]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [12]),
        .I1(BCLK_Rise),
        .I2(\Data_Out_int[31]_i_3_n_0 ),
        .I3(Q_O),
        .I4(\Data_Out_int_reg_n_0_[18] ),
        .O(\Data_Out_int[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \Data_Out_int[20]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [13]),
        .I1(BCLK_Rise),
        .I2(\Data_Out_int[31]_i_3_n_0 ),
        .I3(Q_O),
        .I4(\Data_Out_int_reg_n_0_[19] ),
        .O(\Data_Out_int[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \Data_Out_int[21]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [14]),
        .I1(BCLK_Rise),
        .I2(\Data_Out_int[31]_i_3_n_0 ),
        .I3(Q_O),
        .I4(\Data_Out_int_reg_n_0_[20] ),
        .O(\Data_Out_int[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \Data_Out_int[22]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [15]),
        .I1(BCLK_Rise),
        .I2(\Data_Out_int[31]_i_3_n_0 ),
        .I3(Q_O),
        .I4(\Data_Out_int_reg_n_0_[21] ),
        .O(\Data_Out_int[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \Data_Out_int[23]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [16]),
        .I1(BCLK_Rise),
        .I2(\Data_Out_int[31]_i_3_n_0 ),
        .I3(Q_O),
        .I4(\Data_Out_int_reg_n_0_[22] ),
        .O(\Data_Out_int[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \Data_Out_int[24]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [17]),
        .I1(BCLK_Rise),
        .I2(\Data_Out_int[31]_i_3_n_0 ),
        .I3(Q_O),
        .I4(\Data_Out_int_reg_n_0_[23] ),
        .O(\Data_Out_int[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \Data_Out_int[25]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [18]),
        .I1(BCLK_Rise),
        .I2(\Data_Out_int[31]_i_3_n_0 ),
        .I3(Q_O),
        .I4(\Data_Out_int_reg_n_0_[24] ),
        .O(\Data_Out_int[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \Data_Out_int[26]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [19]),
        .I1(BCLK_Rise),
        .I2(\Data_Out_int[31]_i_3_n_0 ),
        .I3(Q_O),
        .I4(\Data_Out_int_reg_n_0_[25] ),
        .O(\Data_Out_int[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \Data_Out_int[27]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [20]),
        .I1(BCLK_Rise),
        .I2(\Data_Out_int[31]_i_3_n_0 ),
        .I3(Q_O),
        .I4(\Data_Out_int_reg_n_0_[26] ),
        .O(\Data_Out_int[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \Data_Out_int[28]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [21]),
        .I1(BCLK_Rise),
        .I2(\Data_Out_int[31]_i_3_n_0 ),
        .I3(Q_O),
        .I4(\Data_Out_int_reg_n_0_[27] ),
        .O(\Data_Out_int[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \Data_Out_int[29]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [22]),
        .I1(BCLK_Rise),
        .I2(\Data_Out_int[31]_i_3_n_0 ),
        .I3(Q_O),
        .I4(\Data_Out_int_reg_n_0_[28] ),
        .O(\Data_Out_int[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \Data_Out_int[30]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [23]),
        .I1(BCLK_Rise),
        .I2(\Data_Out_int[31]_i_3_n_0 ),
        .I3(Q_O),
        .I4(\Data_Out_int_reg_n_0_[29] ),
        .O(\Data_Out_int[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \Data_Out_int[31]_i_1 
       (.I0(Q_O),
        .I1(\Data_Out_int[31]_i_3_n_0 ),
        .I2(BCLK_Rise),
        .I3(BCLK_Fall),
        .O(\Data_Out_int[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0222)) 
    \Data_Out_int[31]_i_2 
       (.I0(\Data_Out_int_reg_n_0_[30] ),
        .I1(Q_O),
        .I2(\Data_Out_int[31]_i_3_n_0 ),
        .I3(BCLK_Rise),
        .O(\Data_Out_int[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \Data_Out_int[31]_i_3 
       (.I0(Cnt_Lrclk[3]),
        .I1(Cnt_Lrclk[4]),
        .I2(Cnt_Lrclk[1]),
        .I3(Cnt_Lrclk[2]),
        .I4(Cnt_Lrclk[0]),
        .O(\Data_Out_int[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \Data_Out_int[7]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [0]),
        .I1(Q_O),
        .I2(\Data_Out_int[31]_i_3_n_0 ),
        .I3(BCLK_Rise),
        .O(\Data_Out_int[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \Data_Out_int[8]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [1]),
        .I1(BCLK_Rise),
        .I2(\Data_Out_int[31]_i_3_n_0 ),
        .I3(Q_O),
        .I4(\Data_Out_int_reg_n_0_[7] ),
        .O(\Data_Out_int[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \Data_Out_int[9]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [2]),
        .I1(BCLK_Rise),
        .I2(\Data_Out_int[31]_i_3_n_0 ),
        .I3(Q_O),
        .I4(\Data_Out_int_reg_n_0_[8] ),
        .O(\Data_Out_int[9]_i_1_n_0 ));
  FDRE \Data_Out_int_reg[10] 
       (.C(CLK_12_288),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[10]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[11] 
       (.C(CLK_12_288),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[11]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[12] 
       (.C(CLK_12_288),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[12]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[13] 
       (.C(CLK_12_288),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[13]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[14] 
       (.C(CLK_12_288),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[14]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[15] 
       (.C(CLK_12_288),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[15]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[16] 
       (.C(CLK_12_288),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[16]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[17] 
       (.C(CLK_12_288),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[17]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[18] 
       (.C(CLK_12_288),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[18]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[19] 
       (.C(CLK_12_288),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[19]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[20] 
       (.C(CLK_12_288),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[20]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[21] 
       (.C(CLK_12_288),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[21]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[22] 
       (.C(CLK_12_288),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[22]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[23] 
       (.C(CLK_12_288),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[23]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[24] 
       (.C(CLK_12_288),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[24]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[25] 
       (.C(CLK_12_288),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[25]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[26] 
       (.C(CLK_12_288),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[26]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[27] 
       (.C(CLK_12_288),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[27]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[28] 
       (.C(CLK_12_288),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[28]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[29] 
       (.C(CLK_12_288),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[29]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[30] 
       (.C(CLK_12_288),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[30]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[31] 
       (.C(CLK_12_288),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[31]_i_2_n_0 ),
        .Q(p_0_in_2),
        .R(1'b0));
  FDRE \Data_Out_int_reg[7] 
       (.C(CLK_12_288),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[7]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[8] 
       (.C(CLK_12_288),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[8]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[9] 
       (.C(CLK_12_288),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[9]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    Inst_I2sRxFifo_i_10
       (.I0(D_L_O_int[15]),
        .I1(Q_O_reg_2),
        .I2(D_R_O_int[15]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    Inst_I2sRxFifo_i_11
       (.I0(D_L_O_int[14]),
        .I1(Q_O_reg_2),
        .I2(D_R_O_int[14]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    Inst_I2sRxFifo_i_12
       (.I0(D_L_O_int[13]),
        .I1(Q_O_reg_2),
        .I2(D_R_O_int[13]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    Inst_I2sRxFifo_i_13
       (.I0(D_L_O_int[12]),
        .I1(Q_O_reg_2),
        .I2(D_R_O_int[12]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    Inst_I2sRxFifo_i_14
       (.I0(D_L_O_int[11]),
        .I1(Q_O_reg_2),
        .I2(D_R_O_int[11]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    Inst_I2sRxFifo_i_15
       (.I0(D_L_O_int[10]),
        .I1(Q_O_reg_2),
        .I2(D_R_O_int[10]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    Inst_I2sRxFifo_i_16
       (.I0(D_L_O_int[9]),
        .I1(Q_O_reg_2),
        .I2(D_R_O_int[9]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    Inst_I2sRxFifo_i_17
       (.I0(D_L_O_int[8]),
        .I1(Q_O_reg_2),
        .I2(D_R_O_int[8]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    Inst_I2sRxFifo_i_18
       (.I0(D_L_O_int[7]),
        .I1(Q_O_reg_2),
        .I2(D_R_O_int[7]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    Inst_I2sRxFifo_i_19
       (.I0(D_L_O_int[6]),
        .I1(Q_O_reg_2),
        .I2(D_R_O_int[6]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    Inst_I2sRxFifo_i_2
       (.I0(D_L_O_int[23]),
        .I1(Q_O_reg_2),
        .I2(D_R_O_int[23]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [23]));
  LUT3 #(
    .INIT(8'hB8)) 
    Inst_I2sRxFifo_i_20
       (.I0(D_L_O_int[5]),
        .I1(Q_O_reg_2),
        .I2(D_R_O_int[5]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    Inst_I2sRxFifo_i_21
       (.I0(D_L_O_int[4]),
        .I1(Q_O_reg_2),
        .I2(D_R_O_int[4]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    Inst_I2sRxFifo_i_22
       (.I0(D_L_O_int[3]),
        .I1(Q_O_reg_2),
        .I2(D_R_O_int[3]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    Inst_I2sRxFifo_i_23
       (.I0(D_L_O_int[2]),
        .I1(Q_O_reg_2),
        .I2(D_R_O_int[2]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    Inst_I2sRxFifo_i_24
       (.I0(D_L_O_int[1]),
        .I1(Q_O_reg_2),
        .I2(D_R_O_int[1]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    Inst_I2sRxFifo_i_25
       (.I0(D_L_O_int[0]),
        .I1(Q_O_reg_2),
        .I2(D_R_O_int[0]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [0]));
  LUT3 #(
    .INIT(8'hC8)) 
    Inst_I2sRxFifo_i_26
       (.I0(WE_R_int),
        .I1(Q_O_reg_1),
        .I2(WE_L_int),
        .O(\gic0.gc0.count_reg[11] ));
  LUT3 #(
    .INIT(8'hB8)) 
    Inst_I2sRxFifo_i_3
       (.I0(D_L_O_int[22]),
        .I1(Q_O_reg_2),
        .I2(D_R_O_int[22]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [22]));
  LUT3 #(
    .INIT(8'hB8)) 
    Inst_I2sRxFifo_i_4
       (.I0(D_L_O_int[21]),
        .I1(Q_O_reg_2),
        .I2(D_R_O_int[21]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [21]));
  LUT3 #(
    .INIT(8'hB8)) 
    Inst_I2sRxFifo_i_5
       (.I0(D_L_O_int[20]),
        .I1(Q_O_reg_2),
        .I2(D_R_O_int[20]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [20]));
  LUT3 #(
    .INIT(8'hB8)) 
    Inst_I2sRxFifo_i_6
       (.I0(D_L_O_int[19]),
        .I1(Q_O_reg_2),
        .I2(D_R_O_int[19]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [19]));
  LUT3 #(
    .INIT(8'hB8)) 
    Inst_I2sRxFifo_i_7
       (.I0(D_L_O_int[18]),
        .I1(Q_O_reg_2),
        .I2(D_R_O_int[18]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [18]));
  LUT3 #(
    .INIT(8'hB8)) 
    Inst_I2sRxFifo_i_8
       (.I0(D_L_O_int[17]),
        .I1(Q_O_reg_2),
        .I2(D_R_O_int[17]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [17]));
  LUT3 #(
    .INIT(8'hB8)) 
    Inst_I2sRxFifo_i_9
       (.I0(D_L_O_int[16]),
        .I1(Q_O_reg_2),
        .I2(D_R_O_int[16]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [16]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    Inst_I2sTxFifo_i_26
       (.I0(OE_R_int),
        .I1(Q_O_reg_0),
        .I2(OE_L_int),
        .O(rd_en));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    LRCLK_O_INST_0
       (.I0(LRCLK),
        .I1(Q_O_reg_0),
        .I2(Q_O_reg_1),
        .O(LRCLK_O));
  LUT4 #(
    .INIT(16'h006A)) 
    LRCLK_i_1
       (.I0(LRCLK),
        .I1(BCLK_Fall),
        .I2(LRCLK9_in),
        .I3(Q_O),
        .O(LRCLK_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    LRCLK_i_2
       (.I0(Cnt_Lrclk[0]),
        .I1(Cnt_Lrclk[1]),
        .I2(Cnt_Lrclk[2]),
        .I3(Cnt_Lrclk[4]),
        .I4(Cnt_Lrclk[3]),
        .O(LRCLK9_in));
  FDRE LRCLK_reg
       (.C(CLK_12_288),
        .CE(1'b1),
        .D(LRCLK_i_1_n_0),
        .Q(LRCLK),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBABF000000000000)) 
    OE_L_int_i_1
       (.I0(OE_L_int),
        .I1(LRCLK_I),
        .I2(Q_O_reg),
        .I3(LRCLK),
        .I4(LRCLK9_in),
        .I5(BCLK_Fall),
        .O(OE_L_int_i_1_n_0));
  FDRE OE_L_int_reg
       (.C(CLK_12_288),
        .CE(1'b1),
        .D(OE_L_int_i_1_n_0),
        .Q(OE_L_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC080C0C0C0808080)) 
    OE_R_int_i_1
       (.I0(OE_R_int),
        .I1(LRCLK9_in),
        .I2(BCLK_Fall),
        .I3(LRCLK_I),
        .I4(Q_O_reg),
        .I5(LRCLK),
        .O(OE_R_int_i_1_n_0));
  FDRE OE_R_int_reg
       (.C(CLK_12_288),
        .CE(1'b1),
        .D(OE_R_int_i_1_n_0),
        .Q(OE_R_int),
        .R(1'b0));
  (* srl_name = "U0/\d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Q2F_reg_srl2 " *) 
  SRL16E Q2F_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK_12_288),
        .D(Q1F0),
        .Q(Q2F_reg_srl2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Q2F_reg_srl2_i_1
       (.I0(BCLK_I),
        .O(Q1F0));
  (* srl_name = "U0/\d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Q2R_reg_srl2 " *) 
  SRL16E Q2R_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK_12_288),
        .D(BCLK_I),
        .Q(Q2R_reg_srl2_n_0));
  FDRE Q3F_reg
       (.C(CLK_12_288),
        .CE(1'b1),
        .D(Q2F_reg_srl2_n_0),
        .Q(Q3F),
        .R(1'b0));
  FDRE Q3R_reg
       (.C(CLK_12_288),
        .CE(1'b1),
        .D(Q2R_reg_srl2_n_0),
        .Q(Q3R),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDATA_O_INST_0
       (.I0(p_0_in_2),
        .I1(Q_O_reg_0),
        .O(SDATA_O));
  LUT5 #(
    .INIT(32'hB0000000)) 
    WE_L_int_i_1
       (.I0(WE_L_int),
        .I1(LRCLK_int__0),
        .I2(Cnt_Lrclk[0]),
        .I3(WE_L_int_i_3_n_0),
        .I4(BCLK_Rise),
        .O(WE_L_int_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    WE_L_int_i_3
       (.I0(Cnt_Lrclk[2]),
        .I1(Cnt_Lrclk[1]),
        .I2(Cnt_Lrclk[4]),
        .I3(Cnt_Lrclk[3]),
        .O(WE_L_int_i_3_n_0));
  FDRE WE_L_int_reg
       (.C(CLK_12_288),
        .CE(1'b1),
        .D(WE_L_int_i_1_n_0),
        .Q(WE_L_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0008000)) 
    WE_R_int_i_1
       (.I0(WE_R_int),
        .I1(Cnt_Lrclk[0]),
        .I2(WE_L_int_i_3_n_0),
        .I3(BCLK_Rise),
        .I4(LRCLK_int__0),
        .O(WE_R_int_i_1_n_0));
  FDRE WE_R_int_reg
       (.C(CLK_12_288),
        .CE(1'b1),
        .D(WE_R_int_i_1_n_0),
        .Q(WE_R_int),
        .R(1'b0));
endmodule

module _xilinx_top__i2s_rx_tx
   (dout,
    full,
    D,
    Q_O,
    wr_en,
    rd_en,
    M_AXIS_S2MM_TDATA,
    empty,
    in0,
    DBG_RX_FIFO_D_I,
    DBG_RX_FIFO_WR_EN_I,
    MCLK_O,
    DBG_RX_RS_I,
    DBG_TX_RS_I,
    OE_L_int_reg,
    \I2S_STATUS_REG_reg[17] ,
    S_AXIS_MM2S_TREADY,
    E,
    M_AXIS_S2MM_TVALID,
    BCLK_O,
    LRCLK_O,
    SDATA_O,
    BCLK_I,
    SDATA_I,
    Q,
    AXI_L_aclk,
    \I2S_CLOCK_CONTROL_REG_reg[16] ,
    din,
    ram_empty_i_reg,
    \I2S_STREAM_CONTROL_REG_reg[1] ,
    \I2S_FIFO_CONTROL_REG_reg[31] ,
    M_AXIS_S2MM_ARESETN,
    S_AXIS_MM2S_ARESETN,
    S_AXIS_MM2S_TVALID,
    TxFifoWrEn_dly,
    CO,
    \nr_of_wr_reg[20] ,
    LRCLK_I,
    CLK_100MHZ_I,
    \I2S_TRANSFER_CONTROL_REG_reg[1] );
  output [23:0]dout;
  output full;
  output [0:0]D;
  output Q_O;
  output wr_en;
  output rd_en;
  output [23:0]M_AXIS_S2MM_TDATA;
  output empty;
  output in0;
  output [23:0]DBG_RX_FIFO_D_I;
  output DBG_RX_FIFO_WR_EN_I;
  output MCLK_O;
  output DBG_RX_RS_I;
  output DBG_TX_RS_I;
  output OE_L_int_reg;
  output [1:0]\I2S_STATUS_REG_reg[17] ;
  output S_AXIS_MM2S_TREADY;
  output [0:0]E;
  output M_AXIS_S2MM_TVALID;
  output BCLK_O;
  output LRCLK_O;
  output SDATA_O;
  input BCLK_I;
  input SDATA_I;
  input [0:0]Q;
  input AXI_L_aclk;
  input [4:0]\I2S_CLOCK_CONTROL_REG_reg[16] ;
  input [23:0]din;
  input ram_empty_i_reg;
  input [1:0]\I2S_STREAM_CONTROL_REG_reg[1] ;
  input [2:0]\I2S_FIFO_CONTROL_REG_reg[31] ;
  input M_AXIS_S2MM_ARESETN;
  input S_AXIS_MM2S_ARESETN;
  input S_AXIS_MM2S_TVALID;
  input TxFifoWrEn_dly;
  input [0:0]CO;
  input [0:0]\nr_of_wr_reg[20] ;
  input LRCLK_I;
  input CLK_100MHZ_I;
  input [1:0]\I2S_TRANSFER_CONTROL_REG_reg[1] ;

  wire AXI_L_aclk;
  wire BCLK_Fall1__0;
  wire BCLK_I;
  wire BCLK_O;
  wire CLK_100MHZ_I;
  wire [0:0]CO;
  wire Cnt_Bclk0;
  wire [0:0]D;
  wire [23:0]DBG_RX_FIFO_D_I;
  wire DBG_RX_FIFO_WR_EN_I;
  wire DBG_RX_RS_I;
  wire DBG_TX_RS_I;
  wire [0:0]E;
  wire [4:0]\I2S_CLOCK_CONTROL_REG_reg[16] ;
  wire [2:0]\I2S_FIFO_CONTROL_REG_reg[31] ;
  wire [1:0]\I2S_STATUS_REG_reg[17] ;
  wire [1:0]\I2S_STREAM_CONTROL_REG_reg[1] ;
  wire [1:0]\I2S_TRANSFER_CONTROL_REG_reg[1] ;
  wire Inst_Dcm_n_0;
  wire Inst_Rst_Sync_RST_n_0;
  wire Inst_SyncBit_CTL_MM_n_1;
  wire LRCLK;
  wire LRCLK_I;
  wire LRCLK_O;
  wire LRCLK_int__0;
  wire MCLK_O;
  wire M_AXIS_S2MM_ARESETN;
  wire [23:0]M_AXIS_S2MM_TDATA;
  wire M_AXIS_S2MM_TVALID;
  wire OE_L_int_reg;
  wire [0:0]Q;
  wire Q_O;
  wire Rst_Int_sync;
  wire RxFifoFull;
  wire SDATA_I;
  wire SDATA_O;
  wire S_AXIS_MM2S_ARESETN;
  wire S_AXIS_MM2S_TREADY;
  wire S_AXIS_MM2S_TVALID;
  wire [3:0]SamplingFrequncy;
  wire TxFifoWrEn_dly;
  wire clk_12_288;
  wire [23:0]din;
  wire [23:0]dout;
  wire empty;
  wire full;
  wire in0;
  wire [0:0]\nr_of_wr_reg[20] ;
  wire ram_empty_i_reg;
  wire rd_en;
  wire wr_en;
  wire NLW_Inst_Sampling_empty_UNCONNECTED;
  wire NLW_Inst_Sampling_full_UNCONNECTED;
  wire NLW_ODDR_inst_R_UNCONNECTED;
  wire NLW_ODDR_inst_S_UNCONNECTED;

  _xilinx_top__xil_defaultlib_DCM Inst_Dcm
       (.CLK_100MHZ_I(CLK_100MHZ_I),
        .CLK_12_288(clk_12_288),
        .Q(Q),
        .RESET(Inst_Dcm_n_0));
  (* CHECK_LICENSE_TYPE = "fifo_32,fifo_generator_v13_1_1,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "fifo_generator_v13_1_1,Vivado 2016.2" *) 
  _xilinx_top__fifo_32__xdcDup__1 Inst_I2sRxFifo
       (.din(DBG_RX_FIFO_D_I),
        .dout(M_AXIS_S2MM_TDATA),
        .empty(empty),
        .full(RxFifoFull),
        .rd_clk(AXI_L_aclk),
        .rd_en(ram_empty_i_reg),
        .rst(in0),
        .wr_clk(clk_12_288),
        .wr_en(DBG_RX_FIFO_WR_EN_I));
  LUT2 #(
    .INIT(4'hB)) 
    Inst_I2sRxFifo_i_1
       (.I0(\I2S_FIFO_CONTROL_REG_reg[31] [2]),
        .I1(M_AXIS_S2MM_ARESETN),
        .O(in0));
  _xilinx_top__i2s_ctl Inst_I2sRxTx
       (.BCLK_Fall1__0(BCLK_Fall1__0),
        .BCLK_I(BCLK_I),
        .BCLK_O(BCLK_O),
        .CLK_12_288(clk_12_288),
        .CO(Cnt_Bclk0),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (DBG_RX_FIFO_D_I),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (dout),
        .LRCLK(LRCLK),
        .LRCLK_I(LRCLK_I),
        .LRCLK_O(LRCLK_O),
        .LRCLK_int__0(LRCLK_int__0),
        .Q_O(Rst_Int_sync),
        .Q_O_reg(OE_L_int_reg),
        .Q_O_reg_0(DBG_TX_RS_I),
        .Q_O_reg_1(DBG_RX_RS_I),
        .Q_O_reg_2(Inst_SyncBit_CTL_MM_n_1),
        .SDATA_I(SDATA_I),
        .SDATA_O(SDATA_O),
        .SR(Inst_Rst_Sync_RST_n_0),
        .dout(SamplingFrequncy),
        .\gic0.gc0.count_reg[11] (DBG_RX_FIFO_WR_EN_I),
        .rd_en(rd_en));
  (* CHECK_LICENSE_TYPE = "fifo_32,fifo_generator_v13_1_1,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "fifo_generator_v13_1_1,Vivado 2016.2" *) 
  _xilinx_top__fifo_32 Inst_I2sTxFifo
       (.din(din),
        .dout(dout),
        .empty(D),
        .full(full),
        .rd_clk(clk_12_288),
        .rd_en(rd_en),
        .rst(Q_O),
        .wr_clk(AXI_L_aclk),
        .wr_en(wr_en));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h40404F40)) 
    Inst_I2sTxFifo_i_25
       (.I0(full),
        .I1(S_AXIS_MM2S_TVALID),
        .I2(\I2S_STREAM_CONTROL_REG_reg[1] [1]),
        .I3(\I2S_FIFO_CONTROL_REG_reg[31] [0]),
        .I4(TxFifoWrEn_dly),
        .O(wr_en));
  _xilinx_top__rst_sync__xdcDup__1 Inst_Rst_Sync_RST
       (.CLK(clk_12_288),
        .CO(Cnt_Bclk0),
        .Q_O(Rst_Int_sync),
        .RST_I(Inst_Dcm_n_0),
        .SR(Inst_Rst_Sync_RST_n_0));
  _xilinx_top__rst_sync Inst_Rst_Sync_TX_RST
       (.CLK_12_288(clk_12_288),
        .\I2S_FIFO_CONTROL_REG_reg[30] (\I2S_FIFO_CONTROL_REG_reg[31] [1]),
        .Q_O(Q_O),
        .S_AXIS_MM2S_ARESETN(S_AXIS_MM2S_ARESETN));
  (* CHECK_LICENSE_TYPE = "fifo_4,fifo_generator_v13_1_1,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "fifo_generator_v13_1_1,Vivado 2016.2" *) 
  _xilinx_top__fifo_4 Inst_Sampling
       (.din(\I2S_CLOCK_CONTROL_REG_reg[16] [3:0]),
        .dout(SamplingFrequncy),
        .empty(NLW_Inst_Sampling_empty_UNCONNECTED),
        .full(NLW_Inst_Sampling_full_UNCONNECTED),
        .rd_clk(clk_12_288),
        .rd_en(1'b1),
        .rst(Q),
        .wr_clk(AXI_L_aclk),
        .wr_en(1'b1));
  _xilinx_top__Sync_ff Inst_SyncBit_CTL_MM
       (.CLK_12_288(clk_12_288),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (Inst_SyncBit_CTL_MM_n_1),
        .\I2S_CLOCK_CONTROL_REG_reg[16] (\I2S_CLOCK_CONTROL_REG_reg[16] [4]),
        .LRCLK(LRCLK),
        .LRCLK_I(LRCLK_I),
        .LRCLK_int__0(LRCLK_int__0),
        .OE_L_int_reg(OE_L_int_reg),
        .Q_O_reg_0(DBG_RX_RS_I),
        .Q_O_reg_1(DBG_TX_RS_I));
  _xilinx_top__Sync_ff_0 Inst_SyncBit_RX_RS
       (.BCLK_Fall1__0(BCLK_Fall1__0),
        .CLK_12_288(clk_12_288),
        .\Data_In_int_reg[8] (DBG_RX_RS_I),
        .\I2S_TRANSFER_CONTROL_REG_reg[1] (\I2S_TRANSFER_CONTROL_REG_reg[1] [1]),
        .Q_O_reg_0(DBG_TX_RS_I));
  _xilinx_top__Sync_ff_1 Inst_SyncBit_Rx_Full
       (.AXI_L_aclk(AXI_L_aclk),
        .D(RxFifoFull),
        .\I2S_STATUS_REG_reg[17] (\I2S_STATUS_REG_reg[17] [1]));
  _xilinx_top__Sync_ff_2 Inst_SyncBit_TX_RS
       (.CLK_12_288(clk_12_288),
        .\Data_In_int_reg[8] (DBG_TX_RS_I),
        .\I2S_TRANSFER_CONTROL_REG_reg[0] (\I2S_TRANSFER_CONTROL_REG_reg[1] [0]));
  _xilinx_top__Sync_ff_3 Inst_SyncBit_Tx_Empty
       (.AXI_L_aclk(AXI_L_aclk),
        .D(D),
        .\I2S_STATUS_REG_reg[0] (\I2S_STATUS_REG_reg[17] [0]));
  LUT3 #(
    .INIT(8'h40)) 
    M_AXIS_S2MM_TVALID_INST_0
       (.I0(empty),
        .I1(\nr_of_wr_reg[20] ),
        .I2(\I2S_STREAM_CONTROL_REG_reg[1] [0]),
        .O(M_AXIS_S2MM_TVALID));
  (* __SRVAL = "TRUE" *) 
  (* box_type = "PRIMITIVE" *) 
  ODDR #(
    .DDR_CLK_EDGE("OPPOSITE_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    ODDR_inst
       (.C(clk_12_288),
        .CE(1'b1),
        .D1(1'b1),
        .D2(1'b0),
        .Q(MCLK_O),
        .R(NLW_ODDR_inst_R_UNCONNECTED),
        .S(NLW_ODDR_inst_S_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h2)) 
    S_AXIS_MM2S_TREADY_INST_0
       (.I0(\I2S_STREAM_CONTROL_REG_reg[1] [1]),
        .I1(full),
        .O(S_AXIS_MM2S_TREADY));
  LUT5 #(
    .INIT(32'h40FFFFFF)) 
    \nr_of_rd[20]_i_1 
       (.I0(full),
        .I1(CO),
        .I2(S_AXIS_MM2S_TVALID),
        .I3(S_AXIS_MM2S_ARESETN),
        .I4(\I2S_STREAM_CONTROL_REG_reg[1] [1]),
        .O(E));
endmodule

module _xilinx_top__i2s_stream
   (\nr_of_wr_reg[0]_0 ,
    CO,
    M_AXIS_S2MM_TLAST,
    DBG_RX_FIFO_RD_EN_I,
    din,
    M_AXIS_S2MM_ACLK,
    M_AXIS_S2MM_ARESETN,
    D,
    M_AXIS_S2MM_TREADY,
    Q,
    \I2S_FIFO_CONTROL_REG_reg[1] ,
    RxFifoRdEn_dly,
    \I2S_PERIOD_COUNT_REG_reg[20] ,
    S_AXIS_MM2S_ARESETN,
    S_AXIS_MM2S_TVALID,
    \I2S_DATA_IN_REG_reg[23] ,
    S_AXIS_MM2S_TDATA,
    S_AXIS_MM2S_ACLK,
    E);
  output [0:0]\nr_of_wr_reg[0]_0 ;
  output [0:0]CO;
  output M_AXIS_S2MM_TLAST;
  output DBG_RX_FIFO_RD_EN_I;
  output [23:0]din;
  input M_AXIS_S2MM_ACLK;
  input M_AXIS_S2MM_ARESETN;
  input [1:0]D;
  input M_AXIS_S2MM_TREADY;
  input [1:0]Q;
  input [0:0]\I2S_FIFO_CONTROL_REG_reg[1] ;
  input RxFifoRdEn_dly;
  input [20:0]\I2S_PERIOD_COUNT_REG_reg[20] ;
  input S_AXIS_MM2S_ARESETN;
  input S_AXIS_MM2S_TVALID;
  input [23:0]\I2S_DATA_IN_REG_reg[23] ;
  input [23:0]S_AXIS_MM2S_TDATA;
  input S_AXIS_MM2S_ACLK;
  input [0:0]E;

  wire [0:0]CO;
  wire [1:0]D;
  wire DBG_RX_FIFO_RD_EN_I;
  wire [0:0]E;
  wire [23:0]\I2S_DATA_IN_REG_reg[23] ;
  wire [0:0]\I2S_FIFO_CONTROL_REG_reg[1] ;
  wire [20:0]\I2S_PERIOD_COUNT_REG_reg[20] ;
  wire M_AXIS_S2MM_ACLK;
  wire M_AXIS_S2MM_ARESETN;
  wire M_AXIS_S2MM_TLAST;
  wire M_AXIS_S2MM_TREADY;
  wire [1:0]Q;
  wire RxFifoRdEn_dly;
  wire S_AXIS_MM2S_ACLK;
  wire S_AXIS_MM2S_ARESETN;
  wire [23:0]S_AXIS_MM2S_TDATA;
  wire S_AXIS_MM2S_TVALID;
  wire [23:0]TX_FIFO_D_O;
  wire \TX_FIFO_D_O[23]_i_1_n_0 ;
  wire [23:0]din;
  wire gtOp_carry__0_i_1_n_0;
  wire gtOp_carry__0_i_2_n_0;
  wire gtOp_carry__0_i_3_n_0;
  wire gtOp_carry__0_i_4_n_0;
  wire gtOp_carry__0_i_5_n_0;
  wire gtOp_carry__0_i_6_n_0;
  wire gtOp_carry__0_i_7_n_0;
  wire gtOp_carry__0_i_8_n_0;
  wire gtOp_carry__0_n_0;
  wire gtOp_carry__0_n_1;
  wire gtOp_carry__0_n_2;
  wire gtOp_carry__0_n_3;
  wire gtOp_carry__1_i_1_n_0;
  wire gtOp_carry__1_i_2_n_0;
  wire gtOp_carry__1_i_3_n_0;
  wire gtOp_carry__1_i_4_n_0;
  wire gtOp_carry__1_i_5_n_0;
  wire gtOp_carry__1_n_2;
  wire gtOp_carry__1_n_3;
  wire gtOp_carry_i_1_n_0;
  wire gtOp_carry_i_2_n_0;
  wire gtOp_carry_i_3_n_0;
  wire gtOp_carry_i_4_n_0;
  wire gtOp_carry_i_5_n_0;
  wire gtOp_carry_i_6_n_0;
  wire gtOp_carry_i_7_n_0;
  wire gtOp_carry_i_8_n_0;
  wire gtOp_carry_n_0;
  wire gtOp_carry_n_1;
  wire gtOp_carry_n_2;
  wire gtOp_carry_n_3;
  wire gtOp_inferred__0_carry__0_i_1_n_0;
  wire gtOp_inferred__0_carry__0_i_2_n_0;
  wire gtOp_inferred__0_carry__0_i_3_n_0;
  wire gtOp_inferred__0_carry__0_i_4_n_0;
  wire gtOp_inferred__0_carry__0_i_5_n_0;
  wire gtOp_inferred__0_carry__0_i_6_n_0;
  wire gtOp_inferred__0_carry__0_i_7_n_0;
  wire gtOp_inferred__0_carry__0_i_8_n_0;
  wire gtOp_inferred__0_carry__0_n_0;
  wire gtOp_inferred__0_carry__0_n_1;
  wire gtOp_inferred__0_carry__0_n_2;
  wire gtOp_inferred__0_carry__0_n_3;
  wire gtOp_inferred__0_carry__1_i_1_n_0;
  wire gtOp_inferred__0_carry__1_i_2_n_0;
  wire gtOp_inferred__0_carry__1_i_3_n_0;
  wire gtOp_inferred__0_carry__1_i_4_n_0;
  wire gtOp_inferred__0_carry__1_i_5_n_0;
  wire gtOp_inferred__0_carry__1_n_2;
  wire gtOp_inferred__0_carry__1_n_3;
  wire gtOp_inferred__0_carry_i_1_n_0;
  wire gtOp_inferred__0_carry_i_2_n_0;
  wire gtOp_inferred__0_carry_i_3_n_0;
  wire gtOp_inferred__0_carry_i_4_n_0;
  wire gtOp_inferred__0_carry_i_5_n_0;
  wire gtOp_inferred__0_carry_i_6_n_0;
  wire gtOp_inferred__0_carry_i_7_n_0;
  wire gtOp_inferred__0_carry_i_8_n_0;
  wire gtOp_inferred__0_carry_n_0;
  wire gtOp_inferred__0_carry_n_1;
  wire gtOp_inferred__0_carry_n_2;
  wire gtOp_inferred__0_carry_n_3;
  wire [20:1]minusOp;
  wire [20:0]nr_of_rd;
  wire \nr_of_rd[0]_i_1_n_0 ;
  wire \nr_of_rd[10]_i_1_n_0 ;
  wire \nr_of_rd[11]_i_1_n_0 ;
  wire \nr_of_rd[12]_i_1_n_0 ;
  wire \nr_of_rd[12]_i_3_n_0 ;
  wire \nr_of_rd[12]_i_4_n_0 ;
  wire \nr_of_rd[12]_i_5_n_0 ;
  wire \nr_of_rd[12]_i_6_n_0 ;
  wire \nr_of_rd[13]_i_1_n_0 ;
  wire \nr_of_rd[14]_i_1_n_0 ;
  wire \nr_of_rd[15]_i_1_n_0 ;
  wire \nr_of_rd[16]_i_1_n_0 ;
  wire \nr_of_rd[16]_i_3_n_0 ;
  wire \nr_of_rd[16]_i_4_n_0 ;
  wire \nr_of_rd[16]_i_5_n_0 ;
  wire \nr_of_rd[16]_i_6_n_0 ;
  wire \nr_of_rd[17]_i_1_n_0 ;
  wire \nr_of_rd[18]_i_1_n_0 ;
  wire \nr_of_rd[19]_i_1_n_0 ;
  wire \nr_of_rd[1]_i_1_n_0 ;
  wire \nr_of_rd[20]_i_2_n_0 ;
  wire \nr_of_rd[20]_i_4_n_0 ;
  wire \nr_of_rd[20]_i_5_n_0 ;
  wire \nr_of_rd[20]_i_6_n_0 ;
  wire \nr_of_rd[20]_i_7_n_0 ;
  wire \nr_of_rd[2]_i_1_n_0 ;
  wire \nr_of_rd[3]_i_1_n_0 ;
  wire \nr_of_rd[4]_i_1_n_0 ;
  wire \nr_of_rd[4]_i_3_n_0 ;
  wire \nr_of_rd[4]_i_4_n_0 ;
  wire \nr_of_rd[4]_i_5_n_0 ;
  wire \nr_of_rd[4]_i_6_n_0 ;
  wire \nr_of_rd[5]_i_1_n_0 ;
  wire \nr_of_rd[6]_i_1_n_0 ;
  wire \nr_of_rd[7]_i_1_n_0 ;
  wire \nr_of_rd[8]_i_1_n_0 ;
  wire \nr_of_rd[8]_i_3_n_0 ;
  wire \nr_of_rd[8]_i_4_n_0 ;
  wire \nr_of_rd[8]_i_5_n_0 ;
  wire \nr_of_rd[8]_i_6_n_0 ;
  wire \nr_of_rd[9]_i_1_n_0 ;
  wire \nr_of_rd_reg[12]_i_2_n_0 ;
  wire \nr_of_rd_reg[12]_i_2_n_1 ;
  wire \nr_of_rd_reg[12]_i_2_n_2 ;
  wire \nr_of_rd_reg[12]_i_2_n_3 ;
  wire \nr_of_rd_reg[16]_i_2_n_0 ;
  wire \nr_of_rd_reg[16]_i_2_n_1 ;
  wire \nr_of_rd_reg[16]_i_2_n_2 ;
  wire \nr_of_rd_reg[16]_i_2_n_3 ;
  wire \nr_of_rd_reg[20]_i_3_n_1 ;
  wire \nr_of_rd_reg[20]_i_3_n_2 ;
  wire \nr_of_rd_reg[20]_i_3_n_3 ;
  wire \nr_of_rd_reg[4]_i_2_n_0 ;
  wire \nr_of_rd_reg[4]_i_2_n_1 ;
  wire \nr_of_rd_reg[4]_i_2_n_2 ;
  wire \nr_of_rd_reg[4]_i_2_n_3 ;
  wire \nr_of_rd_reg[8]_i_2_n_0 ;
  wire \nr_of_rd_reg[8]_i_2_n_1 ;
  wire \nr_of_rd_reg[8]_i_2_n_2 ;
  wire \nr_of_rd_reg[8]_i_2_n_3 ;
  wire [20:0]nr_of_wr;
  wire \nr_of_wr[12]_i_3_n_0 ;
  wire \nr_of_wr[12]_i_4_n_0 ;
  wire \nr_of_wr[12]_i_5_n_0 ;
  wire \nr_of_wr[12]_i_6_n_0 ;
  wire \nr_of_wr[16]_i_3_n_0 ;
  wire \nr_of_wr[16]_i_4_n_0 ;
  wire \nr_of_wr[16]_i_5_n_0 ;
  wire \nr_of_wr[16]_i_6_n_0 ;
  wire \nr_of_wr[20]_i_1_n_0 ;
  wire \nr_of_wr[20]_i_4_n_0 ;
  wire \nr_of_wr[20]_i_5_n_0 ;
  wire \nr_of_wr[20]_i_6_n_0 ;
  wire \nr_of_wr[20]_i_7_n_0 ;
  wire \nr_of_wr[4]_i_3_n_0 ;
  wire \nr_of_wr[4]_i_4_n_0 ;
  wire \nr_of_wr[4]_i_5_n_0 ;
  wire \nr_of_wr[4]_i_6_n_0 ;
  wire \nr_of_wr[8]_i_3_n_0 ;
  wire \nr_of_wr[8]_i_4_n_0 ;
  wire \nr_of_wr[8]_i_5_n_0 ;
  wire \nr_of_wr[8]_i_6_n_0 ;
  wire [0:0]\nr_of_wr_reg[0]_0 ;
  wire \nr_of_wr_reg[12]_i_2_n_0 ;
  wire \nr_of_wr_reg[12]_i_2_n_1 ;
  wire \nr_of_wr_reg[12]_i_2_n_2 ;
  wire \nr_of_wr_reg[12]_i_2_n_3 ;
  wire \nr_of_wr_reg[12]_i_2_n_4 ;
  wire \nr_of_wr_reg[12]_i_2_n_5 ;
  wire \nr_of_wr_reg[12]_i_2_n_6 ;
  wire \nr_of_wr_reg[12]_i_2_n_7 ;
  wire \nr_of_wr_reg[16]_i_2_n_0 ;
  wire \nr_of_wr_reg[16]_i_2_n_1 ;
  wire \nr_of_wr_reg[16]_i_2_n_2 ;
  wire \nr_of_wr_reg[16]_i_2_n_3 ;
  wire \nr_of_wr_reg[16]_i_2_n_4 ;
  wire \nr_of_wr_reg[16]_i_2_n_5 ;
  wire \nr_of_wr_reg[16]_i_2_n_6 ;
  wire \nr_of_wr_reg[16]_i_2_n_7 ;
  wire \nr_of_wr_reg[20]_i_3_n_1 ;
  wire \nr_of_wr_reg[20]_i_3_n_2 ;
  wire \nr_of_wr_reg[20]_i_3_n_3 ;
  wire \nr_of_wr_reg[20]_i_3_n_4 ;
  wire \nr_of_wr_reg[20]_i_3_n_5 ;
  wire \nr_of_wr_reg[20]_i_3_n_6 ;
  wire \nr_of_wr_reg[20]_i_3_n_7 ;
  wire \nr_of_wr_reg[4]_i_2_n_0 ;
  wire \nr_of_wr_reg[4]_i_2_n_1 ;
  wire \nr_of_wr_reg[4]_i_2_n_2 ;
  wire \nr_of_wr_reg[4]_i_2_n_3 ;
  wire \nr_of_wr_reg[4]_i_2_n_4 ;
  wire \nr_of_wr_reg[4]_i_2_n_5 ;
  wire \nr_of_wr_reg[4]_i_2_n_6 ;
  wire \nr_of_wr_reg[4]_i_2_n_7 ;
  wire \nr_of_wr_reg[8]_i_2_n_0 ;
  wire \nr_of_wr_reg[8]_i_2_n_1 ;
  wire \nr_of_wr_reg[8]_i_2_n_2 ;
  wire \nr_of_wr_reg[8]_i_2_n_3 ;
  wire \nr_of_wr_reg[8]_i_2_n_4 ;
  wire \nr_of_wr_reg[8]_i_2_n_5 ;
  wire \nr_of_wr_reg[8]_i_2_n_6 ;
  wire \nr_of_wr_reg[8]_i_2_n_7 ;
  wire [20:0]p_1_in;
  wire tlast_i_1_n_0;
  wire tlast_i_2_n_0;
  wire tlast_i_3_n_0;
  wire tlast_i_4_n_0;
  wire tlast_i_5_n_0;
  wire tlast_i_6_n_0;
  wire tlast_i_7_n_0;
  wire [3:0]NLW_gtOp_carry_O_UNCONNECTED;
  wire [3:0]NLW_gtOp_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_gtOp_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_gtOp_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_gtOp_inferred__0_carry_O_UNCONNECTED;
  wire [3:0]NLW_gtOp_inferred__0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_gtOp_inferred__0_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_gtOp_inferred__0_carry__1_O_UNCONNECTED;
  wire [3:3]\NLW_nr_of_rd_reg[20]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_nr_of_wr_reg[20]_i_3_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h2000200020FF2000)) 
    Inst_I2sRxFifo_i_27
       (.I0(\nr_of_wr_reg[0]_0 ),
        .I1(D[1]),
        .I2(M_AXIS_S2MM_TREADY),
        .I3(Q[0]),
        .I4(\I2S_FIFO_CONTROL_REG_reg[1] ),
        .I5(RxFifoRdEn_dly),
        .O(DBG_RX_FIFO_RD_EN_I));
  LUT3 #(
    .INIT(8'hAC)) 
    Inst_I2sTxFifo_i_1
       (.I0(TX_FIFO_D_O[23]),
        .I1(\I2S_DATA_IN_REG_reg[23] [23]),
        .I2(Q[1]),
        .O(din[23]));
  LUT3 #(
    .INIT(8'hAC)) 
    Inst_I2sTxFifo_i_10
       (.I0(TX_FIFO_D_O[14]),
        .I1(\I2S_DATA_IN_REG_reg[23] [14]),
        .I2(Q[1]),
        .O(din[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    Inst_I2sTxFifo_i_11
       (.I0(TX_FIFO_D_O[13]),
        .I1(\I2S_DATA_IN_REG_reg[23] [13]),
        .I2(Q[1]),
        .O(din[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    Inst_I2sTxFifo_i_12
       (.I0(TX_FIFO_D_O[12]),
        .I1(\I2S_DATA_IN_REG_reg[23] [12]),
        .I2(Q[1]),
        .O(din[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    Inst_I2sTxFifo_i_13
       (.I0(TX_FIFO_D_O[11]),
        .I1(\I2S_DATA_IN_REG_reg[23] [11]),
        .I2(Q[1]),
        .O(din[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    Inst_I2sTxFifo_i_14
       (.I0(TX_FIFO_D_O[10]),
        .I1(\I2S_DATA_IN_REG_reg[23] [10]),
        .I2(Q[1]),
        .O(din[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    Inst_I2sTxFifo_i_15
       (.I0(TX_FIFO_D_O[9]),
        .I1(\I2S_DATA_IN_REG_reg[23] [9]),
        .I2(Q[1]),
        .O(din[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    Inst_I2sTxFifo_i_16
       (.I0(TX_FIFO_D_O[8]),
        .I1(\I2S_DATA_IN_REG_reg[23] [8]),
        .I2(Q[1]),
        .O(din[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    Inst_I2sTxFifo_i_17
       (.I0(TX_FIFO_D_O[7]),
        .I1(\I2S_DATA_IN_REG_reg[23] [7]),
        .I2(Q[1]),
        .O(din[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    Inst_I2sTxFifo_i_18
       (.I0(TX_FIFO_D_O[6]),
        .I1(\I2S_DATA_IN_REG_reg[23] [6]),
        .I2(Q[1]),
        .O(din[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    Inst_I2sTxFifo_i_19
       (.I0(TX_FIFO_D_O[5]),
        .I1(\I2S_DATA_IN_REG_reg[23] [5]),
        .I2(Q[1]),
        .O(din[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    Inst_I2sTxFifo_i_2
       (.I0(TX_FIFO_D_O[22]),
        .I1(\I2S_DATA_IN_REG_reg[23] [22]),
        .I2(Q[1]),
        .O(din[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    Inst_I2sTxFifo_i_20
       (.I0(TX_FIFO_D_O[4]),
        .I1(\I2S_DATA_IN_REG_reg[23] [4]),
        .I2(Q[1]),
        .O(din[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    Inst_I2sTxFifo_i_21
       (.I0(TX_FIFO_D_O[3]),
        .I1(\I2S_DATA_IN_REG_reg[23] [3]),
        .I2(Q[1]),
        .O(din[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    Inst_I2sTxFifo_i_22
       (.I0(TX_FIFO_D_O[2]),
        .I1(\I2S_DATA_IN_REG_reg[23] [2]),
        .I2(Q[1]),
        .O(din[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    Inst_I2sTxFifo_i_23
       (.I0(TX_FIFO_D_O[1]),
        .I1(\I2S_DATA_IN_REG_reg[23] [1]),
        .I2(Q[1]),
        .O(din[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    Inst_I2sTxFifo_i_24
       (.I0(TX_FIFO_D_O[0]),
        .I1(\I2S_DATA_IN_REG_reg[23] [0]),
        .I2(Q[1]),
        .O(din[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    Inst_I2sTxFifo_i_3
       (.I0(TX_FIFO_D_O[21]),
        .I1(\I2S_DATA_IN_REG_reg[23] [21]),
        .I2(Q[1]),
        .O(din[21]));
  LUT3 #(
    .INIT(8'hAC)) 
    Inst_I2sTxFifo_i_4
       (.I0(TX_FIFO_D_O[20]),
        .I1(\I2S_DATA_IN_REG_reg[23] [20]),
        .I2(Q[1]),
        .O(din[20]));
  LUT3 #(
    .INIT(8'hAC)) 
    Inst_I2sTxFifo_i_5
       (.I0(TX_FIFO_D_O[19]),
        .I1(\I2S_DATA_IN_REG_reg[23] [19]),
        .I2(Q[1]),
        .O(din[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    Inst_I2sTxFifo_i_6
       (.I0(TX_FIFO_D_O[18]),
        .I1(\I2S_DATA_IN_REG_reg[23] [18]),
        .I2(Q[1]),
        .O(din[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    Inst_I2sTxFifo_i_7
       (.I0(TX_FIFO_D_O[17]),
        .I1(\I2S_DATA_IN_REG_reg[23] [17]),
        .I2(Q[1]),
        .O(din[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    Inst_I2sTxFifo_i_8
       (.I0(TX_FIFO_D_O[16]),
        .I1(\I2S_DATA_IN_REG_reg[23] [16]),
        .I2(Q[1]),
        .O(din[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    Inst_I2sTxFifo_i_9
       (.I0(TX_FIFO_D_O[15]),
        .I1(\I2S_DATA_IN_REG_reg[23] [15]),
        .I2(Q[1]),
        .O(din[15]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \TX_FIFO_D_O[23]_i_1 
       (.I0(S_AXIS_MM2S_ARESETN),
        .I1(S_AXIS_MM2S_TVALID),
        .I2(CO),
        .I3(Q[1]),
        .I4(D[0]),
        .O(\TX_FIFO_D_O[23]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \TX_FIFO_D_O_reg[0] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(\TX_FIFO_D_O[23]_i_1_n_0 ),
        .D(S_AXIS_MM2S_TDATA[0]),
        .Q(TX_FIFO_D_O[0]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \TX_FIFO_D_O_reg[10] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(\TX_FIFO_D_O[23]_i_1_n_0 ),
        .D(S_AXIS_MM2S_TDATA[10]),
        .Q(TX_FIFO_D_O[10]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \TX_FIFO_D_O_reg[11] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(\TX_FIFO_D_O[23]_i_1_n_0 ),
        .D(S_AXIS_MM2S_TDATA[11]),
        .Q(TX_FIFO_D_O[11]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \TX_FIFO_D_O_reg[12] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(\TX_FIFO_D_O[23]_i_1_n_0 ),
        .D(S_AXIS_MM2S_TDATA[12]),
        .Q(TX_FIFO_D_O[12]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \TX_FIFO_D_O_reg[13] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(\TX_FIFO_D_O[23]_i_1_n_0 ),
        .D(S_AXIS_MM2S_TDATA[13]),
        .Q(TX_FIFO_D_O[13]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \TX_FIFO_D_O_reg[14] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(\TX_FIFO_D_O[23]_i_1_n_0 ),
        .D(S_AXIS_MM2S_TDATA[14]),
        .Q(TX_FIFO_D_O[14]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \TX_FIFO_D_O_reg[15] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(\TX_FIFO_D_O[23]_i_1_n_0 ),
        .D(S_AXIS_MM2S_TDATA[15]),
        .Q(TX_FIFO_D_O[15]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \TX_FIFO_D_O_reg[16] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(\TX_FIFO_D_O[23]_i_1_n_0 ),
        .D(S_AXIS_MM2S_TDATA[16]),
        .Q(TX_FIFO_D_O[16]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \TX_FIFO_D_O_reg[17] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(\TX_FIFO_D_O[23]_i_1_n_0 ),
        .D(S_AXIS_MM2S_TDATA[17]),
        .Q(TX_FIFO_D_O[17]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \TX_FIFO_D_O_reg[18] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(\TX_FIFO_D_O[23]_i_1_n_0 ),
        .D(S_AXIS_MM2S_TDATA[18]),
        .Q(TX_FIFO_D_O[18]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \TX_FIFO_D_O_reg[19] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(\TX_FIFO_D_O[23]_i_1_n_0 ),
        .D(S_AXIS_MM2S_TDATA[19]),
        .Q(TX_FIFO_D_O[19]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \TX_FIFO_D_O_reg[1] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(\TX_FIFO_D_O[23]_i_1_n_0 ),
        .D(S_AXIS_MM2S_TDATA[1]),
        .Q(TX_FIFO_D_O[1]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \TX_FIFO_D_O_reg[20] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(\TX_FIFO_D_O[23]_i_1_n_0 ),
        .D(S_AXIS_MM2S_TDATA[20]),
        .Q(TX_FIFO_D_O[20]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \TX_FIFO_D_O_reg[21] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(\TX_FIFO_D_O[23]_i_1_n_0 ),
        .D(S_AXIS_MM2S_TDATA[21]),
        .Q(TX_FIFO_D_O[21]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \TX_FIFO_D_O_reg[22] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(\TX_FIFO_D_O[23]_i_1_n_0 ),
        .D(S_AXIS_MM2S_TDATA[22]),
        .Q(TX_FIFO_D_O[22]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \TX_FIFO_D_O_reg[23] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(\TX_FIFO_D_O[23]_i_1_n_0 ),
        .D(S_AXIS_MM2S_TDATA[23]),
        .Q(TX_FIFO_D_O[23]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \TX_FIFO_D_O_reg[2] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(\TX_FIFO_D_O[23]_i_1_n_0 ),
        .D(S_AXIS_MM2S_TDATA[2]),
        .Q(TX_FIFO_D_O[2]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \TX_FIFO_D_O_reg[3] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(\TX_FIFO_D_O[23]_i_1_n_0 ),
        .D(S_AXIS_MM2S_TDATA[3]),
        .Q(TX_FIFO_D_O[3]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \TX_FIFO_D_O_reg[4] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(\TX_FIFO_D_O[23]_i_1_n_0 ),
        .D(S_AXIS_MM2S_TDATA[4]),
        .Q(TX_FIFO_D_O[4]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \TX_FIFO_D_O_reg[5] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(\TX_FIFO_D_O[23]_i_1_n_0 ),
        .D(S_AXIS_MM2S_TDATA[5]),
        .Q(TX_FIFO_D_O[5]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \TX_FIFO_D_O_reg[6] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(\TX_FIFO_D_O[23]_i_1_n_0 ),
        .D(S_AXIS_MM2S_TDATA[6]),
        .Q(TX_FIFO_D_O[6]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \TX_FIFO_D_O_reg[7] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(\TX_FIFO_D_O[23]_i_1_n_0 ),
        .D(S_AXIS_MM2S_TDATA[7]),
        .Q(TX_FIFO_D_O[7]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \TX_FIFO_D_O_reg[8] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(\TX_FIFO_D_O[23]_i_1_n_0 ),
        .D(S_AXIS_MM2S_TDATA[8]),
        .Q(TX_FIFO_D_O[8]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \TX_FIFO_D_O_reg[9] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(\TX_FIFO_D_O[23]_i_1_n_0 ),
        .D(S_AXIS_MM2S_TDATA[9]),
        .Q(TX_FIFO_D_O[9]),
        .R(1'b0));
  CARRY4 gtOp_carry
       (.CI(1'b0),
        .CO({gtOp_carry_n_0,gtOp_carry_n_1,gtOp_carry_n_2,gtOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({gtOp_carry_i_1_n_0,gtOp_carry_i_2_n_0,gtOp_carry_i_3_n_0,gtOp_carry_i_4_n_0}),
        .O(NLW_gtOp_carry_O_UNCONNECTED[3:0]),
        .S({gtOp_carry_i_5_n_0,gtOp_carry_i_6_n_0,gtOp_carry_i_7_n_0,gtOp_carry_i_8_n_0}));
  CARRY4 gtOp_carry__0
       (.CI(gtOp_carry_n_0),
        .CO({gtOp_carry__0_n_0,gtOp_carry__0_n_1,gtOp_carry__0_n_2,gtOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({gtOp_carry__0_i_1_n_0,gtOp_carry__0_i_2_n_0,gtOp_carry__0_i_3_n_0,gtOp_carry__0_i_4_n_0}),
        .O(NLW_gtOp_carry__0_O_UNCONNECTED[3:0]),
        .S({gtOp_carry__0_i_5_n_0,gtOp_carry__0_i_6_n_0,gtOp_carry__0_i_7_n_0,gtOp_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    gtOp_carry__0_i_1
       (.I0(nr_of_wr[14]),
        .I1(nr_of_wr[15]),
        .O(gtOp_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    gtOp_carry__0_i_2
       (.I0(nr_of_wr[12]),
        .I1(nr_of_wr[13]),
        .O(gtOp_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    gtOp_carry__0_i_3
       (.I0(nr_of_wr[10]),
        .I1(nr_of_wr[11]),
        .O(gtOp_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    gtOp_carry__0_i_4
       (.I0(nr_of_wr[8]),
        .I1(nr_of_wr[9]),
        .O(gtOp_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    gtOp_carry__0_i_5
       (.I0(nr_of_wr[14]),
        .I1(nr_of_wr[15]),
        .O(gtOp_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    gtOp_carry__0_i_6
       (.I0(nr_of_wr[12]),
        .I1(nr_of_wr[13]),
        .O(gtOp_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    gtOp_carry__0_i_7
       (.I0(nr_of_wr[10]),
        .I1(nr_of_wr[11]),
        .O(gtOp_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    gtOp_carry__0_i_8
       (.I0(nr_of_wr[8]),
        .I1(nr_of_wr[9]),
        .O(gtOp_carry__0_i_8_n_0));
  CARRY4 gtOp_carry__1
       (.CI(gtOp_carry__0_n_0),
        .CO({NLW_gtOp_carry__1_CO_UNCONNECTED[3],\nr_of_wr_reg[0]_0 ,gtOp_carry__1_n_2,gtOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,nr_of_wr[20],gtOp_carry__1_i_1_n_0,gtOp_carry__1_i_2_n_0}),
        .O(NLW_gtOp_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,gtOp_carry__1_i_3_n_0,gtOp_carry__1_i_4_n_0,gtOp_carry__1_i_5_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    gtOp_carry__1_i_1
       (.I0(nr_of_wr[18]),
        .I1(nr_of_wr[19]),
        .O(gtOp_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    gtOp_carry__1_i_2
       (.I0(nr_of_wr[16]),
        .I1(nr_of_wr[17]),
        .O(gtOp_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    gtOp_carry__1_i_3
       (.I0(nr_of_wr[20]),
        .O(gtOp_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    gtOp_carry__1_i_4
       (.I0(nr_of_wr[18]),
        .I1(nr_of_wr[19]),
        .O(gtOp_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    gtOp_carry__1_i_5
       (.I0(nr_of_wr[16]),
        .I1(nr_of_wr[17]),
        .O(gtOp_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    gtOp_carry_i_1
       (.I0(nr_of_wr[6]),
        .I1(nr_of_wr[7]),
        .O(gtOp_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    gtOp_carry_i_2
       (.I0(nr_of_wr[4]),
        .I1(nr_of_wr[5]),
        .O(gtOp_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    gtOp_carry_i_3
       (.I0(nr_of_wr[2]),
        .I1(nr_of_wr[3]),
        .O(gtOp_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    gtOp_carry_i_4
       (.I0(nr_of_wr[0]),
        .I1(nr_of_wr[1]),
        .O(gtOp_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    gtOp_carry_i_5
       (.I0(nr_of_wr[6]),
        .I1(nr_of_wr[7]),
        .O(gtOp_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    gtOp_carry_i_6
       (.I0(nr_of_wr[4]),
        .I1(nr_of_wr[5]),
        .O(gtOp_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    gtOp_carry_i_7
       (.I0(nr_of_wr[2]),
        .I1(nr_of_wr[3]),
        .O(gtOp_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    gtOp_carry_i_8
       (.I0(nr_of_wr[0]),
        .I1(nr_of_wr[1]),
        .O(gtOp_carry_i_8_n_0));
  CARRY4 gtOp_inferred__0_carry
       (.CI(1'b0),
        .CO({gtOp_inferred__0_carry_n_0,gtOp_inferred__0_carry_n_1,gtOp_inferred__0_carry_n_2,gtOp_inferred__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({gtOp_inferred__0_carry_i_1_n_0,gtOp_inferred__0_carry_i_2_n_0,gtOp_inferred__0_carry_i_3_n_0,gtOp_inferred__0_carry_i_4_n_0}),
        .O(NLW_gtOp_inferred__0_carry_O_UNCONNECTED[3:0]),
        .S({gtOp_inferred__0_carry_i_5_n_0,gtOp_inferred__0_carry_i_6_n_0,gtOp_inferred__0_carry_i_7_n_0,gtOp_inferred__0_carry_i_8_n_0}));
  CARRY4 gtOp_inferred__0_carry__0
       (.CI(gtOp_inferred__0_carry_n_0),
        .CO({gtOp_inferred__0_carry__0_n_0,gtOp_inferred__0_carry__0_n_1,gtOp_inferred__0_carry__0_n_2,gtOp_inferred__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({gtOp_inferred__0_carry__0_i_1_n_0,gtOp_inferred__0_carry__0_i_2_n_0,gtOp_inferred__0_carry__0_i_3_n_0,gtOp_inferred__0_carry__0_i_4_n_0}),
        .O(NLW_gtOp_inferred__0_carry__0_O_UNCONNECTED[3:0]),
        .S({gtOp_inferred__0_carry__0_i_5_n_0,gtOp_inferred__0_carry__0_i_6_n_0,gtOp_inferred__0_carry__0_i_7_n_0,gtOp_inferred__0_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    gtOp_inferred__0_carry__0_i_1
       (.I0(nr_of_rd[14]),
        .I1(nr_of_rd[15]),
        .O(gtOp_inferred__0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    gtOp_inferred__0_carry__0_i_2
       (.I0(nr_of_rd[12]),
        .I1(nr_of_rd[13]),
        .O(gtOp_inferred__0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    gtOp_inferred__0_carry__0_i_3
       (.I0(nr_of_rd[10]),
        .I1(nr_of_rd[11]),
        .O(gtOp_inferred__0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    gtOp_inferred__0_carry__0_i_4
       (.I0(nr_of_rd[8]),
        .I1(nr_of_rd[9]),
        .O(gtOp_inferred__0_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    gtOp_inferred__0_carry__0_i_5
       (.I0(nr_of_rd[14]),
        .I1(nr_of_rd[15]),
        .O(gtOp_inferred__0_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    gtOp_inferred__0_carry__0_i_6
       (.I0(nr_of_rd[12]),
        .I1(nr_of_rd[13]),
        .O(gtOp_inferred__0_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    gtOp_inferred__0_carry__0_i_7
       (.I0(nr_of_rd[10]),
        .I1(nr_of_rd[11]),
        .O(gtOp_inferred__0_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    gtOp_inferred__0_carry__0_i_8
       (.I0(nr_of_rd[8]),
        .I1(nr_of_rd[9]),
        .O(gtOp_inferred__0_carry__0_i_8_n_0));
  CARRY4 gtOp_inferred__0_carry__1
       (.CI(gtOp_inferred__0_carry__0_n_0),
        .CO({NLW_gtOp_inferred__0_carry__1_CO_UNCONNECTED[3],CO,gtOp_inferred__0_carry__1_n_2,gtOp_inferred__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,nr_of_rd[20],gtOp_inferred__0_carry__1_i_1_n_0,gtOp_inferred__0_carry__1_i_2_n_0}),
        .O(NLW_gtOp_inferred__0_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,gtOp_inferred__0_carry__1_i_3_n_0,gtOp_inferred__0_carry__1_i_4_n_0,gtOp_inferred__0_carry__1_i_5_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    gtOp_inferred__0_carry__1_i_1
       (.I0(nr_of_rd[18]),
        .I1(nr_of_rd[19]),
        .O(gtOp_inferred__0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    gtOp_inferred__0_carry__1_i_2
       (.I0(nr_of_rd[16]),
        .I1(nr_of_rd[17]),
        .O(gtOp_inferred__0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    gtOp_inferred__0_carry__1_i_3
       (.I0(nr_of_rd[20]),
        .O(gtOp_inferred__0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    gtOp_inferred__0_carry__1_i_4
       (.I0(nr_of_rd[18]),
        .I1(nr_of_rd[19]),
        .O(gtOp_inferred__0_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    gtOp_inferred__0_carry__1_i_5
       (.I0(nr_of_rd[16]),
        .I1(nr_of_rd[17]),
        .O(gtOp_inferred__0_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    gtOp_inferred__0_carry_i_1
       (.I0(nr_of_rd[6]),
        .I1(nr_of_rd[7]),
        .O(gtOp_inferred__0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    gtOp_inferred__0_carry_i_2
       (.I0(nr_of_rd[4]),
        .I1(nr_of_rd[5]),
        .O(gtOp_inferred__0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    gtOp_inferred__0_carry_i_3
       (.I0(nr_of_rd[2]),
        .I1(nr_of_rd[3]),
        .O(gtOp_inferred__0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    gtOp_inferred__0_carry_i_4
       (.I0(nr_of_rd[0]),
        .I1(nr_of_rd[1]),
        .O(gtOp_inferred__0_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    gtOp_inferred__0_carry_i_5
       (.I0(nr_of_rd[6]),
        .I1(nr_of_rd[7]),
        .O(gtOp_inferred__0_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    gtOp_inferred__0_carry_i_6
       (.I0(nr_of_rd[4]),
        .I1(nr_of_rd[5]),
        .O(gtOp_inferred__0_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    gtOp_inferred__0_carry_i_7
       (.I0(nr_of_rd[2]),
        .I1(nr_of_rd[3]),
        .O(gtOp_inferred__0_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    gtOp_inferred__0_carry_i_8
       (.I0(nr_of_rd[0]),
        .I1(nr_of_rd[1]),
        .O(gtOp_inferred__0_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \nr_of_rd[0]_i_1 
       (.I0(nr_of_rd[0]),
        .I1(Q[1]),
        .I2(S_AXIS_MM2S_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [0]),
        .O(\nr_of_rd[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_rd[10]_i_1 
       (.I0(minusOp[10]),
        .I1(Q[1]),
        .I2(S_AXIS_MM2S_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [10]),
        .O(\nr_of_rd[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_rd[11]_i_1 
       (.I0(minusOp[11]),
        .I1(Q[1]),
        .I2(S_AXIS_MM2S_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [11]),
        .O(\nr_of_rd[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_rd[12]_i_1 
       (.I0(minusOp[12]),
        .I1(Q[1]),
        .I2(S_AXIS_MM2S_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [12]),
        .O(\nr_of_rd[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_rd[12]_i_3 
       (.I0(nr_of_rd[12]),
        .O(\nr_of_rd[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_rd[12]_i_4 
       (.I0(nr_of_rd[11]),
        .O(\nr_of_rd[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_rd[12]_i_5 
       (.I0(nr_of_rd[10]),
        .O(\nr_of_rd[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_rd[12]_i_6 
       (.I0(nr_of_rd[9]),
        .O(\nr_of_rd[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_rd[13]_i_1 
       (.I0(minusOp[13]),
        .I1(Q[1]),
        .I2(S_AXIS_MM2S_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [13]),
        .O(\nr_of_rd[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_rd[14]_i_1 
       (.I0(minusOp[14]),
        .I1(Q[1]),
        .I2(S_AXIS_MM2S_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [14]),
        .O(\nr_of_rd[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_rd[15]_i_1 
       (.I0(minusOp[15]),
        .I1(Q[1]),
        .I2(S_AXIS_MM2S_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [15]),
        .O(\nr_of_rd[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_rd[16]_i_1 
       (.I0(minusOp[16]),
        .I1(Q[1]),
        .I2(S_AXIS_MM2S_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [16]),
        .O(\nr_of_rd[16]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_rd[16]_i_3 
       (.I0(nr_of_rd[16]),
        .O(\nr_of_rd[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_rd[16]_i_4 
       (.I0(nr_of_rd[15]),
        .O(\nr_of_rd[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_rd[16]_i_5 
       (.I0(nr_of_rd[14]),
        .O(\nr_of_rd[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_rd[16]_i_6 
       (.I0(nr_of_rd[13]),
        .O(\nr_of_rd[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_rd[17]_i_1 
       (.I0(minusOp[17]),
        .I1(Q[1]),
        .I2(S_AXIS_MM2S_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [17]),
        .O(\nr_of_rd[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_rd[18]_i_1 
       (.I0(minusOp[18]),
        .I1(Q[1]),
        .I2(S_AXIS_MM2S_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [18]),
        .O(\nr_of_rd[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_rd[19]_i_1 
       (.I0(minusOp[19]),
        .I1(Q[1]),
        .I2(S_AXIS_MM2S_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [19]),
        .O(\nr_of_rd[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_rd[1]_i_1 
       (.I0(minusOp[1]),
        .I1(Q[1]),
        .I2(S_AXIS_MM2S_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [1]),
        .O(\nr_of_rd[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_rd[20]_i_2 
       (.I0(minusOp[20]),
        .I1(Q[1]),
        .I2(S_AXIS_MM2S_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [20]),
        .O(\nr_of_rd[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_rd[20]_i_4 
       (.I0(nr_of_rd[20]),
        .O(\nr_of_rd[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_rd[20]_i_5 
       (.I0(nr_of_rd[19]),
        .O(\nr_of_rd[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_rd[20]_i_6 
       (.I0(nr_of_rd[18]),
        .O(\nr_of_rd[20]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_rd[20]_i_7 
       (.I0(nr_of_rd[17]),
        .O(\nr_of_rd[20]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_rd[2]_i_1 
       (.I0(minusOp[2]),
        .I1(Q[1]),
        .I2(S_AXIS_MM2S_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [2]),
        .O(\nr_of_rd[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_rd[3]_i_1 
       (.I0(minusOp[3]),
        .I1(Q[1]),
        .I2(S_AXIS_MM2S_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [3]),
        .O(\nr_of_rd[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_rd[4]_i_1 
       (.I0(minusOp[4]),
        .I1(Q[1]),
        .I2(S_AXIS_MM2S_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [4]),
        .O(\nr_of_rd[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_rd[4]_i_3 
       (.I0(nr_of_rd[4]),
        .O(\nr_of_rd[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_rd[4]_i_4 
       (.I0(nr_of_rd[3]),
        .O(\nr_of_rd[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_rd[4]_i_5 
       (.I0(nr_of_rd[2]),
        .O(\nr_of_rd[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_rd[4]_i_6 
       (.I0(nr_of_rd[1]),
        .O(\nr_of_rd[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_rd[5]_i_1 
       (.I0(minusOp[5]),
        .I1(Q[1]),
        .I2(S_AXIS_MM2S_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [5]),
        .O(\nr_of_rd[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_rd[6]_i_1 
       (.I0(minusOp[6]),
        .I1(Q[1]),
        .I2(S_AXIS_MM2S_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [6]),
        .O(\nr_of_rd[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_rd[7]_i_1 
       (.I0(minusOp[7]),
        .I1(Q[1]),
        .I2(S_AXIS_MM2S_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [7]),
        .O(\nr_of_rd[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_rd[8]_i_1 
       (.I0(minusOp[8]),
        .I1(Q[1]),
        .I2(S_AXIS_MM2S_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [8]),
        .O(\nr_of_rd[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_rd[8]_i_3 
       (.I0(nr_of_rd[8]),
        .O(\nr_of_rd[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_rd[8]_i_4 
       (.I0(nr_of_rd[7]),
        .O(\nr_of_rd[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_rd[8]_i_5 
       (.I0(nr_of_rd[6]),
        .O(\nr_of_rd[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_rd[8]_i_6 
       (.I0(nr_of_rd[5]),
        .O(\nr_of_rd[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_rd[9]_i_1 
       (.I0(minusOp[9]),
        .I1(Q[1]),
        .I2(S_AXIS_MM2S_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [9]),
        .O(\nr_of_rd[9]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \nr_of_rd_reg[0] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(E),
        .D(\nr_of_rd[0]_i_1_n_0 ),
        .Q(nr_of_rd[0]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \nr_of_rd_reg[10] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(E),
        .D(\nr_of_rd[10]_i_1_n_0 ),
        .Q(nr_of_rd[10]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \nr_of_rd_reg[11] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(E),
        .D(\nr_of_rd[11]_i_1_n_0 ),
        .Q(nr_of_rd[11]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \nr_of_rd_reg[12] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(E),
        .D(\nr_of_rd[12]_i_1_n_0 ),
        .Q(nr_of_rd[12]),
        .R(1'b0));
  CARRY4 \nr_of_rd_reg[12]_i_2 
       (.CI(\nr_of_rd_reg[8]_i_2_n_0 ),
        .CO({\nr_of_rd_reg[12]_i_2_n_0 ,\nr_of_rd_reg[12]_i_2_n_1 ,\nr_of_rd_reg[12]_i_2_n_2 ,\nr_of_rd_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(nr_of_rd[12:9]),
        .O(minusOp[12:9]),
        .S({\nr_of_rd[12]_i_3_n_0 ,\nr_of_rd[12]_i_4_n_0 ,\nr_of_rd[12]_i_5_n_0 ,\nr_of_rd[12]_i_6_n_0 }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \nr_of_rd_reg[13] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(E),
        .D(\nr_of_rd[13]_i_1_n_0 ),
        .Q(nr_of_rd[13]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \nr_of_rd_reg[14] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(E),
        .D(\nr_of_rd[14]_i_1_n_0 ),
        .Q(nr_of_rd[14]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \nr_of_rd_reg[15] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(E),
        .D(\nr_of_rd[15]_i_1_n_0 ),
        .Q(nr_of_rd[15]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \nr_of_rd_reg[16] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(E),
        .D(\nr_of_rd[16]_i_1_n_0 ),
        .Q(nr_of_rd[16]),
        .R(1'b0));
  CARRY4 \nr_of_rd_reg[16]_i_2 
       (.CI(\nr_of_rd_reg[12]_i_2_n_0 ),
        .CO({\nr_of_rd_reg[16]_i_2_n_0 ,\nr_of_rd_reg[16]_i_2_n_1 ,\nr_of_rd_reg[16]_i_2_n_2 ,\nr_of_rd_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(nr_of_rd[16:13]),
        .O(minusOp[16:13]),
        .S({\nr_of_rd[16]_i_3_n_0 ,\nr_of_rd[16]_i_4_n_0 ,\nr_of_rd[16]_i_5_n_0 ,\nr_of_rd[16]_i_6_n_0 }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \nr_of_rd_reg[17] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(E),
        .D(\nr_of_rd[17]_i_1_n_0 ),
        .Q(nr_of_rd[17]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \nr_of_rd_reg[18] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(E),
        .D(\nr_of_rd[18]_i_1_n_0 ),
        .Q(nr_of_rd[18]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \nr_of_rd_reg[19] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(E),
        .D(\nr_of_rd[19]_i_1_n_0 ),
        .Q(nr_of_rd[19]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \nr_of_rd_reg[1] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(E),
        .D(\nr_of_rd[1]_i_1_n_0 ),
        .Q(nr_of_rd[1]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \nr_of_rd_reg[20] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(E),
        .D(\nr_of_rd[20]_i_2_n_0 ),
        .Q(nr_of_rd[20]),
        .R(1'b0));
  CARRY4 \nr_of_rd_reg[20]_i_3 
       (.CI(\nr_of_rd_reg[16]_i_2_n_0 ),
        .CO({\NLW_nr_of_rd_reg[20]_i_3_CO_UNCONNECTED [3],\nr_of_rd_reg[20]_i_3_n_1 ,\nr_of_rd_reg[20]_i_3_n_2 ,\nr_of_rd_reg[20]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,nr_of_rd[19:17]}),
        .O(minusOp[20:17]),
        .S({\nr_of_rd[20]_i_4_n_0 ,\nr_of_rd[20]_i_5_n_0 ,\nr_of_rd[20]_i_6_n_0 ,\nr_of_rd[20]_i_7_n_0 }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \nr_of_rd_reg[2] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(E),
        .D(\nr_of_rd[2]_i_1_n_0 ),
        .Q(nr_of_rd[2]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \nr_of_rd_reg[3] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(E),
        .D(\nr_of_rd[3]_i_1_n_0 ),
        .Q(nr_of_rd[3]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \nr_of_rd_reg[4] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(E),
        .D(\nr_of_rd[4]_i_1_n_0 ),
        .Q(nr_of_rd[4]),
        .R(1'b0));
  CARRY4 \nr_of_rd_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\nr_of_rd_reg[4]_i_2_n_0 ,\nr_of_rd_reg[4]_i_2_n_1 ,\nr_of_rd_reg[4]_i_2_n_2 ,\nr_of_rd_reg[4]_i_2_n_3 }),
        .CYINIT(nr_of_rd[0]),
        .DI(nr_of_rd[4:1]),
        .O(minusOp[4:1]),
        .S({\nr_of_rd[4]_i_3_n_0 ,\nr_of_rd[4]_i_4_n_0 ,\nr_of_rd[4]_i_5_n_0 ,\nr_of_rd[4]_i_6_n_0 }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \nr_of_rd_reg[5] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(E),
        .D(\nr_of_rd[5]_i_1_n_0 ),
        .Q(nr_of_rd[5]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \nr_of_rd_reg[6] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(E),
        .D(\nr_of_rd[6]_i_1_n_0 ),
        .Q(nr_of_rd[6]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \nr_of_rd_reg[7] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(E),
        .D(\nr_of_rd[7]_i_1_n_0 ),
        .Q(nr_of_rd[7]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \nr_of_rd_reg[8] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(E),
        .D(\nr_of_rd[8]_i_1_n_0 ),
        .Q(nr_of_rd[8]),
        .R(1'b0));
  CARRY4 \nr_of_rd_reg[8]_i_2 
       (.CI(\nr_of_rd_reg[4]_i_2_n_0 ),
        .CO({\nr_of_rd_reg[8]_i_2_n_0 ,\nr_of_rd_reg[8]_i_2_n_1 ,\nr_of_rd_reg[8]_i_2_n_2 ,\nr_of_rd_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(nr_of_rd[8:5]),
        .O(minusOp[8:5]),
        .S({\nr_of_rd[8]_i_3_n_0 ,\nr_of_rd[8]_i_4_n_0 ,\nr_of_rd[8]_i_5_n_0 ,\nr_of_rd[8]_i_6_n_0 }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \nr_of_rd_reg[9] 
       (.C(S_AXIS_MM2S_ACLK),
        .CE(E),
        .D(\nr_of_rd[9]_i_1_n_0 ),
        .Q(nr_of_rd[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \nr_of_wr[0]_i_1 
       (.I0(nr_of_wr[0]),
        .I1(Q[0]),
        .I2(M_AXIS_S2MM_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [0]),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_wr[10]_i_1 
       (.I0(\nr_of_wr_reg[12]_i_2_n_6 ),
        .I1(Q[0]),
        .I2(M_AXIS_S2MM_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [10]),
        .O(p_1_in[10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_wr[11]_i_1 
       (.I0(\nr_of_wr_reg[12]_i_2_n_5 ),
        .I1(Q[0]),
        .I2(M_AXIS_S2MM_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [11]),
        .O(p_1_in[11]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_wr[12]_i_1 
       (.I0(\nr_of_wr_reg[12]_i_2_n_4 ),
        .I1(Q[0]),
        .I2(M_AXIS_S2MM_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [12]),
        .O(p_1_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_wr[12]_i_3 
       (.I0(nr_of_wr[12]),
        .O(\nr_of_wr[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_wr[12]_i_4 
       (.I0(nr_of_wr[11]),
        .O(\nr_of_wr[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_wr[12]_i_5 
       (.I0(nr_of_wr[10]),
        .O(\nr_of_wr[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_wr[12]_i_6 
       (.I0(nr_of_wr[9]),
        .O(\nr_of_wr[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_wr[13]_i_1 
       (.I0(\nr_of_wr_reg[16]_i_2_n_7 ),
        .I1(Q[0]),
        .I2(M_AXIS_S2MM_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [13]),
        .O(p_1_in[13]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_wr[14]_i_1 
       (.I0(\nr_of_wr_reg[16]_i_2_n_6 ),
        .I1(Q[0]),
        .I2(M_AXIS_S2MM_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [14]),
        .O(p_1_in[14]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_wr[15]_i_1 
       (.I0(\nr_of_wr_reg[16]_i_2_n_5 ),
        .I1(Q[0]),
        .I2(M_AXIS_S2MM_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [15]),
        .O(p_1_in[15]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_wr[16]_i_1 
       (.I0(\nr_of_wr_reg[16]_i_2_n_4 ),
        .I1(Q[0]),
        .I2(M_AXIS_S2MM_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [16]),
        .O(p_1_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_wr[16]_i_3 
       (.I0(nr_of_wr[16]),
        .O(\nr_of_wr[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_wr[16]_i_4 
       (.I0(nr_of_wr[15]),
        .O(\nr_of_wr[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_wr[16]_i_5 
       (.I0(nr_of_wr[14]),
        .O(\nr_of_wr[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_wr[16]_i_6 
       (.I0(nr_of_wr[13]),
        .O(\nr_of_wr[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_wr[17]_i_1 
       (.I0(\nr_of_wr_reg[20]_i_3_n_7 ),
        .I1(Q[0]),
        .I2(M_AXIS_S2MM_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [17]),
        .O(p_1_in[17]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_wr[18]_i_1 
       (.I0(\nr_of_wr_reg[20]_i_3_n_6 ),
        .I1(Q[0]),
        .I2(M_AXIS_S2MM_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [18]),
        .O(p_1_in[18]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_wr[19]_i_1 
       (.I0(\nr_of_wr_reg[20]_i_3_n_5 ),
        .I1(Q[0]),
        .I2(M_AXIS_S2MM_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [19]),
        .O(p_1_in[19]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_wr[1]_i_1 
       (.I0(\nr_of_wr_reg[4]_i_2_n_7 ),
        .I1(Q[0]),
        .I2(M_AXIS_S2MM_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [1]),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'h08FFFFFF)) 
    \nr_of_wr[20]_i_1 
       (.I0(M_AXIS_S2MM_TREADY),
        .I1(\nr_of_wr_reg[0]_0 ),
        .I2(D[1]),
        .I3(M_AXIS_S2MM_ARESETN),
        .I4(Q[0]),
        .O(\nr_of_wr[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_wr[20]_i_2 
       (.I0(\nr_of_wr_reg[20]_i_3_n_4 ),
        .I1(Q[0]),
        .I2(M_AXIS_S2MM_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [20]),
        .O(p_1_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_wr[20]_i_4 
       (.I0(nr_of_wr[20]),
        .O(\nr_of_wr[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_wr[20]_i_5 
       (.I0(nr_of_wr[19]),
        .O(\nr_of_wr[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_wr[20]_i_6 
       (.I0(nr_of_wr[18]),
        .O(\nr_of_wr[20]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_wr[20]_i_7 
       (.I0(nr_of_wr[17]),
        .O(\nr_of_wr[20]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_wr[2]_i_1 
       (.I0(\nr_of_wr_reg[4]_i_2_n_6 ),
        .I1(Q[0]),
        .I2(M_AXIS_S2MM_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [2]),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_wr[3]_i_1 
       (.I0(\nr_of_wr_reg[4]_i_2_n_5 ),
        .I1(Q[0]),
        .I2(M_AXIS_S2MM_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [3]),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_wr[4]_i_1 
       (.I0(\nr_of_wr_reg[4]_i_2_n_4 ),
        .I1(Q[0]),
        .I2(M_AXIS_S2MM_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [4]),
        .O(p_1_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_wr[4]_i_3 
       (.I0(nr_of_wr[4]),
        .O(\nr_of_wr[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_wr[4]_i_4 
       (.I0(nr_of_wr[3]),
        .O(\nr_of_wr[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_wr[4]_i_5 
       (.I0(nr_of_wr[2]),
        .O(\nr_of_wr[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_wr[4]_i_6 
       (.I0(nr_of_wr[1]),
        .O(\nr_of_wr[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_wr[5]_i_1 
       (.I0(\nr_of_wr_reg[8]_i_2_n_7 ),
        .I1(Q[0]),
        .I2(M_AXIS_S2MM_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [5]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_wr[6]_i_1 
       (.I0(\nr_of_wr_reg[8]_i_2_n_6 ),
        .I1(Q[0]),
        .I2(M_AXIS_S2MM_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [6]),
        .O(p_1_in[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_wr[7]_i_1 
       (.I0(\nr_of_wr_reg[8]_i_2_n_5 ),
        .I1(Q[0]),
        .I2(M_AXIS_S2MM_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [7]),
        .O(p_1_in[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_wr[8]_i_1 
       (.I0(\nr_of_wr_reg[8]_i_2_n_4 ),
        .I1(Q[0]),
        .I2(M_AXIS_S2MM_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [8]),
        .O(p_1_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_wr[8]_i_3 
       (.I0(nr_of_wr[8]),
        .O(\nr_of_wr[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_wr[8]_i_4 
       (.I0(nr_of_wr[7]),
        .O(\nr_of_wr[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_wr[8]_i_5 
       (.I0(nr_of_wr[6]),
        .O(\nr_of_wr[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nr_of_wr[8]_i_6 
       (.I0(nr_of_wr[5]),
        .O(\nr_of_wr[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nr_of_wr[9]_i_1 
       (.I0(\nr_of_wr_reg[12]_i_2_n_7 ),
        .I1(Q[0]),
        .I2(M_AXIS_S2MM_ARESETN),
        .I3(\I2S_PERIOD_COUNT_REG_reg[20] [9]),
        .O(p_1_in[9]));
  FDRE \nr_of_wr_reg[0] 
       (.C(M_AXIS_S2MM_ACLK),
        .CE(\nr_of_wr[20]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(nr_of_wr[0]),
        .R(1'b0));
  FDRE \nr_of_wr_reg[10] 
       (.C(M_AXIS_S2MM_ACLK),
        .CE(\nr_of_wr[20]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(nr_of_wr[10]),
        .R(1'b0));
  FDRE \nr_of_wr_reg[11] 
       (.C(M_AXIS_S2MM_ACLK),
        .CE(\nr_of_wr[20]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(nr_of_wr[11]),
        .R(1'b0));
  FDRE \nr_of_wr_reg[12] 
       (.C(M_AXIS_S2MM_ACLK),
        .CE(\nr_of_wr[20]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(nr_of_wr[12]),
        .R(1'b0));
  CARRY4 \nr_of_wr_reg[12]_i_2 
       (.CI(\nr_of_wr_reg[8]_i_2_n_0 ),
        .CO({\nr_of_wr_reg[12]_i_2_n_0 ,\nr_of_wr_reg[12]_i_2_n_1 ,\nr_of_wr_reg[12]_i_2_n_2 ,\nr_of_wr_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(nr_of_wr[12:9]),
        .O({\nr_of_wr_reg[12]_i_2_n_4 ,\nr_of_wr_reg[12]_i_2_n_5 ,\nr_of_wr_reg[12]_i_2_n_6 ,\nr_of_wr_reg[12]_i_2_n_7 }),
        .S({\nr_of_wr[12]_i_3_n_0 ,\nr_of_wr[12]_i_4_n_0 ,\nr_of_wr[12]_i_5_n_0 ,\nr_of_wr[12]_i_6_n_0 }));
  FDRE \nr_of_wr_reg[13] 
       (.C(M_AXIS_S2MM_ACLK),
        .CE(\nr_of_wr[20]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(nr_of_wr[13]),
        .R(1'b0));
  FDRE \nr_of_wr_reg[14] 
       (.C(M_AXIS_S2MM_ACLK),
        .CE(\nr_of_wr[20]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(nr_of_wr[14]),
        .R(1'b0));
  FDRE \nr_of_wr_reg[15] 
       (.C(M_AXIS_S2MM_ACLK),
        .CE(\nr_of_wr[20]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(nr_of_wr[15]),
        .R(1'b0));
  FDRE \nr_of_wr_reg[16] 
       (.C(M_AXIS_S2MM_ACLK),
        .CE(\nr_of_wr[20]_i_1_n_0 ),
        .D(p_1_in[16]),
        .Q(nr_of_wr[16]),
        .R(1'b0));
  CARRY4 \nr_of_wr_reg[16]_i_2 
       (.CI(\nr_of_wr_reg[12]_i_2_n_0 ),
        .CO({\nr_of_wr_reg[16]_i_2_n_0 ,\nr_of_wr_reg[16]_i_2_n_1 ,\nr_of_wr_reg[16]_i_2_n_2 ,\nr_of_wr_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(nr_of_wr[16:13]),
        .O({\nr_of_wr_reg[16]_i_2_n_4 ,\nr_of_wr_reg[16]_i_2_n_5 ,\nr_of_wr_reg[16]_i_2_n_6 ,\nr_of_wr_reg[16]_i_2_n_7 }),
        .S({\nr_of_wr[16]_i_3_n_0 ,\nr_of_wr[16]_i_4_n_0 ,\nr_of_wr[16]_i_5_n_0 ,\nr_of_wr[16]_i_6_n_0 }));
  FDRE \nr_of_wr_reg[17] 
       (.C(M_AXIS_S2MM_ACLK),
        .CE(\nr_of_wr[20]_i_1_n_0 ),
        .D(p_1_in[17]),
        .Q(nr_of_wr[17]),
        .R(1'b0));
  FDRE \nr_of_wr_reg[18] 
       (.C(M_AXIS_S2MM_ACLK),
        .CE(\nr_of_wr[20]_i_1_n_0 ),
        .D(p_1_in[18]),
        .Q(nr_of_wr[18]),
        .R(1'b0));
  FDRE \nr_of_wr_reg[19] 
       (.C(M_AXIS_S2MM_ACLK),
        .CE(\nr_of_wr[20]_i_1_n_0 ),
        .D(p_1_in[19]),
        .Q(nr_of_wr[19]),
        .R(1'b0));
  FDRE \nr_of_wr_reg[1] 
       (.C(M_AXIS_S2MM_ACLK),
        .CE(\nr_of_wr[20]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(nr_of_wr[1]),
        .R(1'b0));
  FDRE \nr_of_wr_reg[20] 
       (.C(M_AXIS_S2MM_ACLK),
        .CE(\nr_of_wr[20]_i_1_n_0 ),
        .D(p_1_in[20]),
        .Q(nr_of_wr[20]),
        .R(1'b0));
  CARRY4 \nr_of_wr_reg[20]_i_3 
       (.CI(\nr_of_wr_reg[16]_i_2_n_0 ),
        .CO({\NLW_nr_of_wr_reg[20]_i_3_CO_UNCONNECTED [3],\nr_of_wr_reg[20]_i_3_n_1 ,\nr_of_wr_reg[20]_i_3_n_2 ,\nr_of_wr_reg[20]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,nr_of_wr[19:17]}),
        .O({\nr_of_wr_reg[20]_i_3_n_4 ,\nr_of_wr_reg[20]_i_3_n_5 ,\nr_of_wr_reg[20]_i_3_n_6 ,\nr_of_wr_reg[20]_i_3_n_7 }),
        .S({\nr_of_wr[20]_i_4_n_0 ,\nr_of_wr[20]_i_5_n_0 ,\nr_of_wr[20]_i_6_n_0 ,\nr_of_wr[20]_i_7_n_0 }));
  FDRE \nr_of_wr_reg[2] 
       (.C(M_AXIS_S2MM_ACLK),
        .CE(\nr_of_wr[20]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(nr_of_wr[2]),
        .R(1'b0));
  FDRE \nr_of_wr_reg[3] 
       (.C(M_AXIS_S2MM_ACLK),
        .CE(\nr_of_wr[20]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(nr_of_wr[3]),
        .R(1'b0));
  FDRE \nr_of_wr_reg[4] 
       (.C(M_AXIS_S2MM_ACLK),
        .CE(\nr_of_wr[20]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(nr_of_wr[4]),
        .R(1'b0));
  CARRY4 \nr_of_wr_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\nr_of_wr_reg[4]_i_2_n_0 ,\nr_of_wr_reg[4]_i_2_n_1 ,\nr_of_wr_reg[4]_i_2_n_2 ,\nr_of_wr_reg[4]_i_2_n_3 }),
        .CYINIT(nr_of_wr[0]),
        .DI(nr_of_wr[4:1]),
        .O({\nr_of_wr_reg[4]_i_2_n_4 ,\nr_of_wr_reg[4]_i_2_n_5 ,\nr_of_wr_reg[4]_i_2_n_6 ,\nr_of_wr_reg[4]_i_2_n_7 }),
        .S({\nr_of_wr[4]_i_3_n_0 ,\nr_of_wr[4]_i_4_n_0 ,\nr_of_wr[4]_i_5_n_0 ,\nr_of_wr[4]_i_6_n_0 }));
  FDRE \nr_of_wr_reg[5] 
       (.C(M_AXIS_S2MM_ACLK),
        .CE(\nr_of_wr[20]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(nr_of_wr[5]),
        .R(1'b0));
  FDRE \nr_of_wr_reg[6] 
       (.C(M_AXIS_S2MM_ACLK),
        .CE(\nr_of_wr[20]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(nr_of_wr[6]),
        .R(1'b0));
  FDRE \nr_of_wr_reg[7] 
       (.C(M_AXIS_S2MM_ACLK),
        .CE(\nr_of_wr[20]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(nr_of_wr[7]),
        .R(1'b0));
  FDRE \nr_of_wr_reg[8] 
       (.C(M_AXIS_S2MM_ACLK),
        .CE(\nr_of_wr[20]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(nr_of_wr[8]),
        .R(1'b0));
  CARRY4 \nr_of_wr_reg[8]_i_2 
       (.CI(\nr_of_wr_reg[4]_i_2_n_0 ),
        .CO({\nr_of_wr_reg[8]_i_2_n_0 ,\nr_of_wr_reg[8]_i_2_n_1 ,\nr_of_wr_reg[8]_i_2_n_2 ,\nr_of_wr_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(nr_of_wr[8:5]),
        .O({\nr_of_wr_reg[8]_i_2_n_4 ,\nr_of_wr_reg[8]_i_2_n_5 ,\nr_of_wr_reg[8]_i_2_n_6 ,\nr_of_wr_reg[8]_i_2_n_7 }),
        .S({\nr_of_wr[8]_i_3_n_0 ,\nr_of_wr[8]_i_4_n_0 ,\nr_of_wr[8]_i_5_n_0 ,\nr_of_wr[8]_i_6_n_0 }));
  FDRE \nr_of_wr_reg[9] 
       (.C(M_AXIS_S2MM_ACLK),
        .CE(\nr_of_wr[20]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(nr_of_wr[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    tlast_i_1
       (.I0(M_AXIS_S2MM_ARESETN),
        .I1(tlast_i_2_n_0),
        .O(tlast_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAA2AAA80800000)) 
    tlast_i_2
       (.I0(Q[0]),
        .I1(tlast_i_3_n_0),
        .I2(tlast_i_4_n_0),
        .I3(tlast_i_5_n_0),
        .I4(tlast_i_6_n_0),
        .I5(M_AXIS_S2MM_TLAST),
        .O(tlast_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    tlast_i_3
       (.I0(nr_of_wr[18]),
        .I1(nr_of_wr[17]),
        .I2(nr_of_wr[16]),
        .I3(nr_of_wr[20]),
        .I4(nr_of_wr[19]),
        .I5(tlast_i_7_n_0),
        .O(tlast_i_3_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    tlast_i_4
       (.I0(nr_of_wr[10]),
        .I1(nr_of_wr[9]),
        .I2(nr_of_wr[6]),
        .I3(nr_of_wr[7]),
        .I4(nr_of_wr[8]),
        .O(tlast_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    tlast_i_5
       (.I0(nr_of_wr[5]),
        .I1(nr_of_wr[3]),
        .I2(nr_of_wr[4]),
        .I3(nr_of_wr[0]),
        .I4(nr_of_wr[1]),
        .I5(nr_of_wr[2]),
        .O(tlast_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    tlast_i_6
       (.I0(nr_of_wr[5]),
        .I1(nr_of_wr[3]),
        .I2(nr_of_wr[4]),
        .I3(nr_of_wr[0]),
        .I4(nr_of_wr[1]),
        .I5(nr_of_wr[2]),
        .O(tlast_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    tlast_i_7
       (.I0(nr_of_wr[13]),
        .I1(nr_of_wr[11]),
        .I2(nr_of_wr[12]),
        .I3(nr_of_wr[15]),
        .I4(nr_of_wr[14]),
        .O(tlast_i_7_n_0));
  FDRE tlast_reg
       (.C(M_AXIS_S2MM_ACLK),
        .CE(1'b1),
        .D(tlast_i_1_n_0),
        .Q(M_AXIS_S2MM_TLAST),
        .R(1'b0));
endmodule

module _xilinx_top__rst_sync
   (Q_O,
    \I2S_FIFO_CONTROL_REG_reg[30] ,
    S_AXIS_MM2S_ARESETN,
    CLK_12_288);
  output Q_O;
  input [0:0]\I2S_FIFO_CONTROL_REG_reg[30] ;
  input S_AXIS_MM2S_ARESETN;
  input CLK_12_288;

  wire CLK_12_288;
  wire FDRE_inst_1_i_1_n_0;
  wire [0:0]\I2S_FIFO_CONTROL_REG_reg[30] ;
  wire Q_O;
  wire S_AXIS_MM2S_ARESETN;
  wire d_int;

  (* box_type = "PRIMITIVE" *) 
  FDPE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    FDRE_inst_1
       (.C(CLK_12_288),
        .CE(1'b1),
        .D(1'b0),
        .PRE(FDRE_inst_1_i_1_n_0),
        .Q(d_int));
  LUT2 #(
    .INIT(4'hB)) 
    FDRE_inst_1_i_1
       (.I0(\I2S_FIFO_CONTROL_REG_reg[30] ),
        .I1(S_AXIS_MM2S_ARESETN),
        .O(FDRE_inst_1_i_1_n_0));
  (* box_type = "PRIMITIVE" *) 
  FDPE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    FDRE_inst_2
       (.C(CLK_12_288),
        .CE(1'b1),
        .D(d_int),
        .PRE(FDRE_inst_1_i_1_n_0),
        .Q(Q_O));
endmodule

(* ORIG_REF_NAME = "rst_sync" *) 
module _xilinx_top__rst_sync__xdcDup__1
   (SR,
    Q_O,
    CO,
    CLK,
    RST_I);
  output [0:0]SR;
  output Q_O;
  input [0:0]CO;
  input CLK;
  input RST_I;

  wire CLK;
  wire [0:0]CO;
  wire Q_O;
  wire RST_I;
  wire [0:0]SR;
  wire d_int;

  LUT2 #(
    .INIT(4'hE)) 
    \Cnt_Bclk[4]_i_1 
       (.I0(Q_O),
        .I1(CO),
        .O(SR));
  (* box_type = "PRIMITIVE" *) 
  FDPE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    FDRE_inst_1
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(RST_I),
        .Q(d_int));
  (* box_type = "PRIMITIVE" *) 
  FDPE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    FDRE_inst_2
       (.C(CLK),
        .CE(1'b1),
        .D(d_int),
        .PRE(RST_I),
        .Q(Q_O));
endmodule

module _xilinx_top__xil_defaultlib_DCM
   (RESET,
    CLK_12_288,
    Q,
    CLK_100MHZ_I);
  output RESET;
  output CLK_12_288;
  input [0:0]Q;
  input CLK_100MHZ_I;

  wire CLK_100MHZ_I;
  wire CLK_12_288;
  wire LOCKED;
  wire [0:0]Q;
  wire RESET;
  wire clkfbout;
  wire clkout0;
  wire NLW_plle2_adv_inst_CLKOUT1_UNCONNECTED;
  wire NLW_plle2_adv_inst_CLKOUT2_UNCONNECTED;
  wire NLW_plle2_adv_inst_CLKOUT3_UNCONNECTED;
  wire NLW_plle2_adv_inst_CLKOUT4_UNCONNECTED;
  wire NLW_plle2_adv_inst_CLKOUT5_UNCONNECTED;
  wire NLW_plle2_adv_inst_DRDY_UNCONNECTED;
  wire [15:0]NLW_plle2_adv_inst_DO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  BUFG clkout1_buf
       (.I(clkout0),
        .O(CLK_12_288));
  (* box_type = "PRIMITIVE" *) 
  PLLE2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT(51),
    .CLKFBOUT_PHASE(0.000000),
    .CLKIN1_PERIOD(10.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE(83),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT1_DIVIDE(1),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT2_DIVIDE(1),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT3_DIVIDE(1),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .COMPENSATION("INTERNAL"),
    .DIVCLK_DIVIDE(5),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.000000),
    .STARTUP_WAIT("FALSE")) 
    plle2_adv_inst
       (.CLKFBIN(clkfbout),
        .CLKFBOUT(clkfbout),
        .CLKIN1(CLK_100MHZ_I),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKOUT0(clkout0),
        .CLKOUT1(NLW_plle2_adv_inst_CLKOUT1_UNCONNECTED),
        .CLKOUT2(NLW_plle2_adv_inst_CLKOUT2_UNCONNECTED),
        .CLKOUT3(NLW_plle2_adv_inst_CLKOUT3_UNCONNECTED),
        .CLKOUT4(NLW_plle2_adv_inst_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_plle2_adv_inst_CLKOUT5_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_plle2_adv_inst_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_plle2_adv_inst_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(LOCKED),
        .PWRDWN(1'b0),
        .RST(RESET));
  LUT2 #(
    .INIT(4'h2)) 
    plle2_adv_inst_i_1
       (.I0(Q),
        .I1(LOCKED),
        .O(RESET));
endmodule

module _xilinx_top__blk_mem_gen_generic_cstr
   (dout,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    Q,
    \gc0.count_d1_reg[3] ,
    \gic0.gc0.count_d2_reg[3] ,
    din);
  output [3:0]dout;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]Q;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gic0.gc0.count_d2_reg[3] ;
  input [3:0]din;

  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]din;
  wire [3:0]dout;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gic0.gc0.count_d2_reg[3] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  _xilinx_top__blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.E(E),
        .Q(Q),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gic0.gc0.count_d2_reg[3] (\gic0.gc0.count_d2_reg[3] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module _xilinx_top__blk_mem_gen_generic_cstr__parameterized0
   (dout,
    wr_clk,
    rd_clk,
    ram_full_fb_i_reg,
    tmp_ram_rd_en,
    Q,
    \gic0.gc0.count_d2_reg[11] ,
    \gc0.count_d1_reg[11] ,
    din);
  output [23:0]dout;
  input wr_clk;
  input rd_clk;
  input ram_full_fb_i_reg;
  input tmp_ram_rd_en;
  input [0:0]Q;
  input [11:0]\gic0.gc0.count_d2_reg[11] ;
  input [11:0]\gc0.count_d1_reg[11] ;
  input [23:0]din;

  wire [0:0]Q;
  wire [23:0]din;
  wire [23:0]dout;
  wire [11:0]\gc0.count_d1_reg[11] ;
  wire [11:0]\gic0.gc0.count_d2_reg[11] ;
  wire ram_full_fb_i_reg;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  _xilinx_top__blk_mem_gen_prim_width__parameterized0 \ramloop[0].ram.r 
       (.Q(Q),
        .din(din[8:0]),
        .dout(dout[8:0]),
        .\gc0.count_d1_reg[11] (\gc0.count_d1_reg[11] ),
        .\gic0.gc0.count_d2_reg[11] (\gic0.gc0.count_d2_reg[11] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
  _xilinx_top__blk_mem_gen_prim_width__parameterized1 \ramloop[1].ram.r 
       (.Q(Q),
        .din(din[17:9]),
        .dout(dout[17:9]),
        .\gc0.count_d1_reg[11] (\gc0.count_d1_reg[11] ),
        .\gic0.gc0.count_d2_reg[11] (\gic0.gc0.count_d2_reg[11] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
  _xilinx_top__blk_mem_gen_prim_width__parameterized2 \ramloop[2].ram.r 
       (.Q(Q),
        .din(din[23:18]),
        .dout(dout[23:18]),
        .\gc0.count_d1_reg[11] (\gc0.count_d1_reg[11] ),
        .\gic0.gc0.count_d2_reg[11] (\gic0.gc0.count_d2_reg[11] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module _xilinx_top__blk_mem_gen_generic_cstr__parameterized0_15
   (dout,
    wr_clk,
    rd_clk,
    ram_full_fb_i_reg,
    tmp_ram_rd_en,
    Q,
    \gic0.gc0.count_d2_reg[11] ,
    \gc0.count_d1_reg[11] ,
    din);
  output [23:0]dout;
  input wr_clk;
  input rd_clk;
  input ram_full_fb_i_reg;
  input tmp_ram_rd_en;
  input [0:0]Q;
  input [11:0]\gic0.gc0.count_d2_reg[11] ;
  input [11:0]\gc0.count_d1_reg[11] ;
  input [23:0]din;

  wire [0:0]Q;
  wire [23:0]din;
  wire [23:0]dout;
  wire [11:0]\gc0.count_d1_reg[11] ;
  wire [11:0]\gic0.gc0.count_d2_reg[11] ;
  wire ram_full_fb_i_reg;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  _xilinx_top__blk_mem_gen_prim_width__parameterized0_16 \ramloop[0].ram.r 
       (.Q(Q),
        .din(din[8:0]),
        .dout(dout[8:0]),
        .\gc0.count_d1_reg[11] (\gc0.count_d1_reg[11] ),
        .\gic0.gc0.count_d2_reg[11] (\gic0.gc0.count_d2_reg[11] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
  _xilinx_top__blk_mem_gen_prim_width__parameterized1_17 \ramloop[1].ram.r 
       (.Q(Q),
        .din(din[17:9]),
        .dout(dout[17:9]),
        .\gc0.count_d1_reg[11] (\gc0.count_d1_reg[11] ),
        .\gic0.gc0.count_d2_reg[11] (\gic0.gc0.count_d2_reg[11] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
  _xilinx_top__blk_mem_gen_prim_width__parameterized2_18 \ramloop[2].ram.r 
       (.Q(Q),
        .din(din[23:18]),
        .dout(dout[23:18]),
        .\gc0.count_d1_reg[11] (\gc0.count_d1_reg[11] ),
        .\gic0.gc0.count_d2_reg[11] (\gic0.gc0.count_d2_reg[11] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

module _xilinx_top__blk_mem_gen_prim_width
   (dout,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    Q,
    \gc0.count_d1_reg[3] ,
    \gic0.gc0.count_d2_reg[3] ,
    din);
  output [3:0]dout;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]Q;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gic0.gc0.count_d2_reg[3] ;
  input [3:0]din;

  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]din;
  wire [3:0]dout;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gic0.gc0.count_d2_reg[3] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  _xilinx_top__blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.E(E),
        .Q(Q),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gic0.gc0.count_d2_reg[3] (\gic0.gc0.count_d2_reg[3] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module _xilinx_top__blk_mem_gen_prim_width__parameterized0
   (dout,
    wr_clk,
    rd_clk,
    ram_full_fb_i_reg,
    tmp_ram_rd_en,
    Q,
    \gic0.gc0.count_d2_reg[11] ,
    \gc0.count_d1_reg[11] ,
    din);
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ram_full_fb_i_reg;
  input tmp_ram_rd_en;
  input [0:0]Q;
  input [11:0]\gic0.gc0.count_d2_reg[11] ;
  input [11:0]\gc0.count_d1_reg[11] ;
  input [8:0]din;

  wire [0:0]Q;
  wire [8:0]din;
  wire [8:0]dout;
  wire [11:0]\gc0.count_d1_reg[11] ;
  wire [11:0]\gic0.gc0.count_d2_reg[11] ;
  wire ram_full_fb_i_reg;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  _xilinx_top__blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.Q(Q),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[11] (\gc0.count_d1_reg[11] ),
        .\gic0.gc0.count_d2_reg[11] (\gic0.gc0.count_d2_reg[11] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module _xilinx_top__blk_mem_gen_prim_width__parameterized0_16
   (dout,
    wr_clk,
    rd_clk,
    ram_full_fb_i_reg,
    tmp_ram_rd_en,
    Q,
    \gic0.gc0.count_d2_reg[11] ,
    \gc0.count_d1_reg[11] ,
    din);
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ram_full_fb_i_reg;
  input tmp_ram_rd_en;
  input [0:0]Q;
  input [11:0]\gic0.gc0.count_d2_reg[11] ;
  input [11:0]\gc0.count_d1_reg[11] ;
  input [8:0]din;

  wire [0:0]Q;
  wire [8:0]din;
  wire [8:0]dout;
  wire [11:0]\gc0.count_d1_reg[11] ;
  wire [11:0]\gic0.gc0.count_d2_reg[11] ;
  wire ram_full_fb_i_reg;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  _xilinx_top__blk_mem_gen_prim_wrapper__parameterized0_21 \prim_noinit.ram 
       (.Q(Q),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[11] (\gc0.count_d1_reg[11] ),
        .\gic0.gc0.count_d2_reg[11] (\gic0.gc0.count_d2_reg[11] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module _xilinx_top__blk_mem_gen_prim_width__parameterized1
   (dout,
    wr_clk,
    rd_clk,
    ram_full_fb_i_reg,
    tmp_ram_rd_en,
    Q,
    \gic0.gc0.count_d2_reg[11] ,
    \gc0.count_d1_reg[11] ,
    din);
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ram_full_fb_i_reg;
  input tmp_ram_rd_en;
  input [0:0]Q;
  input [11:0]\gic0.gc0.count_d2_reg[11] ;
  input [11:0]\gc0.count_d1_reg[11] ;
  input [8:0]din;

  wire [0:0]Q;
  wire [8:0]din;
  wire [8:0]dout;
  wire [11:0]\gc0.count_d1_reg[11] ;
  wire [11:0]\gic0.gc0.count_d2_reg[11] ;
  wire ram_full_fb_i_reg;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  _xilinx_top__blk_mem_gen_prim_wrapper__parameterized1 \prim_noinit.ram 
       (.Q(Q),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[11] (\gc0.count_d1_reg[11] ),
        .\gic0.gc0.count_d2_reg[11] (\gic0.gc0.count_d2_reg[11] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module _xilinx_top__blk_mem_gen_prim_width__parameterized1_17
   (dout,
    wr_clk,
    rd_clk,
    ram_full_fb_i_reg,
    tmp_ram_rd_en,
    Q,
    \gic0.gc0.count_d2_reg[11] ,
    \gc0.count_d1_reg[11] ,
    din);
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ram_full_fb_i_reg;
  input tmp_ram_rd_en;
  input [0:0]Q;
  input [11:0]\gic0.gc0.count_d2_reg[11] ;
  input [11:0]\gc0.count_d1_reg[11] ;
  input [8:0]din;

  wire [0:0]Q;
  wire [8:0]din;
  wire [8:0]dout;
  wire [11:0]\gc0.count_d1_reg[11] ;
  wire [11:0]\gic0.gc0.count_d2_reg[11] ;
  wire ram_full_fb_i_reg;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  _xilinx_top__blk_mem_gen_prim_wrapper__parameterized1_20 \prim_noinit.ram 
       (.Q(Q),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[11] (\gc0.count_d1_reg[11] ),
        .\gic0.gc0.count_d2_reg[11] (\gic0.gc0.count_d2_reg[11] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module _xilinx_top__blk_mem_gen_prim_width__parameterized2
   (dout,
    wr_clk,
    rd_clk,
    ram_full_fb_i_reg,
    tmp_ram_rd_en,
    Q,
    \gic0.gc0.count_d2_reg[11] ,
    \gc0.count_d1_reg[11] ,
    din);
  output [5:0]dout;
  input wr_clk;
  input rd_clk;
  input ram_full_fb_i_reg;
  input tmp_ram_rd_en;
  input [0:0]Q;
  input [11:0]\gic0.gc0.count_d2_reg[11] ;
  input [11:0]\gc0.count_d1_reg[11] ;
  input [5:0]din;

  wire [0:0]Q;
  wire [5:0]din;
  wire [5:0]dout;
  wire [11:0]\gc0.count_d1_reg[11] ;
  wire [11:0]\gic0.gc0.count_d2_reg[11] ;
  wire ram_full_fb_i_reg;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  _xilinx_top__blk_mem_gen_prim_wrapper__parameterized2 \prim_noinit.ram 
       (.Q(Q),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[11] (\gc0.count_d1_reg[11] ),
        .\gic0.gc0.count_d2_reg[11] (\gic0.gc0.count_d2_reg[11] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module _xilinx_top__blk_mem_gen_prim_width__parameterized2_18
   (dout,
    wr_clk,
    rd_clk,
    ram_full_fb_i_reg,
    tmp_ram_rd_en,
    Q,
    \gic0.gc0.count_d2_reg[11] ,
    \gc0.count_d1_reg[11] ,
    din);
  output [5:0]dout;
  input wr_clk;
  input rd_clk;
  input ram_full_fb_i_reg;
  input tmp_ram_rd_en;
  input [0:0]Q;
  input [11:0]\gic0.gc0.count_d2_reg[11] ;
  input [11:0]\gc0.count_d1_reg[11] ;
  input [5:0]din;

  wire [0:0]Q;
  wire [5:0]din;
  wire [5:0]dout;
  wire [11:0]\gc0.count_d1_reg[11] ;
  wire [11:0]\gic0.gc0.count_d2_reg[11] ;
  wire ram_full_fb_i_reg;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  _xilinx_top__blk_mem_gen_prim_wrapper__parameterized2_19 \prim_noinit.ram 
       (.Q(Q),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[11] (\gc0.count_d1_reg[11] ),
        .\gic0.gc0.count_d2_reg[11] (\gic0.gc0.count_d2_reg[11] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

module _xilinx_top__blk_mem_gen_prim_wrapper
   (dout,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    Q,
    \gc0.count_d1_reg[3] ,
    \gic0.gc0.count_d2_reg[3] ,
    din);
  output [3:0]dout;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]Q;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gic0.gc0.count_d2_reg[3] ;
  input [3:0]din;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_14 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_6 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ;
  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]din;
  wire [3:0]dout;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gic0.gc0.count_d2_reg[3] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,\gc0.count_d1_reg[3] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,\gic0.gc0.count_d2_reg[3] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(rd_clk),
        .CLKBWRCLK(wr_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[1],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[3],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[2]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_5 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_6 ,dout[1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_13 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_14 ,dout[0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_22 ,dout[3],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_30 ,dout[2]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(Q),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module _xilinx_top__blk_mem_gen_prim_wrapper__parameterized0
   (dout,
    wr_clk,
    rd_clk,
    ram_full_fb_i_reg,
    tmp_ram_rd_en,
    Q,
    \gic0.gc0.count_d2_reg[11] ,
    \gc0.count_d1_reg[11] ,
    din);
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ram_full_fb_i_reg;
  input tmp_ram_rd_en;
  input [0:0]Q;
  input [11:0]\gic0.gc0.count_d2_reg[11] ;
  input [11:0]\gc0.count_d1_reg[11] ;
  input [8:0]din;

  wire [0:0]Q;
  wire [8:0]din;
  wire [8:0]dout;
  wire [11:0]\gc0.count_d1_reg[11] ;
  wire [11:0]\gic0.gc0.count_d2_reg[11] ;
  wire ram_full_fb_i_reg;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gic0.gc0.count_d2_reg[11] ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gc0.count_d1_reg[11] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],dout[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],dout[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_full_fb_i_reg),
        .ENBWREN(tmp_ram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module _xilinx_top__blk_mem_gen_prim_wrapper__parameterized0_21
   (dout,
    wr_clk,
    rd_clk,
    ram_full_fb_i_reg,
    tmp_ram_rd_en,
    Q,
    \gic0.gc0.count_d2_reg[11] ,
    \gc0.count_d1_reg[11] ,
    din);
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ram_full_fb_i_reg;
  input tmp_ram_rd_en;
  input [0:0]Q;
  input [11:0]\gic0.gc0.count_d2_reg[11] ;
  input [11:0]\gc0.count_d1_reg[11] ;
  input [8:0]din;

  wire [0:0]Q;
  wire [8:0]din;
  wire [8:0]dout;
  wire [11:0]\gc0.count_d1_reg[11] ;
  wire [11:0]\gic0.gc0.count_d2_reg[11] ;
  wire ram_full_fb_i_reg;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gic0.gc0.count_d2_reg[11] ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gc0.count_d1_reg[11] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],dout[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],dout[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_full_fb_i_reg),
        .ENBWREN(tmp_ram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module _xilinx_top__blk_mem_gen_prim_wrapper__parameterized1
   (dout,
    wr_clk,
    rd_clk,
    ram_full_fb_i_reg,
    tmp_ram_rd_en,
    Q,
    \gic0.gc0.count_d2_reg[11] ,
    \gc0.count_d1_reg[11] ,
    din);
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ram_full_fb_i_reg;
  input tmp_ram_rd_en;
  input [0:0]Q;
  input [11:0]\gic0.gc0.count_d2_reg[11] ;
  input [11:0]\gc0.count_d1_reg[11] ;
  input [8:0]din;

  wire [0:0]Q;
  wire [8:0]din;
  wire [8:0]dout;
  wire [11:0]\gc0.count_d1_reg[11] ;
  wire [11:0]\gic0.gc0.count_d2_reg[11] ;
  wire ram_full_fb_i_reg;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gic0.gc0.count_d2_reg[11] ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gc0.count_d1_reg[11] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],dout[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],dout[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_full_fb_i_reg),
        .ENBWREN(tmp_ram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module _xilinx_top__blk_mem_gen_prim_wrapper__parameterized1_20
   (dout,
    wr_clk,
    rd_clk,
    ram_full_fb_i_reg,
    tmp_ram_rd_en,
    Q,
    \gic0.gc0.count_d2_reg[11] ,
    \gc0.count_d1_reg[11] ,
    din);
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ram_full_fb_i_reg;
  input tmp_ram_rd_en;
  input [0:0]Q;
  input [11:0]\gic0.gc0.count_d2_reg[11] ;
  input [11:0]\gc0.count_d1_reg[11] ;
  input [8:0]din;

  wire [0:0]Q;
  wire [8:0]din;
  wire [8:0]dout;
  wire [11:0]\gc0.count_d1_reg[11] ;
  wire [11:0]\gic0.gc0.count_d2_reg[11] ;
  wire ram_full_fb_i_reg;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gic0.gc0.count_d2_reg[11] ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gc0.count_d1_reg[11] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],dout[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],dout[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_full_fb_i_reg),
        .ENBWREN(tmp_ram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module _xilinx_top__blk_mem_gen_prim_wrapper__parameterized2
   (dout,
    wr_clk,
    rd_clk,
    ram_full_fb_i_reg,
    tmp_ram_rd_en,
    Q,
    \gic0.gc0.count_d2_reg[11] ,
    \gc0.count_d1_reg[11] ,
    din);
  output [5:0]dout;
  input wr_clk;
  input rd_clk;
  input ram_full_fb_i_reg;
  input tmp_ram_rd_en;
  input [0:0]Q;
  input [11:0]\gic0.gc0.count_d2_reg[11] ;
  input [11:0]\gc0.count_d1_reg[11] ;
  input [5:0]din;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_77 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_78 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92 ;
  wire [0:0]Q;
  wire [5:0]din;
  wire [5:0]dout;
  wire [11:0]\gc0.count_d1_reg[11] ;
  wire [11:0]\gic0.gc0.count_d2_reg[11] ;
  wire ram_full_fb_i_reg;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gic0.gc0.count_d2_reg[11] ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gc0.count_d1_reg[11] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_77 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_78 ,dout}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_full_fb_i_reg),
        .ENBWREN(tmp_ram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module _xilinx_top__blk_mem_gen_prim_wrapper__parameterized2_19
   (dout,
    wr_clk,
    rd_clk,
    ram_full_fb_i_reg,
    tmp_ram_rd_en,
    Q,
    \gic0.gc0.count_d2_reg[11] ,
    \gc0.count_d1_reg[11] ,
    din);
  output [5:0]dout;
  input wr_clk;
  input rd_clk;
  input ram_full_fb_i_reg;
  input tmp_ram_rd_en;
  input [0:0]Q;
  input [11:0]\gic0.gc0.count_d2_reg[11] ;
  input [11:0]\gc0.count_d1_reg[11] ;
  input [5:0]din;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_77 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_78 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92 ;
  wire [0:0]Q;
  wire [5:0]din;
  wire [5:0]dout;
  wire [11:0]\gc0.count_d1_reg[11] ;
  wire [11:0]\gic0.gc0.count_d2_reg[11] ;
  wire ram_full_fb_i_reg;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gic0.gc0.count_d2_reg[11] ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gc0.count_d1_reg[11] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_77 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_78 ,dout}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_full_fb_i_reg),
        .ENBWREN(tmp_ram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module _xilinx_top__blk_mem_gen_top
   (dout,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    Q,
    \gc0.count_d1_reg[3] ,
    \gic0.gc0.count_d2_reg[3] ,
    din);
  output [3:0]dout;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]Q;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gic0.gc0.count_d2_reg[3] ;
  input [3:0]din;

  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]din;
  wire [3:0]dout;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gic0.gc0.count_d2_reg[3] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  _xilinx_top__blk_mem_gen_generic_cstr \valid.cstr 
       (.E(E),
        .Q(Q),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gic0.gc0.count_d2_reg[3] (\gic0.gc0.count_d2_reg[3] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module _xilinx_top__blk_mem_gen_top__parameterized0
   (dout,
    wr_clk,
    rd_clk,
    ram_full_fb_i_reg,
    tmp_ram_rd_en,
    Q,
    \gic0.gc0.count_d2_reg[11] ,
    \gc0.count_d1_reg[11] ,
    din);
  output [23:0]dout;
  input wr_clk;
  input rd_clk;
  input ram_full_fb_i_reg;
  input tmp_ram_rd_en;
  input [0:0]Q;
  input [11:0]\gic0.gc0.count_d2_reg[11] ;
  input [11:0]\gc0.count_d1_reg[11] ;
  input [23:0]din;

  wire [0:0]Q;
  wire [23:0]din;
  wire [23:0]dout;
  wire [11:0]\gc0.count_d1_reg[11] ;
  wire [11:0]\gic0.gc0.count_d2_reg[11] ;
  wire ram_full_fb_i_reg;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  _xilinx_top__blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.Q(Q),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[11] (\gc0.count_d1_reg[11] ),
        .\gic0.gc0.count_d2_reg[11] (\gic0.gc0.count_d2_reg[11] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module _xilinx_top__blk_mem_gen_top__parameterized0_14
   (dout,
    wr_clk,
    rd_clk,
    ram_full_fb_i_reg,
    tmp_ram_rd_en,
    Q,
    \gic0.gc0.count_d2_reg[11] ,
    \gc0.count_d1_reg[11] ,
    din);
  output [23:0]dout;
  input wr_clk;
  input rd_clk;
  input ram_full_fb_i_reg;
  input tmp_ram_rd_en;
  input [0:0]Q;
  input [11:0]\gic0.gc0.count_d2_reg[11] ;
  input [11:0]\gc0.count_d1_reg[11] ;
  input [23:0]din;

  wire [0:0]Q;
  wire [23:0]din;
  wire [23:0]dout;
  wire [11:0]\gc0.count_d1_reg[11] ;
  wire [11:0]\gic0.gc0.count_d2_reg[11] ;
  wire ram_full_fb_i_reg;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  _xilinx_top__blk_mem_gen_generic_cstr__parameterized0_15 \valid.cstr 
       (.Q(Q),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[11] (\gc0.count_d1_reg[11] ),
        .\gic0.gc0.count_d2_reg[11] (\gic0.gc0.count_d2_reg[11] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

module _xilinx_top__blk_mem_gen_v8_3_3
   (dout,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    Q,
    \gc0.count_d1_reg[3] ,
    \gic0.gc0.count_d2_reg[3] ,
    din);
  output [3:0]dout;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]Q;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gic0.gc0.count_d2_reg[3] ;
  input [3:0]din;

  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]din;
  wire [3:0]dout;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gic0.gc0.count_d2_reg[3] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  _xilinx_top__blk_mem_gen_v8_3_3_synth inst_blk_mem_gen
       (.E(E),
        .Q(Q),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gic0.gc0.count_d2_reg[3] (\gic0.gc0.count_d2_reg[3] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_3" *) 
module _xilinx_top__blk_mem_gen_v8_3_3__parameterized1
   (dout,
    wr_clk,
    rd_clk,
    ram_full_fb_i_reg,
    tmp_ram_rd_en,
    Q,
    \gic0.gc0.count_d2_reg[11] ,
    \gc0.count_d1_reg[11] ,
    din);
  output [23:0]dout;
  input wr_clk;
  input rd_clk;
  input ram_full_fb_i_reg;
  input tmp_ram_rd_en;
  input [0:0]Q;
  input [11:0]\gic0.gc0.count_d2_reg[11] ;
  input [11:0]\gc0.count_d1_reg[11] ;
  input [23:0]din;

  wire [0:0]Q;
  wire [23:0]din;
  wire [23:0]dout;
  wire [11:0]\gc0.count_d1_reg[11] ;
  wire [11:0]\gic0.gc0.count_d2_reg[11] ;
  wire ram_full_fb_i_reg;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  _xilinx_top__blk_mem_gen_v8_3_3_synth__parameterized0 inst_blk_mem_gen
       (.Q(Q),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[11] (\gc0.count_d1_reg[11] ),
        .\gic0.gc0.count_d2_reg[11] (\gic0.gc0.count_d2_reg[11] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_3" *) 
module _xilinx_top__blk_mem_gen_v8_3_3__parameterized1_12
   (dout,
    wr_clk,
    rd_clk,
    ram_full_fb_i_reg,
    tmp_ram_rd_en,
    Q,
    \gic0.gc0.count_d2_reg[11] ,
    \gc0.count_d1_reg[11] ,
    din);
  output [23:0]dout;
  input wr_clk;
  input rd_clk;
  input ram_full_fb_i_reg;
  input tmp_ram_rd_en;
  input [0:0]Q;
  input [11:0]\gic0.gc0.count_d2_reg[11] ;
  input [11:0]\gc0.count_d1_reg[11] ;
  input [23:0]din;

  wire [0:0]Q;
  wire [23:0]din;
  wire [23:0]dout;
  wire [11:0]\gc0.count_d1_reg[11] ;
  wire [11:0]\gic0.gc0.count_d2_reg[11] ;
  wire ram_full_fb_i_reg;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  _xilinx_top__blk_mem_gen_v8_3_3_synth__parameterized0_13 inst_blk_mem_gen
       (.Q(Q),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[11] (\gc0.count_d1_reg[11] ),
        .\gic0.gc0.count_d2_reg[11] (\gic0.gc0.count_d2_reg[11] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

module _xilinx_top__blk_mem_gen_v8_3_3_synth
   (dout,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    Q,
    \gc0.count_d1_reg[3] ,
    \gic0.gc0.count_d2_reg[3] ,
    din);
  output [3:0]dout;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]Q;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gic0.gc0.count_d2_reg[3] ;
  input [3:0]din;

  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]din;
  wire [3:0]dout;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gic0.gc0.count_d2_reg[3] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  _xilinx_top__blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.E(E),
        .Q(Q),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gic0.gc0.count_d2_reg[3] (\gic0.gc0.count_d2_reg[3] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_3_synth" *) 
module _xilinx_top__blk_mem_gen_v8_3_3_synth__parameterized0
   (dout,
    wr_clk,
    rd_clk,
    ram_full_fb_i_reg,
    tmp_ram_rd_en,
    Q,
    \gic0.gc0.count_d2_reg[11] ,
    \gc0.count_d1_reg[11] ,
    din);
  output [23:0]dout;
  input wr_clk;
  input rd_clk;
  input ram_full_fb_i_reg;
  input tmp_ram_rd_en;
  input [0:0]Q;
  input [11:0]\gic0.gc0.count_d2_reg[11] ;
  input [11:0]\gc0.count_d1_reg[11] ;
  input [23:0]din;

  wire [0:0]Q;
  wire [23:0]din;
  wire [23:0]dout;
  wire [11:0]\gc0.count_d1_reg[11] ;
  wire [11:0]\gic0.gc0.count_d2_reg[11] ;
  wire ram_full_fb_i_reg;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  _xilinx_top__blk_mem_gen_top__parameterized0 \gnbram.gnativebmg.native_blk_mem_gen 
       (.Q(Q),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[11] (\gc0.count_d1_reg[11] ),
        .\gic0.gc0.count_d2_reg[11] (\gic0.gc0.count_d2_reg[11] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_3_synth" *) 
module _xilinx_top__blk_mem_gen_v8_3_3_synth__parameterized0_13
   (dout,
    wr_clk,
    rd_clk,
    ram_full_fb_i_reg,
    tmp_ram_rd_en,
    Q,
    \gic0.gc0.count_d2_reg[11] ,
    \gc0.count_d1_reg[11] ,
    din);
  output [23:0]dout;
  input wr_clk;
  input rd_clk;
  input ram_full_fb_i_reg;
  input tmp_ram_rd_en;
  input [0:0]Q;
  input [11:0]\gic0.gc0.count_d2_reg[11] ;
  input [11:0]\gc0.count_d1_reg[11] ;
  input [23:0]din;

  wire [0:0]Q;
  wire [23:0]din;
  wire [23:0]dout;
  wire [11:0]\gc0.count_d1_reg[11] ;
  wire [11:0]\gic0.gc0.count_d2_reg[11] ;
  wire ram_full_fb_i_reg;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  _xilinx_top__blk_mem_gen_top__parameterized0_14 \gnbram.gnativebmg.native_blk_mem_gen 
       (.Q(Q),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[11] (\gc0.count_d1_reg[11] ),
        .\gic0.gc0.count_d2_reg[11] (\gic0.gc0.count_d2_reg[11] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

module _xilinx_top__clk_x_pntrs
   (ram_empty_fb_i_reg,
    ram_full_i,
    ram_full_fb_i_reg,
    rd_en,
    p_2_out,
    Q,
    \gc0.count_reg[3] ,
    ram_full_fb_i_reg_0,
    \gic0.gc0.count_d1_reg[3] ,
    out,
    \gic0.gc0.count_reg[2] ,
    \gic0.gc0.count_d2_reg[3] ,
    wr_clk,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ,
    rd_clk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ,
    D);
  output ram_empty_fb_i_reg;
  output ram_full_i;
  output [0:0]ram_full_fb_i_reg;
  input rd_en;
  input p_2_out;
  input [3:0]Q;
  input [3:0]\gc0.count_reg[3] ;
  input ram_full_fb_i_reg_0;
  input [3:0]\gic0.gc0.count_d1_reg[3] ;
  input out;
  input [2:0]\gic0.gc0.count_reg[2] ;
  input [3:0]\gic0.gc0.count_d2_reg[3] ;
  input wr_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  input rd_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  input [2:0]D;

  wire [2:0]D;
  wire [3:0]Q;
  wire [3:0]\gc0.count_reg[3] ;
  wire [3:0]\gic0.gc0.count_d1_reg[3] ;
  wire [3:0]\gic0.gc0.count_d2_reg[3] ;
  wire [2:0]\gic0.gc0.count_reg[2] ;
  wire \gsync_stage[2].wr_stg_inst_n_4 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  wire out;
  wire [2:0]p_0_in;
  wire p_0_in0_inferred__2_n_0;
  wire p_0_in0_inferred__3_n_0;
  wire [2:0]p_0_in2_out;
  wire [3:0]p_0_out;
  wire [3:0]p_1_out;
  wire [3:0]p_22_out;
  wire [2:0]p_23_out;
  wire p_2_out;
  wire [3:0]p_2_out_0;
  wire [3:0]p_3_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_i_2_n_0;
  wire ram_empty_i_i_3_n_0;
  wire ram_empty_i_i_4_n_0;
  wire ram_empty_i_i_5_n_0;
  wire [0:0]ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire ram_full_i;
  wire ram_full_i_i_2_n_0;
  wire ram_full_i_i_4_n_0;
  wire rd_clk;
  wire rd_en;
  wire [3:0]rd_pntr_gc;
  wire wr_clk;
  wire [3:0]wr_pntr_gc;

  _xilinx_top__synchronizer_ff \gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q(wr_pntr_gc),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .rd_clk(rd_clk));
  _xilinx_top__synchronizer_ff_35 \gsync_stage[1].wr_stg_inst 
       (.D(p_2_out_0),
        .Q(rd_pntr_gc),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] (\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .wr_clk(wr_clk));
  _xilinx_top__synchronizer_ff_36 \gsync_stage[2].rd_stg_inst 
       (.D(p_0_in[2]),
        .\Q_reg_reg[3]_0 (p_3_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .out(p_1_out),
        .rd_clk(rd_clk));
  _xilinx_top__synchronizer_ff_37 \gsync_stage[2].wr_stg_inst 
       (.D(\gsync_stage[2].wr_stg_inst_n_4 ),
        .\Q_reg_reg[3]_0 (p_2_out_0),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] (\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .out(p_0_out),
        .wr_clk(wr_clk));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_0_in0
       (.I0(p_1_out[1]),
        .I1(p_1_out[0]),
        .I2(p_1_out[3]),
        .I3(p_1_out[2]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h96)) 
    p_0_in0_inferred__0
       (.I0(p_1_out[2]),
        .I1(p_1_out[1]),
        .I2(p_1_out[3]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_0_in0_inferred__2
       (.I0(p_0_out[1]),
        .I1(p_0_out[0]),
        .I2(p_0_out[3]),
        .I3(p_0_out[2]),
        .O(p_0_in0_inferred__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    p_0_in0_inferred__3
       (.I0(p_0_out[2]),
        .I1(p_0_out[1]),
        .I2(p_0_out[3]),
        .O(p_0_in0_inferred__3_n_0));
  LUT6 #(
    .INIT(64'h11111111111111F1)) 
    ram_empty_i_i_1
       (.I0(ram_empty_i_i_2_n_0),
        .I1(ram_empty_i_i_3_n_0),
        .I2(rd_en),
        .I3(p_2_out),
        .I4(ram_empty_i_i_4_n_0),
        .I5(ram_empty_i_i_5_n_0),
        .O(ram_empty_fb_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_2
       (.I0(p_22_out[1]),
        .I1(Q[1]),
        .I2(p_22_out[0]),
        .I3(Q[0]),
        .O(ram_empty_i_i_2_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_3
       (.I0(p_22_out[2]),
        .I1(Q[2]),
        .I2(p_22_out[3]),
        .I3(Q[3]),
        .O(ram_empty_i_i_3_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_4
       (.I0(p_22_out[2]),
        .I1(\gc0.count_reg[3] [2]),
        .I2(p_22_out[3]),
        .I3(\gc0.count_reg[3] [3]),
        .O(ram_empty_i_i_4_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_5
       (.I0(p_22_out[1]),
        .I1(\gc0.count_reg[3] [1]),
        .I2(p_22_out[0]),
        .I3(\gc0.count_reg[3] [0]),
        .O(ram_empty_i_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000F88F00008888)) 
    ram_full_i_i_1
       (.I0(ram_full_i_i_2_n_0),
        .I1(ram_full_fb_i_reg_0),
        .I2(\gic0.gc0.count_d1_reg[3] [3]),
        .I3(ram_full_fb_i_reg),
        .I4(out),
        .I5(ram_full_i_i_4_n_0),
        .O(ram_full_i));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_i_i_2
       (.I0(p_23_out[2]),
        .I1(\gic0.gc0.count_reg[2] [2]),
        .I2(p_23_out[1]),
        .I3(\gic0.gc0.count_reg[2] [1]),
        .I4(\gic0.gc0.count_reg[2] [0]),
        .I5(p_23_out[0]),
        .O(ram_full_i_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_i_i_4
       (.I0(p_23_out[2]),
        .I1(\gic0.gc0.count_d1_reg[3] [2]),
        .I2(p_23_out[1]),
        .I3(\gic0.gc0.count_d1_reg[3] [1]),
        .I4(\gic0.gc0.count_d1_reg[3] [0]),
        .I5(p_23_out[0]),
        .O(ram_full_i_i_4_n_0));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in0_inferred__2_n_0),
        .Q(p_23_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in0_inferred__3_n_0),
        .Q(p_23_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gsync_stage[2].wr_stg_inst_n_4 ),
        .Q(p_23_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_out[3]),
        .Q(ram_full_fb_i_reg));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[0]),
        .Q(rd_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[1]),
        .Q(rd_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[2]),
        .Q(rd_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(rd_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[0]),
        .Q(p_22_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[1]),
        .Q(p_22_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[2]),
        .Q(p_22_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_1_out[3]),
        .Q(p_22_out[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[3] [0]),
        .I1(\gic0.gc0.count_d2_reg[3] [1]),
        .O(p_0_in2_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[3] [1]),
        .I1(\gic0.gc0.count_d2_reg[3] [2]),
        .O(p_0_in2_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[3] [2]),
        .I1(\gic0.gc0.count_d2_reg[3] [3]),
        .O(p_0_in2_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in2_out[0]),
        .Q(wr_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in2_out[1]),
        .Q(wr_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in2_out[2]),
        .Q(wr_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gic0.gc0.count_d2_reg[3] [3]),
        .Q(wr_pntr_gc[3]));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module _xilinx_top__clk_x_pntrs__parameterized0
   (WR_PNTR_RD,
    RD_PNTR_WR,
    p_0_in10_out,
    wr_clk,
    Q,
    rd_clk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ,
    I15);
  output [11:0]WR_PNTR_RD;
  output [11:0]RD_PNTR_WR;
  input [11:0]p_0_in10_out;
  input wr_clk;
  input [0:0]Q;
  input rd_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  input [11:0]I15;

  wire [11:0]I15;
  wire [0:0]Q;
  wire [11:0]RD_PNTR_WR;
  wire [11:0]WR_PNTR_RD;
  wire \gsync_stage[2].wr_stg_inst_n_1 ;
  wire \gsync_stage[2].wr_stg_inst_n_10 ;
  wire \gsync_stage[2].wr_stg_inst_n_11 ;
  wire \gsync_stage[2].wr_stg_inst_n_2 ;
  wire \gsync_stage[2].wr_stg_inst_n_3 ;
  wire \gsync_stage[2].wr_stg_inst_n_4 ;
  wire \gsync_stage[2].wr_stg_inst_n_5 ;
  wire \gsync_stage[2].wr_stg_inst_n_6 ;
  wire \gsync_stage[2].wr_stg_inst_n_7 ;
  wire \gsync_stage[2].wr_stg_inst_n_8 ;
  wire \gsync_stage[2].wr_stg_inst_n_9 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire [10:0]p_0_in;
  wire [11:0]p_0_in10_out;
  wire [11:11]p_0_out;
  wire [11:11]p_1_out;
  wire [11:0]p_2_out;
  wire [11:0]p_3_out;
  wire rd_clk;
  wire [11:0]rd_pntr_gc;
  wire wr_clk;
  wire [11:0]wr_pntr_gc;

  _xilinx_top__synchronizer_ff__parameterized0 \gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q(wr_pntr_gc),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .rd_clk(rd_clk));
  _xilinx_top__synchronizer_ff__parameterized1 \gsync_stage[1].wr_stg_inst 
       (.D(p_2_out),
        .Q(rd_pntr_gc),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] (Q),
        .wr_clk(wr_clk));
  _xilinx_top__synchronizer_ff__parameterized2 \gsync_stage[2].rd_stg_inst 
       (.D(p_3_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .out(p_1_out),
        .rd_clk(rd_clk),
        .\wr_pntr_bin_reg[10] (p_0_in));
  _xilinx_top__synchronizer_ff__parameterized3 \gsync_stage[2].wr_stg_inst 
       (.D(p_2_out),
        .Q(Q),
        .out(p_0_out),
        .\rd_pntr_bin_reg[10] ({\gsync_stage[2].wr_stg_inst_n_1 ,\gsync_stage[2].wr_stg_inst_n_2 ,\gsync_stage[2].wr_stg_inst_n_3 ,\gsync_stage[2].wr_stg_inst_n_4 ,\gsync_stage[2].wr_stg_inst_n_5 ,\gsync_stage[2].wr_stg_inst_n_6 ,\gsync_stage[2].wr_stg_inst_n_7 ,\gsync_stage[2].wr_stg_inst_n_8 ,\gsync_stage[2].wr_stg_inst_n_9 ,\gsync_stage[2].wr_stg_inst_n_10 ,\gsync_stage[2].wr_stg_inst_n_11 }),
        .wr_clk(wr_clk));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\gsync_stage[2].wr_stg_inst_n_11 ),
        .Q(RD_PNTR_WR[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\gsync_stage[2].wr_stg_inst_n_1 ),
        .Q(RD_PNTR_WR[10]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[11] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(p_0_out),
        .Q(RD_PNTR_WR[11]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\gsync_stage[2].wr_stg_inst_n_10 ),
        .Q(RD_PNTR_WR[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\gsync_stage[2].wr_stg_inst_n_9 ),
        .Q(RD_PNTR_WR[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\gsync_stage[2].wr_stg_inst_n_8 ),
        .Q(RD_PNTR_WR[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\gsync_stage[2].wr_stg_inst_n_7 ),
        .Q(RD_PNTR_WR[4]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\gsync_stage[2].wr_stg_inst_n_6 ),
        .Q(RD_PNTR_WR[5]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\gsync_stage[2].wr_stg_inst_n_5 ),
        .Q(RD_PNTR_WR[6]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\gsync_stage[2].wr_stg_inst_n_4 ),
        .Q(RD_PNTR_WR[7]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\gsync_stage[2].wr_stg_inst_n_3 ),
        .Q(RD_PNTR_WR[8]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\gsync_stage[2].wr_stg_inst_n_2 ),
        .Q(RD_PNTR_WR[9]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(I15[0]),
        .Q(rd_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[10] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(I15[10]),
        .Q(rd_pntr_gc[10]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[11] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(I15[11]),
        .Q(rd_pntr_gc[11]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(I15[1]),
        .Q(rd_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(I15[2]),
        .Q(rd_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(I15[3]),
        .Q(rd_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(I15[4]),
        .Q(rd_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(I15[5]),
        .Q(rd_pntr_gc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(I15[6]),
        .Q(rd_pntr_gc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(I15[7]),
        .Q(rd_pntr_gc[7]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(I15[8]),
        .Q(rd_pntr_gc[8]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[9] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(I15[9]),
        .Q(rd_pntr_gc[9]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[0]),
        .Q(WR_PNTR_RD[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[10] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[10]),
        .Q(WR_PNTR_RD[10]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[11] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_1_out),
        .Q(WR_PNTR_RD[11]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[1]),
        .Q(WR_PNTR_RD[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[2]),
        .Q(WR_PNTR_RD[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[3]),
        .Q(WR_PNTR_RD[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[4]),
        .Q(WR_PNTR_RD[4]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[5]),
        .Q(WR_PNTR_RD[5]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[6]),
        .Q(WR_PNTR_RD[6]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[7]),
        .Q(WR_PNTR_RD[7]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[8]),
        .Q(WR_PNTR_RD[8]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[9] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[9]),
        .Q(WR_PNTR_RD[9]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(p_0_in10_out[0]),
        .Q(wr_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(p_0_in10_out[10]),
        .Q(wr_pntr_gc[10]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[11] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(p_0_in10_out[11]),
        .Q(wr_pntr_gc[11]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(p_0_in10_out[1]),
        .Q(wr_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(p_0_in10_out[2]),
        .Q(wr_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(p_0_in10_out[3]),
        .Q(wr_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(p_0_in10_out[4]),
        .Q(wr_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(p_0_in10_out[5]),
        .Q(wr_pntr_gc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(p_0_in10_out[6]),
        .Q(wr_pntr_gc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(p_0_in10_out[7]),
        .Q(wr_pntr_gc[7]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(p_0_in10_out[8]),
        .Q(wr_pntr_gc[8]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(p_0_in10_out[9]),
        .Q(wr_pntr_gc[9]));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module _xilinx_top__clk_x_pntrs__parameterized0_7
   (ram_empty_fb_i_reg,
    ram_full_i_reg,
    D,
    wr_clk,
    Q,
    rd_clk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ,
    \gc0.count_d1_reg[11] );
  output [11:0]ram_empty_fb_i_reg;
  output [11:0]ram_full_i_reg;
  input [11:0]D;
  input wr_clk;
  input [0:0]Q;
  input rd_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  input [11:0]\gc0.count_d1_reg[11] ;

  wire [11:0]D;
  wire [0:0]Q;
  wire [11:0]\gc0.count_d1_reg[11] ;
  wire \gsync_stage[2].wr_stg_inst_n_1 ;
  wire \gsync_stage[2].wr_stg_inst_n_10 ;
  wire \gsync_stage[2].wr_stg_inst_n_11 ;
  wire \gsync_stage[2].wr_stg_inst_n_2 ;
  wire \gsync_stage[2].wr_stg_inst_n_3 ;
  wire \gsync_stage[2].wr_stg_inst_n_4 ;
  wire \gsync_stage[2].wr_stg_inst_n_5 ;
  wire \gsync_stage[2].wr_stg_inst_n_6 ;
  wire \gsync_stage[2].wr_stg_inst_n_7 ;
  wire \gsync_stage[2].wr_stg_inst_n_8 ;
  wire \gsync_stage[2].wr_stg_inst_n_9 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire [10:0]p_0_in;
  wire [11:11]p_0_out;
  wire [11:11]p_1_out;
  wire [11:0]p_2_out;
  wire [11:0]p_3_out;
  wire [11:0]ram_empty_fb_i_reg;
  wire [11:0]ram_full_i_reg;
  wire rd_clk;
  wire [11:0]rd_pntr_gc;
  wire wr_clk;
  wire [11:0]wr_pntr_gc;

  _xilinx_top__synchronizer_ff__parameterized0_30 \gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q(wr_pntr_gc),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .rd_clk(rd_clk));
  _xilinx_top__synchronizer_ff__parameterized1_31 \gsync_stage[1].wr_stg_inst 
       (.D(p_2_out),
        .Q(rd_pntr_gc),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] (Q),
        .wr_clk(wr_clk));
  _xilinx_top__synchronizer_ff__parameterized2_32 \gsync_stage[2].rd_stg_inst 
       (.D(p_3_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .out(p_1_out),
        .rd_clk(rd_clk),
        .\wr_pntr_bin_reg[10] (p_0_in));
  _xilinx_top__synchronizer_ff__parameterized3_33 \gsync_stage[2].wr_stg_inst 
       (.D(p_2_out),
        .Q(Q),
        .out(p_0_out),
        .\rd_pntr_bin_reg[10] ({\gsync_stage[2].wr_stg_inst_n_1 ,\gsync_stage[2].wr_stg_inst_n_2 ,\gsync_stage[2].wr_stg_inst_n_3 ,\gsync_stage[2].wr_stg_inst_n_4 ,\gsync_stage[2].wr_stg_inst_n_5 ,\gsync_stage[2].wr_stg_inst_n_6 ,\gsync_stage[2].wr_stg_inst_n_7 ,\gsync_stage[2].wr_stg_inst_n_8 ,\gsync_stage[2].wr_stg_inst_n_9 ,\gsync_stage[2].wr_stg_inst_n_10 ,\gsync_stage[2].wr_stg_inst_n_11 }),
        .wr_clk(wr_clk));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\gsync_stage[2].wr_stg_inst_n_11 ),
        .Q(ram_full_i_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\gsync_stage[2].wr_stg_inst_n_1 ),
        .Q(ram_full_i_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[11] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(p_0_out),
        .Q(ram_full_i_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\gsync_stage[2].wr_stg_inst_n_10 ),
        .Q(ram_full_i_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\gsync_stage[2].wr_stg_inst_n_9 ),
        .Q(ram_full_i_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\gsync_stage[2].wr_stg_inst_n_8 ),
        .Q(ram_full_i_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\gsync_stage[2].wr_stg_inst_n_7 ),
        .Q(ram_full_i_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\gsync_stage[2].wr_stg_inst_n_6 ),
        .Q(ram_full_i_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\gsync_stage[2].wr_stg_inst_n_5 ),
        .Q(ram_full_i_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\gsync_stage[2].wr_stg_inst_n_4 ),
        .Q(ram_full_i_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\gsync_stage[2].wr_stg_inst_n_3 ),
        .Q(ram_full_i_reg[8]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\gsync_stage[2].wr_stg_inst_n_2 ),
        .Q(ram_full_i_reg[9]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[11] [0]),
        .Q(rd_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[10] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[11] [10]),
        .Q(rd_pntr_gc[10]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[11] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[11] [11]),
        .Q(rd_pntr_gc[11]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[11] [1]),
        .Q(rd_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[11] [2]),
        .Q(rd_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[11] [3]),
        .Q(rd_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[11] [4]),
        .Q(rd_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[11] [5]),
        .Q(rd_pntr_gc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[11] [6]),
        .Q(rd_pntr_gc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[11] [7]),
        .Q(rd_pntr_gc[7]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[11] [8]),
        .Q(rd_pntr_gc[8]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[9] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[11] [9]),
        .Q(rd_pntr_gc[9]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[0]),
        .Q(ram_empty_fb_i_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[10] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[10]),
        .Q(ram_empty_fb_i_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[11] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_1_out),
        .Q(ram_empty_fb_i_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[1]),
        .Q(ram_empty_fb_i_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[2]),
        .Q(ram_empty_fb_i_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[3]),
        .Q(ram_empty_fb_i_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[4]),
        .Q(ram_empty_fb_i_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[5]),
        .Q(ram_empty_fb_i_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[6]),
        .Q(ram_empty_fb_i_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[7]),
        .Q(ram_empty_fb_i_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[8]),
        .Q(ram_empty_fb_i_reg[8]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[9] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[9]),
        .Q(ram_empty_fb_i_reg[9]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[0]),
        .Q(wr_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[10]),
        .Q(wr_pntr_gc[10]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[11] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[11]),
        .Q(wr_pntr_gc[11]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[1]),
        .Q(wr_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[2]),
        .Q(wr_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[3]),
        .Q(wr_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[4]),
        .Q(wr_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[5]),
        .Q(wr_pntr_gc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[6]),
        .Q(wr_pntr_gc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[7]),
        .Q(wr_pntr_gc[7]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[8]),
        .Q(wr_pntr_gc[8]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[9]),
        .Q(wr_pntr_gc[9]));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module _xilinx_top__compare__parameterized0
   (comp0,
    WR_PNTR_RD,
    \gc0.count_d1_reg[11] );
  output comp0;
  input [11:0]WR_PNTR_RD;
  input [11:0]\gc0.count_d1_reg[11] ;

  wire CI;
  wire [11:0]WR_PNTR_RD;
  wire comp0;
  wire [11:0]\gc0.count_d1_reg[11] ;
  wire \gmux.gm[1].gms.ms_n_0 ;
  wire \gmux.gm[2].gms.ms_n_0 ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire \gmux.gm[4].gms.ms_n_0 ;
  wire [5:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\gmux.gm[2].gms.ms_n_0 ,\gmux.gm[1].gms.ms_n_0 ,CI}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(WR_PNTR_RD[0]),
        .I1(\gc0.count_d1_reg[11] [0]),
        .I2(WR_PNTR_RD[1]),
        .I3(\gc0.count_d1_reg[11] [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(WR_PNTR_RD[2]),
        .I1(\gc0.count_d1_reg[11] [2]),
        .I2(WR_PNTR_RD[3]),
        .I3(\gc0.count_d1_reg[11] [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(WR_PNTR_RD[4]),
        .I1(\gc0.count_d1_reg[11] [4]),
        .I2(WR_PNTR_RD[5]),
        .I3(\gc0.count_d1_reg[11] [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(WR_PNTR_RD[6]),
        .I1(\gc0.count_d1_reg[11] [6]),
        .I2(WR_PNTR_RD[7]),
        .I3(\gc0.count_d1_reg[11] [7]),
        .O(v1_reg[3]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp0,\gmux.gm[4].gms.ms_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],v1_reg[5:4]}));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(WR_PNTR_RD[8]),
        .I1(\gc0.count_d1_reg[11] [8]),
        .I2(WR_PNTR_RD[9]),
        .I3(\gc0.count_d1_reg[11] [9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(WR_PNTR_RD[10]),
        .I1(\gc0.count_d1_reg[11] [10]),
        .I2(WR_PNTR_RD[11]),
        .I3(\gc0.count_d1_reg[11] [11]),
        .O(v1_reg[5]));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module _xilinx_top__compare__parameterized0_28
   (comp0,
    \wr_pntr_bin_reg[11] ,
    \gc0.count_d1_reg[11] );
  output comp0;
  input [11:0]\wr_pntr_bin_reg[11] ;
  input [11:0]\gc0.count_d1_reg[11] ;

  wire CI;
  wire comp0;
  wire [11:0]\gc0.count_d1_reg[11] ;
  wire \gmux.gm[1].gms.ms_n_0 ;
  wire \gmux.gm[2].gms.ms_n_0 ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire \gmux.gm[4].gms.ms_n_0 ;
  wire [5:0]v1_reg;
  wire [11:0]\wr_pntr_bin_reg[11] ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\gmux.gm[2].gms.ms_n_0 ,\gmux.gm[1].gms.ms_n_0 ,CI}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(\wr_pntr_bin_reg[11] [0]),
        .I1(\gc0.count_d1_reg[11] [0]),
        .I2(\wr_pntr_bin_reg[11] [1]),
        .I3(\gc0.count_d1_reg[11] [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(\wr_pntr_bin_reg[11] [2]),
        .I1(\gc0.count_d1_reg[11] [2]),
        .I2(\wr_pntr_bin_reg[11] [3]),
        .I3(\gc0.count_d1_reg[11] [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(\wr_pntr_bin_reg[11] [4]),
        .I1(\gc0.count_d1_reg[11] [4]),
        .I2(\wr_pntr_bin_reg[11] [5]),
        .I3(\gc0.count_d1_reg[11] [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(\wr_pntr_bin_reg[11] [6]),
        .I1(\gc0.count_d1_reg[11] [6]),
        .I2(\wr_pntr_bin_reg[11] [7]),
        .I3(\gc0.count_d1_reg[11] [7]),
        .O(v1_reg[3]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp0,\gmux.gm[4].gms.ms_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],v1_reg[5:4]}));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(\wr_pntr_bin_reg[11] [8]),
        .I1(\gc0.count_d1_reg[11] [8]),
        .I2(\wr_pntr_bin_reg[11] [9]),
        .I3(\gc0.count_d1_reg[11] [9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(\wr_pntr_bin_reg[11] [10]),
        .I1(\gc0.count_d1_reg[11] [10]),
        .I2(\wr_pntr_bin_reg[11] [11]),
        .I3(\gc0.count_d1_reg[11] [11]),
        .O(v1_reg[5]));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module _xilinx_top__compare__parameterized1
   (comp1,
    WR_PNTR_RD,
    D);
  output comp1;
  input [11:0]WR_PNTR_RD;
  input [11:0]D;

  wire CI;
  wire [11:0]D;
  wire [11:0]WR_PNTR_RD;
  wire comp1;
  wire \gmux.gm[1].gms.ms_n_0 ;
  wire \gmux.gm[2].gms.ms_n_0 ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire \gmux.gm[4].gms.ms_n_0 ;
  wire [5:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\gmux.gm[2].gms.ms_n_0 ,\gmux.gm[1].gms.ms_n_0 ,CI}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(WR_PNTR_RD[0]),
        .I1(D[0]),
        .I2(WR_PNTR_RD[1]),
        .I3(D[1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(WR_PNTR_RD[2]),
        .I1(D[2]),
        .I2(WR_PNTR_RD[3]),
        .I3(D[3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(WR_PNTR_RD[4]),
        .I1(D[4]),
        .I2(WR_PNTR_RD[5]),
        .I3(D[5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(WR_PNTR_RD[6]),
        .I1(D[6]),
        .I2(WR_PNTR_RD[7]),
        .I3(D[7]),
        .O(v1_reg[3]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp1,\gmux.gm[4].gms.ms_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],v1_reg[5:4]}));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(WR_PNTR_RD[8]),
        .I1(D[8]),
        .I2(WR_PNTR_RD[9]),
        .I3(D[9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(WR_PNTR_RD[10]),
        .I1(D[10]),
        .I2(WR_PNTR_RD[11]),
        .I3(D[11]),
        .O(v1_reg[5]));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module _xilinx_top__compare__parameterized1_29
   (comp1,
    \wr_pntr_bin_reg[11] ,
    D);
  output comp1;
  input [11:0]\wr_pntr_bin_reg[11] ;
  input [11:0]D;

  wire CI;
  wire [11:0]D;
  wire comp1;
  wire \gmux.gm[1].gms.ms_n_0 ;
  wire \gmux.gm[2].gms.ms_n_0 ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire \gmux.gm[4].gms.ms_n_0 ;
  wire [5:0]v1_reg;
  wire [11:0]\wr_pntr_bin_reg[11] ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\gmux.gm[2].gms.ms_n_0 ,\gmux.gm[1].gms.ms_n_0 ,CI}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(\wr_pntr_bin_reg[11] [0]),
        .I1(D[0]),
        .I2(\wr_pntr_bin_reg[11] [1]),
        .I3(D[1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(\wr_pntr_bin_reg[11] [2]),
        .I1(D[2]),
        .I2(\wr_pntr_bin_reg[11] [3]),
        .I3(D[3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(\wr_pntr_bin_reg[11] [4]),
        .I1(D[4]),
        .I2(\wr_pntr_bin_reg[11] [5]),
        .I3(D[5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(\wr_pntr_bin_reg[11] [6]),
        .I1(D[6]),
        .I2(\wr_pntr_bin_reg[11] [7]),
        .I3(D[7]),
        .O(v1_reg[3]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp1,\gmux.gm[4].gms.ms_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],v1_reg[5:4]}));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(\wr_pntr_bin_reg[11] [8]),
        .I1(D[8]),
        .I2(\wr_pntr_bin_reg[11] [9]),
        .I3(D[9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(\wr_pntr_bin_reg[11] [10]),
        .I1(D[10]),
        .I2(\wr_pntr_bin_reg[11] [11]),
        .I3(D[11]),
        .O(v1_reg[5]));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module _xilinx_top__compare__parameterized2
   (comp1,
    Q,
    RD_PNTR_WR);
  output comp1;
  input [11:0]Q;
  input [11:0]RD_PNTR_WR;

  wire CI;
  wire [11:0]Q;
  wire [11:0]RD_PNTR_WR;
  wire comp1;
  wire \gmux.gm[1].gms.ms_n_0 ;
  wire \gmux.gm[2].gms.ms_n_0 ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire \gmux.gm[4].gms.ms_n_0 ;
  wire [5:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\gmux.gm[2].gms.ms_n_0 ,\gmux.gm[1].gms.ms_n_0 ,CI}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(Q[0]),
        .I1(RD_PNTR_WR[0]),
        .I2(Q[1]),
        .I3(RD_PNTR_WR[1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(Q[2]),
        .I1(RD_PNTR_WR[2]),
        .I2(Q[3]),
        .I3(RD_PNTR_WR[3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(Q[4]),
        .I1(RD_PNTR_WR[4]),
        .I2(Q[5]),
        .I3(RD_PNTR_WR[5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(Q[6]),
        .I1(RD_PNTR_WR[6]),
        .I2(Q[7]),
        .I3(RD_PNTR_WR[7]),
        .O(v1_reg[3]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp1,\gmux.gm[4].gms.ms_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],v1_reg[5:4]}));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(Q[8]),
        .I1(RD_PNTR_WR[8]),
        .I2(Q[9]),
        .I3(RD_PNTR_WR[9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(Q[10]),
        .I1(RD_PNTR_WR[10]),
        .I2(Q[11]),
        .I3(RD_PNTR_WR[11]),
        .O(v1_reg[5]));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module _xilinx_top__compare__parameterized2_24
   (comp1,
    Q,
    \rd_pntr_bin_reg[11] );
  output comp1;
  input [11:0]Q;
  input [11:0]\rd_pntr_bin_reg[11] ;

  wire CI;
  wire [11:0]Q;
  wire comp1;
  wire \gmux.gm[1].gms.ms_n_0 ;
  wire \gmux.gm[2].gms.ms_n_0 ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire \gmux.gm[4].gms.ms_n_0 ;
  wire [11:0]\rd_pntr_bin_reg[11] ;
  wire [5:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\gmux.gm[2].gms.ms_n_0 ,\gmux.gm[1].gms.ms_n_0 ,CI}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(Q[0]),
        .I1(\rd_pntr_bin_reg[11] [0]),
        .I2(Q[1]),
        .I3(\rd_pntr_bin_reg[11] [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(Q[2]),
        .I1(\rd_pntr_bin_reg[11] [2]),
        .I2(Q[3]),
        .I3(\rd_pntr_bin_reg[11] [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(Q[4]),
        .I1(\rd_pntr_bin_reg[11] [4]),
        .I2(Q[5]),
        .I3(\rd_pntr_bin_reg[11] [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(Q[6]),
        .I1(\rd_pntr_bin_reg[11] [6]),
        .I2(Q[7]),
        .I3(\rd_pntr_bin_reg[11] [7]),
        .O(v1_reg[3]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp1,\gmux.gm[4].gms.ms_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],v1_reg[5:4]}));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(Q[8]),
        .I1(\rd_pntr_bin_reg[11] [8]),
        .I2(Q[9]),
        .I3(\rd_pntr_bin_reg[11] [9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(Q[10]),
        .I1(\rd_pntr_bin_reg[11] [10]),
        .I2(Q[11]),
        .I3(\rd_pntr_bin_reg[11] [11]),
        .O(v1_reg[5]));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module _xilinx_top__compare__parameterized3
   (comp2,
    D,
    RD_PNTR_WR);
  output comp2;
  input [11:0]D;
  input [11:0]RD_PNTR_WR;

  wire CI;
  wire [11:0]D;
  wire [11:0]RD_PNTR_WR;
  wire comp2;
  wire \gmux.gm[1].gms.ms_n_0 ;
  wire \gmux.gm[2].gms.ms_n_0 ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire \gmux.gm[4].gms.ms_n_0 ;
  wire [5:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\gmux.gm[2].gms.ms_n_0 ,\gmux.gm[1].gms.ms_n_0 ,CI}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(D[0]),
        .I1(RD_PNTR_WR[0]),
        .I2(D[1]),
        .I3(RD_PNTR_WR[1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(D[2]),
        .I1(RD_PNTR_WR[2]),
        .I2(D[3]),
        .I3(RD_PNTR_WR[3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(D[4]),
        .I1(RD_PNTR_WR[4]),
        .I2(D[5]),
        .I3(RD_PNTR_WR[5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(D[6]),
        .I1(RD_PNTR_WR[6]),
        .I2(D[7]),
        .I3(RD_PNTR_WR[7]),
        .O(v1_reg[3]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp2,\gmux.gm[4].gms.ms_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],v1_reg[5:4]}));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(D[8]),
        .I1(RD_PNTR_WR[8]),
        .I2(D[9]),
        .I3(RD_PNTR_WR[9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(D[10]),
        .I1(RD_PNTR_WR[10]),
        .I2(D[11]),
        .I3(RD_PNTR_WR[11]),
        .O(v1_reg[5]));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module _xilinx_top__compare__parameterized3_25
   (comp2,
    D,
    \rd_pntr_bin_reg[11] );
  output comp2;
  input [11:0]D;
  input [11:0]\rd_pntr_bin_reg[11] ;

  wire CI;
  wire [11:0]D;
  wire comp2;
  wire \gmux.gm[1].gms.ms_n_0 ;
  wire \gmux.gm[2].gms.ms_n_0 ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire \gmux.gm[4].gms.ms_n_0 ;
  wire [11:0]\rd_pntr_bin_reg[11] ;
  wire [5:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\gmux.gm[2].gms.ms_n_0 ,\gmux.gm[1].gms.ms_n_0 ,CI}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(D[0]),
        .I1(\rd_pntr_bin_reg[11] [0]),
        .I2(D[1]),
        .I3(\rd_pntr_bin_reg[11] [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(D[2]),
        .I1(\rd_pntr_bin_reg[11] [2]),
        .I2(D[3]),
        .I3(\rd_pntr_bin_reg[11] [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(D[4]),
        .I1(\rd_pntr_bin_reg[11] [4]),
        .I2(D[5]),
        .I3(\rd_pntr_bin_reg[11] [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(D[6]),
        .I1(\rd_pntr_bin_reg[11] [6]),
        .I2(D[7]),
        .I3(\rd_pntr_bin_reg[11] [7]),
        .O(v1_reg[3]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp2,\gmux.gm[4].gms.ms_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],v1_reg[5:4]}));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(D[8]),
        .I1(\rd_pntr_bin_reg[11] [8]),
        .I2(D[9]),
        .I3(\rd_pntr_bin_reg[11] [9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(D[10]),
        .I1(\rd_pntr_bin_reg[11] [10]),
        .I2(D[11]),
        .I3(\rd_pntr_bin_reg[11] [11]),
        .O(v1_reg[5]));
endmodule

module _xilinx_top__fifo_generator_ramfifo
   (dout,
    empty,
    full,
    rd_en,
    wr_en,
    rd_clk,
    wr_clk,
    din,
    rst);
  output [3:0]dout;
  output empty;
  output full;
  input rd_en;
  input wr_en;
  input rd_clk;
  input wr_clk;
  input [3:0]din;
  input rst;

  wire RD_RST;
  wire [3:0]din;
  wire [3:0]dout;
  wire empty;
  wire full;
  wire \gntv_or_sync_fifo.gcx.clkx_n_0 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_8 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_5 ;
  wire \gwas.wsts/ram_full_i ;
  wire [3:0]p_0_out;
  wire [3:0]p_12_out;
  wire [3:0]p_13_out;
  wire p_18_out;
  wire [3:3]p_23_out;
  wire p_2_out;
  wire rd_clk;
  wire rd_en;
  wire [3:0]rd_pntr_plus1;
  wire [0:0]rd_rst_i;
  wire rst;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire rstblk_n_3;
  wire tmp_ram_rd_en;
  wire wr_clk;
  wire wr_en;
  wire [2:0]wr_pntr_plus2;
  wire [2:0]wr_rst_reg;

  _xilinx_top__clk_x_pntrs \gntv_or_sync_fifo.gcx.clkx 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_6 ,\gntv_or_sync_fifo.gl0.rd_n_7 ,\gntv_or_sync_fifo.gl0.rd_n_8 }),
        .Q(p_0_out),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gic0.gc0.count_d1_reg[3] (p_13_out),
        .\gic0.gc0.count_d2_reg[3] (p_12_out),
        .\gic0.gc0.count_reg[2] (wr_pntr_plus2),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (RD_RST),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] (wr_rst_reg[0]),
        .out(rst_full_gen_i),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .ram_full_fb_i_reg(p_23_out),
        .ram_full_fb_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_5 ),
        .ram_full_i(\gwas.wsts/ram_full_i ),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  _xilinx_top__rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_6 ,\gntv_or_sync_fifo.gl0.rd_n_7 ,\gntv_or_sync_fifo.gl0.rd_n_8 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_0_out),
        .Q({rstblk_n_3,rd_rst_i}),
        .empty(empty),
        .\gc0.count_d1_reg[3] (rd_pntr_plus1),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  _xilinx_top__wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_12_out),
        .E(p_18_out),
        .Q(wr_pntr_plus2),
        .full(full),
        .\gic0.gc0.count_d2_reg[3] (p_13_out),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] (wr_rst_reg[2]),
        .out(rst_full_ff_i),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_5 ),
        .ram_full_i(\gwas.wsts/ram_full_i ),
        .\rd_pntr_bin_reg[3] (p_23_out),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  _xilinx_top__memory \gntv_or_sync_fifo.mem 
       (.E(p_18_out),
        .Q(rd_rst_i),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[3] (p_0_out),
        .\gic0.gc0.count_d2_reg[3] (p_12_out),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
  _xilinx_top__reset_blk_ramfifo_34 rstblk
       (.Q({rstblk_n_3,RD_RST,rd_rst_i}),
        .\gic0.gc0.count_reg[0] ({wr_rst_reg[2],wr_rst_reg[0]}),
        .out(rst_full_ff_i),
        .p_2_out(p_2_out),
        .ram_full_fb_i_reg(rst_full_gen_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module _xilinx_top__fifo_generator_ramfifo__parameterized0
   (dout,
    empty,
    full,
    rd_en,
    wr_en,
    wr_clk,
    rd_clk,
    din,
    rst);
  output [23:0]dout;
  output empty;
  output full;
  input rd_en;
  input wr_en;
  input wr_clk;
  input rd_clk;
  input [23:0]din;
  input rst;

  wire RD_RST;
  wire RST;
  wire [23:0]din;
  wire [23:0]dout;
  wire empty;
  wire full;
  wire \gntv_or_sync_fifo.gl0.rd_n_14 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_15 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_16 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_17 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_18 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_19 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_20 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_21 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_22 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_23 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_24 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_1 ;
  wire [10:0]p_0_in10_out;
  wire [11:0]p_0_out;
  wire [11:0]p_12_out;
  wire [11:0]p_22_out;
  wire [11:0]p_23_out;
  wire p_2_out;
  wire rd_clk;
  wire rd_en;
  wire [1:0]rd_rst_i;
  wire rst;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire tmp_ram_rd_en;
  wire wr_clk;
  wire wr_en;
  wire [0:0]wr_rst_i;

  _xilinx_top__clk_x_pntrs__parameterized0 \gntv_or_sync_fifo.gcx.clkx 
       (.I15({p_0_out[11],\gntv_or_sync_fifo.gl0.rd_n_14 ,\gntv_or_sync_fifo.gl0.rd_n_15 ,\gntv_or_sync_fifo.gl0.rd_n_16 ,\gntv_or_sync_fifo.gl0.rd_n_17 ,\gntv_or_sync_fifo.gl0.rd_n_18 ,\gntv_or_sync_fifo.gl0.rd_n_19 ,\gntv_or_sync_fifo.gl0.rd_n_20 ,\gntv_or_sync_fifo.gl0.rd_n_21 ,\gntv_or_sync_fifo.gl0.rd_n_22 ,\gntv_or_sync_fifo.gl0.rd_n_23 ,\gntv_or_sync_fifo.gl0.rd_n_24 }),
        .Q(wr_rst_i),
        .RD_PNTR_WR(p_23_out),
        .WR_PNTR_RD(p_22_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (rd_rst_i[1]),
        .p_0_in10_out({p_12_out[11],p_0_in10_out}),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  _xilinx_top__rd_logic__parameterized0 \gntv_or_sync_fifo.gl0.rd 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (p_0_out),
        .I15({\gntv_or_sync_fifo.gl0.rd_n_14 ,\gntv_or_sync_fifo.gl0.rd_n_15 ,\gntv_or_sync_fifo.gl0.rd_n_16 ,\gntv_or_sync_fifo.gl0.rd_n_17 ,\gntv_or_sync_fifo.gl0.rd_n_18 ,\gntv_or_sync_fifo.gl0.rd_n_19 ,\gntv_or_sync_fifo.gl0.rd_n_20 ,\gntv_or_sync_fifo.gl0.rd_n_21 ,\gntv_or_sync_fifo.gl0.rd_n_22 ,\gntv_or_sync_fifo.gl0.rd_n_23 ,\gntv_or_sync_fifo.gl0.rd_n_24 }),
        .Q({RD_RST,rd_rst_i[0]}),
        .WR_PNTR_RD(p_22_out),
        .empty(empty),
        .p_2_out(p_2_out),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  _xilinx_top__wr_logic__parameterized0 \gntv_or_sync_fifo.gl0.wr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (p_12_out),
        .Q(RST),
        .RD_PNTR_WR(p_23_out),
        .full(full),
        .\gic0.gc0.count_reg[11] (\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_full_gen_i),
        .out(rst_full_ff_i),
        .p_0_in10_out(p_0_in10_out),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  _xilinx_top__memory__parameterized0 \gntv_or_sync_fifo.mem 
       (.Q(rd_rst_i[0]),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[11] (p_0_out),
        .\gic0.gc0.count_d2_reg[11] (p_12_out),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
  _xilinx_top__reset_blk_ramfifo rstblk
       (.Q({RD_RST,rd_rst_i}),
        .\gic0.gc0.count_reg[0] ({RST,wr_rst_i}),
        .out(rst_full_ff_i),
        .p_2_out(p_2_out),
        .ram_full_i_reg(rst_full_gen_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module _xilinx_top__fifo_generator_ramfifo__parameterized0_6
   (dout,
    empty,
    full,
    rd_en,
    wr_en,
    wr_clk,
    rd_clk,
    din,
    rst);
  output [23:0]dout;
  output empty;
  output full;
  input rd_en;
  input wr_en;
  input wr_clk;
  input rd_clk;
  input [23:0]din;
  input rst;

  wire RD_RST;
  wire RST;
  wire [23:0]din;
  wire [23:0]dout;
  wire empty;
  wire full;
  wire \gntv_or_sync_fifo.gl0.rd_n_14 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_15 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_16 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_17 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_18 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_19 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_20 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_21 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_22 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_23 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_24 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_1 ;
  wire [10:0]p_0_in10_out;
  wire [11:0]p_0_out;
  wire [11:0]p_12_out;
  wire [11:0]p_22_out;
  wire [11:0]p_23_out;
  wire p_2_out;
  wire rd_clk;
  wire rd_en;
  wire [1:0]rd_rst_i;
  wire rst;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire tmp_ram_rd_en;
  wire wr_clk;
  wire wr_en;
  wire [0:0]wr_rst_i;

  _xilinx_top__clk_x_pntrs__parameterized0_7 \gntv_or_sync_fifo.gcx.clkx 
       (.D({p_12_out[11],p_0_in10_out}),
        .Q(wr_rst_i),
        .\gc0.count_d1_reg[11] ({p_0_out[11],\gntv_or_sync_fifo.gl0.rd_n_14 ,\gntv_or_sync_fifo.gl0.rd_n_15 ,\gntv_or_sync_fifo.gl0.rd_n_16 ,\gntv_or_sync_fifo.gl0.rd_n_17 ,\gntv_or_sync_fifo.gl0.rd_n_18 ,\gntv_or_sync_fifo.gl0.rd_n_19 ,\gntv_or_sync_fifo.gl0.rd_n_20 ,\gntv_or_sync_fifo.gl0.rd_n_21 ,\gntv_or_sync_fifo.gl0.rd_n_22 ,\gntv_or_sync_fifo.gl0.rd_n_23 ,\gntv_or_sync_fifo.gl0.rd_n_24 }),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (rd_rst_i[1]),
        .ram_empty_fb_i_reg(p_22_out),
        .ram_full_i_reg(p_23_out),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  _xilinx_top__rd_logic__parameterized0_8 \gntv_or_sync_fifo.gl0.rd 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (p_0_out),
        .Q({RD_RST,rd_rst_i[0]}),
        .empty(empty),
        .p_2_out(p_2_out),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\rd_pntr_gc_reg[10] ({\gntv_or_sync_fifo.gl0.rd_n_14 ,\gntv_or_sync_fifo.gl0.rd_n_15 ,\gntv_or_sync_fifo.gl0.rd_n_16 ,\gntv_or_sync_fifo.gl0.rd_n_17 ,\gntv_or_sync_fifo.gl0.rd_n_18 ,\gntv_or_sync_fifo.gl0.rd_n_19 ,\gntv_or_sync_fifo.gl0.rd_n_20 ,\gntv_or_sync_fifo.gl0.rd_n_21 ,\gntv_or_sync_fifo.gl0.rd_n_22 ,\gntv_or_sync_fifo.gl0.rd_n_23 ,\gntv_or_sync_fifo.gl0.rd_n_24 }),
        .\wr_pntr_bin_reg[11] (p_22_out));
  _xilinx_top__wr_logic__parameterized0_9 \gntv_or_sync_fifo.gl0.wr 
       (.D(p_0_in10_out),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (p_12_out),
        .Q(RST),
        .full(full),
        .\gic0.gc0.count_reg[11] (\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_full_gen_i),
        .out(rst_full_ff_i),
        .\rd_pntr_bin_reg[11] (p_23_out),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  _xilinx_top__memory__parameterized0_10 \gntv_or_sync_fifo.mem 
       (.Q(rd_rst_i[0]),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[11] (p_0_out),
        .\gic0.gc0.count_d2_reg[11] (p_12_out),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
  _xilinx_top__reset_blk_ramfifo_11 rstblk
       (.Q({RD_RST,rd_rst_i}),
        .\gic0.gc0.count_reg[0] ({RST,wr_rst_i}),
        .out(rst_full_ff_i),
        .p_2_out(p_2_out),
        .ram_full_i_reg(rst_full_gen_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

module _xilinx_top__fifo_generator_top
   (dout,
    empty,
    full,
    rd_en,
    wr_en,
    rd_clk,
    wr_clk,
    din,
    rst);
  output [3:0]dout;
  output empty;
  output full;
  input rd_en;
  input wr_en;
  input rd_clk;
  input wr_clk;
  input [3:0]din;
  input rst;

  wire [3:0]din;
  wire [3:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;

  _xilinx_top__fifo_generator_ramfifo \grf.rf 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module _xilinx_top__fifo_generator_top__parameterized0
   (dout,
    empty,
    full,
    rd_en,
    wr_en,
    wr_clk,
    rd_clk,
    din,
    rst);
  output [23:0]dout;
  output empty;
  output full;
  input rd_en;
  input wr_en;
  input wr_clk;
  input rd_clk;
  input [23:0]din;
  input rst;

  wire [23:0]din;
  wire [23:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;

  _xilinx_top__fifo_generator_ramfifo__parameterized0 \grf.rf 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module _xilinx_top__fifo_generator_top__parameterized0_5
   (dout,
    empty,
    full,
    rd_en,
    wr_en,
    wr_clk,
    rd_clk,
    din,
    rst);
  output [23:0]dout;
  output empty;
  output full;
  input rd_en;
  input wr_en;
  input wr_clk;
  input rd_clk;
  input [23:0]din;
  input rst;

  wire [23:0]din;
  wire [23:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;

  _xilinx_top__fifo_generator_ramfifo__parameterized0_6 \grf.rf 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "0" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "4" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "4" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "4" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynq" *) (* C_FULL_FLAGS_RST_VAL = "1" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "2" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "1" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "1" *) (* C_PRELOAD_REGS = "0" *) (* C_PRIM_FIFO_TYPE = "512x36" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "13" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "12" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "4" *) 
(* C_RD_DEPTH = "16" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "4" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "0" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "4" *) 
(* C_WR_DEPTH = "16" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "4" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) 
module _xilinx_top__fifo_generator_v13_1_1
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [3:0]din;
  input wr_en;
  input rd_en;
  input [3:0]prog_empty_thresh;
  input [3:0]prog_empty_thresh_assert;
  input [3:0]prog_empty_thresh_negate;
  input [3:0]prog_full_thresh;
  input [3:0]prog_full_thresh_assert;
  input [3:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [3:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [3:0]data_count;
  output [3:0]rd_data_count;
  output [3:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tstrb;
  input [0:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tstrb;
  output [0:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]din;
  wire [3:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  _xilinx_top__fifo_generator_v13_1_1_synth inst_fifo_gen
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "0" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "12" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "24" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "24" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynq" *) (* C_FULL_FLAGS_RST_VAL = "1" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "2" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "1" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "1" *) (* C_PRELOAD_REGS = "0" *) (* C_PRIM_FIFO_TYPE = "4kx9" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "4093" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "4092" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "12" *) 
(* C_RD_DEPTH = "4096" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "12" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "0" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "12" *) 
(* C_WR_DEPTH = "4096" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "12" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_1_1" *) 
module _xilinx_top__fifo_generator_v13_1_1__parameterized1
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [23:0]din;
  input wr_en;
  input rd_en;
  input [11:0]prog_empty_thresh;
  input [11:0]prog_empty_thresh_assert;
  input [11:0]prog_empty_thresh_negate;
  input [11:0]prog_full_thresh;
  input [11:0]prog_full_thresh_assert;
  input [11:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [23:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [11:0]data_count;
  output [11:0]rd_data_count;
  output [11:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tstrb;
  input [0:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tstrb;
  output [0:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire [23:0]din;
  wire [23:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[11] = \<const0> ;
  assign data_count[10] = \<const0> ;
  assign data_count[9] = \<const0> ;
  assign data_count[8] = \<const0> ;
  assign data_count[7] = \<const0> ;
  assign data_count[6] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[11] = \<const0> ;
  assign rd_data_count[10] = \<const0> ;
  assign rd_data_count[9] = \<const0> ;
  assign rd_data_count[8] = \<const0> ;
  assign rd_data_count[7] = \<const0> ;
  assign rd_data_count[6] = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[11] = \<const0> ;
  assign wr_data_count[10] = \<const0> ;
  assign wr_data_count[9] = \<const0> ;
  assign wr_data_count[8] = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  _xilinx_top__fifo_generator_v13_1_1_synth__parameterized0 inst_fifo_gen
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "0" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "12" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "24" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "24" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynq" *) (* C_FULL_FLAGS_RST_VAL = "1" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "2" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "1" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "1" *) (* C_PRELOAD_REGS = "0" *) (* C_PRIM_FIFO_TYPE = "4kx9" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "4093" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "4092" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "12" *) 
(* C_RD_DEPTH = "4096" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "12" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "0" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "12" *) 
(* C_WR_DEPTH = "4096" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "12" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_1_1" *) 
module _xilinx_top__fifo_generator_v13_1_1__parameterized1__2
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [23:0]din;
  input wr_en;
  input rd_en;
  input [11:0]prog_empty_thresh;
  input [11:0]prog_empty_thresh_assert;
  input [11:0]prog_empty_thresh_negate;
  input [11:0]prog_full_thresh;
  input [11:0]prog_full_thresh_assert;
  input [11:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [23:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [11:0]data_count;
  output [11:0]rd_data_count;
  output [11:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tstrb;
  input [0:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tstrb;
  output [0:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire [23:0]din;
  wire [23:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[11] = \<const0> ;
  assign data_count[10] = \<const0> ;
  assign data_count[9] = \<const0> ;
  assign data_count[8] = \<const0> ;
  assign data_count[7] = \<const0> ;
  assign data_count[6] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[11] = \<const0> ;
  assign rd_data_count[10] = \<const0> ;
  assign rd_data_count[9] = \<const0> ;
  assign rd_data_count[8] = \<const0> ;
  assign rd_data_count[7] = \<const0> ;
  assign rd_data_count[6] = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[11] = \<const0> ;
  assign wr_data_count[10] = \<const0> ;
  assign wr_data_count[9] = \<const0> ;
  assign wr_data_count[8] = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  _xilinx_top__fifo_generator_v13_1_1_synth__parameterized0_4 inst_fifo_gen
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

module _xilinx_top__fifo_generator_v13_1_1_synth
   (dout,
    empty,
    full,
    rd_en,
    wr_en,
    rd_clk,
    wr_clk,
    din,
    rst);
  output [3:0]dout;
  output empty;
  output full;
  input rd_en;
  input wr_en;
  input rd_clk;
  input wr_clk;
  input [3:0]din;
  input rst;

  wire [3:0]din;
  wire [3:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;

  _xilinx_top__fifo_generator_top \gconvfifo.rf 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_1_synth" *) 
module _xilinx_top__fifo_generator_v13_1_1_synth__parameterized0
   (dout,
    empty,
    full,
    rd_en,
    wr_en,
    wr_clk,
    rd_clk,
    din,
    rst);
  output [23:0]dout;
  output empty;
  output full;
  input rd_en;
  input wr_en;
  input wr_clk;
  input rd_clk;
  input [23:0]din;
  input rst;

  wire [23:0]din;
  wire [23:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;

  _xilinx_top__fifo_generator_top__parameterized0 \gconvfifo.rf 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_1_synth" *) 
module _xilinx_top__fifo_generator_v13_1_1_synth__parameterized0_4
   (dout,
    empty,
    full,
    rd_en,
    wr_en,
    wr_clk,
    rd_clk,
    din,
    rst);
  output [23:0]dout;
  output empty;
  output full;
  input rd_en;
  input wr_en;
  input wr_clk;
  input rd_clk;
  input [23:0]din;
  input rst;

  wire [23:0]din;
  wire [23:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;

  _xilinx_top__fifo_generator_top__parameterized0_5 \gconvfifo.rf 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

module _xilinx_top__memory
   (dout,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    Q,
    \gc0.count_d1_reg[3] ,
    \gic0.gc0.count_d2_reg[3] ,
    din);
  output [3:0]dout;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]Q;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gic0.gc0.count_d2_reg[3] ;
  input [3:0]din;

  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]din;
  wire [3:0]dout;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gic0.gc0.count_d2_reg[3] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  _xilinx_top__blk_mem_gen_v8_3_3 \gbm.gbmg.gbmga.ngecc.bmg 
       (.E(E),
        .Q(Q),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gic0.gc0.count_d2_reg[3] (\gic0.gc0.count_d2_reg[3] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module _xilinx_top__memory__parameterized0
   (dout,
    wr_clk,
    rd_clk,
    ram_full_fb_i_reg,
    tmp_ram_rd_en,
    Q,
    \gic0.gc0.count_d2_reg[11] ,
    \gc0.count_d1_reg[11] ,
    din);
  output [23:0]dout;
  input wr_clk;
  input rd_clk;
  input ram_full_fb_i_reg;
  input tmp_ram_rd_en;
  input [0:0]Q;
  input [11:0]\gic0.gc0.count_d2_reg[11] ;
  input [11:0]\gc0.count_d1_reg[11] ;
  input [23:0]din;

  wire [0:0]Q;
  wire [23:0]din;
  wire [23:0]dout;
  wire [11:0]\gc0.count_d1_reg[11] ;
  wire [11:0]\gic0.gc0.count_d2_reg[11] ;
  wire ram_full_fb_i_reg;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  _xilinx_top__blk_mem_gen_v8_3_3__parameterized1 \gbm.gbmg.gbmga.ngecc.bmg 
       (.Q(Q),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[11] (\gc0.count_d1_reg[11] ),
        .\gic0.gc0.count_d2_reg[11] (\gic0.gc0.count_d2_reg[11] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module _xilinx_top__memory__parameterized0_10
   (dout,
    wr_clk,
    rd_clk,
    ram_full_fb_i_reg,
    tmp_ram_rd_en,
    Q,
    \gic0.gc0.count_d2_reg[11] ,
    \gc0.count_d1_reg[11] ,
    din);
  output [23:0]dout;
  input wr_clk;
  input rd_clk;
  input ram_full_fb_i_reg;
  input tmp_ram_rd_en;
  input [0:0]Q;
  input [11:0]\gic0.gc0.count_d2_reg[11] ;
  input [11:0]\gc0.count_d1_reg[11] ;
  input [23:0]din;

  wire [0:0]Q;
  wire [23:0]din;
  wire [23:0]dout;
  wire [11:0]\gc0.count_d1_reg[11] ;
  wire [11:0]\gic0.gc0.count_d2_reg[11] ;
  wire ram_full_fb_i_reg;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  _xilinx_top__blk_mem_gen_v8_3_3__parameterized1_12 \gbm.gbmg.gbmga.ngecc.bmg 
       (.Q(Q),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[11] (\gc0.count_d1_reg[11] ),
        .\gic0.gc0.count_d2_reg[11] (\gic0.gc0.count_d2_reg[11] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

module _xilinx_top__rd_bin_cntr
   (Q,
    D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    rd_clk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] );
  output [3:0]Q;
  output [2:0]D;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [0:0]E;
  input rd_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ;

  wire [2:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ;
  wire [3:0]plusOp;
  wire rd_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(plusOp[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(plusOp[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(plusOp[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(plusOp[3]),
        .Q(Q[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[0]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[1]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[2]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module _xilinx_top__rd_bin_cntr__parameterized0
   (D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    I15,
    E,
    rd_clk,
    Q);
  output [11:0]D;
  output [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [10:0]I15;
  input [0:0]E;
  input rd_clk;
  input [0:0]Q;

  wire [11:0]D;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]E;
  wire [10:0]I15;
  wire [0:0]Q;
  wire \gc0.count[0]_i_5_n_0 ;
  wire \gc0.count_reg[0]_i_1_n_0 ;
  wire \gc0.count_reg[0]_i_1_n_1 ;
  wire \gc0.count_reg[0]_i_1_n_2 ;
  wire \gc0.count_reg[0]_i_1_n_3 ;
  wire \gc0.count_reg[0]_i_1_n_4 ;
  wire \gc0.count_reg[0]_i_1_n_5 ;
  wire \gc0.count_reg[0]_i_1_n_6 ;
  wire \gc0.count_reg[0]_i_1_n_7 ;
  wire \gc0.count_reg[4]_i_1_n_0 ;
  wire \gc0.count_reg[4]_i_1_n_1 ;
  wire \gc0.count_reg[4]_i_1_n_2 ;
  wire \gc0.count_reg[4]_i_1_n_3 ;
  wire \gc0.count_reg[4]_i_1_n_4 ;
  wire \gc0.count_reg[4]_i_1_n_5 ;
  wire \gc0.count_reg[4]_i_1_n_6 ;
  wire \gc0.count_reg[4]_i_1_n_7 ;
  wire \gc0.count_reg[8]_i_1_n_1 ;
  wire \gc0.count_reg[8]_i_1_n_2 ;
  wire \gc0.count_reg[8]_i_1_n_3 ;
  wire \gc0.count_reg[8]_i_1_n_4 ;
  wire \gc0.count_reg[8]_i_1_n_5 ;
  wire \gc0.count_reg[8]_i_1_n_6 ;
  wire \gc0.count_reg[8]_i_1_n_7 ;
  wire rd_clk;
  wire [3:3]\NLW_gc0.count_reg[8]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_5 
       (.I0(D[0]),
        .O(\gc0.count[0]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(D[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[10] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(D[10]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [10]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[11] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(D[11]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [11]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(D[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(D[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(D[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(D[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(D[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(D[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(D[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(D[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[9] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(D[9]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [9]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\gc0.count_reg[0]_i_1_n_7 ),
        .PRE(Q),
        .Q(D[0]));
  CARRY4 \gc0.count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\gc0.count_reg[0]_i_1_n_0 ,\gc0.count_reg[0]_i_1_n_1 ,\gc0.count_reg[0]_i_1_n_2 ,\gc0.count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\gc0.count_reg[0]_i_1_n_4 ,\gc0.count_reg[0]_i_1_n_5 ,\gc0.count_reg[0]_i_1_n_6 ,\gc0.count_reg[0]_i_1_n_7 }),
        .S({D[3:1],\gc0.count[0]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[10] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(\gc0.count_reg[8]_i_1_n_5 ),
        .Q(D[10]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[11] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(\gc0.count_reg[8]_i_1_n_4 ),
        .Q(D[11]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(\gc0.count_reg[0]_i_1_n_6 ),
        .Q(D[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(\gc0.count_reg[0]_i_1_n_5 ),
        .Q(D[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(\gc0.count_reg[0]_i_1_n_4 ),
        .Q(D[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(\gc0.count_reg[4]_i_1_n_7 ),
        .Q(D[4]));
  CARRY4 \gc0.count_reg[4]_i_1 
       (.CI(\gc0.count_reg[0]_i_1_n_0 ),
        .CO({\gc0.count_reg[4]_i_1_n_0 ,\gc0.count_reg[4]_i_1_n_1 ,\gc0.count_reg[4]_i_1_n_2 ,\gc0.count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gc0.count_reg[4]_i_1_n_4 ,\gc0.count_reg[4]_i_1_n_5 ,\gc0.count_reg[4]_i_1_n_6 ,\gc0.count_reg[4]_i_1_n_7 }),
        .S(D[7:4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(\gc0.count_reg[4]_i_1_n_6 ),
        .Q(D[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(\gc0.count_reg[4]_i_1_n_5 ),
        .Q(D[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(\gc0.count_reg[4]_i_1_n_4 ),
        .Q(D[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(\gc0.count_reg[8]_i_1_n_7 ),
        .Q(D[8]));
  CARRY4 \gc0.count_reg[8]_i_1 
       (.CI(\gc0.count_reg[4]_i_1_n_0 ),
        .CO({\NLW_gc0.count_reg[8]_i_1_CO_UNCONNECTED [3],\gc0.count_reg[8]_i_1_n_1 ,\gc0.count_reg[8]_i_1_n_2 ,\gc0.count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gc0.count_reg[8]_i_1_n_4 ,\gc0.count_reg[8]_i_1_n_5 ,\gc0.count_reg[8]_i_1_n_6 ,\gc0.count_reg[8]_i_1_n_7 }),
        .S(D[11:8]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[9] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(\gc0.count_reg[8]_i_1_n_6 ),
        .Q(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[0]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]),
        .O(I15[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[10]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [10]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [11]),
        .O(I15[10]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[1]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [2]),
        .O(I15[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[2]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [3]),
        .O(I15[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[3]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [4]),
        .O(I15[3]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[4]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [5]),
        .O(I15[4]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[5]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [6]),
        .O(I15[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[6]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [7]),
        .O(I15[6]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[7]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [8]),
        .O(I15[7]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[8]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [8]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [9]),
        .O(I15[8]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[9]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [9]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [10]),
        .O(I15[9]));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module _xilinx_top__rd_bin_cntr__parameterized0_27
   (D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \rd_pntr_gc_reg[10] ,
    E,
    rd_clk,
    Q);
  output [11:0]D;
  output [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [10:0]\rd_pntr_gc_reg[10] ;
  input [0:0]E;
  input rd_clk;
  input [0:0]Q;

  wire [11:0]D;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]E;
  wire [0:0]Q;
  wire \gc0.count[0]_i_5_n_0 ;
  wire \gc0.count_reg[0]_i_1_n_0 ;
  wire \gc0.count_reg[0]_i_1_n_1 ;
  wire \gc0.count_reg[0]_i_1_n_2 ;
  wire \gc0.count_reg[0]_i_1_n_3 ;
  wire \gc0.count_reg[0]_i_1_n_4 ;
  wire \gc0.count_reg[0]_i_1_n_5 ;
  wire \gc0.count_reg[0]_i_1_n_6 ;
  wire \gc0.count_reg[0]_i_1_n_7 ;
  wire \gc0.count_reg[4]_i_1_n_0 ;
  wire \gc0.count_reg[4]_i_1_n_1 ;
  wire \gc0.count_reg[4]_i_1_n_2 ;
  wire \gc0.count_reg[4]_i_1_n_3 ;
  wire \gc0.count_reg[4]_i_1_n_4 ;
  wire \gc0.count_reg[4]_i_1_n_5 ;
  wire \gc0.count_reg[4]_i_1_n_6 ;
  wire \gc0.count_reg[4]_i_1_n_7 ;
  wire \gc0.count_reg[8]_i_1_n_1 ;
  wire \gc0.count_reg[8]_i_1_n_2 ;
  wire \gc0.count_reg[8]_i_1_n_3 ;
  wire \gc0.count_reg[8]_i_1_n_4 ;
  wire \gc0.count_reg[8]_i_1_n_5 ;
  wire \gc0.count_reg[8]_i_1_n_6 ;
  wire \gc0.count_reg[8]_i_1_n_7 ;
  wire rd_clk;
  wire [10:0]\rd_pntr_gc_reg[10] ;
  wire [3:3]\NLW_gc0.count_reg[8]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_5 
       (.I0(D[0]),
        .O(\gc0.count[0]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(D[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[10] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(D[10]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [10]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[11] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(D[11]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [11]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(D[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(D[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(D[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(D[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(D[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(D[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(D[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(D[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[9] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(D[9]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [9]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\gc0.count_reg[0]_i_1_n_7 ),
        .PRE(Q),
        .Q(D[0]));
  CARRY4 \gc0.count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\gc0.count_reg[0]_i_1_n_0 ,\gc0.count_reg[0]_i_1_n_1 ,\gc0.count_reg[0]_i_1_n_2 ,\gc0.count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\gc0.count_reg[0]_i_1_n_4 ,\gc0.count_reg[0]_i_1_n_5 ,\gc0.count_reg[0]_i_1_n_6 ,\gc0.count_reg[0]_i_1_n_7 }),
        .S({D[3:1],\gc0.count[0]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[10] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(\gc0.count_reg[8]_i_1_n_5 ),
        .Q(D[10]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[11] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(\gc0.count_reg[8]_i_1_n_4 ),
        .Q(D[11]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(\gc0.count_reg[0]_i_1_n_6 ),
        .Q(D[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(\gc0.count_reg[0]_i_1_n_5 ),
        .Q(D[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(\gc0.count_reg[0]_i_1_n_4 ),
        .Q(D[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(\gc0.count_reg[4]_i_1_n_7 ),
        .Q(D[4]));
  CARRY4 \gc0.count_reg[4]_i_1 
       (.CI(\gc0.count_reg[0]_i_1_n_0 ),
        .CO({\gc0.count_reg[4]_i_1_n_0 ,\gc0.count_reg[4]_i_1_n_1 ,\gc0.count_reg[4]_i_1_n_2 ,\gc0.count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gc0.count_reg[4]_i_1_n_4 ,\gc0.count_reg[4]_i_1_n_5 ,\gc0.count_reg[4]_i_1_n_6 ,\gc0.count_reg[4]_i_1_n_7 }),
        .S(D[7:4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(\gc0.count_reg[4]_i_1_n_6 ),
        .Q(D[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(\gc0.count_reg[4]_i_1_n_5 ),
        .Q(D[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(\gc0.count_reg[4]_i_1_n_4 ),
        .Q(D[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(\gc0.count_reg[8]_i_1_n_7 ),
        .Q(D[8]));
  CARRY4 \gc0.count_reg[8]_i_1 
       (.CI(\gc0.count_reg[4]_i_1_n_0 ),
        .CO({\NLW_gc0.count_reg[8]_i_1_CO_UNCONNECTED [3],\gc0.count_reg[8]_i_1_n_1 ,\gc0.count_reg[8]_i_1_n_2 ,\gc0.count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gc0.count_reg[8]_i_1_n_4 ,\gc0.count_reg[8]_i_1_n_5 ,\gc0.count_reg[8]_i_1_n_6 ,\gc0.count_reg[8]_i_1_n_7 }),
        .S(D[11:8]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[9] 
       (.C(rd_clk),
        .CE(E),
        .CLR(Q),
        .D(\gc0.count_reg[8]_i_1_n_6 ),
        .Q(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[0]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]),
        .O(\rd_pntr_gc_reg[10] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[10]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [10]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [11]),
        .O(\rd_pntr_gc_reg[10] [10]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[1]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [2]),
        .O(\rd_pntr_gc_reg[10] [1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[2]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [3]),
        .O(\rd_pntr_gc_reg[10] [2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[3]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [4]),
        .O(\rd_pntr_gc_reg[10] [3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[4]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [5]),
        .O(\rd_pntr_gc_reg[10] [4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[5]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [6]),
        .O(\rd_pntr_gc_reg[10] [5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[6]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [7]),
        .O(\rd_pntr_gc_reg[10] [6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[7]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [8]),
        .O(\rd_pntr_gc_reg[10] [7]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[8]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [8]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [9]),
        .O(\rd_pntr_gc_reg[10] [8]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[9]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [9]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [10]),
        .O(\rd_pntr_gc_reg[10] [9]));
endmodule

module _xilinx_top__rd_logic
   (empty,
    p_2_out,
    \gc0.count_d1_reg[3] ,
    D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    ram_empty_fb_i_reg,
    rd_clk,
    Q,
    rd_en);
  output empty;
  output p_2_out;
  output [3:0]\gc0.count_d1_reg[3] ;
  output [2:0]D;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input ram_empty_fb_i_reg;
  input rd_clk;
  input [1:0]Q;
  input rd_en;

  wire [2:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [1:0]Q;
  wire empty;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire \gras.rsts_n_2 ;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire rd_clk;
  wire rd_en;

  _xilinx_top__rd_status_flags_as \gras.rsts 
       (.E(\gras.rsts_n_2 ),
        .Q(Q[1]),
        .empty(empty),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  _xilinx_top__rd_bin_cntr rpntr
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(\gras.rsts_n_2 ),
        .Q(\gc0.count_d1_reg[3] ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] (Q[0]),
        .rd_clk(rd_clk));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module _xilinx_top__rd_logic__parameterized0
   (empty,
    p_2_out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    I15,
    rd_clk,
    Q,
    rd_en,
    WR_PNTR_RD);
  output empty;
  output p_2_out;
  output [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [10:0]I15;
  input rd_clk;
  input [1:0]Q;
  input rd_en;
  input [11:0]WR_PNTR_RD;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [10:0]I15;
  wire [1:0]Q;
  wire [11:0]WR_PNTR_RD;
  wire empty;
  wire \gras.rsts_n_2 ;
  wire p_2_out;
  wire rd_clk;
  wire rd_en;
  wire [11:0]rd_pntr_plus1;

  _xilinx_top__rd_status_flags_as__parameterized0 \gras.rsts 
       (.D(rd_pntr_plus1),
        .E(\gras.rsts_n_2 ),
        .Q(Q[1]),
        .WR_PNTR_RD(WR_PNTR_RD),
        .empty(empty),
        .\gc0.count_d1_reg[11] (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .p_2_out(p_2_out),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  _xilinx_top__rd_bin_cntr__parameterized0 rpntr
       (.D(rd_pntr_plus1),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .E(\gras.rsts_n_2 ),
        .I15(I15),
        .Q(Q[0]),
        .rd_clk(rd_clk));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module _xilinx_top__rd_logic__parameterized0_8
   (empty,
    p_2_out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \rd_pntr_gc_reg[10] ,
    rd_clk,
    Q,
    rd_en,
    \wr_pntr_bin_reg[11] );
  output empty;
  output p_2_out;
  output [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [10:0]\rd_pntr_gc_reg[10] ;
  input rd_clk;
  input [1:0]Q;
  input rd_en;
  input [11:0]\wr_pntr_bin_reg[11] ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [1:0]Q;
  wire empty;
  wire \gras.rsts_n_2 ;
  wire p_2_out;
  wire rd_clk;
  wire rd_en;
  wire [10:0]\rd_pntr_gc_reg[10] ;
  wire [11:0]rd_pntr_plus1;
  wire [11:0]\wr_pntr_bin_reg[11] ;

  _xilinx_top__rd_status_flags_as__parameterized0_26 \gras.rsts 
       (.D(rd_pntr_plus1),
        .E(\gras.rsts_n_2 ),
        .Q(Q[1]),
        .empty(empty),
        .\gc0.count_d1_reg[11] (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .p_2_out(p_2_out),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\wr_pntr_bin_reg[11] (\wr_pntr_bin_reg[11] ));
  _xilinx_top__rd_bin_cntr__parameterized0_27 rpntr
       (.D(rd_pntr_plus1),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .E(\gras.rsts_n_2 ),
        .Q(Q[0]),
        .rd_clk(rd_clk),
        .\rd_pntr_gc_reg[10] (\rd_pntr_gc_reg[10] ));
endmodule

module _xilinx_top__rd_status_flags_as
   (empty,
    p_2_out,
    E,
    ram_empty_fb_i_reg_0,
    rd_clk,
    Q,
    rd_en);
  output empty;
  output p_2_out;
  output [0:0]E;
  input ram_empty_fb_i_reg_0;
  input rd_clk;
  input [0:0]Q;
  input rd_en;

  wire [0:0]E;
  wire [0:0]Q;
  wire empty;
  wire p_2_out;
  wire ram_empty_fb_i_reg_0;
  wire rd_clk;
  wire rd_en;

  LUT2 #(
    .INIT(4'h2)) 
    \gc0.count_d1[3]_i_1 
       (.I0(rd_en),
        .I1(p_2_out),
        .O(E));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .PRE(Q),
        .Q(p_2_out));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .PRE(Q),
        .Q(empty));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module _xilinx_top__rd_status_flags_as__parameterized0
   (empty,
    p_2_out,
    E,
    rd_clk,
    Q,
    rd_en,
    WR_PNTR_RD,
    \gc0.count_d1_reg[11] ,
    D);
  output empty;
  output p_2_out;
  output [0:0]E;
  input rd_clk;
  input [0:0]Q;
  input rd_en;
  input [11:0]WR_PNTR_RD;
  input [11:0]\gc0.count_d1_reg[11] ;
  input [11:0]D;

  wire [11:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [11:0]WR_PNTR_RD;
  wire comp0;
  wire comp1;
  wire empty;
  wire [11:0]\gc0.count_d1_reg[11] ;
  wire p_2_out;
  wire ram_empty_i0_n_0;
  wire rd_clk;
  wire rd_en;

  _xilinx_top__compare__parameterized0 c0
       (.WR_PNTR_RD(WR_PNTR_RD),
        .comp0(comp0),
        .\gc0.count_d1_reg[11] (\gc0.count_d1_reg[11] ));
  _xilinx_top__compare__parameterized1 c1
       (.D(D),
        .WR_PNTR_RD(WR_PNTR_RD),
        .comp1(comp1));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gc0.count_d1[11]_i_1 
       (.I0(rd_en),
        .I1(p_2_out),
        .O(E));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0_n_0),
        .PRE(Q),
        .Q(p_2_out));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    ram_empty_i0
       (.I0(comp0),
        .I1(rd_en),
        .I2(p_2_out),
        .I3(comp1),
        .O(ram_empty_i0_n_0));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0_n_0),
        .PRE(Q),
        .Q(empty));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module _xilinx_top__rd_status_flags_as__parameterized0_26
   (empty,
    p_2_out,
    E,
    rd_clk,
    Q,
    rd_en,
    \wr_pntr_bin_reg[11] ,
    \gc0.count_d1_reg[11] ,
    D);
  output empty;
  output p_2_out;
  output [0:0]E;
  input rd_clk;
  input [0:0]Q;
  input rd_en;
  input [11:0]\wr_pntr_bin_reg[11] ;
  input [11:0]\gc0.count_d1_reg[11] ;
  input [11:0]D;

  wire [11:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire comp0;
  wire comp1;
  wire empty;
  wire [11:0]\gc0.count_d1_reg[11] ;
  wire p_2_out;
  wire ram_empty_i0_n_0;
  wire rd_clk;
  wire rd_en;
  wire [11:0]\wr_pntr_bin_reg[11] ;

  _xilinx_top__compare__parameterized0_28 c0
       (.comp0(comp0),
        .\gc0.count_d1_reg[11] (\gc0.count_d1_reg[11] ),
        .\wr_pntr_bin_reg[11] (\wr_pntr_bin_reg[11] ));
  _xilinx_top__compare__parameterized1_29 c1
       (.D(D),
        .comp1(comp1),
        .\wr_pntr_bin_reg[11] (\wr_pntr_bin_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gc0.count_d1[11]_i_1 
       (.I0(rd_en),
        .I1(p_2_out),
        .O(E));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0_n_0),
        .PRE(Q),
        .Q(p_2_out));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    ram_empty_i0
       (.I0(comp0),
        .I1(rd_en),
        .I2(p_2_out),
        .I3(comp1),
        .O(ram_empty_i0_n_0));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0_n_0),
        .PRE(Q),
        .Q(empty));
endmodule

module _xilinx_top__reset_blk_ramfifo
   (out,
    ram_full_i_reg,
    tmp_ram_rd_en,
    Q,
    \gic0.gc0.count_reg[0] ,
    wr_clk,
    rst,
    rd_clk,
    p_2_out,
    rd_en);
  output out;
  output ram_full_i_reg;
  output tmp_ram_rd_en;
  output [2:0]Q;
  output [1:0]\gic0.gc0.count_reg[0] ;
  input wr_clk;
  input rst;
  input rd_clk;
  input p_2_out;
  input rd_en;

  wire [2:0]Q;
  wire [1:0]\gic0.gc0.count_reg[0] ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0 ;
  wire p_2_out;
  wire rd_clk;
  wire rd_en;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d1;
  wire rd_rst_asreg_d2;
  wire rst;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire tmp_ram_rd_en;
  wire wr_clk;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d1;
  wire wr_rst_asreg_d2;

  assign out = rst_d2;
  assign ram_full_i_reg = rst_d3;
  LUT3 #(
    .INIT(8'hBA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 
       (.I0(Q[0]),
        .I1(p_2_out),
        .I2(rd_en),
        .O(tmp_ram_rd_en));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(rst),
        .Q(rst_d3));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(rd_rst_asreg_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rd_rst_asreg_d1),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(rd_clk),
        .CE(rd_rst_asreg_d1),
        .D(1'b0),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(Q[0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(Q[1]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(Q[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(rst),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(rst),
        .Q(rst_wr_reg2));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(wr_rst_asreg_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_rst_asreg_d1),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(wr_clk),
        .CE(wr_rst_asreg_d1),
        .D(1'b0),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0 ),
        .Q(\gic0.gc0.count_reg[0] [0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0 ),
        .Q(\gic0.gc0.count_reg[0] [1]));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module _xilinx_top__reset_blk_ramfifo_11
   (out,
    ram_full_i_reg,
    tmp_ram_rd_en,
    Q,
    \gic0.gc0.count_reg[0] ,
    wr_clk,
    rst,
    rd_clk,
    p_2_out,
    rd_en);
  output out;
  output ram_full_i_reg;
  output tmp_ram_rd_en;
  output [2:0]Q;
  output [1:0]\gic0.gc0.count_reg[0] ;
  input wr_clk;
  input rst;
  input rd_clk;
  input p_2_out;
  input rd_en;

  wire [2:0]Q;
  wire [1:0]\gic0.gc0.count_reg[0] ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0 ;
  wire p_2_out;
  wire rd_clk;
  wire rd_en;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d1;
  wire rd_rst_asreg_d2;
  wire rst;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire tmp_ram_rd_en;
  wire wr_clk;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d1;
  wire wr_rst_asreg_d2;

  assign out = rst_d2;
  assign ram_full_i_reg = rst_d3;
  LUT3 #(
    .INIT(8'hBA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 
       (.I0(Q[0]),
        .I1(p_2_out),
        .I2(rd_en),
        .O(tmp_ram_rd_en));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(rst),
        .Q(rst_d3));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(rd_rst_asreg_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rd_rst_asreg_d1),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(rd_clk),
        .CE(rd_rst_asreg_d1),
        .D(1'b0),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(Q[0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(Q[1]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(Q[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(rst),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(rst),
        .Q(rst_wr_reg2));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(wr_rst_asreg_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_rst_asreg_d1),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(wr_clk),
        .CE(wr_rst_asreg_d1),
        .D(1'b0),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0 ),
        .Q(\gic0.gc0.count_reg[0] [0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0 ),
        .Q(\gic0.gc0.count_reg[0] [1]));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module _xilinx_top__reset_blk_ramfifo_34
   (out,
    ram_full_fb_i_reg,
    tmp_ram_rd_en,
    Q,
    \gic0.gc0.count_reg[0] ,
    wr_clk,
    rst,
    rd_clk,
    p_2_out,
    rd_en);
  output out;
  output ram_full_fb_i_reg;
  output tmp_ram_rd_en;
  output [2:0]Q;
  output [1:0]\gic0.gc0.count_reg[0] ;
  input wr_clk;
  input rst;
  input rd_clk;
  input p_2_out;
  input rd_en;

  wire [2:0]Q;
  wire [1:0]\gic0.gc0.count_reg[0] ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0 ;
  wire p_2_out;
  wire rd_clk;
  wire rd_en;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d1;
  wire rd_rst_asreg_d2;
  wire rst;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire tmp_ram_rd_en;
  wire wr_clk;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d1;
  wire wr_rst_asreg_d2;

  assign out = rst_d2;
  assign ram_full_fb_i_reg = rst_d3;
  LUT3 #(
    .INIT(8'hBA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(Q[0]),
        .I1(p_2_out),
        .I2(rd_en),
        .O(tmp_ram_rd_en));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(rst),
        .Q(rst_d3));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(rd_rst_asreg_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rd_rst_asreg_d1),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d1),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(Q[0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(Q[1]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(Q[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(rst),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(rst),
        .Q(rst_wr_reg2));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(wr_rst_asreg_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_rst_asreg_d1),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d1),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0 ),
        .Q(\gic0.gc0.count_reg[0] [0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0 ),
        .Q(\gic0.gc0.count_reg[0] [1]));
endmodule

module _xilinx_top__synchronizer_ff
   (D,
    Q,
    rd_clk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [3:0]D;
  input [3:0]Q;
  input rd_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [3:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire rd_clk;

  assign D[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module _xilinx_top__synchronizer_ff_35
   (D,
    Q,
    wr_clk,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] );
  output [3:0]D;
  input [3:0]Q;
  input wr_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;

  wire [3:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  wire wr_clk;

  assign D[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module _xilinx_top__synchronizer_ff_36
   (out,
    D,
    \Q_reg_reg[3]_0 ,
    rd_clk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [3:0]out;
  output [0:0]D;
  input [3:0]\Q_reg_reg[3]_0 ;
  input rd_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [3:0]\Q_reg_reg[3]_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire rd_clk;

  assign out[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[3]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[3]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[3]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[3]_0 [3]),
        .Q(Q_reg[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_bin[2]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module _xilinx_top__synchronizer_ff_37
   (out,
    D,
    \Q_reg_reg[3]_0 ,
    wr_clk,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] );
  output [3:0]out;
  output [0:0]D;
  input [3:0]\Q_reg_reg[3]_0 ;
  input wr_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [3:0]\Q_reg_reg[3]_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  wire wr_clk;

  assign out[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\Q_reg_reg[3]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\Q_reg_reg[3]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\Q_reg_reg[3]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\Q_reg_reg[3]_0 [3]),
        .Q(Q_reg[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_bin[2]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module _xilinx_top__synchronizer_ff__parameterized0
   (D,
    Q,
    rd_clk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [11:0]D;
  input [11:0]Q;
  input rd_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [11:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [11:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire rd_clk;

  assign D[11:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[10] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[10]),
        .Q(Q_reg[10]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[11] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[11]),
        .Q(Q_reg[11]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[8]),
        .Q(Q_reg[8]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[9] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[9]),
        .Q(Q_reg[9]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module _xilinx_top__synchronizer_ff__parameterized0_30
   (D,
    Q,
    rd_clk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [11:0]D;
  input [11:0]Q;
  input rd_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [11:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [11:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire rd_clk;

  assign D[11:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[10] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[10]),
        .Q(Q_reg[10]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[11] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[11]),
        .Q(Q_reg[11]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[8]),
        .Q(Q_reg[8]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[9] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[9]),
        .Q(Q_reg[9]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module _xilinx_top__synchronizer_ff__parameterized1
   (D,
    Q,
    wr_clk,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] );
  output [11:0]D;
  input [11:0]Q;
  input wr_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;

  wire [11:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [11:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  wire wr_clk;

  assign D[11:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[10]),
        .Q(Q_reg[10]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[11] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[11]),
        .Q(Q_reg[11]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[8]),
        .Q(Q_reg[8]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[9]),
        .Q(Q_reg[9]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module _xilinx_top__synchronizer_ff__parameterized1_31
   (D,
    Q,
    wr_clk,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] );
  output [11:0]D;
  input [11:0]Q;
  input wr_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;

  wire [11:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [11:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  wire wr_clk;

  assign D[11:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[10]),
        .Q(Q_reg[10]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[11] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[11]),
        .Q(Q_reg[11]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[8]),
        .Q(Q_reg[8]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[9]),
        .Q(Q_reg[9]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module _xilinx_top__synchronizer_ff__parameterized2
   (out,
    \wr_pntr_bin_reg[10] ,
    D,
    rd_clk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [0:0]out;
  output [10:0]\wr_pntr_bin_reg[10] ;
  input [11:0]D;
  input rd_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [11:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [11:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire rd_clk;
  wire \wr_pntr_bin[0]_i_2_n_0 ;
  wire \wr_pntr_bin[1]_i_2_n_0 ;
  wire [10:0]\wr_pntr_bin_reg[10] ;

  assign out[0] = Q_reg[11];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[10] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[10]),
        .Q(Q_reg[10]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[11] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[11]),
        .Q(Q_reg[11]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[8]),
        .Q(Q_reg[8]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[9] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[9]),
        .Q(Q_reg[9]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \wr_pntr_bin[0]_i_1 
       (.I0(\wr_pntr_bin[0]_i_2_n_0 ),
        .I1(Q_reg[1]),
        .I2(Q_reg[0]),
        .I3(Q_reg[2]),
        .I4(\wr_pntr_bin_reg[10] [6]),
        .O(\wr_pntr_bin_reg[10] [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \wr_pntr_bin[0]_i_2 
       (.I0(Q_reg[4]),
        .I1(Q_reg[3]),
        .I2(Q_reg[5]),
        .O(\wr_pntr_bin[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_bin[10]_i_1 
       (.I0(Q_reg[10]),
        .I1(Q_reg[11]),
        .O(\wr_pntr_bin_reg[10] [10]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_pntr_bin[1]_i_1 
       (.I0(\wr_pntr_bin[1]_i_2_n_0 ),
        .I1(Q_reg[6]),
        .I2(Q_reg[2]),
        .I3(Q_reg[1]),
        .I4(Q_reg[3]),
        .I5(\wr_pntr_bin_reg[10] [7]),
        .O(\wr_pntr_bin_reg[10] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_bin[1]_i_2 
       (.I0(Q_reg[4]),
        .I1(Q_reg[5]),
        .O(\wr_pntr_bin[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_pntr_bin[2]_i_1 
       (.I0(Q_reg[5]),
        .I1(Q_reg[6]),
        .I2(Q_reg[3]),
        .I3(Q_reg[2]),
        .I4(Q_reg[4]),
        .I5(\wr_pntr_bin_reg[10] [7]),
        .O(\wr_pntr_bin_reg[10] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_pntr_bin[3]_i_1 
       (.I0(Q_reg[6]),
        .I1(Q_reg[7]),
        .I2(Q_reg[4]),
        .I3(Q_reg[3]),
        .I4(Q_reg[5]),
        .I5(\wr_pntr_bin_reg[10] [8]),
        .O(\wr_pntr_bin_reg[10] [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \wr_pntr_bin[4]_i_1 
       (.I0(Q_reg[6]),
        .I1(Q_reg[7]),
        .I2(Q_reg[4]),
        .I3(Q_reg[5]),
        .I4(\wr_pntr_bin_reg[10] [8]),
        .O(\wr_pntr_bin_reg[10] [4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \wr_pntr_bin[5]_i_1 
       (.I0(Q_reg[7]),
        .I1(Q_reg[8]),
        .I2(Q_reg[5]),
        .I3(Q_reg[6]),
        .I4(\wr_pntr_bin_reg[10] [9]),
        .O(\wr_pntr_bin_reg[10] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_pntr_bin[6]_i_1 
       (.I0(Q_reg[8]),
        .I1(Q_reg[6]),
        .I2(Q_reg[7]),
        .I3(Q_reg[11]),
        .I4(Q_reg[9]),
        .I5(Q_reg[10]),
        .O(\wr_pntr_bin_reg[10] [6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \wr_pntr_bin[7]_i_1 
       (.I0(Q_reg[9]),
        .I1(Q_reg[7]),
        .I2(Q_reg[8]),
        .I3(Q_reg[11]),
        .I4(Q_reg[10]),
        .O(\wr_pntr_bin_reg[10] [7]));
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_pntr_bin[8]_i_1 
       (.I0(Q_reg[9]),
        .I1(Q_reg[8]),
        .I2(Q_reg[11]),
        .I3(Q_reg[10]),
        .O(\wr_pntr_bin_reg[10] [8]));
  LUT3 #(
    .INIT(8'h96)) 
    \wr_pntr_bin[9]_i_1 
       (.I0(Q_reg[10]),
        .I1(Q_reg[9]),
        .I2(Q_reg[11]),
        .O(\wr_pntr_bin_reg[10] [9]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module _xilinx_top__synchronizer_ff__parameterized2_32
   (out,
    \wr_pntr_bin_reg[10] ,
    D,
    rd_clk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [0:0]out;
  output [10:0]\wr_pntr_bin_reg[10] ;
  input [11:0]D;
  input rd_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [11:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [11:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire rd_clk;
  wire \wr_pntr_bin[0]_i_2_n_0 ;
  wire \wr_pntr_bin[1]_i_2_n_0 ;
  wire [10:0]\wr_pntr_bin_reg[10] ;

  assign out[0] = Q_reg[11];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[10] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[10]),
        .Q(Q_reg[10]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[11] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[11]),
        .Q(Q_reg[11]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[8]),
        .Q(Q_reg[8]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[9] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[9]),
        .Q(Q_reg[9]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \wr_pntr_bin[0]_i_1 
       (.I0(\wr_pntr_bin[0]_i_2_n_0 ),
        .I1(Q_reg[1]),
        .I2(Q_reg[0]),
        .I3(Q_reg[2]),
        .I4(\wr_pntr_bin_reg[10] [6]),
        .O(\wr_pntr_bin_reg[10] [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \wr_pntr_bin[0]_i_2 
       (.I0(Q_reg[4]),
        .I1(Q_reg[3]),
        .I2(Q_reg[5]),
        .O(\wr_pntr_bin[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_bin[10]_i_1 
       (.I0(Q_reg[10]),
        .I1(Q_reg[11]),
        .O(\wr_pntr_bin_reg[10] [10]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_pntr_bin[1]_i_1 
       (.I0(\wr_pntr_bin[1]_i_2_n_0 ),
        .I1(Q_reg[6]),
        .I2(Q_reg[2]),
        .I3(Q_reg[1]),
        .I4(Q_reg[3]),
        .I5(\wr_pntr_bin_reg[10] [7]),
        .O(\wr_pntr_bin_reg[10] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_bin[1]_i_2 
       (.I0(Q_reg[4]),
        .I1(Q_reg[5]),
        .O(\wr_pntr_bin[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_pntr_bin[2]_i_1 
       (.I0(Q_reg[5]),
        .I1(Q_reg[6]),
        .I2(Q_reg[3]),
        .I3(Q_reg[2]),
        .I4(Q_reg[4]),
        .I5(\wr_pntr_bin_reg[10] [7]),
        .O(\wr_pntr_bin_reg[10] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_pntr_bin[3]_i_1 
       (.I0(Q_reg[6]),
        .I1(Q_reg[7]),
        .I2(Q_reg[4]),
        .I3(Q_reg[3]),
        .I4(Q_reg[5]),
        .I5(\wr_pntr_bin_reg[10] [8]),
        .O(\wr_pntr_bin_reg[10] [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \wr_pntr_bin[4]_i_1 
       (.I0(Q_reg[6]),
        .I1(Q_reg[7]),
        .I2(Q_reg[4]),
        .I3(Q_reg[5]),
        .I4(\wr_pntr_bin_reg[10] [8]),
        .O(\wr_pntr_bin_reg[10] [4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \wr_pntr_bin[5]_i_1 
       (.I0(Q_reg[7]),
        .I1(Q_reg[8]),
        .I2(Q_reg[5]),
        .I3(Q_reg[6]),
        .I4(\wr_pntr_bin_reg[10] [9]),
        .O(\wr_pntr_bin_reg[10] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_pntr_bin[6]_i_1 
       (.I0(Q_reg[8]),
        .I1(Q_reg[6]),
        .I2(Q_reg[7]),
        .I3(Q_reg[11]),
        .I4(Q_reg[9]),
        .I5(Q_reg[10]),
        .O(\wr_pntr_bin_reg[10] [6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \wr_pntr_bin[7]_i_1 
       (.I0(Q_reg[9]),
        .I1(Q_reg[7]),
        .I2(Q_reg[8]),
        .I3(Q_reg[11]),
        .I4(Q_reg[10]),
        .O(\wr_pntr_bin_reg[10] [7]));
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_pntr_bin[8]_i_1 
       (.I0(Q_reg[9]),
        .I1(Q_reg[8]),
        .I2(Q_reg[11]),
        .I3(Q_reg[10]),
        .O(\wr_pntr_bin_reg[10] [8]));
  LUT3 #(
    .INIT(8'h96)) 
    \wr_pntr_bin[9]_i_1 
       (.I0(Q_reg[10]),
        .I1(Q_reg[9]),
        .I2(Q_reg[11]),
        .O(\wr_pntr_bin_reg[10] [9]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module _xilinx_top__synchronizer_ff__parameterized3
   (out,
    \rd_pntr_bin_reg[10] ,
    D,
    wr_clk,
    Q);
  output [0:0]out;
  output [10:0]\rd_pntr_bin_reg[10] ;
  input [11:0]D;
  input wr_clk;
  input [0:0]Q;

  wire [11:0]D;
  wire [0:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [11:0]Q_reg;
  wire \rd_pntr_bin[0]_i_2_n_0 ;
  wire \rd_pntr_bin[1]_i_2_n_0 ;
  wire [10:0]\rd_pntr_bin_reg[10] ;
  wire wr_clk;

  assign out[0] = Q_reg[11];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[10]),
        .Q(Q_reg[10]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[11] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[11]),
        .Q(Q_reg[11]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[8]),
        .Q(Q_reg[8]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[9]),
        .Q(Q_reg[9]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \rd_pntr_bin[0]_i_1 
       (.I0(\rd_pntr_bin[0]_i_2_n_0 ),
        .I1(Q_reg[1]),
        .I2(Q_reg[0]),
        .I3(Q_reg[2]),
        .I4(\rd_pntr_bin_reg[10] [6]),
        .O(\rd_pntr_bin_reg[10] [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \rd_pntr_bin[0]_i_2 
       (.I0(Q_reg[4]),
        .I1(Q_reg[3]),
        .I2(Q_reg[5]),
        .O(\rd_pntr_bin[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_bin[10]_i_1 
       (.I0(Q_reg[10]),
        .I1(Q_reg[11]),
        .O(\rd_pntr_bin_reg[10] [10]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \rd_pntr_bin[1]_i_1 
       (.I0(\rd_pntr_bin[1]_i_2_n_0 ),
        .I1(Q_reg[6]),
        .I2(Q_reg[2]),
        .I3(Q_reg[1]),
        .I4(Q_reg[3]),
        .I5(\rd_pntr_bin_reg[10] [7]),
        .O(\rd_pntr_bin_reg[10] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_bin[1]_i_2 
       (.I0(Q_reg[4]),
        .I1(Q_reg[5]),
        .O(\rd_pntr_bin[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \rd_pntr_bin[2]_i_1 
       (.I0(Q_reg[5]),
        .I1(Q_reg[6]),
        .I2(Q_reg[3]),
        .I3(Q_reg[2]),
        .I4(Q_reg[4]),
        .I5(\rd_pntr_bin_reg[10] [7]),
        .O(\rd_pntr_bin_reg[10] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \rd_pntr_bin[3]_i_1 
       (.I0(Q_reg[6]),
        .I1(Q_reg[7]),
        .I2(Q_reg[4]),
        .I3(Q_reg[3]),
        .I4(Q_reg[5]),
        .I5(\rd_pntr_bin_reg[10] [8]),
        .O(\rd_pntr_bin_reg[10] [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \rd_pntr_bin[4]_i_1 
       (.I0(Q_reg[6]),
        .I1(Q_reg[7]),
        .I2(Q_reg[4]),
        .I3(Q_reg[5]),
        .I4(\rd_pntr_bin_reg[10] [8]),
        .O(\rd_pntr_bin_reg[10] [4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \rd_pntr_bin[5]_i_1 
       (.I0(Q_reg[7]),
        .I1(Q_reg[8]),
        .I2(Q_reg[5]),
        .I3(Q_reg[6]),
        .I4(\rd_pntr_bin_reg[10] [9]),
        .O(\rd_pntr_bin_reg[10] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \rd_pntr_bin[6]_i_1 
       (.I0(Q_reg[8]),
        .I1(Q_reg[6]),
        .I2(Q_reg[7]),
        .I3(Q_reg[11]),
        .I4(Q_reg[9]),
        .I5(Q_reg[10]),
        .O(\rd_pntr_bin_reg[10] [6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \rd_pntr_bin[7]_i_1 
       (.I0(Q_reg[9]),
        .I1(Q_reg[7]),
        .I2(Q_reg[8]),
        .I3(Q_reg[11]),
        .I4(Q_reg[10]),
        .O(\rd_pntr_bin_reg[10] [7]));
  LUT4 #(
    .INIT(16'h6996)) 
    \rd_pntr_bin[8]_i_1 
       (.I0(Q_reg[9]),
        .I1(Q_reg[8]),
        .I2(Q_reg[11]),
        .I3(Q_reg[10]),
        .O(\rd_pntr_bin_reg[10] [8]));
  LUT3 #(
    .INIT(8'h96)) 
    \rd_pntr_bin[9]_i_1 
       (.I0(Q_reg[10]),
        .I1(Q_reg[9]),
        .I2(Q_reg[11]),
        .O(\rd_pntr_bin_reg[10] [9]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module _xilinx_top__synchronizer_ff__parameterized3_33
   (out,
    \rd_pntr_bin_reg[10] ,
    D,
    wr_clk,
    Q);
  output [0:0]out;
  output [10:0]\rd_pntr_bin_reg[10] ;
  input [11:0]D;
  input wr_clk;
  input [0:0]Q;

  wire [11:0]D;
  wire [0:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [11:0]Q_reg;
  wire \rd_pntr_bin[0]_i_2_n_0 ;
  wire \rd_pntr_bin[1]_i_2_n_0 ;
  wire [10:0]\rd_pntr_bin_reg[10] ;
  wire wr_clk;

  assign out[0] = Q_reg[11];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[10]),
        .Q(Q_reg[10]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[11] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[11]),
        .Q(Q_reg[11]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[8]),
        .Q(Q_reg[8]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[9]),
        .Q(Q_reg[9]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \rd_pntr_bin[0]_i_1 
       (.I0(\rd_pntr_bin[0]_i_2_n_0 ),
        .I1(Q_reg[1]),
        .I2(Q_reg[0]),
        .I3(Q_reg[2]),
        .I4(\rd_pntr_bin_reg[10] [6]),
        .O(\rd_pntr_bin_reg[10] [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \rd_pntr_bin[0]_i_2 
       (.I0(Q_reg[4]),
        .I1(Q_reg[3]),
        .I2(Q_reg[5]),
        .O(\rd_pntr_bin[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_bin[10]_i_1 
       (.I0(Q_reg[10]),
        .I1(Q_reg[11]),
        .O(\rd_pntr_bin_reg[10] [10]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \rd_pntr_bin[1]_i_1 
       (.I0(\rd_pntr_bin[1]_i_2_n_0 ),
        .I1(Q_reg[6]),
        .I2(Q_reg[2]),
        .I3(Q_reg[1]),
        .I4(Q_reg[3]),
        .I5(\rd_pntr_bin_reg[10] [7]),
        .O(\rd_pntr_bin_reg[10] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_bin[1]_i_2 
       (.I0(Q_reg[4]),
        .I1(Q_reg[5]),
        .O(\rd_pntr_bin[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \rd_pntr_bin[2]_i_1 
       (.I0(Q_reg[5]),
        .I1(Q_reg[6]),
        .I2(Q_reg[3]),
        .I3(Q_reg[2]),
        .I4(Q_reg[4]),
        .I5(\rd_pntr_bin_reg[10] [7]),
        .O(\rd_pntr_bin_reg[10] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \rd_pntr_bin[3]_i_1 
       (.I0(Q_reg[6]),
        .I1(Q_reg[7]),
        .I2(Q_reg[4]),
        .I3(Q_reg[3]),
        .I4(Q_reg[5]),
        .I5(\rd_pntr_bin_reg[10] [8]),
        .O(\rd_pntr_bin_reg[10] [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \rd_pntr_bin[4]_i_1 
       (.I0(Q_reg[6]),
        .I1(Q_reg[7]),
        .I2(Q_reg[4]),
        .I3(Q_reg[5]),
        .I4(\rd_pntr_bin_reg[10] [8]),
        .O(\rd_pntr_bin_reg[10] [4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \rd_pntr_bin[5]_i_1 
       (.I0(Q_reg[7]),
        .I1(Q_reg[8]),
        .I2(Q_reg[5]),
        .I3(Q_reg[6]),
        .I4(\rd_pntr_bin_reg[10] [9]),
        .O(\rd_pntr_bin_reg[10] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \rd_pntr_bin[6]_i_1 
       (.I0(Q_reg[8]),
        .I1(Q_reg[6]),
        .I2(Q_reg[7]),
        .I3(Q_reg[11]),
        .I4(Q_reg[9]),
        .I5(Q_reg[10]),
        .O(\rd_pntr_bin_reg[10] [6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \rd_pntr_bin[7]_i_1 
       (.I0(Q_reg[9]),
        .I1(Q_reg[7]),
        .I2(Q_reg[8]),
        .I3(Q_reg[11]),
        .I4(Q_reg[10]),
        .O(\rd_pntr_bin_reg[10] [7]));
  LUT4 #(
    .INIT(16'h6996)) 
    \rd_pntr_bin[8]_i_1 
       (.I0(Q_reg[9]),
        .I1(Q_reg[8]),
        .I2(Q_reg[11]),
        .I3(Q_reg[10]),
        .O(\rd_pntr_bin_reg[10] [8]));
  LUT3 #(
    .INIT(8'h96)) 
    \rd_pntr_bin[9]_i_1 
       (.I0(Q_reg[10]),
        .I1(Q_reg[9]),
        .I2(Q_reg[11]),
        .O(\rd_pntr_bin_reg[10] [9]));
endmodule

module _xilinx_top__wr_bin_cntr
   (Q,
    \gic0.gc0.count_d2_reg[3]_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    wr_clk,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] );
  output [3:0]Q;
  output [3:0]\gic0.gc0.count_d2_reg[3]_0 ;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [0:0]E;
  input wr_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] ;

  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]\gic0.gc0.count_d2_reg[3]_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] ;
  wire [3:0]plusOp__0;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(plusOp__0[3]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(Q[0]),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] ),
        .Q(\gic0.gc0.count_d2_reg[3]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] ),
        .D(Q[1]),
        .Q(\gic0.gc0.count_d2_reg[3]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] ),
        .D(Q[2]),
        .Q(\gic0.gc0.count_d2_reg[3]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] ),
        .D(Q[3]),
        .Q(\gic0.gc0.count_d2_reg[3]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] ),
        .D(\gic0.gc0.count_d2_reg[3]_0 [0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] ),
        .D(\gic0.gc0.count_d2_reg[3]_0 [1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] ),
        .D(\gic0.gc0.count_d2_reg[3]_0 [2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] ),
        .D(\gic0.gc0.count_d2_reg[3]_0 [3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] ),
        .D(plusOp__0[0]),
        .Q(Q[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(plusOp__0[1]),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] ),
        .D(plusOp__0[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] ),
        .D(plusOp__0[3]),
        .Q(Q[3]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module _xilinx_top__wr_bin_cntr__parameterized0
   (D,
    \gic0.gc0.count_d2_reg[11]_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    p_0_in10_out,
    E,
    wr_clk,
    Q);
  output [11:0]D;
  output [11:0]\gic0.gc0.count_d2_reg[11]_0 ;
  output [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [10:0]p_0_in10_out;
  input [0:0]E;
  input wr_clk;
  input [0:0]Q;

  wire [11:0]D;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]E;
  wire [0:0]Q;
  wire \gic0.gc0.count[0]_i_5_n_0 ;
  wire [11:0]\gic0.gc0.count_d2_reg[11]_0 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_0 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_1 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_2 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_3 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_4 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_5 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_6 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_7 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_0 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_1 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_2 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_3 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_4 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_5 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_6 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_7 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_1 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_2 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_3 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_4 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_5 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_6 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_7 ;
  wire [10:0]p_0_in10_out;
  wire wr_clk;
  wire [3:3]\NLW_gic0.gc0.count_reg[8]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_5 
       (.I0(D[0]),
        .O(\gic0.gc0.count[0]_i_5_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(D[0]),
        .PRE(Q),
        .Q(\gic0.gc0.count_d2_reg[11]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(D[10]),
        .Q(\gic0.gc0.count_d2_reg[11]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[11] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(D[11]),
        .Q(\gic0.gc0.count_d2_reg[11]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(D[1]),
        .Q(\gic0.gc0.count_d2_reg[11]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(D[2]),
        .Q(\gic0.gc0.count_d2_reg[11]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(D[3]),
        .Q(\gic0.gc0.count_d2_reg[11]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(D[4]),
        .Q(\gic0.gc0.count_d2_reg[11]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(D[5]),
        .Q(\gic0.gc0.count_d2_reg[11]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(D[6]),
        .Q(\gic0.gc0.count_d2_reg[11]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(D[7]),
        .Q(\gic0.gc0.count_d2_reg[11]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(D[8]),
        .Q(\gic0.gc0.count_d2_reg[11]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(D[9]),
        .Q(\gic0.gc0.count_d2_reg[11]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_d2_reg[11]_0 [0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_d2_reg[11]_0 [10]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [10]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[11] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_d2_reg[11]_0 [11]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [11]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_d2_reg[11]_0 [1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_d2_reg[11]_0 [2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_d2_reg[11]_0 [3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_d2_reg[11]_0 [4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_d2_reg[11]_0 [5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_d2_reg[11]_0 [6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_d2_reg[11]_0 [7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_d2_reg[11]_0 [8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_d2_reg[11]_0 [9]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [9]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_reg[0]_i_1_n_7 ),
        .Q(D[0]));
  CARRY4 \gic0.gc0.count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\gic0.gc0.count_reg[0]_i_1_n_0 ,\gic0.gc0.count_reg[0]_i_1_n_1 ,\gic0.gc0.count_reg[0]_i_1_n_2 ,\gic0.gc0.count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\gic0.gc0.count_reg[0]_i_1_n_4 ,\gic0.gc0.count_reg[0]_i_1_n_5 ,\gic0.gc0.count_reg[0]_i_1_n_6 ,\gic0.gc0.count_reg[0]_i_1_n_7 }),
        .S({D[3:1],\gic0.gc0.count[0]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_reg[8]_i_1_n_5 ),
        .Q(D[10]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[11] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_reg[8]_i_1_n_4 ),
        .Q(D[11]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\gic0.gc0.count_reg[0]_i_1_n_6 ),
        .PRE(Q),
        .Q(D[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_reg[0]_i_1_n_5 ),
        .Q(D[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_reg[0]_i_1_n_4 ),
        .Q(D[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_reg[4]_i_1_n_7 ),
        .Q(D[4]));
  CARRY4 \gic0.gc0.count_reg[4]_i_1 
       (.CI(\gic0.gc0.count_reg[0]_i_1_n_0 ),
        .CO({\gic0.gc0.count_reg[4]_i_1_n_0 ,\gic0.gc0.count_reg[4]_i_1_n_1 ,\gic0.gc0.count_reg[4]_i_1_n_2 ,\gic0.gc0.count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gic0.gc0.count_reg[4]_i_1_n_4 ,\gic0.gc0.count_reg[4]_i_1_n_5 ,\gic0.gc0.count_reg[4]_i_1_n_6 ,\gic0.gc0.count_reg[4]_i_1_n_7 }),
        .S(D[7:4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_reg[4]_i_1_n_6 ),
        .Q(D[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_reg[4]_i_1_n_5 ),
        .Q(D[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_reg[4]_i_1_n_4 ),
        .Q(D[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_reg[8]_i_1_n_7 ),
        .Q(D[8]));
  CARRY4 \gic0.gc0.count_reg[8]_i_1 
       (.CI(\gic0.gc0.count_reg[4]_i_1_n_0 ),
        .CO({\NLW_gic0.gc0.count_reg[8]_i_1_CO_UNCONNECTED [3],\gic0.gc0.count_reg[8]_i_1_n_1 ,\gic0.gc0.count_reg[8]_i_1_n_2 ,\gic0.gc0.count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gic0.gc0.count_reg[8]_i_1_n_4 ,\gic0.gc0.count_reg[8]_i_1_n_5 ,\gic0.gc0.count_reg[8]_i_1_n_6 ,\gic0.gc0.count_reg[8]_i_1_n_7 }),
        .S(D[11:8]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_reg[8]_i_1_n_6 ),
        .Q(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[0]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]),
        .O(p_0_in10_out[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[10]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [10]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [11]),
        .O(p_0_in10_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[1]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [2]),
        .O(p_0_in10_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[2]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [3]),
        .O(p_0_in10_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[3]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [4]),
        .O(p_0_in10_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[4]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [5]),
        .O(p_0_in10_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[5]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [6]),
        .O(p_0_in10_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[6]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [7]),
        .O(p_0_in10_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[7]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [8]),
        .O(p_0_in10_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[8]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [8]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [9]),
        .O(p_0_in10_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[9]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [9]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [10]),
        .O(p_0_in10_out[9]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module _xilinx_top__wr_bin_cntr__parameterized0_23
   (D,
    \gic0.gc0.count_d2_reg[11]_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \wr_pntr_gc_reg[10] ,
    E,
    wr_clk,
    Q);
  output [11:0]D;
  output [11:0]\gic0.gc0.count_d2_reg[11]_0 ;
  output [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [10:0]\wr_pntr_gc_reg[10] ;
  input [0:0]E;
  input wr_clk;
  input [0:0]Q;

  wire [11:0]D;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]E;
  wire [0:0]Q;
  wire \gic0.gc0.count[0]_i_5_n_0 ;
  wire [11:0]\gic0.gc0.count_d2_reg[11]_0 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_0 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_1 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_2 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_3 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_4 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_5 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_6 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_7 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_0 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_1 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_2 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_3 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_4 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_5 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_6 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_7 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_1 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_2 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_3 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_4 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_5 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_6 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_7 ;
  wire wr_clk;
  wire [10:0]\wr_pntr_gc_reg[10] ;
  wire [3:3]\NLW_gic0.gc0.count_reg[8]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_5 
       (.I0(D[0]),
        .O(\gic0.gc0.count[0]_i_5_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(D[0]),
        .PRE(Q),
        .Q(\gic0.gc0.count_d2_reg[11]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(D[10]),
        .Q(\gic0.gc0.count_d2_reg[11]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[11] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(D[11]),
        .Q(\gic0.gc0.count_d2_reg[11]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(D[1]),
        .Q(\gic0.gc0.count_d2_reg[11]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(D[2]),
        .Q(\gic0.gc0.count_d2_reg[11]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(D[3]),
        .Q(\gic0.gc0.count_d2_reg[11]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(D[4]),
        .Q(\gic0.gc0.count_d2_reg[11]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(D[5]),
        .Q(\gic0.gc0.count_d2_reg[11]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(D[6]),
        .Q(\gic0.gc0.count_d2_reg[11]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(D[7]),
        .Q(\gic0.gc0.count_d2_reg[11]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(D[8]),
        .Q(\gic0.gc0.count_d2_reg[11]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(D[9]),
        .Q(\gic0.gc0.count_d2_reg[11]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_d2_reg[11]_0 [0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_d2_reg[11]_0 [10]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [10]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[11] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_d2_reg[11]_0 [11]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [11]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_d2_reg[11]_0 [1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_d2_reg[11]_0 [2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_d2_reg[11]_0 [3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_d2_reg[11]_0 [4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_d2_reg[11]_0 [5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_d2_reg[11]_0 [6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_d2_reg[11]_0 [7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_d2_reg[11]_0 [8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_d2_reg[11]_0 [9]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [9]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_reg[0]_i_1_n_7 ),
        .Q(D[0]));
  CARRY4 \gic0.gc0.count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\gic0.gc0.count_reg[0]_i_1_n_0 ,\gic0.gc0.count_reg[0]_i_1_n_1 ,\gic0.gc0.count_reg[0]_i_1_n_2 ,\gic0.gc0.count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\gic0.gc0.count_reg[0]_i_1_n_4 ,\gic0.gc0.count_reg[0]_i_1_n_5 ,\gic0.gc0.count_reg[0]_i_1_n_6 ,\gic0.gc0.count_reg[0]_i_1_n_7 }),
        .S({D[3:1],\gic0.gc0.count[0]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_reg[8]_i_1_n_5 ),
        .Q(D[10]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[11] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_reg[8]_i_1_n_4 ),
        .Q(D[11]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\gic0.gc0.count_reg[0]_i_1_n_6 ),
        .PRE(Q),
        .Q(D[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_reg[0]_i_1_n_5 ),
        .Q(D[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_reg[0]_i_1_n_4 ),
        .Q(D[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_reg[4]_i_1_n_7 ),
        .Q(D[4]));
  CARRY4 \gic0.gc0.count_reg[4]_i_1 
       (.CI(\gic0.gc0.count_reg[0]_i_1_n_0 ),
        .CO({\gic0.gc0.count_reg[4]_i_1_n_0 ,\gic0.gc0.count_reg[4]_i_1_n_1 ,\gic0.gc0.count_reg[4]_i_1_n_2 ,\gic0.gc0.count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gic0.gc0.count_reg[4]_i_1_n_4 ,\gic0.gc0.count_reg[4]_i_1_n_5 ,\gic0.gc0.count_reg[4]_i_1_n_6 ,\gic0.gc0.count_reg[4]_i_1_n_7 }),
        .S(D[7:4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_reg[4]_i_1_n_6 ),
        .Q(D[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_reg[4]_i_1_n_5 ),
        .Q(D[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_reg[4]_i_1_n_4 ),
        .Q(D[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_reg[8]_i_1_n_7 ),
        .Q(D[8]));
  CARRY4 \gic0.gc0.count_reg[8]_i_1 
       (.CI(\gic0.gc0.count_reg[4]_i_1_n_0 ),
        .CO({\NLW_gic0.gc0.count_reg[8]_i_1_CO_UNCONNECTED [3],\gic0.gc0.count_reg[8]_i_1_n_1 ,\gic0.gc0.count_reg[8]_i_1_n_2 ,\gic0.gc0.count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gic0.gc0.count_reg[8]_i_1_n_4 ,\gic0.gc0.count_reg[8]_i_1_n_5 ,\gic0.gc0.count_reg[8]_i_1_n_6 ,\gic0.gc0.count_reg[8]_i_1_n_7 }),
        .S(D[11:8]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc0.count_reg[8]_i_1_n_6 ),
        .Q(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[0]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]),
        .O(\wr_pntr_gc_reg[10] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[10]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [10]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [11]),
        .O(\wr_pntr_gc_reg[10] [10]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[1]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [2]),
        .O(\wr_pntr_gc_reg[10] [1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[2]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [3]),
        .O(\wr_pntr_gc_reg[10] [2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[3]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [4]),
        .O(\wr_pntr_gc_reg[10] [3]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[4]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [5]),
        .O(\wr_pntr_gc_reg[10] [4]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[5]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [6]),
        .O(\wr_pntr_gc_reg[10] [5]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[6]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [7]),
        .O(\wr_pntr_gc_reg[10] [6]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[7]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [8]),
        .O(\wr_pntr_gc_reg[10] [7]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[8]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [8]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [9]),
        .O(\wr_pntr_gc_reg[10] [8]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[9]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [9]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [10]),
        .O(\wr_pntr_gc_reg[10] [9]));
endmodule

module _xilinx_top__wr_logic
   (full,
    E,
    Q,
    ram_full_fb_i_reg,
    \gic0.gc0.count_d2_reg[3] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    ram_full_i,
    wr_clk,
    out,
    wr_en,
    \rd_pntr_bin_reg[3] ,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] );
  output full;
  output [0:0]E;
  output [2:0]Q;
  output ram_full_fb_i_reg;
  output [3:0]\gic0.gc0.count_d2_reg[3] ;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input ram_full_i;
  input wr_clk;
  input out;
  input wr_en;
  input [0:0]\rd_pntr_bin_reg[3] ;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] ;

  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [2:0]Q;
  wire full;
  wire [3:0]\gic0.gc0.count_d2_reg[3] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] ;
  wire out;
  wire ram_full_fb_i_reg;
  wire ram_full_i;
  wire [0:0]\rd_pntr_bin_reg[3] ;
  wire wr_clk;
  wire wr_en;
  wire [3:3]wr_pntr_plus2;

  _xilinx_top__wr_status_flags_as \gwas.wsts 
       (.E(E),
        .Q(wr_pntr_plus2),
        .full(full),
        .out(out),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg),
        .ram_full_i(ram_full_i),
        .\rd_pntr_bin_reg[3] (\rd_pntr_bin_reg[3] ),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  _xilinx_top__wr_bin_cntr wpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q({wr_pntr_plus2,Q}),
        .\gic0.gc0.count_d2_reg[3]_0 (\gic0.gc0.count_d2_reg[3] ),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] (\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] ),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module _xilinx_top__wr_logic__parameterized0
   (full,
    \gic0.gc0.count_reg[11] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    p_0_in10_out,
    wr_clk,
    out,
    wr_en,
    Q,
    RD_PNTR_WR,
    \grstd1.grst_full.grst_f.rst_d3_reg );
  output full;
  output \gic0.gc0.count_reg[11] ;
  output [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [10:0]p_0_in10_out;
  input wr_clk;
  input out;
  input wr_en;
  input [0:0]Q;
  input [11:0]RD_PNTR_WR;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]Q;
  wire [11:0]RD_PNTR_WR;
  wire comp1;
  wire comp2;
  wire full;
  wire \gic0.gc0.count_reg[11] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire out;
  wire [10:0]p_0_in10_out;
  wire [11:0]p_13_out;
  wire ram_full_fb;
  wire ram_full_i;
  wire wr_clk;
  wire wr_en;
  wire [11:0]wr_pntr_plus2;

  _xilinx_top__wr_status_flags_as__parameterized0 \gwas.wsts 
       (.D(wr_pntr_plus2),
        .E(\gic0.gc0.count_reg[11] ),
        .Q(p_13_out),
        .RD_PNTR_WR(RD_PNTR_WR),
        .comp1(comp1),
        .comp2(comp2),
        .full(full),
        .out(out),
        .ram_full_fb(ram_full_fb),
        .ram_full_i(ram_full_i),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  LUT5 #(
    .INIT(32'h55550400)) 
    \gwas.wsts/ 
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(comp2),
        .I2(ram_full_fb),
        .I3(wr_en),
        .I4(comp1),
        .O(ram_full_i));
  _xilinx_top__wr_bin_cntr__parameterized0 wpntr
       (.D(wr_pntr_plus2),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .E(\gic0.gc0.count_reg[11] ),
        .Q(Q),
        .\gic0.gc0.count_d2_reg[11]_0 (p_13_out),
        .p_0_in10_out(p_0_in10_out),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module _xilinx_top__wr_logic__parameterized0_9
   (full,
    \gic0.gc0.count_reg[11] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    D,
    wr_clk,
    out,
    wr_en,
    Q,
    \rd_pntr_bin_reg[11] ,
    \grstd1.grst_full.grst_f.rst_d3_reg );
  output full;
  output \gic0.gc0.count_reg[11] ;
  output [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [10:0]D;
  input wr_clk;
  input out;
  input wr_en;
  input [0:0]Q;
  input [11:0]\rd_pntr_bin_reg[11] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;

  wire [10:0]D;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]Q;
  wire comp1;
  wire comp2;
  wire full;
  wire \gic0.gc0.count_reg[11] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire out;
  wire [11:0]p_13_out;
  wire ram_full_fb;
  wire ram_full_i;
  wire [11:0]\rd_pntr_bin_reg[11] ;
  wire wr_clk;
  wire wr_en;
  wire [11:0]wr_pntr_plus2;

  _xilinx_top__wr_status_flags_as__parameterized0_22 \gwas.wsts 
       (.D(wr_pntr_plus2),
        .E(\gic0.gc0.count_reg[11] ),
        .Q(p_13_out),
        .comp1(comp1),
        .comp2(comp2),
        .full(full),
        .out(out),
        .ram_full_fb(ram_full_fb),
        .ram_full_i(ram_full_i),
        .\rd_pntr_bin_reg[11] (\rd_pntr_bin_reg[11] ),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  LUT5 #(
    .INIT(32'h55550400)) 
    \gwas.wsts/ 
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(comp2),
        .I2(ram_full_fb),
        .I3(wr_en),
        .I4(comp1),
        .O(ram_full_i));
  _xilinx_top__wr_bin_cntr__parameterized0_23 wpntr
       (.D(wr_pntr_plus2),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .E(\gic0.gc0.count_reg[11] ),
        .Q(Q),
        .\gic0.gc0.count_d2_reg[11]_0 (p_13_out),
        .wr_clk(wr_clk),
        .\wr_pntr_gc_reg[10] (D));
endmodule

module _xilinx_top__wr_status_flags_as
   (full,
    E,
    ram_full_fb_i_reg_0,
    ram_full_i,
    wr_clk,
    out,
    wr_en,
    Q,
    \rd_pntr_bin_reg[3] );
  output full;
  output [0:0]E;
  output ram_full_fb_i_reg_0;
  input ram_full_i;
  input wr_clk;
  input out;
  input wr_en;
  input [0:0]Q;
  input [0:0]\rd_pntr_bin_reg[3] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire full;
  wire out;
  wire ram_full_fb;
  wire ram_full_fb_i_reg_0;
  wire ram_full_i;
  wire [0:0]\rd_pntr_bin_reg[3] ;
  wire wr_clk;
  wire wr_en;

  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(wr_en),
        .I1(ram_full_fb),
        .O(E));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i),
        .PRE(out),
        .Q(ram_full_fb));
  LUT4 #(
    .INIT(16'h4004)) 
    ram_full_i_i_3
       (.I0(ram_full_fb),
        .I1(wr_en),
        .I2(Q),
        .I3(\rd_pntr_bin_reg[3] ),
        .O(ram_full_fb_i_reg_0));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i),
        .PRE(out),
        .Q(full));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module _xilinx_top__wr_status_flags_as__parameterized0
   (comp1,
    comp2,
    full,
    ram_full_fb,
    E,
    ram_full_i,
    wr_clk,
    out,
    wr_en,
    Q,
    RD_PNTR_WR,
    D);
  output comp1;
  output comp2;
  output full;
  output ram_full_fb;
  output [0:0]E;
  input ram_full_i;
  input wr_clk;
  input out;
  input wr_en;
  input [11:0]Q;
  input [11:0]RD_PNTR_WR;
  input [11:0]D;

  wire [11:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire [11:0]RD_PNTR_WR;
  wire comp1;
  wire comp2;
  wire full;
  wire out;
  wire ram_full_fb;
  wire ram_full_i;
  wire wr_clk;
  wire wr_en;

  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1 
       (.I0(wr_en),
        .I1(ram_full_fb),
        .O(E));
  _xilinx_top__compare__parameterized2 c1
       (.Q(Q),
        .RD_PNTR_WR(RD_PNTR_WR),
        .comp1(comp1));
  _xilinx_top__compare__parameterized3 c2
       (.D(D),
        .RD_PNTR_WR(RD_PNTR_WR),
        .comp2(comp2));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i),
        .PRE(out),
        .Q(ram_full_fb));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i),
        .PRE(out),
        .Q(full));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module _xilinx_top__wr_status_flags_as__parameterized0_22
   (comp1,
    comp2,
    full,
    ram_full_fb,
    E,
    ram_full_i,
    wr_clk,
    out,
    wr_en,
    Q,
    \rd_pntr_bin_reg[11] ,
    D);
  output comp1;
  output comp2;
  output full;
  output ram_full_fb;
  output [0:0]E;
  input ram_full_i;
  input wr_clk;
  input out;
  input wr_en;
  input [11:0]Q;
  input [11:0]\rd_pntr_bin_reg[11] ;
  input [11:0]D;

  wire [11:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire comp1;
  wire comp2;
  wire full;
  wire out;
  wire ram_full_fb;
  wire ram_full_i;
  wire [11:0]\rd_pntr_bin_reg[11] ;
  wire wr_clk;
  wire wr_en;

  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1 
       (.I0(wr_en),
        .I1(ram_full_fb),
        .O(E));
  _xilinx_top__compare__parameterized2_24 c1
       (.Q(Q),
        .comp1(comp1),
        .\rd_pntr_bin_reg[11] (\rd_pntr_bin_reg[11] ));
  _xilinx_top__compare__parameterized3_25 c2
       (.D(D),
        .comp2(comp2),
        .\rd_pntr_bin_reg[11] (\rd_pntr_bin_reg[11] ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i),
        .PRE(out),
        .Q(ram_full_fb));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i),
        .PRE(out),
        .Q(full));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
