

================================================================
== Vivado HLS Report for 'forward_ReLu'
================================================================
* Date:           Mon Jan  7 16:14:05 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.449|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   29|   29|   29|   29|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |   28|   28|        14|          -|          -|     2|    no    |
        | + Loop 1.1      |   12|   12|         6|          -|          -|     2|    no    |
        |  ++ Loop 1.1.1  |    4|    4|         2|          -|          -|     2|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     85|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     60|
|Register         |        -|      -|      23|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      23|    145|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |ch_fu_133_p2                             |     +    |      0|  0|  10|           2|           1|
    |i_fu_105_p2                              |     +    |      0|  0|  10|           2|           1|
    |j_fu_117_p2                              |     +    |      0|  0|  10|           2|           1|
    |tmp_s_fu_152_p2                          |     +    |      0|  0|  12|           3|           3|
    |exitcond7_fu_99_p2                       |   icmp   |      0|  0|   9|           2|           3|
    |exitcond8_fu_111_p2                      |   icmp   |      0|  0|   9|           2|           3|
    |exitcond_fu_127_p2                       |   icmp   |      0|  0|   9|           2|           3|
    |activation_layer_2_2_2_output_data_V_d0  |  select  |      0|  0|  16|           1|           1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                    |          |      0|  0|  85|          16|          16|
    +-----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  33|          6|    1|          6|
    |p_x_assign_reg_62  |   9|          2|    2|          4|
    |p_y_assign_reg_73  |   9|          2|    2|          4|
    |p_z_assign_reg_84  |   9|          2|    2|          4|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  60|         12|    7|         18|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  5|   0|    5|          0|
    |ch_reg_208               |  2|   0|    2|          0|
    |i_reg_187                |  2|   0|    2|          0|
    |j_reg_195                |  2|   0|    2|          0|
    |p_x_assign_cast_reg_179  |  2|   0|    3|          1|
    |p_x_assign_reg_62        |  2|   0|    2|          0|
    |p_y_assign_reg_73        |  2|   0|    2|          0|
    |p_z_assign_reg_84        |  2|   0|    2|          0|
    |tmp_2_reg_213            |  3|   0|   64|         61|
    |tmp_reg_200              |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 23|   0|   85|         62|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|                   RTL Ports                   | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                                         |  in |    1| ap_ctrl_hs |             forward_ReLu             | return value |
|ap_rst                                         |  in |    1| ap_ctrl_hs |             forward_ReLu             | return value |
|ap_start                                       |  in |    1| ap_ctrl_hs |             forward_ReLu             | return value |
|ap_done                                        | out |    1| ap_ctrl_hs |             forward_ReLu             | return value |
|ap_idle                                        | out |    1| ap_ctrl_hs |             forward_ReLu             | return value |
|ap_ready                                       | out |    1| ap_ctrl_hs |             forward_ReLu             | return value |
|activation_layer_2_2_2_input_data_V_address0   | out |    3|  ap_memory |  activation_layer_2_2_2_input_data_V |     array    |
|activation_layer_2_2_2_input_data_V_ce0        | out |    1|  ap_memory |  activation_layer_2_2_2_input_data_V |     array    |
|activation_layer_2_2_2_input_data_V_q0         |  in |   16|  ap_memory |  activation_layer_2_2_2_input_data_V |     array    |
|activation_layer_2_2_2_output_data_V_address0  | out |    3|  ap_memory | activation_layer_2_2_2_output_data_V |     array    |
|activation_layer_2_2_2_output_data_V_ce0       | out |    1|  ap_memory | activation_layer_2_2_2_output_data_V |     array    |
|activation_layer_2_2_2_output_data_V_we0       | out |    1|  ap_memory | activation_layer_2_2_2_output_data_V |     array    |
|activation_layer_2_2_2_output_data_V_d0        | out |   16|  ap_memory | activation_layer_2_2_2_output_data_V |     array    |
+-----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+

