<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FINAL_PHASE.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_Final_Phase_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_Final_Phase_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_Final_Phase_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_Final_Phase_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="final_phase.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="final_phase.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="final_phase.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="final_phase.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="final_phase.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="final_phase.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="final_phase.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="final_phase.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="final_phase.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="final_phase.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="final_phase.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="final_phase.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="final_phase.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="final_phase.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="final_phase.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="final_phase.ptwx"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="final_phase.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="final_phase.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="final_phase.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="final_phase.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="final_phase.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="final_phase.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="final_phase.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="final_phase.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="final_phase.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="final_phase.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="final_phase.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="final_phase_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="final_phase_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="final_phase_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="final_phase_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="final_phase_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="final_phase_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="final_phase_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="final_phase_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="final_phase_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="final_phase_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="final_phase_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="final_phase_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="final_phase_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="final_phase_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="final_phase_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1477237356" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1477237356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479581414" xil_pn:in_ck="-7816058197216674960" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1479581414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../Adder/Adder.v"/>
      <outfile xil_pn:name="../../Alu/Alu.v"/>
      <outfile xil_pn:name="../../Data_Memory/Data_memory.v"/>
      <outfile xil_pn:name="../../Decorder4_to_7/Decorder_4_to_7.v"/>
      <outfile xil_pn:name="../../Instruction_Memory/Instrction_Memory.v"/>
      <outfile xil_pn:name="../../MUX2_1/MUX2.v"/>
      <outfile xil_pn:name="../../MUX4_1/MUX4_1.v"/>
      <outfile xil_pn:name="../../OUTPORT/outport.v"/>
      <outfile xil_pn:name="../../PC/ProgramCounter.v"/>
      <outfile xil_pn:name="../../Register_File/Reg_file.v"/>
      <outfile xil_pn:name="../../one-bit-register/one-bit-register.v"/>
      <outfile xil_pn:name="../../seven_bit_reg/VII_bit_reg.v"/>
      <outfile xil_pn:name="../../writeback/WB.v"/>
      <outfile xil_pn:name="../CR/CR.v"/>
      <outfile xil_pn:name="../EXE/EXE.v"/>
      <outfile xil_pn:name="../ID/ID.v"/>
      <outfile xil_pn:name="../IF/IF.v"/>
      <outfile xil_pn:name="../five_in_one/Five_in_one.v"/>
      <outfile xil_pn:name="TB_Final_Phase.v"/>
      <outfile xil_pn:name="final_phase.v"/>
    </transform>
    <transform xil_pn:end_ts="1477237356" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1781576453382269222" xil_pn:start_ts="1477237356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477237356" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7471403770701640476" xil_pn:start_ts="1477237356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480085694" xil_pn:in_ck="160706039443740346" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3652634268265126512" xil_pn:start_ts="1480085693">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/DMEE.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DMEE.v"/>
      <outfile xil_pn:name="ipcore_dir/INMM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/INMM.v"/>
    </transform>
    <transform xil_pn:end_ts="1480085694" xil_pn:in_ck="8850082618677614402" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1480085694">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../Adder/Adder.v"/>
      <outfile xil_pn:name="../../Alu/Alu.v"/>
      <outfile xil_pn:name="../../Data_Memory/Data_memory.v"/>
      <outfile xil_pn:name="../../Decorder4_to_7/Decorder_4_to_7.v"/>
      <outfile xil_pn:name="../../Instruction_Memory/Instrction_Memory.v"/>
      <outfile xil_pn:name="../../MUX2_1/MUX2.v"/>
      <outfile xil_pn:name="../../MUX4_1/MUX4_1.v"/>
      <outfile xil_pn:name="../../OUTPORT/outport.v"/>
      <outfile xil_pn:name="../../PC/ProgramCounter.v"/>
      <outfile xil_pn:name="../../Register_File/Reg_file.v"/>
      <outfile xil_pn:name="../../one-bit-register/one-bit-register.v"/>
      <outfile xil_pn:name="../../seven_bit_reg/VII_bit_reg.v"/>
      <outfile xil_pn:name="../../writeback/WB.v"/>
      <outfile xil_pn:name="../CR/CR.v"/>
      <outfile xil_pn:name="../EXE/EXE.v"/>
      <outfile xil_pn:name="../ID/ID.v"/>
      <outfile xil_pn:name="../IF/IF.v"/>
      <outfile xil_pn:name="../five_in_one/Five_in_one.v"/>
      <outfile xil_pn:name="TB_Final_Phase.v"/>
      <outfile xil_pn:name="final_phase.v"/>
      <outfile xil_pn:name="ipcore_dir/DMEE.v"/>
      <outfile xil_pn:name="ipcore_dir/INMM.v"/>
    </transform>
    <transform xil_pn:end_ts="1480085696" xil_pn:in_ck="8850082618677614402" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1756304594676304661" xil_pn:start_ts="1480085694">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_Final_Phase_beh.prj"/>
      <outfile xil_pn:name="TB_Final_Phase_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1484993063" xil_pn:in_ck="1264987097121600062" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7546286426730886258" xil_pn:start_ts="1484993063">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_Final_Phase_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1477049044" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1477049044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477049044" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7601540520318951759" xil_pn:start_ts="1477049044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480664313" xil_pn:in_ck="160706039443740346" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3652634268265126512" xil_pn:start_ts="1480664313">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/DMEE.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DMEE.v"/>
      <outfile xil_pn:name="ipcore_dir/INMM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/INMM.v"/>
    </transform>
    <transform xil_pn:end_ts="1477049044" xil_pn:in_ck="-1318583660770452328" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1477049044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477049044" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7733661038520820719" xil_pn:start_ts="1477049044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477049044" xil_pn:in_ck="-1318583660770452328" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745293037926" xil_pn:start_ts="1477049044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477049044" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8863675426201866982" xil_pn:start_ts="1477049044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480664333" xil_pn:in_ck="3660029530013860271" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-1065649070155239905" xil_pn:start_ts="1480664313">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="final_phase.lso"/>
      <outfile xil_pn:name="final_phase.ngc"/>
      <outfile xil_pn:name="final_phase.ngr"/>
      <outfile xil_pn:name="final_phase.prj"/>
      <outfile xil_pn:name="final_phase.stx"/>
      <outfile xil_pn:name="final_phase.syr"/>
      <outfile xil_pn:name="final_phase.xst"/>
      <outfile xil_pn:name="final_phase_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1477049472" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5825950013603014340" xil_pn:start_ts="1477049471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1477049478" xil_pn:in_ck="-5694807335891096399" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3936969953153675089" xil_pn:start_ts="1477049472">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1477049495" xil_pn:in_ck="-3786688209100792063" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1405206279585514545" xil_pn:start_ts="1477049478">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1477049511" xil_pn:in_ck="-796830932966209894" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1477049495">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1477049625" xil_pn:in_ck="-3786688209100792195" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="4970201210546912173" xil_pn:start_ts="1477049606">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1477049511" xil_pn:in_ck="-3786688209100792195" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1477049505">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
