set_property PACKAGE_PIN M20 [get_ports {fdata[0]}]
set_property PACKAGE_PIN N22 [get_ports {fdata[1]}]
set_property PACKAGE_PIN M22 [get_ports {fdata[2]}]
set_property PACKAGE_PIN L19 [get_ports {fdata[3]}]
set_property PACKAGE_PIN L21 [get_ports {fdata[4]}]
set_property PACKAGE_PIN M21 [get_ports {fdata[5]}]
set_property PACKAGE_PIN M18 [get_ports {fdata[6]}]
set_property PACKAGE_PIN N18 [get_ports {fdata[7]}]
set_property PACKAGE_PIN L15 [get_ports {fdata[8]}]
set_property PACKAGE_PIN L16 [get_ports {fdata[9]}]
set_property PACKAGE_PIN M17 [get_ports {fdata[10]}]
set_property PACKAGE_PIN M13 [get_ports {fdata[11]}]
set_property PACKAGE_PIN M15 [get_ports {fdata[12]}]
set_property PACKAGE_PIN L13 [get_ports {fdata[13]}]
set_property PACKAGE_PIN L18 [get_ports {fdata[14]}]
set_property PACKAGE_PIN L20 [get_ports {fdata[15]}]
set_property PACKAGE_PIN H17 [get_ports {fdata[16]}]
set_property PACKAGE_PIN H14 [get_ports {fdata[17]}]
set_property PACKAGE_PIN K21 [get_ports {fdata[18]}]
set_property PACKAGE_PIN H18 [get_ports {fdata[19]}]
set_property PACKAGE_PIN G13 [get_ports {fdata[20]}]
set_property PACKAGE_PIN J21 [get_ports {fdata[21]}]
set_property PACKAGE_PIN G16 [get_ports {fdata[22]}]
set_property PACKAGE_PIN G15 [get_ports {fdata[23]}]
set_property PACKAGE_PIN K18 [get_ports {fdata[24]}]
set_property PACKAGE_PIN G18 [get_ports {fdata[25]}]
set_property PACKAGE_PIN G17 [get_ports {fdata[26]}]
set_property PACKAGE_PIN J22 [get_ports {fdata[27]}]
set_property PACKAGE_PIN K19 [get_ports {fdata[28]}]
set_property PACKAGE_PIN G20 [get_ports {fdata[29]}]
set_property PACKAGE_PIN H22 [get_ports {fdata[30]}]
set_property PACKAGE_PIN H20 [get_ports {fdata[31]}]
set_property PACKAGE_PIN D17 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property PACKAGE_PIN J19 [get_ports clk_out]
set_property PACKAGE_PIN H13 [get_ports {faddr[0]}]
set_property PACKAGE_PIN J14 [get_ports {faddr[1]}]
set_property PACKAGE_PIN K22 [get_ports flaga]
set_property PACKAGE_PIN K14 [get_ports flagb]
set_property PACKAGE_PIN J17 [get_ports flagc]
set_property PACKAGE_PIN J16 [get_ports flagd]
set_property PACKAGE_PIN N19 [get_ports pktend]
set_property PACKAGE_PIN L14 [get_ports slcs]
set_property PACKAGE_PIN K17 [get_ports sloe]
set_property PACKAGE_PIN N20 [get_ports slrd]
set_property PACKAGE_PIN K16 [get_ports slwr]

set_property IOSTANDARD LVCMOS18 [get_ports clk_out]
set_property IOSTANDARD LVCMOS18 [get_ports {faddr[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {faddr[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fdata[31]}]
set_property IOSTANDARD LVCMOS18 [get_ports flaga]
set_property IOSTANDARD LVCMOS18 [get_ports flagb]
set_property IOSTANDARD LVCMOS18 [get_ports flagc]
set_property IOSTANDARD LVCMOS18 [get_ports flagd]
set_property IOSTANDARD LVCMOS18 [get_ports pktend]
set_property IOSTANDARD LVCMOS18 [get_ports slcs]
set_property IOSTANDARD LVCMOS18 [get_ports sloe]
set_property IOSTANDARD LVCMOS18 [get_ports slrd]
set_property IOSTANDARD LVCMOS18 [get_ports slwr]

set_property PACKAGE_PIN AA1 [get_ports led0]
set_property IOSTANDARD SSTL135 [get_ports led0]

create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]

#set_property MARK_DEBUG true [get_nets gpif2_to_fifo32_i/ctrl_tx_fifo_has_space]
#set_property MARK_DEBUG true [get_nets gpif2_to_fifo32_i/ctrl_tx_valid]
#set_property MARK_DEBUG true [get_nets gpif2_to_fifo32_i/ctrl_rx_tlast]
#set_property MARK_DEBUG true [get_nets gpif2_to_fifo32_i/ctrl_rx_tready]
#set_property MARK_DEBUG true [get_nets gpif2_to_fifo32_i/ctrl_rx_tvalid]
#set_property MARK_DEBUG true [get_nets gpif2_to_fifo32_i/ctrl_tx_fifo_nearly_full]
#set_property MARK_DEBUG true [get_nets gpif2_to_fifo32_i/ctrl_tx_pktend]
#set_property MARK_DEBUG true [get_nets gpif2_to_fifo32_i/ctrl_tx_ready]
#set_property MARK_DEBUG true [get_nets gpif2_to_fifo32_i/ctrl_tx_tvalid]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[2]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[16]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[17]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[18]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[19]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[23]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[25]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[0]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[5]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[11]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[12]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[13]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[15]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[21]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[28]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[7]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[8]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[9]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[10]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[20]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[24]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[27]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[29]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[4]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[1]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[3]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[6]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[14]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[22]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[26]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[30]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_in[31]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[18]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[7]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[3]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[9]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[13]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[15]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[30]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[20]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[24]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[26]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[23]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[4]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[1]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[5]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[31]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[12]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[14]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[16]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[17]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[29]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[2]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[6]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[8]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[21]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[22]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[27]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[28]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[0]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[10]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[11]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[19]}]
#set_property MARK_DEBUG true [get_nets {gpif2_to_fifo32_i/gpif_data_out0_in[25]}]
#create_debug_core u_ila_0 ila
#set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
#set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
#set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
#set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
#set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
#set_property C_INPUT_PIPE_STAGES 2 [get_debug_cores u_ila_0]
#set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
#set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
#set_property port_width 1 [get_debug_ports u_ila_0/clk]
#connect_debug_port u_ila_0/clk [get_nets [list clk_100_BUFG]]
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
#set_property port_width 32 [get_debug_ports u_ila_0/probe0]
#connect_debug_port u_ila_0/probe0 [get_nets [list {gpif2_to_fifo32_i/gpif_data_in[0]} {gpif2_to_fifo32_i/gpif_data_in[1]} {gpif2_to_fifo32_i/gpif_data_in[2]} {gpif2_to_fifo32_i/gpif_data_in[3]} {gpif2_to_fifo32_i/gpif_data_in[4]} {gpif2_to_fifo32_i/gpif_data_in[5]} {gpif2_to_fifo32_i/gpif_data_in[6]} {gpif2_to_fifo32_i/gpif_data_in[7]} {gpif2_to_fifo32_i/gpif_data_in[8]} {gpif2_to_fifo32_i/gpif_data_in[9]} {gpif2_to_fifo32_i/gpif_data_in[10]} {gpif2_to_fifo32_i/gpif_data_in[11]} {gpif2_to_fifo32_i/gpif_data_in[12]} {gpif2_to_fifo32_i/gpif_data_in[13]} {gpif2_to_fifo32_i/gpif_data_in[14]} {gpif2_to_fifo32_i/gpif_data_in[15]} {gpif2_to_fifo32_i/gpif_data_in[16]} {gpif2_to_fifo32_i/gpif_data_in[17]} {gpif2_to_fifo32_i/gpif_data_in[18]} {gpif2_to_fifo32_i/gpif_data_in[19]} {gpif2_to_fifo32_i/gpif_data_in[20]} {gpif2_to_fifo32_i/gpif_data_in[21]} {gpif2_to_fifo32_i/gpif_data_in[22]} {gpif2_to_fifo32_i/gpif_data_in[23]} {gpif2_to_fifo32_i/gpif_data_in[24]} {gpif2_to_fifo32_i/gpif_data_in[25]} {gpif2_to_fifo32_i/gpif_data_in[26]} {gpif2_to_fifo32_i/gpif_data_in[27]} {gpif2_to_fifo32_i/gpif_data_in[28]} {gpif2_to_fifo32_i/gpif_data_in[29]} {gpif2_to_fifo32_i/gpif_data_in[30]} {gpif2_to_fifo32_i/gpif_data_in[31]}]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
#set_property port_width 32 [get_debug_ports u_ila_0/probe1]
#connect_debug_port u_ila_0/probe1 [get_nets [list {gpif2_to_fifo32_i/gpif_data_out0_in[0]} {gpif2_to_fifo32_i/gpif_data_out0_in[1]} {gpif2_to_fifo32_i/gpif_data_out0_in[2]} {gpif2_to_fifo32_i/gpif_data_out0_in[3]} {gpif2_to_fifo32_i/gpif_data_out0_in[4]} {gpif2_to_fifo32_i/gpif_data_out0_in[5]} {gpif2_to_fifo32_i/gpif_data_out0_in[6]} {gpif2_to_fifo32_i/gpif_data_out0_in[7]} {gpif2_to_fifo32_i/gpif_data_out0_in[8]} {gpif2_to_fifo32_i/gpif_data_out0_in[9]} {gpif2_to_fifo32_i/gpif_data_out0_in[10]} {gpif2_to_fifo32_i/gpif_data_out0_in[11]} {gpif2_to_fifo32_i/gpif_data_out0_in[12]} {gpif2_to_fifo32_i/gpif_data_out0_in[13]} {gpif2_to_fifo32_i/gpif_data_out0_in[14]} {gpif2_to_fifo32_i/gpif_data_out0_in[15]} {gpif2_to_fifo32_i/gpif_data_out0_in[16]} {gpif2_to_fifo32_i/gpif_data_out0_in[17]} {gpif2_to_fifo32_i/gpif_data_out0_in[18]} {gpif2_to_fifo32_i/gpif_data_out0_in[19]} {gpif2_to_fifo32_i/gpif_data_out0_in[20]} {gpif2_to_fifo32_i/gpif_data_out0_in[21]} {gpif2_to_fifo32_i/gpif_data_out0_in[22]} {gpif2_to_fifo32_i/gpif_data_out0_in[23]} {gpif2_to_fifo32_i/gpif_data_out0_in[24]} {gpif2_to_fifo32_i/gpif_data_out0_in[25]} {gpif2_to_fifo32_i/gpif_data_out0_in[26]} {gpif2_to_fifo32_i/gpif_data_out0_in[27]} {gpif2_to_fifo32_i/gpif_data_out0_in[28]} {gpif2_to_fifo32_i/gpif_data_out0_in[29]} {gpif2_to_fifo32_i/gpif_data_out0_in[30]} {gpif2_to_fifo32_i/gpif_data_out0_in[31]}]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
#set_property port_width 1 [get_debug_ports u_ila_0/probe2]
#connect_debug_port u_ila_0/probe2 [get_nets [list gpif2_to_fifo32_i/ctrl_rx_tlast]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
#set_property port_width 1 [get_debug_ports u_ila_0/probe3]
#connect_debug_port u_ila_0/probe3 [get_nets [list gpif2_to_fifo32_i/ctrl_rx_tready]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
#set_property port_width 1 [get_debug_ports u_ila_0/probe4]
#connect_debug_port u_ila_0/probe4 [get_nets [list gpif2_to_fifo32_i/ctrl_rx_tvalid]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
#set_property port_width 1 [get_debug_ports u_ila_0/probe5]
#connect_debug_port u_ila_0/probe5 [get_nets [list gpif2_to_fifo32_i/ctrl_tx_fifo_has_space]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
#set_property port_width 1 [get_debug_ports u_ila_0/probe6]
#connect_debug_port u_ila_0/probe6 [get_nets [list gpif2_to_fifo32_i/ctrl_tx_fifo_nearly_full]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
#set_property port_width 1 [get_debug_ports u_ila_0/probe7]
#connect_debug_port u_ila_0/probe7 [get_nets [list gpif2_to_fifo32_i/ctrl_tx_pktend]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
#set_property port_width 1 [get_debug_ports u_ila_0/probe8]
#connect_debug_port u_ila_0/probe8 [get_nets [list gpif2_to_fifo32_i/ctrl_tx_ready]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
#set_property port_width 1 [get_debug_ports u_ila_0/probe9]
#connect_debug_port u_ila_0/probe9 [get_nets [list gpif2_to_fifo32_i/ctrl_tx_tvalid]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
#set_property port_width 1 [get_debug_ports u_ila_0/probe10]
#connect_debug_port u_ila_0/probe10 [get_nets [list gpif2_to_fifo32_i/ctrl_tx_valid]]
#set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
#set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
#set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
#connect_debug_port dbg_hub/clk [get_nets clk_100_BUFG]
