{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1700477549661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1700477549661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 14:52:29 2023 " "Processing started: Mon Nov 20 14:52:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1700477549661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1700477549661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga2 -c vga2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga2 -c vga2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1700477549662 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1700477550197 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga2.v(48) " "Verilog HDL warning at vga2.v(48): extended using \"x\" or \"z\"" {  } { { "vga2.v" "" { Text "D:/PROJECTS/vga2/CPLD/vga2.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1700477550307 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga2.v(49) " "Verilog HDL warning at vga2.v(49): extended using \"x\" or \"z\"" {  } { { "vga2.v" "" { Text "D:/PROJECTS/vga2/CPLD/vga2.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1700477550307 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga2.v(58) " "Verilog HDL information at vga2.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "vga2.v" "" { Text "D:/PROJECTS/vga2/CPLD/vga2.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1700477550308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga2.v 1 1 " "Found 1 design units, including 1 entities, in source file vga2.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga2 " "Found entity 1: vga2" {  } { { "vga2.v" "" { Text "D:/PROJECTS/vga2/CPLD/vga2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700477550311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700477550311 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga2 " "Elaborating entity \"vga2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1700477550362 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "362 " "Implemented 362 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1700477551938 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1700477551938 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1700477551938 ""} { "Info" "ICUT_CUT_TM_LCELLS" "291 " "Implemented 291 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1700477551938 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1700477551938 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "414 " "Peak virtual memory: 414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1700477552014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 14:52:32 2023 " "Processing ended: Mon Nov 20 14:52:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1700477552014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1700477552014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1700477552014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1700477552014 ""}
