<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: AArch64ISelLowering.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_f6f34bb863c83be24569949661875da3.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AArch64ISelLowering.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AArch64ISelLowering_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//==-- AArch64ISelLowering.h - AArch64 DAG Lowering Interface ----*- C++ -*-==//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file defines the interfaces that AArch64 uses to lower LLVM code into a</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// selection DAG.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_AARCH64_AARCH64ISELLOWERING_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLVM_LIB_TARGET_AARCH64_AARCH64ISELLOWERING_H</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SelectionDAG_8h.html">llvm/CodeGen/SelectionDAG.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConv_8h.html">llvm/IR/CallingConv.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/Target/TargetLowering.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">namespace </span>llvm {</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html">   25</a></span>&#160;<span class="keyword">namespace </span>AArch64ISD {</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">enum</span> {</div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a4e6bee589f2340d206010f5ac573708b">   28</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a4e6bee589f2340d206010f5ac573708b">FIRST_NUMBER</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">ISD::BUILTIN_OP_END</a>,</div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a2bac403076acbbf971d9213895e49c4f">   29</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a2bac403076acbbf971d9213895e49c4f">WrapperLarge</a>, <span class="comment">// 4-instruction MOVZ/MOVK sequence for 64-bit addresses.</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a1506f6dab9103c66c2463fdded31a599">   30</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a1506f6dab9103c66c2463fdded31a599">CALL</a>,         <span class="comment">// Function call.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <span class="comment">// Almost the same as a normal call node, except that a TLSDesc relocation is</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <span class="comment">// needed so the linker can relax it correctly if possible.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a4a9fc8d14319b0e10c5405904ab9548a">   34</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a4a9fc8d14319b0e10c5405904ab9548a">TLSDESC_CALL</a>,</div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894aa2e9d9d7c30818fd5ba551f8d3f0af34">   35</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894aa2e9d9d7c30818fd5ba551f8d3f0af34">ADRP</a>,     <span class="comment">// Page address of a TargetGlobalAddress operand.</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a64a83c4bc05c2caeca43015fda341f45">   36</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a64a83c4bc05c2caeca43015fda341f45">ADDlow</a>,   <span class="comment">// Add the low 12 bits of a TargetGlobalAddress operand.</span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894adfb5f0cc680a060e5ca88e6e923d7183">   37</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894adfb5f0cc680a060e5ca88e6e923d7183">LOADgot</a>,  <span class="comment">// Load from automatically generated descriptor (e.g. Global</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;            <span class="comment">// Offset Table, TLS record).</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a8545d1e72a2a8d4e27335a18ef098589">   39</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a8545d1e72a2a8d4e27335a18ef098589">RET_FLAG</a>, <span class="comment">// Return with a flag operand. Operand 0 is the chain operand.</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a1dd8fc0bc13596b74da85b07a1ee5dd2">   40</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a1dd8fc0bc13596b74da85b07a1ee5dd2">BRCOND</a>,   <span class="comment">// Conditional branch instruction; &quot;b.cond&quot;.</span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894aeaea22b21177ff390559a1314dbf6947">   41</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894aeaea22b21177ff390559a1314dbf6947">CSEL</a>,</div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894af146cbc56dd5ec2153e08db2e7e4af7d">   42</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894af146cbc56dd5ec2153e08db2e7e4af7d">FCSEL</a>, <span class="comment">// Conditional move instruction.</span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a87407f364bf7154debfe6a3008760e8c">   43</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a87407f364bf7154debfe6a3008760e8c">CSINV</a>, <span class="comment">// Conditional select invert.</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a7749b66ee4fb30ffb40a30f5ef67b46f">   44</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a7749b66ee4fb30ffb40a30f5ef67b46f">CSNEG</a>, <span class="comment">// Conditional select negate.</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a4a963d58bfd84cd339df4a7c57f8764e">   45</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a4a963d58bfd84cd339df4a7c57f8764e">CSINC</a>, <span class="comment">// Conditional select increment.</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="comment">// Pointer to the thread&#39;s local storage area. Materialised from TPIDR_EL0 on</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="comment">// ELF.</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ad25be6e24e6b7104abbf0660c96589e8">   49</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ad25be6e24e6b7104abbf0660c96589e8">THREAD_POINTER</a>,</div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a570a73eb4f12ab7c7db1e81f280b363c">   50</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a570a73eb4f12ab7c7db1e81f280b363c">ADC</a>,</div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a3e0f0bc95b04d7de664c53bb98ec888b">   51</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a3e0f0bc95b04d7de664c53bb98ec888b">SBC</a>, <span class="comment">// adc, sbc instructions</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="comment">// Arithmetic instructions which write flags.</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a61ede97ea8fc84f9f11d6478d5d214a6">   54</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a61ede97ea8fc84f9f11d6478d5d214a6">ADDS</a>,</div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894acdc788ad7d0ba7ecc3806c90b39b46ff">   55</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894acdc788ad7d0ba7ecc3806c90b39b46ff">SUBS</a>,</div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ab98a7740ca34fec72ed6e3b38760b2b1">   56</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ab98a7740ca34fec72ed6e3b38760b2b1">ADCS</a>,</div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a3ce7d4f224730b380e96d3e674ef269c">   57</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a3ce7d4f224730b380e96d3e674ef269c">SBCS</a>,</div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894af36f36b0406330ead921ee1fb07de2cd">   58</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894af36f36b0406330ead921ee1fb07de2cd">ANDS</a>,</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="comment">// Floating point comparison</span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894adee98654dac93ffd21f1b9a129ec40e2">   61</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894adee98654dac93ffd21f1b9a129ec40e2">FCMP</a>,</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="comment">// Floating point max and min instructions.</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a150231c3a85e4d68d900df57cf3ed2cc">   64</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a150231c3a85e4d68d900df57cf3ed2cc">FMAX</a>,</div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a809ff34dd1b49e023620f7de0a8e756d">   65</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a809ff34dd1b49e023620f7de0a8e756d">FMIN</a>,</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="comment">// Scalar extract</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894af6c22e0a2aa27c8e7934f6c5d519c832">   68</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894af6c22e0a2aa27c8e7934f6c5d519c832">EXTR</a>,</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="comment">// Scalar-to-vector duplication</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a9e0955df410f281dcdb5272e0ab9ce3d">   71</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a9e0955df410f281dcdb5272e0ab9ce3d">DUP</a>,</div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a9e5cc09bf44571679cb7abc733bca21b">   72</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a9e5cc09bf44571679cb7abc733bca21b">DUPLANE8</a>,</div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a63256211d7e9fcab596baa05d672db8d">   73</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a63256211d7e9fcab596baa05d672db8d">DUPLANE16</a>,</div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a5d3f342d733ac020d495e08094c201bb">   74</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a5d3f342d733ac020d495e08094c201bb">DUPLANE32</a>,</div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a626e899c69c3bfdbdbb094dd1c43bcc5">   75</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a626e899c69c3bfdbdbb094dd1c43bcc5">DUPLANE64</a>,</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="comment">// Vector immedate moves</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a91a9a99c6c9977fcb422a33cedb64baa">   78</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a91a9a99c6c9977fcb422a33cedb64baa">MOVI</a>,</div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a7eec025fe97bc08e06bd04b45390cbbc">   79</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a7eec025fe97bc08e06bd04b45390cbbc">MOVIshift</a>,</div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a56f30b92d605204b6d1e8f6736f5b45c">   80</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a56f30b92d605204b6d1e8f6736f5b45c">MOVIedit</a>,</div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a4298c4f3218b85d0754a31c3bc49dd38">   81</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a4298c4f3218b85d0754a31c3bc49dd38">MOVImsl</a>,</div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a02e94d994c40b37bc4cf95827982393d">   82</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a02e94d994c40b37bc4cf95827982393d">FMOV</a>,</div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894aa4493521473b54b2568fb53290007104">   83</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894aa4493521473b54b2568fb53290007104">MVNIshift</a>,</div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894afb280860060c7afbb8c931e5ab7fade9">   84</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894afb280860060c7afbb8c931e5ab7fade9">MVNImsl</a>,</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="comment">// Vector immediate ops</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ad6ab97e04848339b891365ffbcc1a0fc">   87</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ad6ab97e04848339b891365ffbcc1a0fc">BICi</a>,</div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a6390897d4e079aa4d38ce5a5fd206b2b">   88</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a6390897d4e079aa4d38ce5a5fd206b2b">ORRi</a>,</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="comment">// Vector bit select: similar to ISD::VSELECT but not all bits within an</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="comment">// element must be identical.</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ad57aa6b8d10579a678dc2320ff7001da">   92</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ad57aa6b8d10579a678dc2320ff7001da">BSL</a>,</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="comment">// Vector arithmetic negation</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ad63360064b079f9075dc2fd532a101bd">   95</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ad63360064b079f9075dc2fd532a101bd">NEG</a>,</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="comment">// Vector shuffles</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a574234144ef4f4e0115d0ef71a4efd80">   98</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a574234144ef4f4e0115d0ef71a4efd80">ZIP1</a>,</div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a58511b67177595581d8f94facb3565fe">   99</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a58511b67177595581d8f94facb3565fe">ZIP2</a>,</div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a4db23bc2ed0cc6a04a5c5d11bb45235f">  100</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a4db23bc2ed0cc6a04a5c5d11bb45235f">UZP1</a>,</div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a8aec775bf28196c442cf229cd43db2e3">  101</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a8aec775bf28196c442cf229cd43db2e3">UZP2</a>,</div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a0ad2c68321ce87aa1ddfecd5db5620a8">  102</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a0ad2c68321ce87aa1ddfecd5db5620a8">TRN1</a>,</div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a568bdb1eb9c9d07c9baa011b76a97b06">  103</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a568bdb1eb9c9d07c9baa011b76a97b06">TRN2</a>,</div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894afae32e400e4bc01cc4673f48e856472d">  104</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894afae32e400e4bc01cc4673f48e856472d">REV16</a>,</div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a44e0c654278b7245da534b69f2a290a3">  105</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a44e0c654278b7245da534b69f2a290a3">REV32</a>,</div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a227cc47204e0e6af51133e52dbda3cad">  106</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a227cc47204e0e6af51133e52dbda3cad">REV64</a>,</div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a489b5bf6d9df2ae4dac6fce059b91bda">  107</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a489b5bf6d9df2ae4dac6fce059b91bda">EXT</a>,</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="comment">// Vector shift by scalar</span></div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894afb30ccc51f3686858a621b86f7171087">  110</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894afb30ccc51f3686858a621b86f7171087">VSHL</a>,</div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a4318caf60a3c8fb3a95e336e55457763">  111</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a4318caf60a3c8fb3a95e336e55457763">VLSHR</a>,</div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a794f9f6bbb4013df844fce71137cb255">  112</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a794f9f6bbb4013df844fce71137cb255">VASHR</a>,</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="comment">// Vector shift by scalar (again)</span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a73276e2beba77ee68e34de9f315b1dbb">  115</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a73276e2beba77ee68e34de9f315b1dbb">SQSHL_I</a>,</div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a1deab4f18a0ec0ad579affbd7e5014dc">  116</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a1deab4f18a0ec0ad579affbd7e5014dc">UQSHL_I</a>,</div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a60ba9419992364c7fa566dbe626f91b0">  117</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a60ba9419992364c7fa566dbe626f91b0">SQSHLU_I</a>,</div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a22c1b5a92aba9ebf969a2f0235b9094c">  118</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a22c1b5a92aba9ebf969a2f0235b9094c">SRSHR_I</a>,</div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894abcf28dc2b8c571927124b7d94e5d0003">  119</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894abcf28dc2b8c571927124b7d94e5d0003">URSHR_I</a>,</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="comment">// Vector comparisons</span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a4dfc32c20ebb97a98e406c25891d43c9">  122</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a4dfc32c20ebb97a98e406c25891d43c9">CMEQ</a>,</div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ac14d53a0ab8efc58263ff49cdc148af4">  123</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ac14d53a0ab8efc58263ff49cdc148af4">CMGE</a>,</div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a28bb858be63e74941b0dcd6754d4c1f8">  124</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a28bb858be63e74941b0dcd6754d4c1f8">CMGT</a>,</div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a28b81ba2a9cf5507fa21cf8341e1464f">  125</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a28b81ba2a9cf5507fa21cf8341e1464f">CMHI</a>,</div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a3a4c664b8c91eb49caa763b8b1076171">  126</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a3a4c664b8c91eb49caa763b8b1076171">CMHS</a>,</div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ae57993c65e826491faff8e9f23ae2b94">  127</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ae57993c65e826491faff8e9f23ae2b94">FCMEQ</a>,</div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a49584572cc555ded4c292404822bff1c">  128</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a49584572cc555ded4c292404822bff1c">FCMGE</a>,</div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a967eebc9c3cd77d0eddf5a53bda3e9ac">  129</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a967eebc9c3cd77d0eddf5a53bda3e9ac">FCMGT</a>,</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="comment">// Vector zero comparisons</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a253c60efdc75571e3bc8a58dd59becaf">  132</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a253c60efdc75571e3bc8a58dd59becaf">CMEQz</a>,</div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894adbfcc48de5a86d26dad681e5ab4ae73b">  133</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894adbfcc48de5a86d26dad681e5ab4ae73b">CMGEz</a>,</div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ae0425e98d56c0083b583f1c5c714efd9">  134</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ae0425e98d56c0083b583f1c5c714efd9">CMGTz</a>,</div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894af534c8b3b04bafe5c651e83dd0e83ef6">  135</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894af534c8b3b04bafe5c651e83dd0e83ef6">CMLEz</a>,</div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a655dffaac8a992d3a612963917df3a63">  136</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a655dffaac8a992d3a612963917df3a63">CMLTz</a>,</div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a6ffcbbcb6e2951b44a89f04a89507a0c">  137</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a6ffcbbcb6e2951b44a89f04a89507a0c">FCMEQz</a>,</div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a7c644e021148062cb8186d06335d6c5b">  138</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a7c644e021148062cb8186d06335d6c5b">FCMGEz</a>,</div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ac7807ff6ae2440eb553822033f355ceb">  139</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ac7807ff6ae2440eb553822033f355ceb">FCMGTz</a>,</div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ae8eea7e42467af1888111d30aa1ffc9a">  140</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ae8eea7e42467af1888111d30aa1ffc9a">FCMLEz</a>,</div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ac4260922a57a444b076d7680cdfaed32">  141</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ac4260922a57a444b076d7680cdfaed32">FCMLTz</a>,</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="comment">// Vector bitwise negation</span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a59bae44c1b0024fdfcc5e2803966ab5e">  144</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a59bae44c1b0024fdfcc5e2803966ab5e">NOT</a>,</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="comment">// Vector bitwise selection</span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894abb58d2b22e1e4205262ef9b7a6a08e61">  147</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894abb58d2b22e1e4205262ef9b7a6a08e61">BIT</a>,</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="comment">// Compare-and-branch</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ac723fb32863b8b811d1f5e20a9d29b83">  150</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ac723fb32863b8b811d1f5e20a9d29b83">CBZ</a>,</div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a1ace695a3a0de6c36056b46791fdbd53">  151</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a1ace695a3a0de6c36056b46791fdbd53">CBNZ</a>,</div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894aa7d178f513996b738fea26d693c54e9a">  152</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894aa7d178f513996b738fea26d693c54e9a">TBZ</a>,</div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a31e3eddf628ce0ce1ab1624e731ee92b">  153</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a31e3eddf628ce0ce1ab1624e731ee92b">TBNZ</a>,</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="comment">// Tail calls</span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a0c096147ce35f351a1d0876af1c61501">  156</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a0c096147ce35f351a1d0876af1c61501">TC_RETURN</a>,</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="comment">// Custom prefetch handling</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a710b6a09ffa3675a809f5560d18eb69b">  159</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a710b6a09ffa3675a809f5560d18eb69b">PREFETCH</a>,</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="comment">// {s|u}int to FP within a FP register.</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a6a32a9de2d68106613af27a4b5287b08">  162</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a6a32a9de2d68106613af27a4b5287b08">SITOF</a>,</div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a107e9a4d70948139aa83c61738c101c3">  163</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a107e9a4d70948139aa83c61738c101c3">UITOF</a>,</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">  /// Natural vector cast. ISD::BITCAST is not natural in the big-endian</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">  /// world w.r.t vectors; which causes additional REV instructions to be</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">  /// generated to compensate for the byte-swapping. But sometimes we do</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">  /// need to re-interpret the data in SIMD vector registers in big-endian</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">  /// mode without emitting such REV instructions.</span></div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a79512f79cb3d87ff14fd966207218ca5">  170</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a79512f79cb3d87ff14fd966207218ca5">NVCAST</a>,</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a088ad415e58a6fbb41ded8063e26bca6">  172</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a088ad415e58a6fbb41ded8063e26bca6">SMULL</a>,</div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ae9765ad45095f8a38ed3c365c8b8039a">  173</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ae9765ad45095f8a38ed3c365c8b8039a">UMULL</a>,</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="comment">// NEON Load/Store with post-increment base updates</span></div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a611efefd07581a309272ce3604a444f1">  176</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a611efefd07581a309272ce3604a444f1">LD2post</a> = <a class="code" href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">ISD::FIRST_TARGET_MEMORY_OPCODE</a>,</div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a10515cb929353e22ba15cf55d9d8b67a">  177</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a10515cb929353e22ba15cf55d9d8b67a">LD3post</a>,</div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894aa6617bab04266e3a038086c0e27fe5a0">  178</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894aa6617bab04266e3a038086c0e27fe5a0">LD4post</a>,</div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ab094a6a98cc4e55bec227f809503a184">  179</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ab094a6a98cc4e55bec227f809503a184">ST2post</a>,</div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a95de67e2367d3060cb2336a6805e48cb">  180</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a95de67e2367d3060cb2336a6805e48cb">ST3post</a>,</div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a1a8fa2bbc5e58ecdb4d5405c52165959">  181</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a1a8fa2bbc5e58ecdb4d5405c52165959">ST4post</a>,</div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a4a633f62fc41f2022fe2170031a65d0e">  182</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a4a633f62fc41f2022fe2170031a65d0e">LD1x2post</a>,</div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a28800ddf447359f84e24d7314ccb98de">  183</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a28800ddf447359f84e24d7314ccb98de">LD1x3post</a>,</div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a1e3fbe83f867fe16454d9928afa4b29f">  184</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a1e3fbe83f867fe16454d9928afa4b29f">LD1x4post</a>,</div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a5d2518cc25a5983068164109fdd92691">  185</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a5d2518cc25a5983068164109fdd92691">ST1x2post</a>,</div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a5b1de6bb4e7f7e0cf389ba2f258066e2">  186</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a5b1de6bb4e7f7e0cf389ba2f258066e2">ST1x3post</a>,</div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a6d588334989b7663c1d0cdbbbf209f15">  187</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a6d588334989b7663c1d0cdbbbf209f15">ST1x4post</a>,</div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a0b3f053c7801048ee58d05f6877995d0">  188</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a0b3f053c7801048ee58d05f6877995d0">LD1DUPpost</a>,</div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a68a32966ba07f4efbe2397915501622f">  189</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a68a32966ba07f4efbe2397915501622f">LD2DUPpost</a>,</div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a74c7f6579312bce1adcf3adf0f3ca33a">  190</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a74c7f6579312bce1adcf3adf0f3ca33a">LD3DUPpost</a>,</div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a9d12cf233445b196a30a2cb5e339b6dc">  191</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a9d12cf233445b196a30a2cb5e339b6dc">LD4DUPpost</a>,</div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894af9aa22215f868a0dcc94cf13bc459460">  192</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894af9aa22215f868a0dcc94cf13bc459460">LD1LANEpost</a>,</div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894acffc300e996f001cf3bbbf1e25c7b974">  193</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894acffc300e996f001cf3bbbf1e25c7b974">LD2LANEpost</a>,</div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894aec77dff21e4270304e2569473d701994">  194</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894aec77dff21e4270304e2569473d701994">LD3LANEpost</a>,</div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a5323cab8ff6fd076ef57c895a0965f62">  195</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a5323cab8ff6fd076ef57c895a0965f62">LD4LANEpost</a>,</div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a08ec19f37da502bfd936951a14f678c4">  196</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a08ec19f37da502bfd936951a14f678c4">ST2LANEpost</a>,</div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a677e79b3b0d2d9969f84dfc567683f2b">  197</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a677e79b3b0d2d9969f84dfc567683f2b">ST3LANEpost</a>,</div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a8f9b927f69d51deab20e1da9cf296300">  198</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a8f9b927f69d51deab20e1da9cf296300">ST4LANEpost</a></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;};</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;} <span class="comment">// end namespace AArch64ISD</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="keyword">class </span>AArch64Subtarget;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="keyword">class </span>AArch64TargetMachine;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html">  206</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> {</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="keywordtype">bool</span> RequireStrictAlign;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#abee283d47f88e9134677bac63f91d3a7">AArch64TargetLowering</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;TM);</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">  /// Selects the correct CCAssignFn for a given CallingConvention value.</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a93b3a26ce7a470fede7690a9cd4c39a8">CCAssignFnForCall</a>(<a class="code" href="classunsigned.html">CallingConv::ID</a> CC, <span class="keywordtype">bool</span> IsVarArg) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">  /// computeKnownBitsForTargetNode - Determine which of the bits specified in</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">  /// Mask are known to be either zero or one and return them in the</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">  /// KnownZero/KnownOne bitsets.</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a7bf47de37d8ebc8ed6c347c5477f7f76">computeKnownBitsForTargetNode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero,</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                                     <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownOne, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                                     <span class="keywordtype">unsigned</span> Depth = 0) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aea0cb417e2747f0f82904858ce72e271">getScalarShiftAmountTy</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> LHSTy) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">  /// allowsMisalignedMemoryAccesses - Returns true if the target allows</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">  /// unaligned memory accesses. of the specified type.</span></div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#ae7236db61ae6cbaa27a87b01cb98dfce">  226</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ae7236db61ae6cbaa27a87b01cb98dfce">allowsMisalignedMemoryAccesses</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">unsigned</span> AddrSpace = 0,</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                                      <span class="keywordtype">unsigned</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a36d3f1f9ae335b43c09bf8805c25e192">Align</a> = 1,</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                                      <span class="keywordtype">bool</span> *<a class="code" href="namespacellvm_1_1CallingConv.html#a543c358964f4cd0315b2354f7d74e829abc8e2ee40a84687a9e12fd08784b87ba">Fast</a> = <span class="keyword">nullptr</span>)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <span class="keywordflow">if</span> (RequireStrictAlign)</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="comment">// FIXME: True for Cyclone, but not necessary others.</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1CallingConv.html#a543c358964f4cd0315b2354f7d74e829abc8e2ee40a84687a9e12fd08784b87ba">Fast</a>)</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;      *<a class="code" href="namespacellvm_1_1CallingConv.html#a543c358964f4cd0315b2354f7d74e829abc8e2ee40a84687a9e12fd08784b87ba">Fast</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  }</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">  /// LowerOperation - Provide custom lowering hooks for some operations.</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a40581570b38300f3a21e2e8ec8c80839">LowerOperation</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a6fa8b499e0abef24aa5d61c4ee8172d0">getTargetNodeName</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a960012b61a9977dc7c2d3af3943da953">PerformDAGCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">  /// getFunctionAlignment - Return the Log2 alignment of this function.</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a1bd8e16048377597bd96aec886556ba8">getFunctionAlignment</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> *<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">  /// getMaximalGlobalOffset - Returns the maximal possible offset which can</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">  /// be used for loads / stores from the global.</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ad7458b4049c49deb55d4a57cb421aec9">getMaximalGlobalOffset</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">  /// Returns true if a cast between SrcAS and DestAS is a noop.</span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a5c439387e9aecd28bc49cdb5d833db1f">  252</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a5c439387e9aecd28bc49cdb5d833db1f">isNoopAddrSpaceCast</a>(<span class="keywordtype">unsigned</span> SrcAS, <span class="keywordtype">unsigned</span> DestAS)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="comment">// Addrspacecasts are always noops.</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  }</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">  /// createFastISel - This method returns a target specific FastISel object,</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">  /// or null if the target does not support &quot;fast&quot; ISel.</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1FastISel.html">FastISel</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a50cc068b91154ae6f285c1f435203121">createFastISel</a>(<a class="code" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;funcInfo,</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *libInfo) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ab8512586d0b4ed30ba87cc919f0cfec5">isOffsetFoldingLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#af9b1d317cffd50740e9e0be53baa11fa">isFPImmLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> &amp;Imm, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">  /// isShuffleMaskLegal - Return true if the given shuffle mask can be</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">  /// codegen&#39;d directly, or if it should be stack expanded.</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a0e59350436eb03860a45aa61d9649432">isShuffleMaskLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;int&gt;</a> &amp;M, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">  /// getSetCCResultType - Return the ISD::SETCC ValueType</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment"></span>  <a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a983e9cc60e2c1dcb9578f8ae2687d248">getSetCCResultType</a>(<a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a5f7211702640374d910b60e7371be378">ReconstructShuffle</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a32ceb14415cddb666bc206e5f8380d9d">EmitF128CSEL</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                                  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <a class="code" href="classllvm_1_1AArch64TargetLowering.html#addcc7d88ed0e86df490055c18d1e005e">EmitInstrWithCustomInserter</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                              <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ac95420ed542a98cbff9764463123b1ed">getTgtMemIntrinsic</a>(IntrinsicInfo &amp;Info, <span class="keyword">const</span> <a class="code" href="classllvm_1_1CallInst.html">CallInst</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;                          <span class="keywordtype">unsigned</span> Intrinsic) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a01cb590e9c05c3675fe75693d84b3120">isTruncateFree</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a01cb590e9c05c3675fe75693d84b3120">isTruncateFree</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a9140f89a634da6fe469d0faa0843a976">isZExtFree</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a9140f89a634da6fe469d0faa0843a976">isZExtFree</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a9140f89a634da6fe469d0faa0843a976">isZExtFree</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a5a1b51e5be515af55de48af156fff455">hasPairedLoad</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *LoadedType,</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                     <span class="keywordtype">unsigned</span> &amp;RequiredAligment) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a5a1b51e5be515af55de48af156fff455">hasPairedLoad</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> LoadedType, <span class="keywordtype">unsigned</span> &amp;RequiredAligment) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ad37b1f031f487d6e69553ec06518c219">isLegalAddImmediate</a>(int64_t) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a5c0904d6c43a3efd717031d09178dcc3">isLegalICmpImmediate</a>(int64_t) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ab4a34f53429ea3281340312f1824288c">getOptimalMemOpType</a>(uint64_t Size, <span class="keywordtype">unsigned</span> DstAlign, <span class="keywordtype">unsigned</span> SrcAlign,</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;                          <span class="keywordtype">bool</span> IsMemset, <span class="keywordtype">bool</span> ZeroMemset, <span class="keywordtype">bool</span> MemcpyStrSrc,</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                          <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">  /// isLegalAddressingMode - Return true if the addressing mode represented</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">  /// by AM is legal for this target, for a load/store of the specified type.</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a3ed20ad980c81990bf9be8677d3837d1">isLegalAddressingMode</a>(<span class="keyword">const</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4">AddrMode</a> &amp;AM, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">  /// \brief Return the cost of the scaling factor used in the addressing</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">  /// mode represented by AM for this target, for a load/store</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">  /// of the specified type.</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">  /// If the AM is supported, the return value must be &gt;= 0.</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">  /// If the AM is not supported, it returns a negative value.</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ac448c0d8c6274896d88edbddedf87066">getScalingFactorCost</a>(<span class="keyword">const</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4">AddrMode</a> &amp;AM, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">  /// isFMAFasterThanFMulAndFAdd - Return true if an FMA operation is faster</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">  /// than a pair of fmul and fadd instructions. fmuladd intrinsics will be</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">  /// expanded to FMAs when this method returns true, otherwise fmuladd is</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">  /// expanded to fmul + fadd.</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a58d4ffc88ae60265a3e1cb953b10e3c0">isFMAFasterThanFMulAndFAdd</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <span class="keyword">const</span> <a class="code" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#ad687d3401b5b0769d08e78fcdb51acb2">getScratchRegisters</a>(<a class="code" href="classunsigned.html">CallingConv::ID</a> CC) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">  /// \brief Returns false if N is a bit extraction pattern of (X &gt;&gt; C) &amp; Mask.</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a119ffa3827b2494012b70cc43c552a4b">isDesirableToCommuteWithShift</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">  /// \brief Returns true if it is beneficial to convert a load of a constant</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">  /// to just the constant itself.</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a3b40229ffa0ce512148acc985d56136c">shouldConvertConstantLoadToIntImm</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;Imm,</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;                                         <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a7bfb25d6c025895cfba5ff66917e72f9">hasLoadLinkedStoreConditional</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a3befefdcd67e6a748f1a3e65e60a4dcd">emitLoadLinked</a>(<a class="code" href="classllvm_1_1IRBuilder.html">IRBuilder&lt;&gt;</a> &amp;Builder, <a class="code" href="classllvm_1_1Value.html">Value</a> *Addr,</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;                        <a class="code" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#afdc2bca4292fea01c7929bcf78483daa">emitStoreConditional</a>(<a class="code" href="classllvm_1_1IRBuilder.html">IRBuilder&lt;&gt;</a> &amp;Builder, <a class="code" href="classllvm_1_1Value.html">Value</a> *Val,</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;                              <a class="code" href="classllvm_1_1Value.html">Value</a> *Addr, <a class="code" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a1048a28ddcbfb32d81ae7b2a9d619528">shouldExpandAtomicLoadInIR</a>(<a class="code" href="classllvm_1_1LoadInst.html">LoadInst</a> *<a class="code" href="LoopInfoImpl_8h.html#ab7b7f3fe4279386eae18cf924053d077">LI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a275dd3f5c958278877ed597d1c521ed4">shouldExpandAtomicStoreInIR</a>(<a class="code" href="classllvm_1_1StoreInst.html">StoreInst</a> *<a class="code" href="AMDGPUInstrInfo_8cpp.html#a716f5e42d0d8cc3686f761545c8c20bca6cbe5ff42f143903e1c67abf94613791">SI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aecabc68c182b83a0c535701a2768efbc">shouldExpandAtomicRMWInIR</a>(<a class="code" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *AI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a96f0f8971f93522080cecc62242d57ef">useLoadStackGuardNode</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a88a8b01d4dbc2ebd81244d1eb459b193">TargetLoweringBase::LegalizeTypeAction</a></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a95431cb6e9641377fdf6db1bf0171245">getPreferredVectorAction</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="keyword">private</span>:<span class="comment"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">  /// Subtarget - Keep a pointer to the AArch64Subtarget around so that we can</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">  /// make the right decision when generating code for different targets.</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget;</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="keywordtype">void</span> addTypeForNEON(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> PromotedBitwiseVT);</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <span class="keywordtype">void</span> addDRTypeForNEON(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT);</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <span class="keywordtype">void</span> addQRTypeForNEON(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT);</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  LowerFormalArguments(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">Ins</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL,</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                       <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                       <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerCall(CallLoweringInfo &amp; <span class="comment">/*CLI*/</span>,</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerCallResult(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InFlag,</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;                          <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">Ins</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL,</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                          <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals,</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;                          <span class="keywordtype">bool</span> isThisReturn, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ThisVal) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="keywordtype">bool</span> isEligibleForTailCallOptimization(</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Callee, <a class="code" href="classunsigned.html">CallingConv::ID</a> CalleeCC, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;      <span class="keywordtype">bool</span> isCalleeStructRet, <span class="keywordtype">bool</span> isCallerStructRet,</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals,</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">Ins</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">  /// Finds the incoming stack arguments which overlap the given fixed stack</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">  /// object and incorporates their load into the current chain. This prevents</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">  /// an upcoming store from clobbering the stack argument before it&#39;s used.</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> addTokenForArgument(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;                              <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *MFI, <span class="keywordtype">int</span> ClobberedFI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="keywordtype">bool</span> DoesCalleeRestoreStack(<a class="code" href="classunsigned.html">CallingConv::ID</a> CallCC, <span class="keywordtype">bool</span> TailCallOpt) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="keywordtype">bool</span> IsTailCallConvention(<a class="code" href="classunsigned.html">CallingConv::ID</a> CallCC) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="keywordtype">void</span> saveVarArgRegisters(<a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL,</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Chain) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <span class="keywordtype">bool</span> CanLowerReturn(<a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;                      <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;                      <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerReturn(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL,</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;                      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerGlobalAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerGlobalTLSAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerDarwinGlobalTLSAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerELFGlobalTLSAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerELFTLSDescCall(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SymAddr, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> DescAddr, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL,</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSETCC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerBR_CC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSELECT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSELECT_CC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerJumpTable(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerConstantPool(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerBlockAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerAAPCS_VASTART(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerDarwin_VASTART(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerVASTART(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerVACOPY(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerVAARG(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFRAMEADDR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerRETURNADDR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINSERT_VECTOR_ELT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerEXTRACT_VECTOR_ELT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSCALAR_TO_VECTOR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerBUILD_VECTOR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerVECTOR_SHUFFLE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerEXTRACT_SUBVECTOR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorSRA_SRL_SHL(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerShiftLeftParts(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerShiftRightParts(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerVSETCC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerCTPOP(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerF128Call(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;                        <a class="code" href="namespacellvm_1_1RTLIB.html#a50a0bab21f1d14a86a1483ec283e4447">RTLIB::Libcall</a> <a class="code" href="namespacellvm.html#af6d6a791770bad2303c4399986979e3eae411369b2f0d8f484fec62c3291b1b51">Call</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFCOPYSIGN(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP_EXTEND(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP_ROUND(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP_TO_INT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINT_TO_FP(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorAND(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorOR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerCONCAT_VECTORS(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFSINCOS(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> BuildSDIVPow2(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;Divisor, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;                        std::vector&lt;SDNode *&gt; *Created) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <span class="keywordtype">bool</span> combineRepeatedFPDivisors(<span class="keywordtype">unsigned</span> NumUsers) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  getConstraintType(<span class="keyword">const</span> std::string &amp;Constraint) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <span class="keywordtype">unsigned</span> getRegisterByName(<span class="keyword">const</span> <span class="keywordtype">char</span>* RegName, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">  /// Examine constraint string and operand type and determine a weight value.</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">  /// The operand object must already have been set up with the operand type.</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  getSingleConstraintMatchWeight(AsmOperandInfo &amp;<a class="code" href="LazyValueInfo_8cpp.html#ad7f64bcc544dcefb2e068282af1c549d">info</a>,</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;                                 <span class="keyword">const</span> <span class="keywordtype">char</span> *constraint) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  std::pair&lt;unsigned, const TargetRegisterClass *&gt;</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  getRegForInlineAsmConstraint(<span class="keyword">const</span> std::string &amp;Constraint,</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;                               <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <span class="keywordtype">void</span> LowerAsmOperandForConstraint(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, std::string &amp;Constraint,</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;                                    std::vector&lt;SDValue&gt; &amp;Ops,</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;                                    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="keywordtype">bool</span> isUsedByReturnOnly(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Chain) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <span class="keywordtype">bool</span> mayBeEmittedAsTailCall(<a class="code" href="classllvm_1_1CallInst.html">CallInst</a> *CI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="keywordtype">bool</span> getIndexedAddressParts(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset,</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;                              <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM, <span class="keywordtype">bool</span> &amp;IsInc,</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="keywordtype">bool</span> getPreIndexedAddressParts(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset,</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;                                 <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM,</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;                                 <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <span class="keywordtype">bool</span> getPostIndexedAddressParts(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;                                  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset, <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM,</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                                  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="keywordtype">void</span> ReplaceNodeResults(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;Results,</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;                          <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <span class="keywordtype">bool</span> functionArgumentNeedsConsecutiveRegisters(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty,</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;                                                 <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv,</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;                                                 <span class="keywordtype">bool</span> isVarArg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;};</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html">  482</a></span>&#160;<span class="keyword">namespace </span>AArch64 {</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<a class="code" href="classllvm_1_1FastISel.html">FastISel</a> *<a class="code" href="namespacellvm_1_1AArch64.html#a286ad885961b0df016f1a32ded363080">createFastISel</a>(<a class="code" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;funcInfo,</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *libInfo);</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;} <span class="comment">// end namespace AArch64</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894acdc788ad7d0ba7ecc3806c90b39b46ff"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894acdc788ad7d0ba7ecc3806c90b39b46ff">llvm::AArch64ISD::SUBS</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00055">AArch64ISelLowering.h:55</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a60ba9419992364c7fa566dbe626f91b0"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a60ba9419992364c7fa566dbe626f91b0">llvm::AArch64ISD::SQSHLU_I</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00117">AArch64ISelLowering.h:117</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a1bd8e16048377597bd96aec886556ba8"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a1bd8e16048377597bd96aec886556ba8">llvm::AArch64TargetLowering::getFunctionAlignment</a></div><div class="ttdeci">unsigned getFunctionAlignment(const Function *F) const </div><div class="ttdoc">getFunctionAlignment - Return the Log2 alignment of this function. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01975">AArch64ISelLowering.cpp:1975</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894afb280860060c7afbb8c931e5ab7fade9"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894afb280860060c7afbb8c931e5ab7fade9">llvm::AArch64ISD::MVNImsl</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00084">AArch64ISelLowering.h:84</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">llvm::ISD::BUILTIN_OP_END</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00692">ISDOpcodes.h:692</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a3ce7d4f224730b380e96d3e674ef269c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a3ce7d4f224730b380e96d3e674ef269c">llvm::AArch64ISD::SBCS</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00057">AArch64ISelLowering.h:57</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a611efefd07581a309272ce3604a444f1"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a611efefd07581a309272ce3604a444f1">llvm::AArch64ISD::LD2post</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00176">AArch64ISelLowering.h:176</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a677e79b3b0d2d9969f84dfc567683f2b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a677e79b3b0d2d9969f84dfc567683f2b">llvm::AArch64ISD::ST3LANEpost</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00197">AArch64ISelLowering.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_ad687d3401b5b0769d08e78fcdb51acb2"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ad687d3401b5b0769d08e78fcdb51acb2">llvm::AArch64TargetLowering::getScratchRegisters</a></div><div class="ttdeci">const MCPhysReg * getScratchRegisters(CallingConv::ID CC) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06741">AArch64ISelLowering.cpp:6741</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a5d3f342d733ac020d495e08094c201bb"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a5d3f342d733ac020d495e08094c201bb">llvm::AArch64ISD::DUPLANE32</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00074">AArch64ISelLowering.h:74</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894ac723fb32863b8b811d1f5e20a9d29b83"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ac723fb32863b8b811d1f5e20a9d29b83">llvm::AArch64ISD::CBZ</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00150">AArch64ISelLowering.h:150</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html">llvm::AArch64TargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00206">AArch64ISelLowering.h:206</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a8aec775bf28196c442cf229cd43db2e3"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a8aec775bf28196c442cf229cd43db2e3">llvm::AArch64ISD::UZP2</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00101">AArch64ISelLowering.h:101</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a286ad885961b0df016f1a32ded363080"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a286ad885961b0df016f1a32ded363080">llvm::AArch64::createFastISel</a></div><div class="ttdeci">FastISel * createFastISel(FunctionLoweringInfo &amp;funcInfo, const TargetLibraryInfo *libInfo)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64FastISel_8cpp_source.html#l04966">AArch64FastISel.cpp:4966</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00086">MachineFunction.h:86</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894abb58d2b22e1e4205262ef9b7a6a08e61"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894abb58d2b22e1e4205262ef9b7a6a08e61">llvm::AArch64ISD::BIT</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00147">AArch64ISelLowering.h:147</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a794f9f6bbb4013df844fce71137cb255"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a794f9f6bbb4013df844fce71137cb255">llvm::AArch64ISD::VASHR</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00112">AArch64ISelLowering.h:112</a></div></div>
<div class="ttc" id="CallingConv_8h_html"><div class="ttname"><a href="CallingConv_8h.html">CallingConv.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a4318caf60a3c8fb3a95e336e55457763"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a4318caf60a3c8fb3a95e336e55457763">llvm::AArch64ISD::VLSHR</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00111">AArch64ISelLowering.h:111</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_aecabc68c182b83a0c535701a2768efbc"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aecabc68c182b83a0c535701a2768efbc">llvm::AArch64TargetLowering::shouldExpandAtomicRMWInIR</a></div><div class="ttdeci">bool shouldExpandAtomicRMWInIR(AtomicRMWInst *AI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08799">AArch64ISelLowering.cpp:8799</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a95431cb6e9641377fdf6db1bf0171245"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a95431cb6e9641377fdf6db1bf0171245">llvm::AArch64TargetLowering::getPreferredVectorAction</a></div><div class="ttdeci">TargetLoweringBase::LegalizeTypeAction getPreferredVectorAction(EVT VT) const override</div><div class="ttdoc">Return the preferred vector type legalization action. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08771">AArch64ISelLowering.cpp:8771</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894adfb5f0cc680a060e5ca88e6e923d7183"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894adfb5f0cc680a060e5ca88e6e923d7183">llvm::AArch64ISD::LOADgot</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00037">AArch64ISelLowering.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1CallInst_html"><div class="ttname"><a href="classllvm_1_1CallInst.html">llvm::CallInst</a></div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l01241">Instructions.h:1241</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00104">MipsISelLowering.h:104</a></div></div>
<div class="ttc" id="namespacellvm_1_1RTLIB_html_a50a0bab21f1d14a86a1483ec283e4447"><div class="ttname"><a href="namespacellvm_1_1RTLIB.html#a50a0bab21f1d14a86a1483ec283e4447">llvm::RTLIB::Libcall</a></div><div class="ttdeci">Libcall</div><div class="ttdef"><b>Definition:</b> <a href="RuntimeLibcalls_8h_source.html#l00030">RuntimeLibcalls.h:30</a></div></div>
<div class="ttc" id="namespacellvm_html_aa555cd3eb8141809d16bcfc45ccc3715"><div class="ttname"><a href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">llvm::CCAssignFn</a></div><div class="ttdeci">bool CCAssignFn(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &amp;State)</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00173">CallingConvLower.h:173</a></div></div>
<div class="ttc" id="namespacellvm_html_af1326f50ef96dc5653d5cadd2f9cbbf5"><div class="ttname"><a href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00027">MCRegisterInfo.h:27</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a56f30b92d605204b6d1e8f6736f5b45c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a56f30b92d605204b6d1e8f6736f5b45c">llvm::AArch64ISD::MOVIedit</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00080">AArch64ISelLowering.h:80</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894aeaea22b21177ff390559a1314dbf6947"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894aeaea22b21177ff390559a1314dbf6947">llvm::AArch64ISD::CSEL</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00041">AArch64ISelLowering.h:41</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a4e6bee589f2340d206010f5ac573708b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a4e6bee589f2340d206010f5ac573708b">llvm::AArch64ISD::FIRST_NUMBER</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00028">AArch64ISelLowering.h:28</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a79512f79cb3d87ff14fd966207218ca5"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a79512f79cb3d87ff14fd966207218ca5">llvm::AArch64ISD::NVCAST</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00170">AArch64ISelLowering.h:170</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00071">Function.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1LoadInst_html"><div class="ttname"><a href="classllvm_1_1LoadInst.html">llvm::LoadInst</a></div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00168">Instructions.h:168</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a61ede97ea8fc84f9f11d6478d5d214a6"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a61ede97ea8fc84f9f11d6478d5d214a6">llvm::AArch64ISD::ADDS</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00054">AArch64ISelLowering.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1AtomicRMWInst_html"><div class="ttname"><a href="classllvm_1_1AtomicRMWInst.html">llvm::AtomicRMWInst</a></div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00636">Instructions.h:636</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a32ceb14415cddb666bc206e5f8380d9d"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a32ceb14415cddb666bc206e5f8380d9d">llvm::AArch64TargetLowering::EmitF128CSEL</a></div><div class="ttdeci">MachineBasicBlock * EmitF128CSEL(MachineInstr *MI, MachineBasicBlock *BB) const </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l00867">AArch64ISelLowering.cpp:867</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a73276e2beba77ee68e34de9f315b1dbb"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a73276e2beba77ee68e34de9f315b1dbb">llvm::AArch64ISD::SQSHL_I</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00115">AArch64ISelLowering.h:115</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894ae8eea7e42467af1888111d30aa1ffc9a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ae8eea7e42467af1888111d30aa1ffc9a">llvm::AArch64ISD::FCMLEz</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00140">AArch64ISelLowering.h:140</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a655dffaac8a992d3a612963917df3a63"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a655dffaac8a992d3a612963917df3a63">llvm::AArch64ISD::CMLTz</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00136">AArch64ISelLowering.h:136</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_ac448c0d8c6274896d88edbddedf87066"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ac448c0d8c6274896d88edbddedf87066">llvm::AArch64TargetLowering::getScalingFactorCost</a></div><div class="ttdeci">int getScalingFactorCost(const AddrMode &amp;AM, Type *Ty) const override</div><div class="ttdoc">Return the cost of the scaling factor used in the addressing mode represented by AM for this target...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06707">AArch64ISelLowering.cpp:6707</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a227cc47204e0e6af51133e52dbda3cad"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a227cc47204e0e6af51133e52dbda3cad">llvm::AArch64ISD::REV64</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00106">AArch64ISelLowering.h:106</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a08ec19f37da502bfd936951a14f678c4"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a08ec19f37da502bfd936951a14f678c4">llvm::AArch64ISD::ST2LANEpost</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00196">AArch64ISelLowering.h:196</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a9e0955df410f281dcdb5272e0ab9ce3d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a9e0955df410f281dcdb5272e0ab9ce3d">llvm::AArch64ISD::DUP</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00071">AArch64ISelLowering.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalAddressSDNode_html"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html">llvm::GlobalAddressSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01452">SelectionDAGNodes.h:1452</a></div></div>
<div class="ttc" id="LoopInfoImpl_8h_html_ab7b7f3fe4279386eae18cf924053d077"><div class="ttname"><a href="LoopInfoImpl_8h.html#ab7b7f3fe4279386eae18cf924053d077">LI</a></div><div class="ttdeci">LoopInfoBase&lt; BlockT, LoopT &gt; * LI</div><div class="ttdef"><b>Definition:</b> <a href="LoopInfoImpl_8h_source.html#l00412">LoopInfoImpl.h:412</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a7f5cab5437026605269663cda7389abc"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">llvm::TargetLowering::ConstraintWeight</a></div><div class="ttdeci">ConstraintWeight</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02600">TargetLowering.h:2600</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894aa6617bab04266e3a038086c0e27fe5a0"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894aa6617bab04266e3a038086c0e27fe5a0">llvm::AArch64ISD::LD4post</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00178">AArch64ISelLowering.h:178</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a28800ddf447359f84e24d7314ccb98de"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a28800ddf447359f84e24d7314ccb98de">llvm::AArch64ISD::LD1x3post</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00183">AArch64ISelLowering.h:183</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a983e9cc60e2c1dcb9578f8ae2687d248"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a983e9cc60e2c1dcb9578f8ae2687d248">llvm::AArch64TargetLowering::getSetCCResultType</a></div><div class="ttdeci">EVT getSetCCResultType(LLVMContext &amp;Context, EVT VT) const override</div><div class="ttdoc">getSetCCResultType - Return the ISD::SETCC ValueType </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l00661">AArch64ISelLowering.cpp:661</a></div></div>
<div class="ttc" id="LazyValueInfo_8cpp_html_ad7f64bcc544dcefb2e068282af1c549d"><div class="ttname"><a href="LazyValueInfo_8cpp.html#ad7f64bcc544dcefb2e068282af1c549d">info</a></div><div class="ttdeci">lazy value info</div><div class="ttdef"><b>Definition:</b> <a href="LazyValueInfo_8cpp_source.html#l00045">LazyValueInfo.cpp:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a95de67e2367d3060cb2336a6805e48cb"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a95de67e2367d3060cb2336a6805e48cb">llvm::AArch64ISD::ST3post</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00180">AArch64ISelLowering.h:180</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894af36f36b0406330ead921ee1fb07de2cd"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894af36f36b0406330ead921ee1fb07de2cd">llvm::AArch64ISD::ANDS</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00058">AArch64ISelLowering.h:58</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a1e3fbe83f867fe16454d9928afa4b29f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a1e3fbe83f867fe16454d9928afa4b29f">llvm::AArch64ISD::LD1x4post</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00184">AArch64ISelLowering.h:184</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a88a8b01d4dbc2ebd81244d1eb459b193"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a88a8b01d4dbc2ebd81244d1eb459b193">llvm::TargetLoweringBase::LegalizeTypeAction</a></div><div class="ttdeci">LegalizeTypeAction</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00095">TargetLowering.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl&lt; int &gt;</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a4a963d58bfd84cd339df4a7c57f8764e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a4a963d58bfd84cd339df4a7c57f8764e">llvm::AArch64ISD::CSINC</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00045">AArch64ISelLowering.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1IRBuilder_html"><div class="ttname"><a href="classllvm_1_1IRBuilder.html">llvm::IRBuilder</a></div><div class="ttdoc">This provides a uniform API for creating instructions and inserting them into a basic block: either a...</div><div class="ttdef"><b>Definition:</b> <a href="IRBuilder_8h_source.html#l00493">IRBuilder.h:493</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html">llvm::AArch64Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00033">AArch64Subtarget.h:33</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">Abstract Stack Frame Information. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00080">MachineFrameInfo.h:80</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894ad25be6e24e6b7104abbf0660c96589e8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ad25be6e24e6b7104abbf0660c96589e8">llvm::AArch64ISD::THREAD_POINTER</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00049">AArch64ISelLowering.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02021">TargetLowering.h:2021</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a5c439387e9aecd28bc49cdb5d833db1f"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a5c439387e9aecd28bc49cdb5d833db1f">llvm::AArch64TargetLowering::isNoopAddrSpaceCast</a></div><div class="ttdeci">bool isNoopAddrSpaceCast(unsigned SrcAS, unsigned DestAS) const override</div><div class="ttdoc">Returns true if a cast between SrcAS and DestAS is a noop. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00252">AArch64ISelLowering.h:252</a></div></div>
<div class="ttc" id="namespacellvm_html_abf74b2f0dbae96f4708d3e407b36df02"><div class="ttname"><a href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">llvm::AtomicOrdering</a></div><div class="ttdeci">AtomicOrdering</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00037">Instructions.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a5f7211702640374d910b60e7371be378"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a5f7211702640374d910b60e7371be378">llvm::AArch64TargetLowering::ReconstructShuffle</a></div><div class="ttdeci">SDValue ReconstructShuffle(SDValue Op, SelectionDAG &amp;DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l04525">AArch64ISelLowering.cpp:4525</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a710b6a09ffa3675a809f5560d18eb69b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a710b6a09ffa3675a809f5560d18eb69b">llvm::AArch64ISD::PREFETCH</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00159">AArch64ISelLowering.h:159</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894ab98a7740ca34fec72ed6e3b38760b2b1"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ab98a7740ca34fec72ed6e3b38760b2b1">llvm::AArch64ISD::ADCS</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00056">AArch64ISelLowering.h:56</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a10515cb929353e22ba15cf55d9d8b67a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a10515cb929353e22ba15cf55d9d8b67a">llvm::AArch64ISD::LD3post</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00177">AArch64ISelLowering.h:177</a></div></div>
<div class="ttc" id="classllvm_1_1FastISel_html"><div class="ttname"><a href="classllvm_1_1FastISel.html">llvm::FastISel</a></div><div class="ttdoc">This is a fast-path instruction selection class that generates poor code and doesn&#39;t support illegal ...</div><div class="ttdef"><b>Definition:</b> <a href="FastISel_8h_source.html#l00030">FastISel.h:30</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a68a32966ba07f4efbe2397915501622f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a68a32966ba07f4efbe2397915501622f">llvm::AArch64ISD::LD2DUPpost</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00189">AArch64ISelLowering.h:189</a></div></div>
<div class="ttc" id="CallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a31e3eddf628ce0ce1ab1624e731ee92b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a31e3eddf628ce0ce1ab1624e731ee92b">llvm::AArch64ISD::TBNZ</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00153">AArch64ISelLowering.h:153</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_ae7236db61ae6cbaa27a87b01cb98dfce"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ae7236db61ae6cbaa27a87b01cb98dfce">llvm::AArch64TargetLowering::allowsMisalignedMemoryAccesses</a></div><div class="ttdeci">bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AddrSpace=0, unsigned Align=1, bool *Fast=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00226">AArch64ISelLowering.h:226</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894ac4260922a57a444b076d7680cdfaed32"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ac4260922a57a444b076d7680cdfaed32">llvm::AArch64ISD::FCMLTz</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00141">AArch64ISelLowering.h:141</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a9d12cf233445b196a30a2cb5e339b6dc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a9d12cf233445b196a30a2cb5e339b6dc">llvm::AArch64ISD::LD4DUPpost</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00191">AArch64ISelLowering.h:191</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a4a633f62fc41f2022fe2170031a65d0e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a4a633f62fc41f2022fe2170031a65d0e">llvm::AArch64ISD::LD1x2post</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00182">AArch64ISelLowering.h:182</a></div></div>
<div class="ttc" id="namespacellvm_html_af6d6a791770bad2303c4399986979e3eae411369b2f0d8f484fec62c3291b1b51"><div class="ttname"><a href="namespacellvm.html#af6d6a791770bad2303c4399986979e3eae411369b2f0d8f484fec62c3291b1b51">llvm::Call</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00187">CallingConvLower.h:187</a></div></div>
<div class="ttc" id="classllvm_1_1StoreInst_html"><div class="ttname"><a href="classllvm_1_1StoreInst.html">llvm::StoreInst</a></div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00287">Instructions.h:287</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_af9b1d317cffd50740e9e0be53baa11fa"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#af9b1d317cffd50740e9e0be53baa11fa">llvm::AArch64TargetLowering::isFPImmLegal</a></div><div class="ttdeci">bool isFPImmLegal(const APFloat &amp;Imm, EVT VT) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l04198">AArch64ISelLowering.cpp:4198</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a7bf47de37d8ebc8ed6c347c5477f7f76"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a7bf47de37d8ebc8ed6c347c5477f7f76">llvm::AArch64TargetLowering::computeKnownBitsForTargetNode</a></div><div class="ttdeci">void computeKnownBitsForTargetNode(const SDValue Op, APInt &amp;KnownZero, APInt &amp;KnownOne, const SelectionDAG &amp;DAG, unsigned Depth=0) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l00670">AArch64ISelLowering.cpp:670</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a5a1b51e5be515af55de48af156fff455"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a5a1b51e5be515af55de48af156fff455">llvm::AArch64TargetLowering::hasPairedLoad</a></div><div class="ttdeci">bool hasPairedLoad(Type *LoadedType, unsigned &amp;RequiredAligment) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06592">AArch64ISelLowering.cpp:6592</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894af534c8b3b04bafe5c651e83dd0e83ef6"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894af534c8b3b04bafe5c651e83dd0e83ef6">llvm::AArch64ISD::CMLEz</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00135">AArch64ISelLowering.h:135</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a8545d1e72a2a8d4e27335a18ef098589"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a8545d1e72a2a8d4e27335a18ef098589">llvm::AArch64ISD::RET_FLAG</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00039">AArch64ISelLowering.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a5c0904d6c43a3efd717031d09178dcc3"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a5c0904d6c43a3efd717031d09178dcc3">llvm::AArch64TargetLowering::isLegalICmpImmediate</a></div><div class="ttdeci">bool isLegalICmpImmediate(int64_t) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06648">AArch64ISelLowering.cpp:6648</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a22c1b5a92aba9ebf969a2f0235b9094c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a22c1b5a92aba9ebf969a2f0235b9094c">llvm::AArch64ISD::SRSHR_I</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00118">AArch64ISelLowering.h:118</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a01cb590e9c05c3675fe75693d84b3120"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a01cb590e9c05c3675fe75693d84b3120">llvm::AArch64TargetLowering::isTruncateFree</a></div><div class="ttdeci">bool isTruncateFree(Type *Ty1, Type *Ty2) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06545">AArch64ISelLowering.cpp:6545</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a5d2518cc25a5983068164109fdd92691"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a5d2518cc25a5983068164109fdd92691">llvm::AArch64ISD::ST1x2post</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00185">AArch64ISelLowering.h:185</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdoc">A self-contained host- and target-independent arbitrary-precision floating-point software implementat...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00122">APFloat.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a7bfb25d6c025895cfba5ff66917e72f9"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a7bfb25d6c025895cfba5ff66917e72f9">llvm::AArch64TargetLowering::hasLoadLinkedStoreConditional</a></div><div class="ttdeci">bool hasLoadLinkedStoreConditional() const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08804">AArch64ISelLowering.cpp:8804</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a28bb858be63e74941b0dcd6754d4c1f8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a28bb858be63e74941b0dcd6754d4c1f8">llvm::AArch64ISD::CMGT</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00124">AArch64ISelLowering.h:124</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a2bac403076acbbf971d9213895e49c4f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a2bac403076acbbf971d9213895e49c4f">llvm::AArch64ISD::WrapperLarge</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00029">AArch64ISelLowering.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a9140f89a634da6fe469d0faa0843a976"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a9140f89a634da6fe469d0faa0843a976">llvm::AArch64TargetLowering::isZExtFree</a></div><div class="ttdeci">bool isZExtFree(Type *Ty1, Type *Ty2) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06562">AArch64ISelLowering.cpp:6562</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00029">MachineValueType.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00041">LLVMContext.h:41</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a0ad2c68321ce87aa1ddfecd5db5620a8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a0ad2c68321ce87aa1ddfecd5db5620a8">llvm::AArch64ISD::TRN1</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00102">AArch64ISelLowering.h:102</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a28b81ba2a9cf5507fa21cf8341e1464f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a28b81ba2a9cf5507fa21cf8341e1464f">llvm::AArch64ISD::CMHI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00125">AArch64ISelLowering.h:125</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a1ace695a3a0de6c36056b46791fdbd53"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a1ace695a3a0de6c36056b46791fdbd53">llvm::AArch64ISD::CBNZ</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00151">AArch64ISelLowering.h:151</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894ac14d53a0ab8efc58263ff49cdc148af4"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ac14d53a0ab8efc58263ff49cdc148af4">llvm::AArch64ISD::CMGE</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00123">AArch64ISelLowering.h:123</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a960012b61a9977dc7c2d3af3943da953"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a960012b61a9977dc7c2d3af3943da953">llvm::AArch64TargetLowering::PerformDAGCombine</a></div><div class="ttdeci">SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08536">AArch64ISelLowering.cpp:8536</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a64a83c4bc05c2caeca43015fda341f45"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a64a83c4bc05c2caeca43015fda341f45">llvm::AArch64ISD::ADDlow</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00036">AArch64ISelLowering.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894ad57aa6b8d10579a678dc2320ff7001da"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ad57aa6b8d10579a678dc2320ff7001da">llvm::AArch64ISD::BSL</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00092">AArch64ISelLowering.h:92</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894aec77dff21e4270304e2569473d701994"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894aec77dff21e4270304e2569473d701994">llvm::AArch64ISD::LD3LANEpost</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00194">AArch64ISelLowering.h:194</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a119ffa3827b2494012b70cc43c552a4b"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a119ffa3827b2494012b70cc43c552a4b">llvm::AArch64TargetLowering::isDesirableToCommuteWithShift</a></div><div class="ttdeci">bool isDesirableToCommuteWithShift(const SDNode *N) const override</div><div class="ttdoc">Returns false if N is a bit extraction pattern of (X &gt;&gt; C) &amp; Mask. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06752">AArch64ISelLowering.cpp:6752</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a3b40229ffa0ce512148acc985d56136c"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a3b40229ffa0ce512148acc985d56136c">llvm::AArch64TargetLowering::shouldConvertConstantLoadToIntImm</a></div><div class="ttdeci">bool shouldConvertConstantLoadToIntImm(const APInt &amp;Imm, Type *Ty) const override</div><div class="ttdoc">Returns true if it is beneficial to convert a load of a constant to just the constant itself...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06767">AArch64ISelLowering.cpp:6767</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894aa7d178f513996b738fea26d693c54e9a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894aa7d178f513996b738fea26d693c54e9a">llvm::AArch64ISD::TBZ</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00152">AArch64ISelLowering.h:152</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a6d588334989b7663c1d0cdbbbf209f15"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a6d588334989b7663c1d0cdbbbf209f15">llvm::AArch64ISD::ST1x4post</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00187">AArch64ISelLowering.h:187</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894abcf28dc2b8c571927124b7d94e5d0003"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894abcf28dc2b8c571927124b7d94e5d0003">llvm::AArch64ISD::URSHR_I</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00119">AArch64ISelLowering.h:119</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894af146cbc56dd5ec2153e08db2e7e4af7d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894af146cbc56dd5ec2153e08db2e7e4af7d">llvm::AArch64ISD::FCSEL</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00042">AArch64ISelLowering.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">llvm::TargetLowering::ConstraintType</a></div><div class="ttdeci">ConstraintType</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02592">TargetLowering.h:2592</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00031">ValueTypes.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a6ffcbbcb6e2951b44a89f04a89507a0c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a6ffcbbcb6e2951b44a89f04a89507a0c">llvm::AArch64ISD::FCMEQz</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00137">AArch64ISelLowering.h:137</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894af6c22e0a2aa27c8e7934f6c5d519c832"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894af6c22e0a2aa27c8e7934f6c5d519c832">llvm::AArch64ISD::EXTR</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00068">AArch64ISelLowering.h:68</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a4dfc32c20ebb97a98e406c25891d43c9"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a4dfc32c20ebb97a98e406c25891d43c9">llvm::AArch64ISD::CMEQ</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00122">AArch64ISelLowering.h:122</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894afb30ccc51f3686858a621b86f7171087"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894afb30ccc51f3686858a621b86f7171087">llvm::AArch64ISD::VSHL</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00110">AArch64ISelLowering.h:110</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a626e899c69c3bfdbdbb094dd1c43bcc5"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a626e899c69c3bfdbdbb094dd1c43bcc5">llvm::AArch64ISD::DUPLANE64</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00075">AArch64ISelLowering.h:75</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a543c358964f4cd0315b2354f7d74e829abc8e2ee40a84687a9e12fd08784b87ba"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a543c358964f4cd0315b2354f7d74e829abc8e2ee40a84687a9e12fd08784b87ba">llvm::CallingConv::Fast</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00042">CallingConv.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a02e94d994c40b37bc4cf95827982393d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a02e94d994c40b37bc4cf95827982393d">llvm::AArch64ISD::FMOV</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00082">AArch64ISelLowering.h:82</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894aa4493521473b54b2568fb53290007104"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894aa4493521473b54b2568fb53290007104">llvm::AArch64ISD::MVNIshift</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00083">AArch64ISelLowering.h:83</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a1deab4f18a0ec0ad579affbd7e5014dc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a1deab4f18a0ec0ad579affbd7e5014dc">llvm::AArch64ISD::UQSHL_I</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00116">AArch64ISelLowering.h:116</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894ae0425e98d56c0083b583f1c5c714efd9"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ae0425e98d56c0083b583f1c5c714efd9">llvm::AArch64ISD::CMGTz</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00134">AArch64ISelLowering.h:134</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a63256211d7e9fcab596baa05d672db8d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a63256211d7e9fcab596baa05d672db8d">llvm::AArch64ISD::DUPLANE16</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00073">AArch64ISelLowering.h:73</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894acffc300e996f001cf3bbbf1e25c7b974"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894acffc300e996f001cf3bbbf1e25c7b974">llvm::AArch64ISD::LD2LANEpost</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00193">AArch64ISelLowering.h:193</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a574234144ef4f4e0115d0ef71a4efd80"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a574234144ef4f4e0115d0ef71a4efd80">llvm::AArch64ISD::ZIP1</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00098">AArch64ISelLowering.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html"><div class="ttname"><a href="classllvm_1_1CCState.html">llvm::CCState</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00192">CallingConvLower.h:192</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_ad7458b4049c49deb55d4a57cb421aec9"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ad7458b4049c49deb55d4a57cb421aec9">llvm::AArch64TargetLowering::getMaximalGlobalOffset</a></div><div class="ttdeci">unsigned getMaximalGlobalOffset() const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l00734">AArch64ISelLowering.cpp:734</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a5323cab8ff6fd076ef57c895a0965f62"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a5323cab8ff6fd076ef57c895a0965f62">llvm::AArch64ISD::LD4LANEpost</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00195">AArch64ISelLowering.h:195</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_ab4a34f53429ea3281340312f1824288c"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ab4a34f53429ea3281340312f1824288c">llvm::AArch64TargetLowering::getOptimalMemOpType</a></div><div class="ttdeci">EVT getOptimalMemOpType(uint64_t Size, unsigned DstAlign, unsigned SrcAlign, bool IsMemset, bool ZeroMemset, bool MemcpyStrSrc, MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06619">AArch64ISelLowering.cpp:6619</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a7eec025fe97bc08e06bd04b45390cbbc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a7eec025fe97bc08e06bd04b45390cbbc">llvm::AArch64ISD::MOVIshift</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00079">AArch64ISelLowering.h:79</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00173">SelectionDAG.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_addcc7d88ed0e86df490055c18d1e005e"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#addcc7d88ed0e86df490055c18d1e005e">llvm::AArch64TargetLowering::EmitInstrWithCustomInserter</a></div><div class="ttdeci">MachineBasicBlock * EmitInstrWithCustomInserter(MachineInstr *MI, MachineBasicBlock *MBB) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l00929">AArch64ISelLowering.cpp:929</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a809ff34dd1b49e023620f7de0a8e756d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a809ff34dd1b49e023620f7de0a8e756d">llvm::AArch64ISD::FMIN</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00065">AArch64ISelLowering.h:65</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a107e9a4d70948139aa83c61738c101c3"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a107e9a4d70948139aa83c61738c101c3">llvm::AArch64ISD::UITOF</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00163">AArch64ISelLowering.h:163</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLibraryInfo_html"><div class="ttname"><a href="classllvm_1_1TargetLibraryInfo.html">llvm::TargetLibraryInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLibraryInfo_8h_source.html#l00698">TargetLibraryInfo.h:698</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a87407f364bf7154debfe6a3008760e8c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a87407f364bf7154debfe6a3008760e8c">llvm::AArch64ISD::CSINV</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00043">AArch64ISelLowering.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00867">SelectionDAGNodes.h:867</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894adee98654dac93ffd21f1b9a129ec40e2"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894adee98654dac93ffd21f1b9a129ec40e2">llvm::AArch64ISD::FCMP</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00061">AArch64ISelLowering.h:61</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894ae57993c65e826491faff8e9f23ae2b94"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ae57993c65e826491faff8e9f23ae2b94">llvm::AArch64ISD::FCMEQ</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00127">AArch64ISelLowering.h:127</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a492b8a748b427bf9338f626f438cf91c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">llvm::ISD::FIRST_TARGET_MEMORY_OPCODE</a></div><div class="ttdeci">static const int FIRST_TARGET_MEMORY_OPCODE</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00699">ISDOpcodes.h:699</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00344">SelectionDAGNodes.h:344</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a1506f6dab9103c66c2463fdded31a599"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a1506f6dab9103c66c2463fdded31a599">llvm::AArch64ISD::CALL</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00030">AArch64ISelLowering.h:30</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a8f9b927f69d51deab20e1da9cf296300"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a8f9b927f69d51deab20e1da9cf296300">llvm::AArch64ISD::ST4LANEpost</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00198">AArch64ISelLowering.h:198</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a6a32a9de2d68106613af27a4b5287b08"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a6a32a9de2d68106613af27a4b5287b08">llvm::AArch64ISD::SITOF</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00162">AArch64ISelLowering.h:162</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a36d3f1f9ae335b43c09bf8805c25e192"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a36d3f1f9ae335b43c09bf8805c25e192">Align</a></div><div class="ttdeci">static cl::opt&lt; AlignMode &gt; Align(cl::desc(&quot;Load/store alignment support&quot;), cl::Hidden, cl::init(NoStrictAlign), cl::values(clEnumValN(StrictAlign,&quot;aarch64-strict-align&quot;,&quot;Disallow all unaligned memory accesses&quot;), clEnumValN(NoStrictAlign,&quot;aarch64-no-strict-align&quot;,&quot;Allow unaligned memory accesses&quot;), clEnumValEnd))</div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a489b5bf6d9df2ae4dac6fce059b91bda"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a489b5bf6d9df2ae4dac6fce059b91bda">llvm::AArch64ISD::EXT</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00107">AArch64ISelLowering.h:107</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a93b3a26ce7a470fede7690a9cd4c39a8"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a93b3a26ce7a470fede7690a9cd4c39a8">llvm::AArch64TargetLowering::CCAssignFnForCall</a></div><div class="ttdeci">CCAssignFn * CCAssignFnForCall(CallingConv::ID CC, bool IsVarArg) const </div><div class="ttdoc">Selects the correct CCAssignFn for a given CallingConvention value. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01986">AArch64ISelLowering.cpp:1986</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a275dd3f5c958278877ed597d1c521ed4"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a275dd3f5c958278877ed597d1c521ed4">llvm::AArch64TargetLowering::shouldExpandAtomicStoreInIR</a></div><div class="ttdeci">bool shouldExpandAtomicStoreInIR(StoreInst *SI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08785">AArch64ISelLowering.cpp:8785</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a967eebc9c3cd77d0eddf5a53bda3e9ac"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a967eebc9c3cd77d0eddf5a53bda3e9ac">llvm::AArch64ISD::FCMGT</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00129">AArch64ISelLowering.h:129</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a6fa8b499e0abef24aa5d61c4ee8172d0"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a6fa8b499e0abef24aa5d61c4ee8172d0">llvm::AArch64TargetLowering::getTargetNodeName</a></div><div class="ttdeci">const char * getTargetNodeName(unsigned Opcode) const override</div><div class="ttdoc">This method returns the name of a target specific DAG node. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l00747">AArch64ISelLowering.cpp:747</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00075">APInt.h:75</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a1dd8fc0bc13596b74da85b07a1ee5dd2"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a1dd8fc0bc13596b74da85b07a1ee5dd2">llvm::AArch64ISD::BRCOND</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00040">AArch64ISelLowering.h:40</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a1a8fa2bbc5e58ecdb4d5405c52165959"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a1a8fa2bbc5e58ecdb4d5405c52165959">llvm::AArch64ISD::ST4post</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00181">AArch64ISelLowering.h:181</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ace99f086a3cd38c7477a8f038dae7ff4"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4">llvm::ARMII::AddrMode</a></div><div class="ttdeci">AddrMode</div><div class="ttdoc">ARM Addressing Modes. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00235">ARMBaseInfo.h:235</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a74c7f6579312bce1adcf3adf0f3ca33a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a74c7f6579312bce1adcf3adf0f3ca33a">llvm::AArch64ISD::LD3DUPpost</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00190">AArch64ISelLowering.h:190</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894ac7807ff6ae2440eb553822033f355ceb"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ac7807ff6ae2440eb553822033f355ceb">llvm::AArch64ISD::FCMGTz</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00139">AArch64ISelLowering.h:139</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8cpp_html_a716f5e42d0d8cc3686f761545c8c20bca6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="AMDGPUInstrInfo_8cpp.html#a716f5e42d0d8cc3686f761545c8c20bca6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00352">AMDGPUInstrInfo.cpp:352</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a4298c4f3218b85d0754a31c3bc49dd38"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a4298c4f3218b85d0754a31c3bc49dd38">llvm::AArch64ISD::MOVImsl</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00081">AArch64ISelLowering.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a3a4c664b8c91eb49caa763b8b1076171"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a3a4c664b8c91eb49caa763b8b1076171">llvm::AArch64ISD::CMHS</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00126">AArch64ISelLowering.h:126</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a1048a28ddcbfb32d81ae7b2a9d619528"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a1048a28ddcbfb32d81ae7b2a9d619528">llvm::AArch64TargetLowering::shouldExpandAtomicLoadInIR</a></div><div class="ttdeci">bool shouldExpandAtomicLoadInIR(LoadInst *LI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08793">AArch64ISelLowering.cpp:8793</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a50cc068b91154ae6f285c1f435203121"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a50cc068b91154ae6f285c1f435203121">llvm::AArch64TargetLowering::createFastISel</a></div><div class="ttdeci">FastISel * createFastISel(FunctionLoweringInfo &amp;funcInfo, const TargetLibraryInfo *libInfo) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l00742">AArch64ISelLowering.cpp:742</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_aea0cb417e2747f0f82904858ce72e271"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aea0cb417e2747f0f82904858ce72e271">llvm::AArch64TargetLowering::getScalarShiftAmountTy</a></div><div class="ttdeci">MVT getScalarShiftAmountTy(EVT LHSTy) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l00730">AArch64ISelLowering.cpp:730</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a253c60efdc75571e3bc8a58dd59becaf"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a253c60efdc75571e3bc8a58dd59becaf">llvm::AArch64ISD::CMEQz</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00132">AArch64ISelLowering.h:132</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a3ed20ad980c81990bf9be8677d3837d1"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a3ed20ad980c81990bf9be8677d3837d1">llvm::AArch64TargetLowering::isLegalAddressingMode</a></div><div class="ttdeci">bool isLegalAddressingMode(const AddrMode &amp;AM, Type *Ty) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06656">AArch64ISelLowering.cpp:6656</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a4a9fc8d14319b0e10c5405904ab9548a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a4a9fc8d14319b0e10c5405904ab9548a">llvm::AArch64ISD::TLSDESC_CALL</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00034">AArch64ISelLowering.h:34</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894afae32e400e4bc01cc4673f48e856472d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894afae32e400e4bc01cc4673f48e856472d">llvm::AArch64ISD::REV16</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00104">AArch64ISelLowering.h:104</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionLoweringInfo_html"><div class="ttname"><a href="classllvm_1_1FunctionLoweringInfo.html">llvm::FunctionLoweringInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="FunctionLoweringInfo_8h_source.html#l00053">FunctionLoweringInfo.h:53</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a0b3f053c7801048ee58d05f6877995d0"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a0b3f053c7801048ee58d05f6877995d0">llvm::AArch64ISD::LD1DUPpost</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00188">AArch64ISelLowering.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a3befefdcd67e6a748f1a3e65e60a4dcd"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a3befefdcd67e6a748f1a3e65e60a4dcd">llvm::AArch64TargetLowering::emitLoadLinked</a></div><div class="ttdeci">Value * emitLoadLinked(IRBuilder&lt;&gt; &amp;Builder, Value *Addr, AtomicOrdering Ord) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08808">AArch64ISelLowering.cpp:8808</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_ac95420ed542a98cbff9764463123b1ed"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ac95420ed542a98cbff9764463123b1ed">llvm::AArch64TargetLowering::getTgtMemIntrinsic</a></div><div class="ttdeci">bool getTgtMemIntrinsic(IntrinsicInfo &amp;Info, const CallInst &amp;I, unsigned Intrinsic) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06432">AArch64ISelLowering.cpp:6432</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a96f0f8971f93522080cecc62242d57ef"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a96f0f8971f93522080cecc62242d57ef">llvm::AArch64TargetLowering::useLoadStackGuardNode</a></div><div class="ttdeci">bool useLoadStackGuardNode() const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08760">AArch64ISelLowering.cpp:8760</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a568bdb1eb9c9d07c9baa011b76a97b06"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a568bdb1eb9c9d07c9baa011b76a97b06">llvm::AArch64ISD::TRN2</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00103">AArch64ISelLowering.h:103</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a9e5cc09bf44571679cb7abc733bca21b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a9e5cc09bf44571679cb7abc733bca21b">llvm::AArch64ISD::DUPLANE8</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00072">AArch64ISelLowering.h:72</a></div></div>
<div class="ttc" id="SelectionDAG_8h_html"><div class="ttname"><a href="SelectionDAG_8h.html">SelectionDAG.h</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_ad37b1f031f487d6e69553ec06518c219"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ad37b1f031f487d6e69553ec06518c219">llvm::AArch64TargetLowering::isLegalAddImmediate</a></div><div class="ttdeci">bool isLegalAddImmediate(int64_t) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06640">AArch64ISelLowering.cpp:6640</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a088ad415e58a6fbb41ded8063e26bca6"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a088ad415e58a6fbb41ded8063e26bca6">llvm::AArch64ISD::SMULL</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00172">AArch64ISelLowering.h:172</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a44e0c654278b7245da534b69f2a290a3"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a44e0c654278b7245da534b69f2a290a3">llvm::AArch64ISD::REV32</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00105">AArch64ISelLowering.h:105</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a4db23bc2ed0cc6a04a5c5d11bb45235f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a4db23bc2ed0cc6a04a5c5d11bb45235f">llvm::AArch64ISD::UZP1</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00100">AArch64ISelLowering.h:100</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00068">Value.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_afdc2bca4292fea01c7929bcf78483daa"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#afdc2bca4292fea01c7929bcf78483daa">llvm::AArch64TargetLowering::emitStoreConditional</a></div><div class="ttdeci">Value * emitStoreConditional(IRBuilder&lt;&gt; &amp;Builder, Value *Val, Value *Addr, AtomicOrdering Ord) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08843">AArch64ISelLowering.cpp:8843</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a49584572cc555ded4c292404822bff1c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a49584572cc555ded4c292404822bff1c">llvm::AArch64ISD::FCMGE</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00128">AArch64ISelLowering.h:128</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894ad6ab97e04848339b891365ffbcc1a0fc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ad6ab97e04848339b891365ffbcc1a0fc">llvm::AArch64ISD::BICi</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00087">AArch64ISelLowering.h:87</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_ab8512586d0b4ed30ba87cc919f0cfec5"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ab8512586d0b4ed30ba87cc919f0cfec5">llvm::AArch64TargetLowering::isOffsetFoldingLegal</a></div><div class="ttdeci">bool isOffsetFoldingLegal(const GlobalAddressSDNode *GA) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l04192">AArch64ISelLowering.cpp:4192</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a6390897d4e079aa4d38ce5a5fd206b2b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a6390897d4e079aa4d38ce5a5fd206b2b">llvm::AArch64ISD::ORRi</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00088">AArch64ISelLowering.h:88</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a7c644e021148062cb8186d06335d6c5b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a7c644e021148062cb8186d06335d6c5b">llvm::AArch64ISD::FCMGEz</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00138">AArch64ISelLowering.h:138</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00061">Target/TargetMachine.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_abee283d47f88e9134677bac63f91d3a7"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#abee283d47f88e9134677bac63f91d3a7">llvm::AArch64TargetLowering::AArch64TargetLowering</a></div><div class="ttdeci">AArch64TargetLowering(const TargetMachine &amp;TM)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l00071">AArch64ISelLowering.cpp:71</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a91a9a99c6c9977fcb422a33cedb64baa"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a91a9a99c6c9977fcb422a33cedb64baa">llvm::AArch64ISD::MOVI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00078">AArch64ISelLowering.h:78</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a0c096147ce35f351a1d0876af1c61501"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a0c096147ce35f351a1d0876af1c61501">llvm::AArch64ISD::TC_RETURN</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00156">AArch64ISelLowering.h:156</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894af9aa22215f868a0dcc94cf13bc459460"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894af9aa22215f868a0dcc94cf13bc459460">llvm::AArch64ISD::LD1LANEpost</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00192">AArch64ISelLowering.h:192</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a7749b66ee4fb30ffb40a30f5ef67b46f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a7749b66ee4fb30ffb40a30f5ef67b46f">llvm::AArch64ISD::CSNEG</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00044">AArch64ISelLowering.h:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a3e0f0bc95b04d7de664c53bb98ec888b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a3e0f0bc95b04d7de664c53bb98ec888b">llvm::AArch64ISD::SBC</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00051">AArch64ISelLowering.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a570a73eb4f12ab7c7db1e81f280b363c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a570a73eb4f12ab7c7db1e81f280b363c">llvm::AArch64ISD::ADC</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00050">AArch64ISelLowering.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a58511b67177595581d8f94facb3565fe"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a58511b67177595581d8f94facb3565fe">llvm::AArch64ISD::ZIP2</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00099">AArch64ISelLowering.h:99</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a40581570b38300f3a21e2e8ec8c80839"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a40581570b38300f3a21e2e8ec8c80839">llvm::AArch64TargetLowering::LowerOperation</a></div><div class="ttdeci">SDValue LowerOperation(SDValue Op, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">LowerOperation - Provide custom lowering hooks for some operations. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01870">AArch64ISelLowering.cpp:1870</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894adbfcc48de5a86d26dad681e5ab4ae73b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894adbfcc48de5a86d26dad681e5ab4ae73b">llvm::AArch64ISD::CMGEz</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00133">AArch64ISelLowering.h:133</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a150231c3a85e4d68d900df57cf3ed2cc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a150231c3a85e4d68d900df57cf3ed2cc">llvm::AArch64ISD::FMAX</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00064">AArch64ISelLowering.h:64</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894ab094a6a98cc4e55bec227f809503a184"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ab094a6a98cc4e55bec227f809503a184">llvm::AArch64ISD::ST2post</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00179">AArch64ISelLowering.h:179</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00119">SelectionDAGNodes.h:119</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a5b1de6bb4e7f7e0cf389ba2f258066e2"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a5b1de6bb4e7f7e0cf389ba2f258066e2">llvm::AArch64ISD::ST1x3post</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00186">AArch64ISelLowering.h:186</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a0e59350436eb03860a45aa61d9649432"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a0e59350436eb03860a45aa61d9649432">llvm::AArch64TargetLowering::isShuffleMaskLegal</a></div><div class="ttdeci">bool isShuffleMaskLegal(const SmallVectorImpl&lt; int &gt; &amp;M, EVT VT) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06151">AArch64ISelLowering.cpp:6151</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894aa2e9d9d7c30818fd5ba551f8d3f0af34"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894aa2e9d9d7c30818fd5ba551f8d3f0af34">llvm::AArch64ISD::ADRP</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00035">AArch64ISelLowering.h:35</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894ae9765ad45095f8a38ed3c365c8b8039a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ae9765ad45095f8a38ed3c365c8b8039a">llvm::AArch64ISD::UMULL</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00173">AArch64ISelLowering.h:173</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894ad63360064b079f9075dc2fd532a101bd"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894ad63360064b079f9075dc2fd532a101bd">llvm::AArch64ISD::NEG</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00095">AArch64ISelLowering.h:95</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_ae78ecd4fc1de95648b1a3d4af326d894a59bae44c1b0024fdfcc5e2803966ab5e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#ae78ecd4fc1de95648b1a3d4af326d894a59bae44c1b0024fdfcc5e2803966ab5e">llvm::AArch64ISD::NOT</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00144">AArch64ISelLowering.h:144</a></div></div>
<div class="ttc" id="TargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a58d4ffc88ae60265a3e1cb953b10e3c0"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a58d4ffc88ae60265a3e1cb953b10e3c0">llvm::AArch64TargetLowering::isFMAFasterThanFMulAndFAdd</a></div><div class="ttdeci">bool isFMAFasterThanFMulAndFAdd(EVT VT) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06723">AArch64ISelLowering.cpp:6723</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">llvm::ISD::MemIndexedMode</a></div><div class="ttdeci">MemIndexedMode</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00729">ISDOpcodes.h:729</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:43:17 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
