<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIRegisterInfo.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIRegisterInfo.cpp.html'>SIRegisterInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SIRegisterInfo.cpp - SI Register Information ---------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// SI implementation of the TargetRegisterInfo class.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="SIRegisterInfo.h.html">"SIRegisterInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AMDGPURegisterBankInfo.h.html">"AMDGPURegisterBankInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="GCNSubtarget.h.html">"GCNSubtarget.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="MCTargetDesc/AMDGPUInstPrinter.h.html">"MCTargetDesc/AMDGPUInstPrinter.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterScavenging.h.html">"llvm/CodeGen/RegisterScavenging.h"</a></u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_TARGET_DESC" data-ref="_M/GET_REGINFO_TARGET_DESC">GET_REGINFO_TARGET_DESC</dfn></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html">"AMDGPUGenRegisterInfo.inc"</a></u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableSpillSGPRToVGPR" title='EnableSpillSGPRToVGPR' data-type='cl::opt&lt;bool&gt;' data-ref="EnableSpillSGPRToVGPR" data-ref-filename="EnableSpillSGPRToVGPR">EnableSpillSGPRToVGPR</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a></td></tr>
<tr><th id="31">31</th><td>  <q>"amdgpu-spill-sgpr-to-vgpr"</q>,</td></tr>
<tr><th id="32">32</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable spilling VGPRs to SGPRs"</q>),</td></tr>
<tr><th id="33">33</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::ReallyHidden" title='llvm::cl::ReallyHidden' data-ref="llvm::cl::ReallyHidden" data-ref-filename="llvm..cl..ReallyHidden">ReallyHidden</a>,</td></tr>
<tr><th id="34">34</th><td>  <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>));</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><span class="namespace">std::</span><span class='type' title='std::array' data-ref="std::array" data-ref-filename="std..array">array</span>&lt;<span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a>&gt;, <var>16</var>&gt; <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<span class='ref fn fake' title='std::array&lt;std::vector&lt;short, std::allocator&lt;short&gt; &gt;, 16&gt;::array' data-ref="_ZNSt5arrayISt6vectorIsSaIsEELm16EEC1Ev" data-ref-filename="_ZNSt5arrayISt6vectorIsSaIsEELm16EEC1Ev"></span><dfn class="decl def" id="llvm::SIRegisterInfo::RegSplitParts" title='llvm::SIRegisterInfo::RegSplitParts' data-ref="llvm::SIRegisterInfo::RegSplitParts" data-ref-filename="llvm..SIRegisterInfo..RegSplitParts">RegSplitParts</dfn>;</td></tr>
<tr><th id="37">37</th><td><span class="namespace">std::</span><span class='type' title='std::array' data-ref="std::array" data-ref-filename="std..array">array</span>&lt;<span class="namespace">std::</span><span class='type' title='std::array' data-ref="std::array" data-ref-filename="std..array">array</span>&lt;<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>, <var>32</var>&gt;, <var>9</var>&gt; <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<span class='ref fn fake' title='std::array&lt;std::array&lt;unsigned short, 32&gt;, 9&gt;::array' data-ref="_ZNSt5arrayIS_ItLm32EELm9EEC1Ev" data-ref-filename="_ZNSt5arrayIS_ItLm32EELm9EEC1Ev"></span><dfn class="decl def" id="llvm::SIRegisterInfo::SubRegFromChannelTable" title='llvm::SIRegisterInfo::SubRegFromChannelTable' data-ref="llvm::SIRegisterInfo::SubRegFromChannelTable" data-ref-filename="llvm..SIRegisterInfo..SubRegFromChannelTable">SubRegFromChannelTable</dfn>;</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><i  data-doc="SubRegFromChannelTableWidthMap">// Map numbers of DWORDs to indexes in SubRegFromChannelTable.</i></td></tr>
<tr><th id="40">40</th><td><i  data-doc="SubRegFromChannelTableWidthMap">// Valid indexes are shifted 1, such that a 0 mapping means unsupported.</i></td></tr>
<tr><th id="41">41</th><td><i  data-doc="SubRegFromChannelTableWidthMap">// e.g. for 8 DWORDs (256-bit), SubRegFromChannelTableWidthMap[8] = 8,</i></td></tr>
<tr><th id="42">42</th><td><i  data-doc="SubRegFromChannelTableWidthMap">//      meaning index 7 in SubRegFromChannelTable.</i></td></tr>
<tr><th id="43">43</th><td><em>static</em> <em>const</em> <span class="namespace">std::</span><span class='type' title='std::array' data-ref="std::array" data-ref-filename="std..array">array</span>&lt;<em>unsigned</em>, <var>17</var>&gt; <dfn class="tu decl def" id="SubRegFromChannelTableWidthMap" title='SubRegFromChannelTableWidthMap' data-type='const std::array&lt;unsigned int, 17&gt;' data-ref="SubRegFromChannelTableWidthMap" data-ref-filename="SubRegFromChannelTableWidthMap">SubRegFromChannelTableWidthMap</dfn> = {</td></tr>
<tr><th id="44">44</th><td>    <var>0</var>, <var>1</var>, <var>2</var>, <var>3</var>, <var>4</var>, <var>5</var>, <var>6</var>, <var>7</var>, <var>8</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>9</var>};</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE" title='llvm::SIRegisterInfo::SIRegisterInfo' data-ref="_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE" data-ref-filename="_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE">SIRegisterInfo</dfn>(<em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col1 decl" id="1ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="1ST" data-ref-filename="1ST">ST</dfn>)</td></tr>
<tr><th id="47">47</th><td>    : <a class="type" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPUGenRegisterInfo" title='llvm::AMDGPUGenRegisterInfo' data-ref="llvm::AMDGPUGenRegisterInfo" data-ref-filename="llvm..AMDGPUGenRegisterInfo">AMDGPUGenRegisterInfo</a><a class="ref fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#_ZN4llvm21AMDGPUGenRegisterInfoC1Ejjjjj" title='llvm::AMDGPUGenRegisterInfo::AMDGPUGenRegisterInfo' data-ref="_ZN4llvm21AMDGPUGenRegisterInfoC1Ejjjjj" data-ref-filename="_ZN4llvm21AMDGPUGenRegisterInfoC1Ejjjjj">(</a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::PC_REG" title='llvm::AMDGPU::PC_REG' data-ref="llvm::AMDGPU::PC_REG" data-ref-filename="llvm..AMDGPU..PC_REG">PC_REG</a>, <a class="local col1 ref" href="#1ST" title='ST' data-ref="1ST" data-ref-filename="1ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget21getAMDGPUDwarfFlavourEv" title='llvm::AMDGPUSubtarget::getAMDGPUDwarfFlavour' data-ref="_ZNK4llvm15AMDGPUSubtarget21getAMDGPUDwarfFlavourEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget21getAMDGPUDwarfFlavourEv">getAMDGPUDwarfFlavour</a>()), <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>(<a class="local col1 ref" href="#1ST" title='ST' data-ref="1ST" data-ref-filename="1ST">ST</a>),</td></tr>
<tr><th id="48">48</th><td>      <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::SpillSGPRToVGPR" title='llvm::SIRegisterInfo::SpillSGPRToVGPR' data-ref="llvm::SIRegisterInfo::SpillSGPRToVGPR" data-ref-filename="llvm..SIRegisterInfo..SpillSGPRToVGPR">SpillSGPRToVGPR</a>(<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableSpillSGPRToVGPR" title='EnableSpillSGPRToVGPR' data-use='m' data-ref="EnableSpillSGPRToVGPR" data-ref-filename="EnableSpillSGPRToVGPR">EnableSpillSGPRToVGPR</a>), <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::isWave32" title='llvm::SIRegisterInfo::isWave32' data-ref="llvm::SIRegisterInfo::isWave32" data-ref-filename="llvm..SIRegisterInfo..isWave32">isWave32</a>(<a class="local col1 ref" href="#1ST" title='ST' data-ref="1ST" data-ref-filename="1ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>()) {</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(getSubRegIndexLaneMask(AMDGPU::sub0).getAsInteger() == <var>3</var> &amp;&amp;</td></tr>
<tr><th id="51">51</th><td>         getSubRegIndexLaneMask(AMDGPU::sub31).getAsInteger() == (<var>3ULL</var> &lt;&lt; <var>62</var>) &amp;&amp;</td></tr>
<tr><th id="52">52</th><td>         (getSubRegIndexLaneMask(AMDGPU::lo16) |</td></tr>
<tr><th id="53">53</th><td>          getSubRegIndexLaneMask(AMDGPU::hi16)).getAsInteger() ==</td></tr>
<tr><th id="54">54</th><td>           getSubRegIndexLaneMask(AMDGPU::sub0).getAsInteger() &amp;&amp;</td></tr>
<tr><th id="55">55</th><td>         <q>"getNumCoveredRegs() will not work with generated subreg masks!"</q>);</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::RegPressureIgnoredUnits" title='llvm::SIRegisterInfo::RegPressureIgnoredUnits' data-ref="llvm::SIRegisterInfo::RegPressureIgnoredUnits" data-ref-filename="llvm..SIRegisterInfo..RegPressureIgnoredUnits">RegPressureIgnoredUnits</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector6resizeEjb" title='llvm::BitVector::resize' data-ref="_ZN4llvm9BitVector6resizeEjb" data-ref-filename="_ZN4llvm9BitVector6resizeEjb">resize</a>(<a class="member fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv" title='llvm::MCRegisterInfo::getNumRegUnits' data-ref="_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv">getNumRegUnits</a>());</td></tr>
<tr><th id="58">58</th><td>  <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::RegPressureIgnoredUnits" title='llvm::SIRegisterInfo::RegPressureIgnoredUnits' data-ref="llvm::SIRegisterInfo::RegPressureIgnoredUnits" data-ref-filename="llvm..SIRegisterInfo..RegPressureIgnoredUnits">RegPressureIgnoredUnits</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(</td></tr>
<tr><th id="59">59</th><td>      <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator" data-ref-filename="llvm..MCRegUnitIterator">MCRegUnitIterator</a><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" data-ref-filename="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE">(</a><a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a>::<a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegister4fromEj" title='llvm::MCRegister::from' data-ref="_ZN4llvm10MCRegister4fromEj" data-ref-filename="_ZN4llvm10MCRegister4fromEj">from</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::M0" title='llvm::AMDGPU::M0' data-ref="llvm::AMDGPU::M0" data-ref-filename="llvm..AMDGPU..M0">M0</a>), <b>this</b>));</td></tr>
<tr><th id="60">60</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col2 decl" id="2Reg" title='Reg' data-type='unsigned short' data-ref="2Reg" data-ref-filename="2Reg">Reg</dfn> : <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_HI16RegClass" title='llvm::AMDGPU::VGPR_HI16RegClass' data-ref="llvm::AMDGPU::VGPR_HI16RegClass" data-ref-filename="llvm..AMDGPU..VGPR_HI16RegClass">VGPR_HI16RegClass</a>)</td></tr>
<tr><th id="61">61</th><td>    <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::RegPressureIgnoredUnits" title='llvm::SIRegisterInfo::RegPressureIgnoredUnits' data-ref="llvm::SIRegisterInfo::RegPressureIgnoredUnits" data-ref-filename="llvm..SIRegisterInfo..RegPressureIgnoredUnits">RegPressureIgnoredUnits</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator" data-ref-filename="llvm..MCRegUnitIterator">MCRegUnitIterator</a><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" data-ref-filename="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE">(</a><a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col2 ref" href="#2Reg" title='Reg' data-ref="2Reg" data-ref-filename="2Reg">Reg</a>, <b>this</b>));</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <i>// HACK: Until this is fully tablegen'd.</i></td></tr>
<tr><th id="64">64</th><td>  <em>static</em> <span class="namespace">llvm::</span><a class="typedef" href="../../../include/llvm/Support/Threading.h.html#llvm::once_flag" title='llvm::once_flag' data-type='std::once_flag' data-ref="llvm::once_flag" data-ref-filename="llvm..once_flag">once_flag</a> <span class='ref fn fake' title='std::once_flag::once_flag' data-ref="_ZNSt9once_flagC1Ev" data-ref-filename="_ZNSt9once_flagC1Ev"></span><dfn class="local col3 decl" id="3InitializeRegSplitPartsFlag" title='InitializeRegSplitPartsFlag' data-type='llvm::once_flag' data-ref="3InitializeRegSplitPartsFlag" data-ref-filename="3InitializeRegSplitPartsFlag">InitializeRegSplitPartsFlag</dfn>;</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <em>static</em> <em>auto</em> <dfn class="local col4 decl" id="4InitializeRegSplitPartsOnce" title='InitializeRegSplitPartsOnce' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp:66:45)' data-ref="4InitializeRegSplitPartsOnce" data-ref-filename="4InitializeRegSplitPartsOnce">InitializeRegSplitPartsOnce</dfn> = [<b>this</b>]() {</td></tr>
<tr><th id="67">67</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="5Idx" title='Idx' data-type='unsigned int' data-ref="5Idx" data-ref-filename="5Idx">Idx</dfn> = <var>1</var>, <dfn class="local col6 decl" id="6E" title='E' data-type='unsigned int' data-ref="6E" data-ref-filename="6E">E</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo19getNumSubRegIndicesEv" title='llvm::MCRegisterInfo::getNumSubRegIndices' data-ref="_ZNK4llvm14MCRegisterInfo19getNumSubRegIndicesEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo19getNumSubRegIndicesEv">getNumSubRegIndices</a>() - <var>1</var>; <a class="local col5 ref" href="#5Idx" title='Idx' data-ref="5Idx" data-ref-filename="5Idx">Idx</a> &lt; <a class="local col6 ref" href="#6E" title='E' data-ref="6E" data-ref-filename="6E">E</a>; ++<a class="local col5 ref" href="#5Idx" title='Idx' data-ref="5Idx" data-ref-filename="5Idx">Idx</a>) {</td></tr>
<tr><th id="68">68</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="7Size" title='Size' data-type='unsigned int' data-ref="7Size" data-ref-filename="7Size">Size</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getSubRegIdxSizeEj" title='llvm::MCRegisterInfo::getSubRegIdxSize' data-ref="_ZNK4llvm14MCRegisterInfo16getSubRegIdxSizeEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getSubRegIdxSizeEj">getSubRegIdxSize</a>(<a class="local col5 ref" href="#5Idx" title='Idx' data-ref="5Idx" data-ref-filename="5Idx">Idx</a>);</td></tr>
<tr><th id="69">69</th><td>      <b>if</b> (<a class="local col7 ref" href="#7Size" title='Size' data-ref="7Size" data-ref-filename="7Size">Size</a> &amp; <var>31</var>)</td></tr>
<tr><th id="70">70</th><td>        <b>continue</b>;</td></tr>
<tr><th id="71">71</th><td>      <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a>&gt; &amp;<dfn class="local col8 decl" id="8Vec" title='Vec' data-type='std::vector&lt;int16_t&gt; &amp;' data-ref="8Vec" data-ref-filename="8Vec">Vec</dfn> = <a class="member" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::RegSplitParts" title='llvm::SIRegisterInfo::RegSplitParts' data-ref="llvm::SIRegisterInfo::RegSplitParts" data-ref-filename="llvm..SIRegisterInfo..RegSplitParts">RegSplitParts</a><span class='ref fn' title='std::array::operator[]' data-ref="_ZNSt5arrayixEm" data-ref-filename="_ZNSt5arrayixEm">[<a class="local col7 ref" href="#7Size" title='Size' data-ref="7Size" data-ref-filename="7Size">Size</a> / <var>32</var> - <var>1</var>]</span>;</td></tr>
<tr><th id="72">72</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="9Pos" title='Pos' data-type='unsigned int' data-ref="9Pos" data-ref-filename="9Pos">Pos</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo18getSubRegIdxOffsetEj" title='llvm::MCRegisterInfo::getSubRegIdxOffset' data-ref="_ZNK4llvm14MCRegisterInfo18getSubRegIdxOffsetEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo18getSubRegIdxOffsetEj">getSubRegIdxOffset</a>(<a class="local col5 ref" href="#5Idx" title='Idx' data-ref="5Idx" data-ref-filename="5Idx">Idx</a>);</td></tr>
<tr><th id="73">73</th><td>      <b>if</b> (<a class="local col9 ref" href="#9Pos" title='Pos' data-ref="9Pos" data-ref-filename="9Pos">Pos</a> % <a class="local col7 ref" href="#7Size" title='Size' data-ref="7Size" data-ref-filename="7Size">Size</a>)</td></tr>
<tr><th id="74">74</th><td>        <b>continue</b>;</td></tr>
<tr><th id="75">75</th><td>      <a class="local col9 ref" href="#9Pos" title='Pos' data-ref="9Pos" data-ref-filename="9Pos">Pos</a> /= <a class="local col7 ref" href="#7Size" title='Size' data-ref="7Size" data-ref-filename="7Size">Size</a>;</td></tr>
<tr><th id="76">76</th><td>      <b>if</b> (<a class="local col8 ref" href="#8Vec" title='Vec' data-ref="8Vec" data-ref-filename="8Vec">Vec</a>.<span class='ref fn' title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv" data-ref-filename="_ZNKSt6vector5emptyEv">empty</span>()) {</td></tr>
<tr><th id="77">77</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="10MaxNumParts" title='MaxNumParts' data-type='unsigned int' data-ref="10MaxNumParts" data-ref-filename="10MaxNumParts">MaxNumParts</dfn> = <var>1024</var> / <a class="local col7 ref" href="#7Size" title='Size' data-ref="7Size" data-ref-filename="7Size">Size</a>; <i>// Maximum register is 1024 bits.</i></td></tr>
<tr><th id="78">78</th><td>        <a class="local col8 ref" href="#8Vec" title='Vec' data-ref="8Vec" data-ref-filename="8Vec">Vec</a>.<span class='ref fn' title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm" data-ref-filename="_ZNSt6vector6resizeEm">resize</span>(<a class="local col0 ref" href="#10MaxNumParts" title='MaxNumParts' data-ref="10MaxNumParts" data-ref-filename="10MaxNumParts">MaxNumParts</a>);</td></tr>
<tr><th id="79">79</th><td>      }</td></tr>
<tr><th id="80">80</th><td>      <a class="local col8 ref" href="#8Vec" title='Vec' data-ref="8Vec" data-ref-filename="8Vec">Vec</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#9Pos" title='Pos' data-ref="9Pos" data-ref-filename="9Pos">Pos</a>]</span> = <a class="local col5 ref" href="#5Idx" title='Idx' data-ref="5Idx" data-ref-filename="5Idx">Idx</a>;</td></tr>
<tr><th id="81">81</th><td>    }</td></tr>
<tr><th id="82">82</th><td>  };</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <em>static</em> <span class="namespace">llvm::</span><a class="typedef" href="../../../include/llvm/Support/Threading.h.html#llvm::once_flag" title='llvm::once_flag' data-type='std::once_flag' data-ref="llvm::once_flag" data-ref-filename="llvm..once_flag">once_flag</a> <span class='ref fn fake' title='std::once_flag::once_flag' data-ref="_ZNSt9once_flagC1Ev" data-ref-filename="_ZNSt9once_flagC1Ev"></span><dfn class="local col1 decl" id="11InitializeSubRegFromChannelTableFlag" title='InitializeSubRegFromChannelTableFlag' data-type='llvm::once_flag' data-ref="11InitializeSubRegFromChannelTableFlag" data-ref-filename="11InitializeSubRegFromChannelTableFlag">InitializeSubRegFromChannelTableFlag</dfn>;</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <em>static</em> <em>auto</em> <dfn class="local col2 decl" id="12InitializeSubRegFromChannelTableOnce" title='InitializeSubRegFromChannelTableOnce' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp:86:54)' data-ref="12InitializeSubRegFromChannelTableOnce" data-ref-filename="12InitializeSubRegFromChannelTableOnce">InitializeSubRegFromChannelTableOnce</dfn> = [<b>this</b>]() {</td></tr>
<tr><th id="87">87</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="13Row" title='Row' data-type='std::array&lt;unsigned short, 32&gt; &amp;' data-ref="13Row" data-ref-filename="13Row">Row</dfn> : <a class="member" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::SubRegFromChannelTable" title='llvm::SIRegisterInfo::SubRegFromChannelTable' data-ref="llvm::SIRegisterInfo::SubRegFromChannelTable" data-ref-filename="llvm..SIRegisterInfo..SubRegFromChannelTable">SubRegFromChannelTable</a>)</td></tr>
<tr><th id="88">88</th><td>      <a class="local col3 ref" href="#13Row" title='Row' data-ref="13Row" data-ref-filename="13Row">Row</a>.<span class='ref fn' title='std::array::fill' data-ref="_ZNSt5array4fillERKT_" data-ref-filename="_ZNSt5array4fillERKT_">fill</span>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoSubRegister" title='llvm::AMDGPU::NoSubRegister' data-ref="llvm::AMDGPU::NoSubRegister" data-ref-filename="llvm..AMDGPU..NoSubRegister">NoSubRegister</a>);</td></tr>
<tr><th id="89">89</th><td>    <b>for</b> (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="14Idx" title='Idx' data-type='uint16_t' data-ref="14Idx" data-ref-filename="14Idx">Idx</dfn> = <var>1</var>; <a class="local col4 ref" href="#14Idx" title='Idx' data-ref="14Idx" data-ref-filename="14Idx">Idx</a> &lt; <a class="member fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo19getNumSubRegIndicesEv" title='llvm::MCRegisterInfo::getNumSubRegIndices' data-ref="_ZNK4llvm14MCRegisterInfo19getNumSubRegIndicesEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo19getNumSubRegIndicesEv">getNumSubRegIndices</a>(); ++<a class="local col4 ref" href="#14Idx" title='Idx' data-ref="14Idx" data-ref-filename="14Idx">Idx</a>) {</td></tr>
<tr><th id="90">90</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="15Width" title='Width' data-type='unsigned int' data-ref="15Width" data-ref-filename="15Width">Width</dfn> = <a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPUSubRegIdxRanges" title='llvm::AMDGPUSubRegIdxRanges' data-ref="llvm::AMDGPUSubRegIdxRanges" data-ref-filename="llvm..AMDGPUSubRegIdxRanges">AMDGPUSubRegIdxRanges</a>[<a class="local col4 ref" href="#14Idx" title='Idx' data-ref="14Idx" data-ref-filename="14Idx">Idx</a>].<a class="ref field" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo::SubRegCoveredBits::Size" title='llvm::MCRegisterInfo::SubRegCoveredBits::Size' data-ref="llvm::MCRegisterInfo::SubRegCoveredBits::Size" data-ref-filename="llvm..MCRegisterInfo..SubRegCoveredBits..Size">Size</a> / <var>32</var>;</td></tr>
<tr><th id="91">91</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="16Offset" title='Offset' data-type='unsigned int' data-ref="16Offset" data-ref-filename="16Offset">Offset</dfn> = <a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPUSubRegIdxRanges" title='llvm::AMDGPUSubRegIdxRanges' data-ref="llvm::AMDGPUSubRegIdxRanges" data-ref-filename="llvm..AMDGPUSubRegIdxRanges">AMDGPUSubRegIdxRanges</a>[<a class="local col4 ref" href="#14Idx" title='Idx' data-ref="14Idx" data-ref-filename="14Idx">Idx</a>].<a class="ref field" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo::SubRegCoveredBits::Offset" title='llvm::MCRegisterInfo::SubRegCoveredBits::Offset' data-ref="llvm::MCRegisterInfo::SubRegCoveredBits::Offset" data-ref-filename="llvm..MCRegisterInfo..SubRegCoveredBits..Offset">Offset</a> / <var>32</var>;</td></tr>
<tr><th id="92">92</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Width &lt; SubRegFromChannelTableWidthMap.size());</td></tr>
<tr><th id="93">93</th><td>      <a class="local col5 ref" href="#15Width" title='Width' data-ref="15Width" data-ref-filename="15Width">Width</a> = <a class="tu ref" href="#SubRegFromChannelTableWidthMap" title='SubRegFromChannelTableWidthMap' data-use='m' data-ref="SubRegFromChannelTableWidthMap" data-ref-filename="SubRegFromChannelTableWidthMap">SubRegFromChannelTableWidthMap</a><span class='ref fn' title='std::array::operator[]' data-ref="_ZNKSt5arrayixEm" data-ref-filename="_ZNKSt5arrayixEm">[<a class="local col5 ref" href="#15Width" title='Width' data-ref="15Width" data-ref-filename="15Width">Width</a>]</span>;</td></tr>
<tr><th id="94">94</th><td>      <b>if</b> (<a class="local col5 ref" href="#15Width" title='Width' data-ref="15Width" data-ref-filename="15Width">Width</a> == <var>0</var>)</td></tr>
<tr><th id="95">95</th><td>        <b>continue</b>;</td></tr>
<tr><th id="96">96</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="17TableIdx" title='TableIdx' data-type='unsigned int' data-ref="17TableIdx" data-ref-filename="17TableIdx">TableIdx</dfn> = <a class="local col5 ref" href="#15Width" title='Width' data-ref="15Width" data-ref-filename="15Width">Width</a> - <var>1</var>;</td></tr>
<tr><th id="97">97</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TableIdx &lt; SubRegFromChannelTable.size());</td></tr>
<tr><th id="98">98</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Offset &lt; SubRegFromChannelTable[TableIdx].size());</td></tr>
<tr><th id="99">99</th><td>      <a class="member" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::SubRegFromChannelTable" title='llvm::SIRegisterInfo::SubRegFromChannelTable' data-ref="llvm::SIRegisterInfo::SubRegFromChannelTable" data-ref-filename="llvm..SIRegisterInfo..SubRegFromChannelTable">SubRegFromChannelTable</a><span class='ref fn' title='std::array::operator[]' data-ref="_ZNSt5arrayixEm" data-ref-filename="_ZNSt5arrayixEm">[<a class="local col7 ref" href="#17TableIdx" title='TableIdx' data-ref="17TableIdx" data-ref-filename="17TableIdx">TableIdx</a>]</span><span class='ref fn' title='std::array::operator[]' data-ref="_ZNSt5arrayixEm" data-ref-filename="_ZNSt5arrayixEm">[<a class="local col6 ref" href="#16Offset" title='Offset' data-ref="16Offset" data-ref-filename="16Offset">Offset</a>]</span> = <a class="local col4 ref" href="#14Idx" title='Idx' data-ref="14Idx" data-ref-filename="14Idx">Idx</a>;</td></tr>
<tr><th id="100">100</th><td>    }</td></tr>
<tr><th id="101">101</th><td>  };</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <span class="namespace">llvm::</span><a class="tu ref fn" href="../../../include/llvm/Support/Threading.h.html#_ZN4llvm9call_onceERSt9once_flagOT_DpOT0_" title='llvm::call_once' data-use='c' data-ref="_ZN4llvm9call_onceERSt9once_flagOT_DpOT0_" data-ref-filename="_ZN4llvm9call_onceERSt9once_flagOT_DpOT0_">call_once</a>(<span class='refarg'><a class="local col3 ref" href="#3InitializeRegSplitPartsFlag" title='InitializeRegSplitPartsFlag' data-ref="3InitializeRegSplitPartsFlag" data-ref-filename="3InitializeRegSplitPartsFlag">InitializeRegSplitPartsFlag</a></span>, <span class='refarg'><a class="local col4 ref" href="#4InitializeRegSplitPartsOnce" title='InitializeRegSplitPartsOnce' data-ref="4InitializeRegSplitPartsOnce" data-ref-filename="4InitializeRegSplitPartsOnce">InitializeRegSplitPartsOnce</a></span>);</td></tr>
<tr><th id="104">104</th><td>  <span class="namespace">llvm::</span><a class="tu ref fn" href="../../../include/llvm/Support/Threading.h.html#_ZN4llvm9call_onceERSt9once_flagOT_DpOT0_" title='llvm::call_once' data-use='c' data-ref="_ZN4llvm9call_onceERSt9once_flagOT_DpOT0_" data-ref-filename="_ZN4llvm9call_onceERSt9once_flagOT_DpOT0_">call_once</a>(<span class='refarg'><a class="local col1 ref" href="#11InitializeSubRegFromChannelTableFlag" title='InitializeSubRegFromChannelTableFlag' data-ref="11InitializeSubRegFromChannelTableFlag" data-ref-filename="11InitializeSubRegFromChannelTableFlag">InitializeSubRegFromChannelTableFlag</a></span>,</td></tr>
<tr><th id="105">105</th><td>                  <span class='refarg'><a class="local col2 ref" href="#12InitializeSubRegFromChannelTableOnce" title='InitializeSubRegFromChannelTableOnce' data-ref="12InitializeSubRegFromChannelTableOnce" data-ref-filename="12InitializeSubRegFromChannelTableOnce">InitializeSubRegFromChannelTableOnce</a></span>);</td></tr>
<tr><th id="106">106</th><td>}</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><em>void</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</dfn>(<a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> &amp;<dfn class="local col8 decl" id="18Reserved" title='Reserved' data-type='llvm::BitVector &amp;' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</dfn>,</td></tr>
<tr><th id="109">109</th><td>                                           <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col9 decl" id="19Reg" title='Reg' data-type='llvm::MCRegister' data-ref="19Reg" data-ref-filename="19Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="110">110</th><td>  <a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator" data-ref-filename="llvm..MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col0 decl" id="20R" title='R' data-type='llvm::MCRegAliasIterator' data-ref="20R" data-ref-filename="20R">R</dfn><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb" data-ref-filename="_ZN4llvm18MCRegAliasIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb">(</a><a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col9 ref" href="#19Reg" title='Reg' data-ref="19Reg" data-ref-filename="19Reg">Reg</a>, <b>this</b>, <b>true</b>);</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <b>for</b> (; <a class="local col0 ref" href="#20R" title='R' data-ref="20R" data-ref-filename="20R">R</a>.<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv" data-ref-filename="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv" data-ref-filename="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col0 ref" href="#20R" title='R' data-ref="20R" data-ref-filename="20R">R</a>)</td></tr>
<tr><th id="113">113</th><td>    <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv" data-ref-filename="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col0 ref" href="#20R" title='R' data-ref="20R" data-ref-filename="20R">R</a>);</td></tr>
<tr><th id="114">114</th><td>}</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><i>// Forced to be here by one .inc</i></td></tr>
<tr><th id="117">117</th><td><em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *<a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14SIRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm14SIRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</dfn>(</td></tr>
<tr><th id="118">118</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col1 decl" id="21MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="21MF" data-ref-filename="21MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="119">119</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col2 decl" id="22CC" title='CC' data-type='CallingConv::ID' data-ref="22CC" data-ref-filename="22CC">CC</dfn> = <a class="local col1 ref" href="#21MF" title='MF' data-ref="21MF" data-ref-filename="21MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>();</td></tr>
<tr><th id="120">120</th><td>  <b>switch</b> (<a class="local col2 ref" href="#22CC" title='CC' data-ref="22CC" data-ref-filename="22CC">CC</a>) {</td></tr>
<tr><th id="121">121</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::C" title='llvm::CallingConv::C' data-ref="llvm::CallingConv::C" data-ref-filename="llvm..CallingConv..C">C</a>:</td></tr>
<tr><th id="122">122</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Fast" title='llvm::CallingConv::Fast' data-ref="llvm::CallingConv::Fast" data-ref-filename="llvm..CallingConv..Fast">Fast</a>:</td></tr>
<tr><th id="123">123</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Cold" title='llvm::CallingConv::Cold' data-ref="llvm::CallingConv::Cold" data-ref-filename="llvm..CallingConv..Cold">Cold</a>:</td></tr>
<tr><th id="124">124</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_Gfx" title='llvm::CallingConv::AMDGPU_Gfx' data-ref="llvm::CallingConv::AMDGPU_Gfx" data-ref-filename="llvm..CallingConv..AMDGPU_Gfx">AMDGPU_Gfx</a>:</td></tr>
<tr><th id="125">125</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::CSR_AMDGPU_HighRegs_SaveList" title='llvm::CSR_AMDGPU_HighRegs_SaveList' data-ref="llvm::CSR_AMDGPU_HighRegs_SaveList" data-ref-filename="llvm..CSR_AMDGPU_HighRegs_SaveList">CSR_AMDGPU_HighRegs_SaveList</a>;</td></tr>
<tr><th id="126">126</th><td>  <b>default</b>: {</td></tr>
<tr><th id="127">127</th><td>    <i>// Dummy to not crash RegisterClassInfo.</i></td></tr>
<tr><th id="128">128</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col3 decl" id="23NoCalleeSavedReg" title='NoCalleeSavedReg' data-type='const llvm::MCPhysReg' data-ref="23NoCalleeSavedReg" data-ref-filename="23NoCalleeSavedReg">NoCalleeSavedReg</dfn> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>;</td></tr>
<tr><th id="129">129</th><td>    <b>return</b> &amp;<a class="local col3 ref" href="#23NoCalleeSavedReg" title='NoCalleeSavedReg' data-ref="23NoCalleeSavedReg" data-ref-filename="23NoCalleeSavedReg">NoCalleeSavedReg</a>;</td></tr>
<tr><th id="130">130</th><td>  }</td></tr>
<tr><th id="131">131</th><td>  }</td></tr>
<tr><th id="132">132</th><td>}</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *</td></tr>
<tr><th id="135">135</th><td><a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getCalleeSavedRegsViaCopy' data-ref="_ZNK4llvm14SIRegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE">getCalleeSavedRegsViaCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col4 decl" id="24MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="24MF" data-ref-filename="24MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="136">136</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="137">137</th><td>}</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14SIRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::SIRegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm14SIRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="25MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="25MF" data-ref-filename="25MF">MF</dfn>,</td></tr>
<tr><th id="140">140</th><td>                                                     <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col6 decl" id="26CC" title='CC' data-type='CallingConv::ID' data-ref="26CC" data-ref-filename="26CC">CC</dfn>) <em>const</em> {</td></tr>
<tr><th id="141">141</th><td>  <b>switch</b> (<a class="local col6 ref" href="#26CC" title='CC' data-ref="26CC" data-ref-filename="26CC">CC</a>) {</td></tr>
<tr><th id="142">142</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::C" title='llvm::CallingConv::C' data-ref="llvm::CallingConv::C" data-ref-filename="llvm..CallingConv..C">C</a>:</td></tr>
<tr><th id="143">143</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Fast" title='llvm::CallingConv::Fast' data-ref="llvm::CallingConv::Fast" data-ref-filename="llvm..CallingConv..Fast">Fast</a>:</td></tr>
<tr><th id="144">144</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Cold" title='llvm::CallingConv::Cold' data-ref="llvm::CallingConv::Cold" data-ref-filename="llvm..CallingConv..Cold">Cold</a>:</td></tr>
<tr><th id="145">145</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_Gfx" title='llvm::CallingConv::AMDGPU_Gfx' data-ref="llvm::CallingConv::AMDGPU_Gfx" data-ref-filename="llvm..CallingConv..AMDGPU_Gfx">AMDGPU_Gfx</a>:</td></tr>
<tr><th id="146">146</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::CSR_AMDGPU_HighRegs_RegMask" title='llvm::CSR_AMDGPU_HighRegs_RegMask' data-ref="llvm::CSR_AMDGPU_HighRegs_RegMask" data-ref-filename="llvm..CSR_AMDGPU_HighRegs_RegMask">CSR_AMDGPU_HighRegs_RegMask</a>;</td></tr>
<tr><th id="147">147</th><td>  <b>default</b>:</td></tr>
<tr><th id="148">148</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="149">149</th><td>  }</td></tr>
<tr><th id="150">150</th><td>}</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14SIRegisterInfo18getNoPreservedMaskEv" title='llvm::SIRegisterInfo::getNoPreservedMask' data-ref="_ZNK4llvm14SIRegisterInfo18getNoPreservedMaskEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo18getNoPreservedMaskEv">getNoPreservedMask</dfn>() <em>const</em> {</td></tr>
<tr><th id="153">153</th><td>  <b>return</b> <a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::CSR_AMDGPU_NoRegs_RegMask" title='llvm::CSR_AMDGPU_NoRegs_RegMask' data-ref="llvm::CSR_AMDGPU_NoRegs_RegMask" data-ref-filename="llvm..CSR_AMDGPU_NoRegs_RegMask">CSR_AMDGPU_NoRegs_RegMask</a>;</td></tr>
<tr><th id="154">154</th><td>}</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14SIRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm14SIRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="27MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="27MF" data-ref-filename="27MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="157">157</th><td>  <em>const</em> <a class="type" href="SIFrameLowering.h.html#llvm::SIFrameLowering" title='llvm::SIFrameLowering' data-ref="llvm::SIFrameLowering" data-ref-filename="llvm..SIFrameLowering">SIFrameLowering</a> *<dfn class="local col8 decl" id="28TFI" title='TFI' data-type='const llvm::SIFrameLowering *' data-ref="28TFI" data-ref-filename="28TFI">TFI</dfn> =</td></tr>
<tr><th id="158">158</th><td>      <a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF" data-ref-filename="27MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;().<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget16getFrameLoweringEv" title='llvm::GCNSubtarget::getFrameLowering' data-ref="_ZNK4llvm12GCNSubtarget16getFrameLoweringEv" data-ref-filename="_ZNK4llvm12GCNSubtarget16getFrameLoweringEv">getFrameLowering</a>();</td></tr>
<tr><th id="159">159</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col9 decl" id="29FuncInfo" title='FuncInfo' data-type='const llvm::SIMachineFunctionInfo *' data-ref="29FuncInfo" data-ref-filename="29FuncInfo">FuncInfo</dfn> = <a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF" data-ref-filename="27MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="160">160</th><td>  <i>// During ISel lowering we always reserve the stack pointer in entry</i></td></tr>
<tr><th id="161">161</th><td><i>  // functions, but never actually want to reference it when accessing our own</i></td></tr>
<tr><th id="162">162</th><td><i>  // frame. If we need a frame pointer we use it, but otherwise we can just use</i></td></tr>
<tr><th id="163">163</th><td><i>  // an immediate "0" which we represent by returning NoRegister.</i></td></tr>
<tr><th id="164">164</th><td>  <b>if</b> (<a class="local col9 ref" href="#29FuncInfo" title='FuncInfo' data-ref="29FuncInfo" data-ref-filename="29FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>()) {</td></tr>
<tr><th id="165">165</th><td>    <b>return</b> <a class="local col8 ref" href="#28TFI" title='TFI' data-ref="28TFI" data-ref-filename="28TFI">TFI</a>-&gt;<a class="virtual ref fn" href="SIFrameLowering.h.html#_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::SIFrameLowering::hasFP' data-ref="_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF" data-ref-filename="27MF">MF</a>) ? <a class="local col9 ref" href="#29FuncInfo" title='FuncInfo' data-ref="29FuncInfo" data-ref-filename="29FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv" title='llvm::SIMachineFunctionInfo::getFrameOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv">getFrameOffsetReg</a>() : <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>);</td></tr>
<tr><th id="166">166</th><td>  }</td></tr>
<tr><th id="167">167</th><td>  <b>return</b> <a class="local col8 ref" href="#28TFI" title='TFI' data-ref="28TFI" data-ref-filename="28TFI">TFI</a>-&gt;<a class="virtual ref fn" href="SIFrameLowering.h.html#_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::SIFrameLowering::hasFP' data-ref="_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF" data-ref-filename="27MF">MF</a>) ? <a class="local col9 ref" href="#29FuncInfo" title='FuncInfo' data-ref="29FuncInfo" data-ref-filename="29FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv" title='llvm::SIMachineFunctionInfo::getFrameOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv">getFrameOffsetReg</a>()</td></tr>
<tr><th id="168">168</th><td>                        : <a class="local col9 ref" href="#29FuncInfo" title='FuncInfo' data-ref="29FuncInfo" data-ref-filename="29FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" title='llvm::SIMachineFunctionInfo::getStackPtrOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv">getStackPtrOffsetReg</a>();</td></tr>
<tr><th id="169">169</th><td>}</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::hasBasePointer' data-ref="_ZNK4llvm14SIRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="30MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="30MF" data-ref-filename="30MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="172">172</th><td>  <i>// When we need stack realignment, we can't reference off of the</i></td></tr>
<tr><th id="173">173</th><td><i>  // stack pointer, so we reserve a base pointer.</i></td></tr>
<tr><th id="174">174</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col1 decl" id="31MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="31MFI" data-ref-filename="31MFI">MFI</dfn> = <a class="local col0 ref" href="#30MF" title='MF' data-ref="30MF" data-ref-filename="30MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="175">175</th><td>  <b>return</b> <a class="local col1 ref" href="#31MFI" title='MFI' data-ref="31MFI" data-ref-filename="31MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getNumFixedObjectsEv" title='llvm::MachineFrameInfo::getNumFixedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18getNumFixedObjectsEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo18getNumFixedObjectsEv">getNumFixedObjects</a>() &amp;&amp; <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::needsStackRealignment' data-ref="_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE">needsStackRealignment</a>(<a class="local col0 ref" href="#30MF" title='MF' data-ref="30MF" data-ref-filename="30MF">MF</a>);</td></tr>
<tr><th id="176">176</th><td>}</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo15getBaseRegisterEv" title='llvm::SIRegisterInfo::getBaseRegister' data-ref="_ZNK4llvm14SIRegisterInfo15getBaseRegisterEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo15getBaseRegisterEv">getBaseRegister</dfn>() <em>const</em> { <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR34" title='llvm::AMDGPU::SGPR34' data-ref="llvm::AMDGPU::SGPR34" data-ref-filename="llvm..AMDGPU..SGPR34">SGPR34</a>; }</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo17getAllVGPRRegMaskEv" title='llvm::SIRegisterInfo::getAllVGPRRegMask' data-ref="_ZNK4llvm14SIRegisterInfo17getAllVGPRRegMaskEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo17getAllVGPRRegMaskEv">getAllVGPRRegMask</dfn>() <em>const</em> {</td></tr>
<tr><th id="181">181</th><td>  <b>return</b> <a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::CSR_AMDGPU_AllVGPRs_RegMask" title='llvm::CSR_AMDGPU_AllVGPRs_RegMask' data-ref="llvm::CSR_AMDGPU_AllVGPRs_RegMask" data-ref-filename="llvm..CSR_AMDGPU_AllVGPRs_RegMask">CSR_AMDGPU_AllVGPRs_RegMask</a>;</td></tr>
<tr><th id="182">182</th><td>}</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo25getAllAllocatableSRegMaskEv" title='llvm::SIRegisterInfo::getAllAllocatableSRegMask' data-ref="_ZNK4llvm14SIRegisterInfo25getAllAllocatableSRegMaskEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo25getAllAllocatableSRegMaskEv">getAllAllocatableSRegMask</dfn>() <em>const</em> {</td></tr>
<tr><th id="185">185</th><td>  <b>return</b> <a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::CSR_AMDGPU_AllAllocatableSRegs_RegMask" title='llvm::CSR_AMDGPU_AllAllocatableSRegs_RegMask' data-ref="llvm::CSR_AMDGPU_AllAllocatableSRegs_RegMask" data-ref-filename="llvm..CSR_AMDGPU_AllAllocatableSRegs_RegMask">CSR_AMDGPU_AllAllocatableSRegs_RegMask</a>;</td></tr>
<tr><th id="186">186</th><td>}</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><em>unsigned</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj" title='llvm::SIRegisterInfo::getSubRegFromChannel' data-ref="_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj" data-ref-filename="_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj">getSubRegFromChannel</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="32Channel" title='Channel' data-type='unsigned int' data-ref="32Channel" data-ref-filename="32Channel">Channel</dfn>,</td></tr>
<tr><th id="189">189</th><td>                                              <em>unsigned</em> <dfn class="local col3 decl" id="33NumRegs" title='NumRegs' data-type='unsigned int' data-ref="33NumRegs" data-ref-filename="33NumRegs">NumRegs</dfn>) {</td></tr>
<tr><th id="190">190</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NumRegs &lt; SubRegFromChannelTableWidthMap.size());</td></tr>
<tr><th id="191">191</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="34NumRegIndex" title='NumRegIndex' data-type='unsigned int' data-ref="34NumRegIndex" data-ref-filename="34NumRegIndex">NumRegIndex</dfn> = <a class="tu ref" href="#SubRegFromChannelTableWidthMap" title='SubRegFromChannelTableWidthMap' data-use='m' data-ref="SubRegFromChannelTableWidthMap" data-ref-filename="SubRegFromChannelTableWidthMap">SubRegFromChannelTableWidthMap</a><span class='ref fn' title='std::array::operator[]' data-ref="_ZNKSt5arrayixEm" data-ref-filename="_ZNKSt5arrayixEm">[<a class="local col3 ref" href="#33NumRegs" title='NumRegs' data-ref="33NumRegs" data-ref-filename="33NumRegs">NumRegs</a>]</span>;</td></tr>
<tr><th id="192">192</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NumRegIndex &amp;&amp; <q>"Not implemented"</q>);</td></tr>
<tr><th id="193">193</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Channel &lt; SubRegFromChannelTable[NumRegIndex - <var>1</var>].size());</td></tr>
<tr><th id="194">194</th><td>  <b>return</b> <a class="member" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::SubRegFromChannelTable" title='llvm::SIRegisterInfo::SubRegFromChannelTable' data-ref="llvm::SIRegisterInfo::SubRegFromChannelTable" data-ref-filename="llvm..SIRegisterInfo..SubRegFromChannelTable">SubRegFromChannelTable</a><span class='ref fn' title='std::array::operator[]' data-ref="_ZNSt5arrayixEm" data-ref-filename="_ZNSt5arrayixEm">[<a class="local col4 ref" href="#34NumRegIndex" title='NumRegIndex' data-ref="34NumRegIndex" data-ref-filename="34NumRegIndex">NumRegIndex</a> - <var>1</var>]</span><span class='ref fn' title='std::array::operator[]' data-ref="_ZNSt5arrayixEm" data-ref-filename="_ZNSt5arrayixEm">[<a class="local col2 ref" href="#32Channel" title='Channel' data-ref="32Channel" data-ref-filename="32Channel">Channel</a>]</span>;</td></tr>
<tr><th id="195">195</th><td>}</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo31reservedPrivateSegmentBufferRegERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::reservedPrivateSegmentBufferReg' data-ref="_ZNK4llvm14SIRegisterInfo31reservedPrivateSegmentBufferRegERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo31reservedPrivateSegmentBufferRegERKNS_15MachineFunctionE">reservedPrivateSegmentBufferReg</dfn>(</td></tr>
<tr><th id="198">198</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="35MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="35MF" data-ref-filename="35MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="199">199</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="36BaseIdx" title='BaseIdx' data-type='unsigned int' data-ref="36BaseIdx" data-ref-filename="36BaseIdx">BaseIdx</dfn> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm9alignDownEmmm" title='llvm::alignDown' data-ref="_ZN4llvm9alignDownEmmm" data-ref-filename="_ZN4llvm9alignDownEmmm">alignDown</a>(<a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE" title='llvm::GCNSubtarget::getMaxNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE">getMaxNumSGPRs</a>(<a class="local col5 ref" href="#35MF" title='MF' data-ref="35MF" data-ref-filename="35MF">MF</a>), <var>4</var>) - <var>4</var>;</td></tr>
<tr><th id="200">200</th><td>  <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col7 decl" id="37BaseReg" title='BaseReg' data-type='llvm::MCRegister' data-ref="37BaseReg" data-ref-filename="37BaseReg">BaseReg</dfn><a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1EOS0_" data-ref-filename="_ZN4llvm10MCRegisterC1EOS0_">(</a><span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_32RegClass" title='llvm::AMDGPU::SGPR_32RegClass' data-ref="llvm::AMDGPU::SGPR_32RegClass" data-ref-filename="llvm..AMDGPU..SGPR_32RegClass">SGPR_32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getRegisterEj" title='llvm::TargetRegisterClass::getRegister' data-ref="_ZNK4llvm19TargetRegisterClass11getRegisterEj" data-ref-filename="_ZNK4llvm19TargetRegisterClass11getRegisterEj">getRegister</a>(<a class="local col6 ref" href="#36BaseIdx" title='BaseIdx' data-ref="36BaseIdx" data-ref-filename="36BaseIdx">BaseIdx</a>));</td></tr>
<tr><th id="201">201</th><td>  <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col7 ref" href="#37BaseReg" title='BaseReg' data-ref="37BaseReg" data-ref-filename="37BaseReg">BaseReg</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_128RegClass" title='llvm::AMDGPU::SGPR_128RegClass' data-ref="llvm::AMDGPU::SGPR_128RegClass" data-ref-filename="llvm..AMDGPU..SGPR_128RegClass">SGPR_128RegClass</a>);</td></tr>
<tr><th id="202">202</th><td>}</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14SIRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm14SIRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="38MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="38MF" data-ref-filename="38MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="205">205</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <dfn class="local col9 decl" id="39Reserved" title='Reserved' data-type='llvm::BitVector' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</dfn><a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb" data-ref-filename="_ZN4llvm9BitVectorC1Ejb">(</a><a class="member fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>());</td></tr>
<tr><th id="206">206</th><td>  <a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::MODE" title='llvm::AMDGPU::MODE' data-ref="llvm::AMDGPU::MODE" data-ref-filename="llvm..AMDGPU..MODE">MODE</a>);</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>  <i>// EXEC_LO and EXEC_HI could be allocated and used as regular register, but</i></td></tr>
<tr><th id="209">209</th><td><i>  // this seems likely to result in bugs, so I'm marking them as reserved.</i></td></tr>
<tr><th id="210">210</th><td>  <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>);</td></tr>
<tr><th id="211">211</th><td>  <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::FLAT_SCR" title='llvm::AMDGPU::FLAT_SCR' data-ref="llvm::AMDGPU::FLAT_SCR" data-ref-filename="llvm..AMDGPU..FLAT_SCR">FLAT_SCR</a>);</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>  <i>// M0 has to be reserved so that llvm accepts it as a live-in into a block.</i></td></tr>
<tr><th id="214">214</th><td>  <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::M0" title='llvm::AMDGPU::M0' data-ref="llvm::AMDGPU::M0" data-ref-filename="llvm..AMDGPU..M0">M0</a>);</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>  <i>// Reserve src_vccz, src_execz, src_scc.</i></td></tr>
<tr><th id="217">217</th><td>  <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SRC_VCCZ" title='llvm::AMDGPU::SRC_VCCZ' data-ref="llvm::AMDGPU::SRC_VCCZ" data-ref-filename="llvm..AMDGPU..SRC_VCCZ">SRC_VCCZ</a>);</td></tr>
<tr><th id="218">218</th><td>  <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SRC_EXECZ" title='llvm::AMDGPU::SRC_EXECZ' data-ref="llvm::AMDGPU::SRC_EXECZ" data-ref-filename="llvm..AMDGPU..SRC_EXECZ">SRC_EXECZ</a>);</td></tr>
<tr><th id="219">219</th><td>  <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SRC_SCC" title='llvm::AMDGPU::SRC_SCC' data-ref="llvm::AMDGPU::SRC_SCC" data-ref-filename="llvm..AMDGPU..SRC_SCC">SRC_SCC</a>);</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>  <i>// Reserve the memory aperture registers.</i></td></tr>
<tr><th id="222">222</th><td>  <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SRC_SHARED_BASE" title='llvm::AMDGPU::SRC_SHARED_BASE' data-ref="llvm::AMDGPU::SRC_SHARED_BASE" data-ref-filename="llvm..AMDGPU..SRC_SHARED_BASE">SRC_SHARED_BASE</a>);</td></tr>
<tr><th id="223">223</th><td>  <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SRC_SHARED_LIMIT" title='llvm::AMDGPU::SRC_SHARED_LIMIT' data-ref="llvm::AMDGPU::SRC_SHARED_LIMIT" data-ref-filename="llvm..AMDGPU..SRC_SHARED_LIMIT">SRC_SHARED_LIMIT</a>);</td></tr>
<tr><th id="224">224</th><td>  <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SRC_PRIVATE_BASE" title='llvm::AMDGPU::SRC_PRIVATE_BASE' data-ref="llvm::AMDGPU::SRC_PRIVATE_BASE" data-ref-filename="llvm..AMDGPU..SRC_PRIVATE_BASE">SRC_PRIVATE_BASE</a>);</td></tr>
<tr><th id="225">225</th><td>  <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SRC_PRIVATE_LIMIT" title='llvm::AMDGPU::SRC_PRIVATE_LIMIT' data-ref="llvm::AMDGPU::SRC_PRIVATE_LIMIT" data-ref-filename="llvm..AMDGPU..SRC_PRIVATE_LIMIT">SRC_PRIVATE_LIMIT</a>);</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>  <i>// Reserve src_pops_exiting_wave_id - support is not implemented in Codegen.</i></td></tr>
<tr><th id="228">228</th><td>  <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SRC_POPS_EXITING_WAVE_ID" title='llvm::AMDGPU::SRC_POPS_EXITING_WAVE_ID' data-ref="llvm::AMDGPU::SRC_POPS_EXITING_WAVE_ID" data-ref-filename="llvm..AMDGPU..SRC_POPS_EXITING_WAVE_ID">SRC_POPS_EXITING_WAVE_ID</a>);</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>  <i>// Reserve xnack_mask registers - support is not implemented in Codegen.</i></td></tr>
<tr><th id="231">231</th><td>  <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::XNACK_MASK" title='llvm::AMDGPU::XNACK_MASK' data-ref="llvm::AMDGPU::XNACK_MASK" data-ref-filename="llvm..AMDGPU..XNACK_MASK">XNACK_MASK</a>);</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>  <i>// Reserve lds_direct register - support is not implemented in Codegen.</i></td></tr>
<tr><th id="234">234</th><td>  <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::LDS_DIRECT" title='llvm::AMDGPU::LDS_DIRECT' data-ref="llvm::AMDGPU::LDS_DIRECT" data-ref-filename="llvm..AMDGPU..LDS_DIRECT">LDS_DIRECT</a>);</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>  <i>// Reserve Trap Handler registers - support is not implemented in Codegen.</i></td></tr>
<tr><th id="237">237</th><td>  <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TBA" title='llvm::AMDGPU::TBA' data-ref="llvm::AMDGPU::TBA" data-ref-filename="llvm..AMDGPU..TBA">TBA</a>);</td></tr>
<tr><th id="238">238</th><td>  <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TMA" title='llvm::AMDGPU::TMA' data-ref="llvm::AMDGPU::TMA" data-ref-filename="llvm..AMDGPU..TMA">TMA</a>);</td></tr>
<tr><th id="239">239</th><td>  <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP0_TTMP1" title='llvm::AMDGPU::TTMP0_TTMP1' data-ref="llvm::AMDGPU::TTMP0_TTMP1" data-ref-filename="llvm..AMDGPU..TTMP0_TTMP1">TTMP0_TTMP1</a>);</td></tr>
<tr><th id="240">240</th><td>  <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP2_TTMP3" title='llvm::AMDGPU::TTMP2_TTMP3' data-ref="llvm::AMDGPU::TTMP2_TTMP3" data-ref-filename="llvm..AMDGPU..TTMP2_TTMP3">TTMP2_TTMP3</a>);</td></tr>
<tr><th id="241">241</th><td>  <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP4_TTMP5" title='llvm::AMDGPU::TTMP4_TTMP5' data-ref="llvm::AMDGPU::TTMP4_TTMP5" data-ref-filename="llvm..AMDGPU..TTMP4_TTMP5">TTMP4_TTMP5</a>);</td></tr>
<tr><th id="242">242</th><td>  <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP6_TTMP7" title='llvm::AMDGPU::TTMP6_TTMP7' data-ref="llvm::AMDGPU::TTMP6_TTMP7" data-ref-filename="llvm..AMDGPU..TTMP6_TTMP7">TTMP6_TTMP7</a>);</td></tr>
<tr><th id="243">243</th><td>  <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP8_TTMP9" title='llvm::AMDGPU::TTMP8_TTMP9' data-ref="llvm::AMDGPU::TTMP8_TTMP9" data-ref-filename="llvm..AMDGPU..TTMP8_TTMP9">TTMP8_TTMP9</a>);</td></tr>
<tr><th id="244">244</th><td>  <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP10_TTMP11" title='llvm::AMDGPU::TTMP10_TTMP11' data-ref="llvm::AMDGPU::TTMP10_TTMP11" data-ref-filename="llvm..AMDGPU..TTMP10_TTMP11">TTMP10_TTMP11</a>);</td></tr>
<tr><th id="245">245</th><td>  <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP12_TTMP13" title='llvm::AMDGPU::TTMP12_TTMP13' data-ref="llvm::AMDGPU::TTMP12_TTMP13" data-ref-filename="llvm..AMDGPU..TTMP12_TTMP13">TTMP12_TTMP13</a>);</td></tr>
<tr><th id="246">246</th><td>  <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP14_TTMP15" title='llvm::AMDGPU::TTMP14_TTMP15' data-ref="llvm::AMDGPU::TTMP14_TTMP15" data-ref-filename="llvm..AMDGPU..TTMP14_TTMP15">TTMP14_TTMP15</a>);</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>  <i>// Reserve null register - it shall never be allocated</i></td></tr>
<tr><th id="249">249</th><td>  <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_NULL" title='llvm::AMDGPU::SGPR_NULL' data-ref="llvm::AMDGPU::SGPR_NULL" data-ref-filename="llvm..AMDGPU..SGPR_NULL">SGPR_NULL</a>);</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>  <i>// Disallow vcc_hi allocation in wave32. It may be allocated but most likely</i></td></tr>
<tr><th id="252">252</th><td><i>  // will result in bugs.</i></td></tr>
<tr><th id="253">253</th><td>  <b>if</b> (<a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::isWave32" title='llvm::SIRegisterInfo::isWave32' data-ref="llvm::SIRegisterInfo::isWave32" data-ref-filename="llvm..SIRegisterInfo..isWave32">isWave32</a>) {</td></tr>
<tr><th id="254">254</th><td>    <a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC" title='llvm::AMDGPU::VCC' data-ref="llvm::AMDGPU::VCC" data-ref-filename="llvm..AMDGPU..VCC">VCC</a>);</td></tr>
<tr><th id="255">255</th><td>    <a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC_HI" title='llvm::AMDGPU::VCC_HI' data-ref="llvm::AMDGPU::VCC_HI" data-ref-filename="llvm..AMDGPU..VCC_HI">VCC_HI</a>);</td></tr>
<tr><th id="256">256</th><td>  }</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="40MaxNumSGPRs" title='MaxNumSGPRs' data-type='unsigned int' data-ref="40MaxNumSGPRs" data-ref-filename="40MaxNumSGPRs">MaxNumSGPRs</dfn> = <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE" title='llvm::GCNSubtarget::getMaxNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE">getMaxNumSGPRs</a>(<a class="local col8 ref" href="#38MF" title='MF' data-ref="38MF" data-ref-filename="38MF">MF</a>);</td></tr>
<tr><th id="259">259</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="41TotalNumSGPRs" title='TotalNumSGPRs' data-type='unsigned int' data-ref="41TotalNumSGPRs" data-ref-filename="41TotalNumSGPRs">TotalNumSGPRs</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_32RegClass" title='llvm::AMDGPU::SGPR_32RegClass' data-ref="llvm::AMDGPU::SGPR_32RegClass" data-ref-filename="llvm..AMDGPU..SGPR_32RegClass">SGPR_32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass10getNumRegsEv" title='llvm::TargetRegisterClass::getNumRegs' data-ref="_ZNK4llvm19TargetRegisterClass10getNumRegsEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass10getNumRegsEv">getNumRegs</a>();</td></tr>
<tr><th id="260">260</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="42i" title='i' data-type='unsigned int' data-ref="42i" data-ref-filename="42i">i</dfn> = <a class="local col0 ref" href="#40MaxNumSGPRs" title='MaxNumSGPRs' data-ref="40MaxNumSGPRs" data-ref-filename="40MaxNumSGPRs">MaxNumSGPRs</a>; <a class="local col2 ref" href="#42i" title='i' data-ref="42i" data-ref-filename="42i">i</a> &lt; <a class="local col1 ref" href="#41TotalNumSGPRs" title='TotalNumSGPRs' data-ref="41TotalNumSGPRs" data-ref-filename="41TotalNumSGPRs">TotalNumSGPRs</a>; ++<a class="local col2 ref" href="#42i" title='i' data-ref="42i" data-ref-filename="42i">i</a>) {</td></tr>
<tr><th id="261">261</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="43Reg" title='Reg' data-type='unsigned int' data-ref="43Reg" data-ref-filename="43Reg">Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_32RegClass" title='llvm::AMDGPU::SGPR_32RegClass' data-ref="llvm::AMDGPU::SGPR_32RegClass" data-ref-filename="llvm..AMDGPU..SGPR_32RegClass">SGPR_32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getRegisterEj" title='llvm::TargetRegisterClass::getRegister' data-ref="_ZNK4llvm19TargetRegisterClass11getRegisterEj" data-ref-filename="_ZNK4llvm19TargetRegisterClass11getRegisterEj">getRegister</a>(<a class="local col2 ref" href="#42i" title='i' data-ref="42i" data-ref-filename="42i">i</a>);</td></tr>
<tr><th id="262">262</th><td>    <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col3 ref" href="#43Reg" title='Reg' data-ref="43Reg" data-ref-filename="43Reg">Reg</a>);</td></tr>
<tr><th id="263">263</th><td>  }</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="44MaxNumVGPRs" title='MaxNumVGPRs' data-type='unsigned int' data-ref="44MaxNumVGPRs" data-ref-filename="44MaxNumVGPRs">MaxNumVGPRs</dfn> = <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsERKNS_15MachineFunctionE" title='llvm::GCNSubtarget::getMaxNumVGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsERKNS_15MachineFunctionE">getMaxNumVGPRs</a>(<a class="local col8 ref" href="#38MF" title='MF' data-ref="38MF" data-ref-filename="38MF">MF</a>);</td></tr>
<tr><th id="266">266</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="45TotalNumVGPRs" title='TotalNumVGPRs' data-type='unsigned int' data-ref="45TotalNumVGPRs" data-ref-filename="45TotalNumVGPRs">TotalNumVGPRs</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass10getNumRegsEv" title='llvm::TargetRegisterClass::getNumRegs' data-ref="_ZNK4llvm19TargetRegisterClass10getNumRegsEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass10getNumRegsEv">getNumRegs</a>();</td></tr>
<tr><th id="267">267</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="46i" title='i' data-type='unsigned int' data-ref="46i" data-ref-filename="46i">i</dfn> = <a class="local col4 ref" href="#44MaxNumVGPRs" title='MaxNumVGPRs' data-ref="44MaxNumVGPRs" data-ref-filename="44MaxNumVGPRs">MaxNumVGPRs</a>; <a class="local col6 ref" href="#46i" title='i' data-ref="46i" data-ref-filename="46i">i</a> &lt; <a class="local col5 ref" href="#45TotalNumVGPRs" title='TotalNumVGPRs' data-ref="45TotalNumVGPRs" data-ref-filename="45TotalNumVGPRs">TotalNumVGPRs</a>; ++<a class="local col6 ref" href="#46i" title='i' data-ref="46i" data-ref-filename="46i">i</a>) {</td></tr>
<tr><th id="268">268</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="47Reg" title='Reg' data-type='unsigned int' data-ref="47Reg" data-ref-filename="47Reg">Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getRegisterEj" title='llvm::TargetRegisterClass::getRegister' data-ref="_ZNK4llvm19TargetRegisterClass11getRegisterEj" data-ref-filename="_ZNK4llvm19TargetRegisterClass11getRegisterEj">getRegister</a>(<a class="local col6 ref" href="#46i" title='i' data-ref="46i" data-ref-filename="46i">i</a>);</td></tr>
<tr><th id="269">269</th><td>    <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col7 ref" href="#47Reg" title='Reg' data-ref="47Reg" data-ref-filename="47Reg">Reg</a>);</td></tr>
<tr><th id="270">270</th><td>    <a class="local col7 ref" href="#47Reg" title='Reg' data-ref="47Reg" data-ref-filename="47Reg">Reg</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AGPR_32RegClass" title='llvm::AMDGPU::AGPR_32RegClass' data-ref="llvm::AMDGPU::AGPR_32RegClass" data-ref-filename="llvm..AMDGPU..AGPR_32RegClass">AGPR_32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getRegisterEj" title='llvm::TargetRegisterClass::getRegister' data-ref="_ZNK4llvm19TargetRegisterClass11getRegisterEj" data-ref-filename="_ZNK4llvm19TargetRegisterClass11getRegisterEj">getRegister</a>(<a class="local col6 ref" href="#46i" title='i' data-ref="46i" data-ref-filename="46i">i</a>);</td></tr>
<tr><th id="271">271</th><td>    <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col7 ref" href="#47Reg" title='Reg' data-ref="47Reg" data-ref-filename="47Reg">Reg</a>);</td></tr>
<tr><th id="272">272</th><td>  }</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="48Reg" title='Reg' data-type='unsigned short' data-ref="48Reg" data-ref-filename="48Reg">Reg</dfn> : <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>) {</td></tr>
<tr><th id="275">275</th><td>    <a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg" data-ref-filename="48Reg">Reg</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::hi16" title='llvm::AMDGPU::hi16' data-ref="llvm::AMDGPU::hi16" data-ref-filename="llvm..AMDGPU..hi16">hi16</a>));</td></tr>
<tr><th id="276">276</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="49Low" title='Low' data-type='llvm::Register' data-ref="49Low" data-ref-filename="49Low">Low</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg" data-ref-filename="48Reg">Reg</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::lo16" title='llvm::AMDGPU::lo16' data-ref="llvm::AMDGPU::lo16" data-ref-filename="llvm..AMDGPU..lo16">lo16</a>);</td></tr>
<tr><th id="277">277</th><td>    <i>// This is to prevent BB vcc liveness errors.</i></td></tr>
<tr><th id="278">278</th><td>    <b>if</b> (!<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_LO16RegClass" title='llvm::AMDGPU::SGPR_LO16RegClass' data-ref="llvm::AMDGPU::SGPR_LO16RegClass" data-ref-filename="llvm..AMDGPU..SGPR_LO16RegClass">SGPR_LO16RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#49Low" title='Low' data-ref="49Low" data-ref-filename="49Low">Low</a>))</td></tr>
<tr><th id="279">279</th><td>      <a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#49Low" title='Low' data-ref="49Low" data-ref-filename="49Low">Low</a>);</td></tr>
<tr><th id="280">280</th><td>  }</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col0 decl" id="50Reg" title='Reg' data-type='unsigned short' data-ref="50Reg" data-ref-filename="50Reg">Reg</dfn> : <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AGPR_32RegClass" title='llvm::AMDGPU::AGPR_32RegClass' data-ref="llvm::AMDGPU::AGPR_32RegClass" data-ref-filename="llvm..AMDGPU..AGPR_32RegClass">AGPR_32RegClass</a>) {</td></tr>
<tr><th id="283">283</th><td>    <a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#50Reg" title='Reg' data-ref="50Reg" data-ref-filename="50Reg">Reg</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::hi16" title='llvm::AMDGPU::hi16' data-ref="llvm::AMDGPU::hi16" data-ref-filename="llvm..AMDGPU..hi16">hi16</a>));</td></tr>
<tr><th id="284">284</th><td>  }</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>  <i>// Reserve all the rest AGPRs if there are no instructions to use it.</i></td></tr>
<tr><th id="287">287</th><td>  <b>if</b> (!<a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget11hasMAIInstsEv" title='llvm::GCNSubtarget::hasMAIInsts' data-ref="_ZNK4llvm12GCNSubtarget11hasMAIInstsEv" data-ref-filename="_ZNK4llvm12GCNSubtarget11hasMAIInstsEv">hasMAIInsts</a>()) {</td></tr>
<tr><th id="288">288</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="51i" title='i' data-type='unsigned int' data-ref="51i" data-ref-filename="51i">i</dfn> = <var>0</var>; <a class="local col1 ref" href="#51i" title='i' data-ref="51i" data-ref-filename="51i">i</a> &lt; <a class="local col4 ref" href="#44MaxNumVGPRs" title='MaxNumVGPRs' data-ref="44MaxNumVGPRs" data-ref-filename="44MaxNumVGPRs">MaxNumVGPRs</a>; ++<a class="local col1 ref" href="#51i" title='i' data-ref="51i" data-ref-filename="51i">i</a>) {</td></tr>
<tr><th id="289">289</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="52Reg" title='Reg' data-type='unsigned int' data-ref="52Reg" data-ref-filename="52Reg">Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AGPR_32RegClass" title='llvm::AMDGPU::AGPR_32RegClass' data-ref="llvm::AMDGPU::AGPR_32RegClass" data-ref-filename="llvm..AMDGPU..AGPR_32RegClass">AGPR_32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getRegisterEj" title='llvm::TargetRegisterClass::getRegister' data-ref="_ZNK4llvm19TargetRegisterClass11getRegisterEj" data-ref-filename="_ZNK4llvm19TargetRegisterClass11getRegisterEj">getRegister</a>(<a class="local col1 ref" href="#51i" title='i' data-ref="51i" data-ref-filename="51i">i</a>);</td></tr>
<tr><th id="290">290</th><td>      <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col2 ref" href="#52Reg" title='Reg' data-ref="52Reg" data-ref-filename="52Reg">Reg</a>);</td></tr>
<tr><th id="291">291</th><td>    }</td></tr>
<tr><th id="292">292</th><td>  }</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col3 decl" id="53MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="53MFI" data-ref-filename="53MFI">MFI</dfn> = <a class="local col8 ref" href="#38MF" title='MF' data-ref="38MF" data-ref-filename="38MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="54ScratchRSrcReg" title='ScratchRSrcReg' data-type='llvm::Register' data-ref="54ScratchRSrcReg" data-ref-filename="54ScratchRSrcReg">ScratchRSrcReg</dfn> = <a class="local col3 ref" href="#53MFI" title='MFI' data-ref="53MFI" data-ref-filename="53MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" title='llvm::SIMachineFunctionInfo::getScratchRSrcReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv">getScratchRSrcReg</a>();</td></tr>
<tr><th id="297">297</th><td>  <b>if</b> (<a class="local col4 ref" href="#54ScratchRSrcReg" title='ScratchRSrcReg' data-ref="54ScratchRSrcReg" data-ref-filename="54ScratchRSrcReg">ScratchRSrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>) {</td></tr>
<tr><th id="298">298</th><td>    <i>// Reserve 4 SGPRs for the scratch buffer resource descriptor in case we need</i></td></tr>
<tr><th id="299">299</th><td><i>    // to spill.</i></td></tr>
<tr><th id="300">300</th><td><i>    // TODO: May need to reserve a VGPR if doing LDS spilling.</i></td></tr>
<tr><th id="301">301</th><td>    <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col4 ref" href="#54ScratchRSrcReg" title='ScratchRSrcReg' data-ref="54ScratchRSrcReg" data-ref-filename="54ScratchRSrcReg">ScratchRSrcReg</a>);</td></tr>
<tr><th id="302">302</th><td>  }</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>  <i>// We have to assume the SP is needed in case there are calls in the function,</i></td></tr>
<tr><th id="305">305</th><td><i>  // which is detected after the function is lowered. If we aren't really going</i></td></tr>
<tr><th id="306">306</th><td><i>  // to need SP, don't bother reserving it.</i></td></tr>
<tr><th id="307">307</th><td>  <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col5 decl" id="55StackPtrReg" title='StackPtrReg' data-type='llvm::MCRegister' data-ref="55StackPtrReg" data-ref-filename="55StackPtrReg">StackPtrReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col3 ref" href="#53MFI" title='MFI' data-ref="53MFI" data-ref-filename="53MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" title='llvm::SIMachineFunctionInfo::getStackPtrOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv">getStackPtrOffsetReg</a>();</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col5 ref" href="#55StackPtrReg" title='StackPtrReg' data-ref="55StackPtrReg" data-ref-filename="55StackPtrReg">StackPtrReg</a>) {</td></tr>
<tr><th id="310">310</th><td>    <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col5 ref" href="#55StackPtrReg" title='StackPtrReg' data-ref="55StackPtrReg" data-ref-filename="55StackPtrReg">StackPtrReg</a>);</td></tr>
<tr><th id="311">311</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!isSubRegister(ScratchRSrcReg, StackPtrReg));</td></tr>
<tr><th id="312">312</th><td>  }</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>  <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col6 decl" id="56FrameReg" title='FrameReg' data-type='llvm::MCRegister' data-ref="56FrameReg" data-ref-filename="56FrameReg">FrameReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col3 ref" href="#53MFI" title='MFI' data-ref="53MFI" data-ref-filename="53MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv" title='llvm::SIMachineFunctionInfo::getFrameOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv">getFrameOffsetReg</a>();</td></tr>
<tr><th id="315">315</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col6 ref" href="#56FrameReg" title='FrameReg' data-ref="56FrameReg" data-ref-filename="56FrameReg">FrameReg</a>) {</td></tr>
<tr><th id="316">316</th><td>    <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col6 ref" href="#56FrameReg" title='FrameReg' data-ref="56FrameReg" data-ref-filename="56FrameReg">FrameReg</a>);</td></tr>
<tr><th id="317">317</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!isSubRegister(ScratchRSrcReg, FrameReg));</td></tr>
<tr><th id="318">318</th><td>  }</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm14SIRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::hasBasePointer' data-ref="_ZNK4llvm14SIRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</a>(<a class="local col8 ref" href="#38MF" title='MF' data-ref="38MF" data-ref-filename="38MF">MF</a>)) {</td></tr>
<tr><th id="321">321</th><td>    <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col7 decl" id="57BasePtrReg" title='BasePtrReg' data-type='llvm::MCRegister' data-ref="57BasePtrReg" data-ref-filename="57BasePtrReg">BasePtrReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="member fn" href="#_ZNK4llvm14SIRegisterInfo15getBaseRegisterEv" title='llvm::SIRegisterInfo::getBaseRegister' data-ref="_ZNK4llvm14SIRegisterInfo15getBaseRegisterEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo15getBaseRegisterEv">getBaseRegister</a>();</td></tr>
<tr><th id="322">322</th><td>    <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col7 ref" href="#57BasePtrReg" title='BasePtrReg' data-ref="57BasePtrReg" data-ref-filename="57BasePtrReg">BasePtrReg</a>);</td></tr>
<tr><th id="323">323</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!isSubRegister(ScratchRSrcReg, BasePtrReg));</td></tr>
<tr><th id="324">324</th><td>  }</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col8 decl" id="58Reg" title='Reg' data-type='llvm::MCRegister' data-ref="58Reg" data-ref-filename="58Reg">Reg</dfn> : <a class="local col3 ref" href="#53MFI" title='MFI' data-ref="53MFI" data-ref-filename="53MFI">MFI</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WWMReservedRegs" title='llvm::SIMachineFunctionInfo::WWMReservedRegs' data-ref="llvm::SIMachineFunctionInfo::WWMReservedRegs" data-ref-filename="llvm..SIMachineFunctionInfo..WWMReservedRegs">WWMReservedRegs</a>) {</td></tr>
<tr><th id="327">327</th><td>    <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col8 ref" href="#58Reg" title='Reg' data-ref="58Reg" data-ref-filename="58Reg">Reg</a>);</td></tr>
<tr><th id="328">328</th><td>  }</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>  <i>// FIXME: Stop using reserved registers for this.</i></td></tr>
<tr><th id="331">331</th><td>  <b>for</b> (<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col9 decl" id="59Reg" title='Reg' data-type='llvm::MCPhysReg' data-ref="59Reg" data-ref-filename="59Reg">Reg</dfn> : <a class="local col3 ref" href="#53MFI" title='MFI' data-ref="53MFI" data-ref-filename="53MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getAGPRSpillVGPRsEv" title='llvm::SIMachineFunctionInfo::getAGPRSpillVGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getAGPRSpillVGPRsEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getAGPRSpillVGPRsEv">getAGPRSpillVGPRs</a>())</td></tr>
<tr><th id="332">332</th><td>    <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col9 ref" href="#59Reg" title='Reg' data-ref="59Reg" data-ref-filename="59Reg">Reg</a>);</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td>  <b>for</b> (<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col0 decl" id="60Reg" title='Reg' data-type='llvm::MCPhysReg' data-ref="60Reg" data-ref-filename="60Reg">Reg</dfn> : <a class="local col3 ref" href="#53MFI" title='MFI' data-ref="53MFI" data-ref-filename="53MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getVGPRSpillAGPRsEv" title='llvm::SIMachineFunctionInfo::getVGPRSpillAGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getVGPRSpillAGPRsEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getVGPRSpillAGPRsEv">getVGPRSpillAGPRs</a>())</td></tr>
<tr><th id="335">335</th><td>    <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#60Reg" title='Reg' data-ref="60Reg" data-ref-filename="60Reg">Reg</a>);</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="61SSpill" title='SSpill' data-type='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR' data-ref="61SSpill" data-ref-filename="61SSpill">SSpill</dfn> : <a class="local col3 ref" href="#53MFI" title='MFI' data-ref="53MFI" data-ref-filename="53MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getSGPRSpillVGPRsEv" title='llvm::SIMachineFunctionInfo::getSGPRSpillVGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getSGPRSpillVGPRsEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getSGPRSpillVGPRsEv">getSGPRSpillVGPRs</a>())</td></tr>
<tr><th id="338">338</th><td>    <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</a>(<span class='refarg'><a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col1 ref" href="#61SSpill" title='SSpill' data-ref="61SSpill" data-ref-filename="61SSpill">SSpill</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRSpillVGPRCSR..VGPR">VGPR</a>);</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>  <b>return</b> <a class="local col9 ref" href="#39Reserved" title='Reserved' data-ref="39Reserved" data-ref-filename="39Reserved">Reserved</a>;</td></tr>
<tr><th id="341">341</th><td>}</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14SIRegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::canRealignStack' data-ref="_ZNK4llvm14SIRegisterInfo15canRealignStackERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="62MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="62MF" data-ref-filename="62MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="344">344</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col3 decl" id="63Info" title='Info' data-type='const llvm::SIMachineFunctionInfo *' data-ref="63Info" data-ref-filename="63Info">Info</dfn> = <a class="local col2 ref" href="#62MF" title='MF' data-ref="62MF" data-ref-filename="62MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="345">345</th><td>  <i>// On entry, the base address is 0, so it can't possibly need any more</i></td></tr>
<tr><th id="346">346</th><td><i>  // alignment.</i></td></tr>
<tr><th id="347">347</th><td><i></i></td></tr>
<tr><th id="348">348</th><td><i>  // FIXME: Should be able to specify the entry frame alignment per calling</i></td></tr>
<tr><th id="349">349</th><td><i>  // convention instead.</i></td></tr>
<tr><th id="350">350</th><td>  <b>if</b> (<a class="local col3 ref" href="#63Info" title='Info' data-ref="63Info" data-ref-filename="63Info">Info</a>-&gt;<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>())</td></tr>
<tr><th id="351">351</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::canRealignStack' data-ref="_ZNK4llvm18TargetRegisterInfo15canRealignStackERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</a>(<a class="local col2 ref" href="#62MF" title='MF' data-ref="62MF" data-ref-filename="62MF">MF</a>);</td></tr>
<tr><th id="354">354</th><td>}</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14SIRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::requiresRegisterScavenging' data-ref="_ZNK4llvm14SIRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE">requiresRegisterScavenging</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="64Fn" title='Fn' data-type='const llvm::MachineFunction &amp;' data-ref="64Fn" data-ref-filename="64Fn">Fn</dfn>) <em>const</em> {</td></tr>
<tr><th id="357">357</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col5 decl" id="65Info" title='Info' data-type='const llvm::SIMachineFunctionInfo *' data-ref="65Info" data-ref-filename="65Info">Info</dfn> = <a class="local col4 ref" href="#64Fn" title='Fn' data-ref="64Fn" data-ref-filename="64Fn">Fn</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="358">358</th><td>  <b>if</b> (<a class="local col5 ref" href="#65Info" title='Info' data-ref="65Info" data-ref-filename="65Info">Info</a>-&gt;<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>()) {</td></tr>
<tr><th id="359">359</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col6 decl" id="66MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="66MFI" data-ref-filename="66MFI">MFI</dfn> = <a class="local col4 ref" href="#64Fn" title='Fn' data-ref="64Fn" data-ref-filename="64Fn">Fn</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="360">360</th><td>    <b>return</b> <a class="local col6 ref" href="#66MFI" title='MFI' data-ref="66MFI" data-ref-filename="66MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15hasStackObjectsEv" title='llvm::MachineFrameInfo::hasStackObjects' data-ref="_ZNK4llvm16MachineFrameInfo15hasStackObjectsEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo15hasStackObjectsEv">hasStackObjects</a>() || <a class="local col6 ref" href="#66MFI" title='MFI' data-ref="66MFI" data-ref-filename="66MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo8hasCallsEv" title='llvm::MachineFrameInfo::hasCalls' data-ref="_ZNK4llvm16MachineFrameInfo8hasCallsEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo8hasCallsEv">hasCalls</a>();</td></tr>
<tr><th id="361">361</th><td>  }</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>  <i>// May need scavenger for dealing with callee saved registers.</i></td></tr>
<tr><th id="364">364</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="365">365</th><td>}</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14SIRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::requiresFrameIndexScavenging' data-ref="_ZNK4llvm14SIRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE">requiresFrameIndexScavenging</dfn>(</td></tr>
<tr><th id="368">368</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="67MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="67MF" data-ref-filename="67MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="369">369</th><td>  <i>// Do not use frame virtual registers. They used to be used for SGPRs, but</i></td></tr>
<tr><th id="370">370</th><td><i>  // once we reach PrologEpilogInserter, we can no longer spill SGPRs. If the</i></td></tr>
<tr><th id="371">371</th><td><i>  // scavenger fails, we can increment/decrement the necessary SGPRs to avoid a</i></td></tr>
<tr><th id="372">372</th><td><i>  // spill.</i></td></tr>
<tr><th id="373">373</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="374">374</th><td>}</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14SIRegisterInfo39requiresFrameIndexReplacementScavengingERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::requiresFrameIndexReplacementScavenging' data-ref="_ZNK4llvm14SIRegisterInfo39requiresFrameIndexReplacementScavengingERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo39requiresFrameIndexReplacementScavengingERKNS_15MachineFunctionE">requiresFrameIndexReplacementScavenging</dfn>(</td></tr>
<tr><th id="377">377</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="68MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="68MF" data-ref-filename="68MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="378">378</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col9 decl" id="69MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="69MFI" data-ref-filename="69MFI">MFI</dfn> = <a class="local col8 ref" href="#68MF" title='MF' data-ref="68MF" data-ref-filename="68MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="379">379</th><td>  <b>return</b> <a class="local col9 ref" href="#69MFI" title='MFI' data-ref="69MFI" data-ref-filename="69MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15hasStackObjectsEv" title='llvm::MachineFrameInfo::hasStackObjects' data-ref="_ZNK4llvm16MachineFrameInfo15hasStackObjectsEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo15hasStackObjectsEv">hasStackObjects</a>();</td></tr>
<tr><th id="380">380</th><td>}</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14SIRegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::requiresVirtualBaseRegisters' data-ref="_ZNK4llvm14SIRegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE">requiresVirtualBaseRegisters</dfn>(</td></tr>
<tr><th id="383">383</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;) <em>const</em> {</td></tr>
<tr><th id="384">384</th><td>  <i>// There are no special dedicated stack or frame pointers.</i></td></tr>
<tr><th id="385">385</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="386">386</th><td>}</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td><a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo21getScratchInstrOffsetEPKNS_12MachineInstrE" title='llvm::SIRegisterInfo::getScratchInstrOffset' data-ref="_ZNK4llvm14SIRegisterInfo21getScratchInstrOffsetEPKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21getScratchInstrOffsetEPKNS_12MachineInstrE">getScratchInstrOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="70MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="70MI" data-ref-filename="70MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="389">389</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SIInstrInfo::isMUBUF(*MI) || SIInstrInfo::isFLATScratch(*MI));</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>  <em>int</em> <dfn class="local col1 decl" id="71OffIdx" title='OffIdx' data-type='int' data-ref="71OffIdx" data-ref-filename="71OffIdx">OffIdx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col0 ref" href="#70MI" title='MI' data-ref="70MI" data-ref-filename="70MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(),</td></tr>
<tr><th id="392">392</th><td>                                          <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::offset" title='llvm::AMDGPU::OpName::offset' data-ref="llvm::AMDGPU::OpName::offset" data-ref-filename="llvm..AMDGPU..OpName..offset">offset</a>);</td></tr>
<tr><th id="393">393</th><td>  <b>return</b> <a class="local col0 ref" href="#70MI" title='MI' data-ref="70MI" data-ref-filename="70MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#71OffIdx" title='OffIdx' data-ref="71OffIdx" data-ref-filename="71OffIdx">OffIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="394">394</th><td>}</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td><a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14SIRegisterInfo24getFrameIndexInstrOffsetEPKNS_12MachineInstrEi" title='llvm::SIRegisterInfo::getFrameIndexInstrOffset' data-ref="_ZNK4llvm14SIRegisterInfo24getFrameIndexInstrOffsetEPKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm14SIRegisterInfo24getFrameIndexInstrOffsetEPKNS_12MachineInstrEi">getFrameIndexInstrOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="72MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="72MI" data-ref-filename="72MI">MI</dfn>,</td></tr>
<tr><th id="397">397</th><td>                                                 <em>int</em> <dfn class="local col3 decl" id="73Idx" title='Idx' data-type='int' data-ref="73Idx" data-ref-filename="73Idx">Idx</dfn>) <em>const</em> {</td></tr>
<tr><th id="398">398</th><td>  <b>if</b> (!<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(*<a class="local col2 ref" href="#72MI" title='MI' data-ref="72MI" data-ref-filename="72MI">MI</a>) &amp;&amp; !<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo13isFLATScratchERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLATScratch' data-ref="_ZN4llvm11SIInstrInfo13isFLATScratchERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo13isFLATScratchERKNS_12MachineInstrE">isFLATScratch</a>(*<a class="local col2 ref" href="#72MI" title='MI' data-ref="72MI" data-ref-filename="72MI">MI</a>))</td></tr>
<tr><th id="399">399</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Idx == AMDGPU::getNamedOperandIdx(MI-&gt;getOpcode(),</td></tr>
<tr><th id="402">402</th><td>                                            AMDGPU::OpName::vaddr) ||</td></tr>
<tr><th id="403">403</th><td>         (Idx == AMDGPU::getNamedOperandIdx(MI-&gt;getOpcode(),</td></tr>
<tr><th id="404">404</th><td>                                            AMDGPU::OpName::saddr))) &amp;&amp;</td></tr>
<tr><th id="405">405</th><td>         <q>"Should never see frame index on non-address operand"</q>);</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21getScratchInstrOffsetEPKNS_12MachineInstrE" title='llvm::SIRegisterInfo::getScratchInstrOffset' data-ref="_ZNK4llvm14SIRegisterInfo21getScratchInstrOffsetEPKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21getScratchInstrOffsetEPKNS_12MachineInstrE">getScratchInstrOffset</a>(<a class="local col2 ref" href="#72MI" title='MI' data-ref="72MI" data-ref-filename="72MI">MI</a>);</td></tr>
<tr><th id="408">408</th><td>}</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14SIRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl" title='llvm::SIRegisterInfo::needsFrameBaseReg' data-ref="_ZNK4llvm14SIRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl" data-ref-filename="_ZNK4llvm14SIRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl">needsFrameBaseReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="74MI" title='MI' data-type='llvm::MachineInstr *' data-ref="74MI" data-ref-filename="74MI">MI</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="75Offset" title='Offset' data-type='int64_t' data-ref="75Offset" data-ref-filename="75Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="411">411</th><td>  <b>if</b> (!<a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI" data-ref-filename="74MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>())</td></tr>
<tr><th id="412">412</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="76FullOffset" title='FullOffset' data-type='int64_t' data-ref="76FullOffset" data-ref-filename="76FullOffset">FullOffset</dfn> = <a class="local col5 ref" href="#75Offset" title='Offset' data-ref="75Offset" data-ref-filename="75Offset">Offset</a> + <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21getScratchInstrOffsetEPKNS_12MachineInstrE" title='llvm::SIRegisterInfo::getScratchInstrOffset' data-ref="_ZNK4llvm14SIRegisterInfo21getScratchInstrOffsetEPKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21getScratchInstrOffsetEPKNS_12MachineInstrE">getScratchInstrOffset</a>(<a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI" data-ref-filename="74MI">MI</a>);</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td>  <b>if</b> (<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(*<a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI" data-ref-filename="74MI">MI</a>))</td></tr>
<tr><th id="417">417</th><td>    <b>return</b> !<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj" title='llvm::SIInstrInfo::isLegalMUBUFImmOffset' data-ref="_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj" data-ref-filename="_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj">isLegalMUBUFImmOffset</a>(<a class="local col6 ref" href="#76FullOffset" title='FullOffset' data-ref="76FullOffset" data-ref-filename="76FullOffset">FullOffset</a>);</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col7 decl" id="77TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="77TII" data-ref-filename="77TII">TII</dfn> = <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="420">420</th><td>  <b>return</b> !<a class="local col7 ref" href="#77TII" title='TII' data-ref="77TII" data-ref-filename="77TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb" title='llvm::SIInstrInfo::isLegalFLATOffset' data-ref="_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb" data-ref-filename="_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb">isLegalFLATOffset</a>(<a class="local col6 ref" href="#76FullOffset" title='FullOffset' data-ref="76FullOffset" data-ref-filename="76FullOffset">FullOffset</a>, <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::PRIVATE_ADDRESS" title='llvm::AMDGPUAS::PRIVATE_ADDRESS' data-ref="llvm::AMDGPUAS::PRIVATE_ADDRESS" data-ref-filename="llvm..AMDGPUAS..PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>, <b>true</b>);</td></tr>
<tr><th id="421">421</th><td>}</td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14SIRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEil" title='llvm::SIRegisterInfo::materializeFrameBaseRegister' data-ref="_ZNK4llvm14SIRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEil" data-ref-filename="_ZNK4llvm14SIRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEil">materializeFrameBaseRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="78MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="78MBB" data-ref-filename="78MBB">MBB</dfn>,</td></tr>
<tr><th id="424">424</th><td>                                                      <em>int</em> <dfn class="local col9 decl" id="79FrameIdx" title='FrameIdx' data-type='int' data-ref="79FrameIdx" data-ref-filename="79FrameIdx">FrameIdx</dfn>,</td></tr>
<tr><th id="425">425</th><td>                                                      <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="80Offset" title='Offset' data-type='int64_t' data-ref="80Offset" data-ref-filename="80Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="426">426</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="81Ins" title='Ins' data-type='MachineBasicBlock::iterator' data-ref="81Ins" data-ref-filename="81Ins">Ins</dfn> = <a class="local col8 ref" href="#78MBB" title='MBB' data-ref="78MBB" data-ref-filename="78MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="427">427</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col2 decl" id="82DL" title='DL' data-type='llvm::DebugLoc' data-ref="82DL" data-ref-filename="82DL">DL</dfn>; <i>// Defaults to "unknown"</i></td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>  <b>if</b> (<a class="local col1 ref" href="#81Ins" title='Ins' data-ref="81Ins" data-ref-filename="81Ins">Ins</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#78MBB" title='MBB' data-ref="78MBB" data-ref-filename="78MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="430">430</th><td>    <a class="local col2 ref" href="#82DL" title='DL' data-ref="82DL" data-ref-filename="82DL">DL</a> <a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_" data-ref-filename="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col1 ref" href="#81Ins" title='Ins' data-ref="81Ins" data-ref-filename="81Ins">Ins</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col3 decl" id="83MF" title='MF' data-type='llvm::MachineFunction *' data-ref="83MF" data-ref-filename="83MF">MF</dfn> = <a class="local col8 ref" href="#78MBB" title='MBB' data-ref="78MBB" data-ref-filename="78MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="433">433</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col4 decl" id="84TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="84TII" data-ref-filename="84TII">TII</dfn> = <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="434">434</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="85MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="85MRI" data-ref-filename="85MRI">MRI</dfn> = <a class="local col3 ref" href="#83MF" title='MF' data-ref="83MF" data-ref-filename="83MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="435">435</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="86MovOpc" title='MovOpc' data-type='unsigned int' data-ref="86MovOpc" data-ref-filename="86MovOpc">MovOpc</dfn> = <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" title='llvm::GCNSubtarget::enableFlatScratch' data-ref="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv">enableFlatScratch</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a></td></tr>
<tr><th id="436">436</th><td>                                           : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>;</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="87BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="87BaseReg" data-ref-filename="87BaseReg">BaseReg</dfn> = <a class="local col5 ref" href="#85MRI" title='MRI' data-ref="85MRI" data-ref-filename="85MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(</td></tr>
<tr><th id="439">439</th><td>      <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" title='llvm::GCNSubtarget::enableFlatScratch' data-ref="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv">enableFlatScratch</a>() ? &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XEXEC_HIRegClass" title='llvm::AMDGPU::SReg_32_XEXEC_HIRegClass' data-ref="llvm::AMDGPU::SReg_32_XEXEC_HIRegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XEXEC_HIRegClass">SReg_32_XEXEC_HIRegClass</a></td></tr>
<tr><th id="440">440</th><td>                             : &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>  <b>if</b> (<a class="local col0 ref" href="#80Offset" title='Offset' data-ref="80Offset" data-ref-filename="80Offset">Offset</a> == <var>0</var>) {</td></tr>
<tr><th id="443">443</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col8 ref" href="#78MBB" title='MBB' data-ref="78MBB" data-ref-filename="78MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#81Ins" title='Ins' data-ref="81Ins" data-ref-filename="81Ins">Ins</a>, <a class="local col2 ref" href="#82DL" title='DL' data-ref="82DL" data-ref-filename="82DL">DL</a>, <a class="local col4 ref" href="#84TII" title='TII' data-ref="84TII" data-ref-filename="84TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#86MovOpc" title='MovOpc' data-ref="86MovOpc" data-ref-filename="86MovOpc">MovOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#87BaseReg" title='BaseReg' data-ref="87BaseReg" data-ref-filename="87BaseReg">BaseReg</a>)</td></tr>
<tr><th id="444">444</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col9 ref" href="#79FrameIdx" title='FrameIdx' data-ref="79FrameIdx" data-ref-filename="79FrameIdx">FrameIdx</a>);</td></tr>
<tr><th id="445">445</th><td>    <b>return</b> <a class="local col7 ref" href="#87BaseReg" title='BaseReg' data-ref="87BaseReg" data-ref-filename="87BaseReg">BaseReg</a>;</td></tr>
<tr><th id="446">446</th><td>  }</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="88OffsetReg" title='OffsetReg' data-type='llvm::Register' data-ref="88OffsetReg" data-ref-filename="88OffsetReg">OffsetReg</dfn> = <a class="local col5 ref" href="#85MRI" title='MRI' data-ref="85MRI" data-ref-filename="85MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0RegClass" title='llvm::AMDGPU::SReg_32_XM0RegClass' data-ref="llvm::AMDGPU::SReg_32_XM0RegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0RegClass">SReg_32_XM0RegClass</a>);</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="89FIReg" title='FIReg' data-type='llvm::Register' data-ref="89FIReg" data-ref-filename="89FIReg">FIReg</dfn> = <a class="local col5 ref" href="#85MRI" title='MRI' data-ref="85MRI" data-ref-filename="85MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(</td></tr>
<tr><th id="451">451</th><td>      <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" title='llvm::GCNSubtarget::enableFlatScratch' data-ref="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv">enableFlatScratch</a>() ? &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0RegClass" title='llvm::AMDGPU::SReg_32_XM0RegClass' data-ref="llvm::AMDGPU::SReg_32_XM0RegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0RegClass">SReg_32_XM0RegClass</a></td></tr>
<tr><th id="452">452</th><td>                             : &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col8 ref" href="#78MBB" title='MBB' data-ref="78MBB" data-ref-filename="78MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#81Ins" title='Ins' data-ref="81Ins" data-ref-filename="81Ins">Ins</a>, <a class="local col2 ref" href="#82DL" title='DL' data-ref="82DL" data-ref-filename="82DL">DL</a>, <a class="local col4 ref" href="#84TII" title='TII' data-ref="84TII" data-ref-filename="84TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#88OffsetReg" title='OffsetReg' data-ref="88OffsetReg" data-ref-filename="88OffsetReg">OffsetReg</a>)</td></tr>
<tr><th id="455">455</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#80Offset" title='Offset' data-ref="80Offset" data-ref-filename="80Offset">Offset</a>);</td></tr>
<tr><th id="456">456</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col8 ref" href="#78MBB" title='MBB' data-ref="78MBB" data-ref-filename="78MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#81Ins" title='Ins' data-ref="81Ins" data-ref-filename="81Ins">Ins</a>, <a class="local col2 ref" href="#82DL" title='DL' data-ref="82DL" data-ref-filename="82DL">DL</a>, <a class="local col4 ref" href="#84TII" title='TII' data-ref="84TII" data-ref-filename="84TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#86MovOpc" title='MovOpc' data-ref="86MovOpc" data-ref-filename="86MovOpc">MovOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#89FIReg" title='FIReg' data-ref="89FIReg" data-ref-filename="89FIReg">FIReg</a>)</td></tr>
<tr><th id="457">457</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col9 ref" href="#79FrameIdx" title='FrameIdx' data-ref="79FrameIdx" data-ref-filename="79FrameIdx">FrameIdx</a>);</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>  <b>if</b> (<a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" title='llvm::GCNSubtarget::enableFlatScratch' data-ref="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv">enableFlatScratch</a>() ) {</td></tr>
<tr><th id="460">460</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col8 ref" href="#78MBB" title='MBB' data-ref="78MBB" data-ref-filename="78MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#81Ins" title='Ins' data-ref="81Ins" data-ref-filename="81Ins">Ins</a>, <a class="local col2 ref" href="#82DL" title='DL' data-ref="82DL" data-ref-filename="82DL">DL</a>, <a class="local col4 ref" href="#84TII" title='TII' data-ref="84TII" data-ref-filename="84TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADD_U32" title='llvm::AMDGPU::S_ADD_U32' data-ref="llvm::AMDGPU::S_ADD_U32" data-ref-filename="llvm..AMDGPU..S_ADD_U32">S_ADD_U32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#87BaseReg" title='BaseReg' data-ref="87BaseReg" data-ref-filename="87BaseReg">BaseReg</a>)</td></tr>
<tr><th id="461">461</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#88OffsetReg" title='OffsetReg' data-ref="88OffsetReg" data-ref-filename="88OffsetReg">OffsetReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="462">462</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#89FIReg" title='FIReg' data-ref="89FIReg" data-ref-filename="89FIReg">FIReg</a>);</td></tr>
<tr><th id="463">463</th><td>    <b>return</b> <a class="local col7 ref" href="#87BaseReg" title='BaseReg' data-ref="87BaseReg" data-ref-filename="87BaseReg">BaseReg</a>;</td></tr>
<tr><th id="464">464</th><td>  }</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>  <a class="local col4 ref" href="#84TII" title='TII' data-ref="84TII" data-ref-filename="84TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterE" title='llvm::SIInstrInfo::getAddNoCarry' data-ref="_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterE" data-ref-filename="_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterE">getAddNoCarry</a>(<span class='refarg'>*<a class="local col8 ref" href="#78MBB" title='MBB' data-ref="78MBB" data-ref-filename="78MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#81Ins" title='Ins' data-ref="81Ins" data-ref-filename="81Ins">Ins</a>, <a class="local col2 ref" href="#82DL" title='DL' data-ref="82DL" data-ref-filename="82DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#87BaseReg" title='BaseReg' data-ref="87BaseReg" data-ref-filename="87BaseReg">BaseReg</a>)</td></tr>
<tr><th id="467">467</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#88OffsetReg" title='OffsetReg' data-ref="88OffsetReg" data-ref-filename="88OffsetReg">OffsetReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="468">468</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#89FIReg" title='FIReg' data-ref="89FIReg" data-ref-filename="89FIReg">FIReg</a>)</td></tr>
<tr><th id="469">469</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); <i>// clamp bit</i></td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>  <b>return</b> <a class="local col7 ref" href="#87BaseReg" title='BaseReg' data-ref="87BaseReg" data-ref-filename="87BaseReg">BaseReg</a>;</td></tr>
<tr><th id="472">472</th><td>}</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td><em>void</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14SIRegisterInfo17resolveFrameIndexERNS_12MachineInstrENS_8RegisterEl" title='llvm::SIRegisterInfo::resolveFrameIndex' data-ref="_ZNK4llvm14SIRegisterInfo17resolveFrameIndexERNS_12MachineInstrENS_8RegisterEl" data-ref-filename="_ZNK4llvm14SIRegisterInfo17resolveFrameIndexERNS_12MachineInstrENS_8RegisterEl">resolveFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="90MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="90MI" data-ref-filename="90MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="91BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="91BaseReg" data-ref-filename="91BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="475">475</th><td>                                       <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="92Offset" title='Offset' data-type='int64_t' data-ref="92Offset" data-ref-filename="92Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="476">476</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col3 decl" id="93TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="93TII" data-ref-filename="93TII">TII</dfn> = <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="477">477</th><td>  <em>bool</em> <dfn class="local col4 decl" id="94IsFlat" title='IsFlat' data-type='bool' data-ref="94IsFlat" data-ref-filename="94IsFlat">IsFlat</dfn> = <a class="local col3 ref" href="#93TII" title='TII' data-ref="93TII" data-ref-filename="93TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo13isFLATScratchERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLATScratch' data-ref="_ZN4llvm11SIInstrInfo13isFLATScratchERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo13isFLATScratchERKNS_12MachineInstrE">isFLATScratch</a>(<a class="local col0 ref" href="#90MI" title='MI' data-ref="90MI" data-ref-filename="90MI">MI</a>);</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td><u>#<span data-ppcond="479">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="480">480</th><td>  <i>// FIXME: Is it possible to be storing a frame index to itself?</i></td></tr>
<tr><th id="481">481</th><td>  <em>bool</em> SeenFI = <b>false</b>;</td></tr>
<tr><th id="482">482</th><td>  <b>for</b> (<em>const</em> MachineOperand &amp;MO: MI.operands()) {</td></tr>
<tr><th id="483">483</th><td>    <b>if</b> (MO.isFI()) {</td></tr>
<tr><th id="484">484</th><td>      <b>if</b> (SeenFI)</td></tr>
<tr><th id="485">485</th><td>        llvm_unreachable(<q>"should not see multiple frame indices"</q>);</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td>      SeenFI = <b>true</b>;</td></tr>
<tr><th id="488">488</th><td>    }</td></tr>
<tr><th id="489">489</th><td>  }</td></tr>
<tr><th id="490">490</th><td><u>#<span data-ppcond="479">endif</span></u></td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="95FIOp" title='FIOp' data-type='llvm::MachineOperand *' data-ref="95FIOp" data-ref-filename="95FIOp">FIOp</dfn> =</td></tr>
<tr><th id="493">493</th><td>      <a class="local col3 ref" href="#93TII" title='TII' data-ref="93TII" data-ref-filename="93TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col0 ref" href="#90MI" title='MI' data-ref="90MI" data-ref-filename="90MI">MI</a></span>, <a class="local col4 ref" href="#94IsFlat" title='IsFlat' data-ref="94IsFlat" data-ref-filename="94IsFlat">IsFlat</a> ? <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::saddr" title='llvm::AMDGPU::OpName::saddr' data-ref="llvm::AMDGPU::OpName::saddr" data-ref-filename="llvm..AMDGPU..OpName..saddr">saddr</a></td></tr>
<tr><th id="494">494</th><td>                                      : <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vaddr" title='llvm::AMDGPU::OpName::vaddr' data-ref="llvm::AMDGPU::OpName::vaddr" data-ref-filename="llvm..AMDGPU..OpName..vaddr">vaddr</a>);</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="96OffsetOp" title='OffsetOp' data-type='llvm::MachineOperand *' data-ref="96OffsetOp" data-ref-filename="96OffsetOp">OffsetOp</dfn> = <a class="local col3 ref" href="#93TII" title='TII' data-ref="93TII" data-ref-filename="93TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col0 ref" href="#90MI" title='MI' data-ref="90MI" data-ref-filename="90MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::offset" title='llvm::AMDGPU::OpName::offset' data-ref="llvm::AMDGPU::OpName::offset" data-ref-filename="llvm..AMDGPU..OpName..offset">offset</a>);</td></tr>
<tr><th id="497">497</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="97NewOffset" title='NewOffset' data-type='int64_t' data-ref="97NewOffset" data-ref-filename="97NewOffset">NewOffset</dfn> = <a class="local col6 ref" href="#96OffsetOp" title='OffsetOp' data-ref="96OffsetOp" data-ref-filename="96OffsetOp">OffsetOp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() + <a class="local col2 ref" href="#92Offset" title='Offset' data-ref="92Offset" data-ref-filename="92Offset">Offset</a>;</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(FIOp &amp;&amp; FIOp-&gt;isFI() &amp;&amp; <q>"frame index must be address operand"</q>);</td></tr>
<tr><th id="500">500</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TII-&gt;isMUBUF(MI) || TII-&gt;isFLATScratch(MI));</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td>  <b>if</b> (<a class="local col4 ref" href="#94IsFlat" title='IsFlat' data-ref="94IsFlat" data-ref-filename="94IsFlat">IsFlat</a>) {</td></tr>
<tr><th id="503">503</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TII-&gt;isLegalFLATOffset(NewOffset, AMDGPUAS::PRIVATE_ADDRESS, <b>true</b>) &amp;&amp;</td></tr>
<tr><th id="504">504</th><td>           <q>"offset should be legal"</q>);</td></tr>
<tr><th id="505">505</th><td>    <a class="local col5 ref" href="#95FIOp" title='FIOp' data-ref="95FIOp" data-ref-filename="95FIOp">FIOp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#91BaseReg" title='BaseReg' data-ref="91BaseReg" data-ref-filename="91BaseReg">BaseReg</a>, <b>false</b>);</td></tr>
<tr><th id="506">506</th><td>    <a class="local col6 ref" href="#96OffsetOp" title='OffsetOp' data-ref="96OffsetOp" data-ref-filename="96OffsetOp">OffsetOp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col7 ref" href="#97NewOffset" title='NewOffset' data-ref="97NewOffset" data-ref-filename="97NewOffset">NewOffset</a>);</td></tr>
<tr><th id="507">507</th><td>    <b>return</b>;</td></tr>
<tr><th id="508">508</th><td>  }</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td><u>#<span data-ppcond="510">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="511">511</th><td>  MachineOperand *SOffset = TII-&gt;getNamedOperand(MI, AMDGPU::OpName::soffset);</td></tr>
<tr><th id="512">512</th><td>  assert(SOffset-&gt;isImm() &amp;&amp; SOffset-&gt;getImm() == <var>0</var>);</td></tr>
<tr><th id="513">513</th><td><u>#<span data-ppcond="510">endif</span></u></td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SIInstrInfo::isLegalMUBUFImmOffset(NewOffset) &amp;&amp;</td></tr>
<tr><th id="516">516</th><td>         <q>"offset should be legal"</q>);</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td>  <a class="local col5 ref" href="#95FIOp" title='FIOp' data-ref="95FIOp" data-ref-filename="95FIOp">FIOp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#91BaseReg" title='BaseReg' data-ref="91BaseReg" data-ref-filename="91BaseReg">BaseReg</a>, <b>false</b>);</td></tr>
<tr><th id="519">519</th><td>  <a class="local col6 ref" href="#96OffsetOp" title='OffsetOp' data-ref="96OffsetOp" data-ref-filename="96OffsetOp">OffsetOp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col7 ref" href="#97NewOffset" title='NewOffset' data-ref="97NewOffset" data-ref-filename="97NewOffset">NewOffset</a>);</td></tr>
<tr><th id="520">520</th><td>}</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14SIRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl" title='llvm::SIRegisterInfo::isFrameOffsetLegal' data-ref="_ZNK4llvm14SIRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl" data-ref-filename="_ZNK4llvm14SIRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl">isFrameOffsetLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="98MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="98MI" data-ref-filename="98MI">MI</dfn>,</td></tr>
<tr><th id="523">523</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="99BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="99BaseReg" data-ref-filename="99BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="524">524</th><td>                                        <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="100Offset" title='Offset' data-type='int64_t' data-ref="100Offset" data-ref-filename="100Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="525">525</th><td>  <b>if</b> (!<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(*<a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI" data-ref-filename="98MI">MI</a>) &amp;&amp; !<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo13isFLATScratchERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLATScratch' data-ref="_ZN4llvm11SIInstrInfo13isFLATScratchERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo13isFLATScratchERKNS_12MachineInstrE">isFLATScratch</a>(*<a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI" data-ref-filename="98MI">MI</a>))</td></tr>
<tr><th id="526">526</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="101NewOffset" title='NewOffset' data-type='int64_t' data-ref="101NewOffset" data-ref-filename="101NewOffset">NewOffset</dfn> = <a class="local col0 ref" href="#100Offset" title='Offset' data-ref="100Offset" data-ref-filename="100Offset">Offset</a> + <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo21getScratchInstrOffsetEPKNS_12MachineInstrE" title='llvm::SIRegisterInfo::getScratchInstrOffset' data-ref="_ZNK4llvm14SIRegisterInfo21getScratchInstrOffsetEPKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21getScratchInstrOffsetEPKNS_12MachineInstrE">getScratchInstrOffset</a>(<a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI" data-ref-filename="98MI">MI</a>);</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>  <b>if</b> (<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(*<a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI" data-ref-filename="98MI">MI</a>))</td></tr>
<tr><th id="531">531</th><td>    <b>return</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj" title='llvm::SIInstrInfo::isLegalMUBUFImmOffset' data-ref="_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj" data-ref-filename="_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj">isLegalMUBUFImmOffset</a>(<a class="local col1 ref" href="#101NewOffset" title='NewOffset' data-ref="101NewOffset" data-ref-filename="101NewOffset">NewOffset</a>);</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col2 decl" id="102TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="102TII" data-ref-filename="102TII">TII</dfn> = <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="534">534</th><td>  <b>return</b> <a class="local col2 ref" href="#102TII" title='TII' data-ref="102TII" data-ref-filename="102TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb" title='llvm::SIInstrInfo::isLegalFLATOffset' data-ref="_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb" data-ref-filename="_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb">isLegalFLATOffset</a>(<a class="local col1 ref" href="#101NewOffset" title='NewOffset' data-ref="101NewOffset" data-ref-filename="101NewOffset">NewOffset</a>, <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::PRIVATE_ADDRESS" title='llvm::AMDGPUAS::PRIVATE_ADDRESS' data-ref="llvm::AMDGPUAS::PRIVATE_ADDRESS" data-ref-filename="llvm..AMDGPUAS..PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>, <b>true</b>);</td></tr>
<tr><th id="535">535</th><td>}</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14SIRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" title='llvm::SIRegisterInfo::getPointerRegClass' data-ref="_ZNK4llvm14SIRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj">getPointerRegClass</dfn>(</td></tr>
<tr><th id="538">538</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="103MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="103MF" data-ref-filename="103MF">MF</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="104Kind" title='Kind' data-type='unsigned int' data-ref="104Kind" data-ref-filename="104Kind">Kind</dfn>) <em>const</em> {</td></tr>
<tr><th id="539">539</th><td>  <i>// This is inaccurate. It depends on the instruction and address space. The</i></td></tr>
<tr><th id="540">540</th><td><i>  // only place where we should hit this is for dealing with frame indexes /</i></td></tr>
<tr><th id="541">541</th><td><i>  // private accesses, so this is correct in that case.</i></td></tr>
<tr><th id="542">542</th><td>  <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>;</td></tr>
<tr><th id="543">543</th><td>}</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL23getNumSubRegsForSpillOpj" title='getNumSubRegsForSpillOp' data-type='unsigned int getNumSubRegsForSpillOp(unsigned int Op)' data-ref="_ZL23getNumSubRegsForSpillOpj" data-ref-filename="_ZL23getNumSubRegsForSpillOpj">getNumSubRegsForSpillOp</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="105Op" title='Op' data-type='unsigned int' data-ref="105Op" data-ref-filename="105Op">Op</dfn>) {</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td>  <b>switch</b> (<a class="local col5 ref" href="#105Op" title='Op' data-ref="105Op" data-ref-filename="105Op">Op</a>) {</td></tr>
<tr><th id="548">548</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S1024_SAVE" title='llvm::AMDGPU::SI_SPILL_S1024_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S1024_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S1024_SAVE">SI_SPILL_S1024_SAVE</a>:</td></tr>
<tr><th id="549">549</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S1024_RESTORE" title='llvm::AMDGPU::SI_SPILL_S1024_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S1024_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S1024_RESTORE">SI_SPILL_S1024_RESTORE</a>:</td></tr>
<tr><th id="550">550</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V1024_SAVE" title='llvm::AMDGPU::SI_SPILL_V1024_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_V1024_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V1024_SAVE">SI_SPILL_V1024_SAVE</a>:</td></tr>
<tr><th id="551">551</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V1024_RESTORE" title='llvm::AMDGPU::SI_SPILL_V1024_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_V1024_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V1024_RESTORE">SI_SPILL_V1024_RESTORE</a>:</td></tr>
<tr><th id="552">552</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A1024_SAVE" title='llvm::AMDGPU::SI_SPILL_A1024_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_A1024_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A1024_SAVE">SI_SPILL_A1024_SAVE</a>:</td></tr>
<tr><th id="553">553</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A1024_RESTORE" title='llvm::AMDGPU::SI_SPILL_A1024_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_A1024_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A1024_RESTORE">SI_SPILL_A1024_RESTORE</a>:</td></tr>
<tr><th id="554">554</th><td>    <b>return</b> <var>32</var>;</td></tr>
<tr><th id="555">555</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S512_SAVE" title='llvm::AMDGPU::SI_SPILL_S512_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S512_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S512_SAVE">SI_SPILL_S512_SAVE</a>:</td></tr>
<tr><th id="556">556</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S512_RESTORE" title='llvm::AMDGPU::SI_SPILL_S512_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S512_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S512_RESTORE">SI_SPILL_S512_RESTORE</a>:</td></tr>
<tr><th id="557">557</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V512_SAVE" title='llvm::AMDGPU::SI_SPILL_V512_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_V512_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V512_SAVE">SI_SPILL_V512_SAVE</a>:</td></tr>
<tr><th id="558">558</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V512_RESTORE" title='llvm::AMDGPU::SI_SPILL_V512_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_V512_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V512_RESTORE">SI_SPILL_V512_RESTORE</a>:</td></tr>
<tr><th id="559">559</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A512_SAVE" title='llvm::AMDGPU::SI_SPILL_A512_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_A512_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A512_SAVE">SI_SPILL_A512_SAVE</a>:</td></tr>
<tr><th id="560">560</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A512_RESTORE" title='llvm::AMDGPU::SI_SPILL_A512_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_A512_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A512_RESTORE">SI_SPILL_A512_RESTORE</a>:</td></tr>
<tr><th id="561">561</th><td>    <b>return</b> <var>16</var>;</td></tr>
<tr><th id="562">562</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S256_SAVE" title='llvm::AMDGPU::SI_SPILL_S256_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S256_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S256_SAVE">SI_SPILL_S256_SAVE</a>:</td></tr>
<tr><th id="563">563</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S256_RESTORE" title='llvm::AMDGPU::SI_SPILL_S256_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S256_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S256_RESTORE">SI_SPILL_S256_RESTORE</a>:</td></tr>
<tr><th id="564">564</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V256_SAVE" title='llvm::AMDGPU::SI_SPILL_V256_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_V256_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V256_SAVE">SI_SPILL_V256_SAVE</a>:</td></tr>
<tr><th id="565">565</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V256_RESTORE" title='llvm::AMDGPU::SI_SPILL_V256_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_V256_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V256_RESTORE">SI_SPILL_V256_RESTORE</a>:</td></tr>
<tr><th id="566">566</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A256_SAVE" title='llvm::AMDGPU::SI_SPILL_A256_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_A256_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A256_SAVE">SI_SPILL_A256_SAVE</a>:</td></tr>
<tr><th id="567">567</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A256_RESTORE" title='llvm::AMDGPU::SI_SPILL_A256_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_A256_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A256_RESTORE">SI_SPILL_A256_RESTORE</a>:</td></tr>
<tr><th id="568">568</th><td>    <b>return</b> <var>8</var>;</td></tr>
<tr><th id="569">569</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S192_SAVE" title='llvm::AMDGPU::SI_SPILL_S192_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S192_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S192_SAVE">SI_SPILL_S192_SAVE</a>:</td></tr>
<tr><th id="570">570</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S192_RESTORE" title='llvm::AMDGPU::SI_SPILL_S192_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S192_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S192_RESTORE">SI_SPILL_S192_RESTORE</a>:</td></tr>
<tr><th id="571">571</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V192_SAVE" title='llvm::AMDGPU::SI_SPILL_V192_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_V192_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V192_SAVE">SI_SPILL_V192_SAVE</a>:</td></tr>
<tr><th id="572">572</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V192_RESTORE" title='llvm::AMDGPU::SI_SPILL_V192_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_V192_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V192_RESTORE">SI_SPILL_V192_RESTORE</a>:</td></tr>
<tr><th id="573">573</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A192_SAVE" title='llvm::AMDGPU::SI_SPILL_A192_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_A192_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A192_SAVE">SI_SPILL_A192_SAVE</a>:</td></tr>
<tr><th id="574">574</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A192_RESTORE" title='llvm::AMDGPU::SI_SPILL_A192_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_A192_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A192_RESTORE">SI_SPILL_A192_RESTORE</a>:</td></tr>
<tr><th id="575">575</th><td>    <b>return</b> <var>6</var>;</td></tr>
<tr><th id="576">576</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S160_SAVE" title='llvm::AMDGPU::SI_SPILL_S160_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S160_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S160_SAVE">SI_SPILL_S160_SAVE</a>:</td></tr>
<tr><th id="577">577</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S160_RESTORE" title='llvm::AMDGPU::SI_SPILL_S160_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S160_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S160_RESTORE">SI_SPILL_S160_RESTORE</a>:</td></tr>
<tr><th id="578">578</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V160_SAVE" title='llvm::AMDGPU::SI_SPILL_V160_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_V160_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V160_SAVE">SI_SPILL_V160_SAVE</a>:</td></tr>
<tr><th id="579">579</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V160_RESTORE" title='llvm::AMDGPU::SI_SPILL_V160_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_V160_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V160_RESTORE">SI_SPILL_V160_RESTORE</a>:</td></tr>
<tr><th id="580">580</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A160_SAVE" title='llvm::AMDGPU::SI_SPILL_A160_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_A160_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A160_SAVE">SI_SPILL_A160_SAVE</a>:</td></tr>
<tr><th id="581">581</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A160_RESTORE" title='llvm::AMDGPU::SI_SPILL_A160_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_A160_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A160_RESTORE">SI_SPILL_A160_RESTORE</a>:</td></tr>
<tr><th id="582">582</th><td>    <b>return</b> <var>5</var>;</td></tr>
<tr><th id="583">583</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S128_SAVE" title='llvm::AMDGPU::SI_SPILL_S128_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S128_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S128_SAVE">SI_SPILL_S128_SAVE</a>:</td></tr>
<tr><th id="584">584</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S128_RESTORE" title='llvm::AMDGPU::SI_SPILL_S128_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S128_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S128_RESTORE">SI_SPILL_S128_RESTORE</a>:</td></tr>
<tr><th id="585">585</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V128_SAVE" title='llvm::AMDGPU::SI_SPILL_V128_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_V128_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V128_SAVE">SI_SPILL_V128_SAVE</a>:</td></tr>
<tr><th id="586">586</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V128_RESTORE" title='llvm::AMDGPU::SI_SPILL_V128_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_V128_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V128_RESTORE">SI_SPILL_V128_RESTORE</a>:</td></tr>
<tr><th id="587">587</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A128_SAVE" title='llvm::AMDGPU::SI_SPILL_A128_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_A128_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A128_SAVE">SI_SPILL_A128_SAVE</a>:</td></tr>
<tr><th id="588">588</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A128_RESTORE" title='llvm::AMDGPU::SI_SPILL_A128_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_A128_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A128_RESTORE">SI_SPILL_A128_RESTORE</a>:</td></tr>
<tr><th id="589">589</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="590">590</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S96_SAVE" title='llvm::AMDGPU::SI_SPILL_S96_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S96_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S96_SAVE">SI_SPILL_S96_SAVE</a>:</td></tr>
<tr><th id="591">591</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S96_RESTORE" title='llvm::AMDGPU::SI_SPILL_S96_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S96_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S96_RESTORE">SI_SPILL_S96_RESTORE</a>:</td></tr>
<tr><th id="592">592</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V96_SAVE" title='llvm::AMDGPU::SI_SPILL_V96_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_V96_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V96_SAVE">SI_SPILL_V96_SAVE</a>:</td></tr>
<tr><th id="593">593</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V96_RESTORE" title='llvm::AMDGPU::SI_SPILL_V96_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_V96_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V96_RESTORE">SI_SPILL_V96_RESTORE</a>:</td></tr>
<tr><th id="594">594</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A96_SAVE" title='llvm::AMDGPU::SI_SPILL_A96_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_A96_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A96_SAVE">SI_SPILL_A96_SAVE</a>:</td></tr>
<tr><th id="595">595</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A96_RESTORE" title='llvm::AMDGPU::SI_SPILL_A96_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_A96_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A96_RESTORE">SI_SPILL_A96_RESTORE</a>:</td></tr>
<tr><th id="596">596</th><td>    <b>return</b> <var>3</var>;</td></tr>
<tr><th id="597">597</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S64_SAVE" title='llvm::AMDGPU::SI_SPILL_S64_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S64_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S64_SAVE">SI_SPILL_S64_SAVE</a>:</td></tr>
<tr><th id="598">598</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S64_RESTORE" title='llvm::AMDGPU::SI_SPILL_S64_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S64_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S64_RESTORE">SI_SPILL_S64_RESTORE</a>:</td></tr>
<tr><th id="599">599</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V64_SAVE" title='llvm::AMDGPU::SI_SPILL_V64_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_V64_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V64_SAVE">SI_SPILL_V64_SAVE</a>:</td></tr>
<tr><th id="600">600</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V64_RESTORE" title='llvm::AMDGPU::SI_SPILL_V64_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_V64_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V64_RESTORE">SI_SPILL_V64_RESTORE</a>:</td></tr>
<tr><th id="601">601</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A64_SAVE" title='llvm::AMDGPU::SI_SPILL_A64_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_A64_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A64_SAVE">SI_SPILL_A64_SAVE</a>:</td></tr>
<tr><th id="602">602</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A64_RESTORE" title='llvm::AMDGPU::SI_SPILL_A64_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_A64_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A64_RESTORE">SI_SPILL_A64_RESTORE</a>:</td></tr>
<tr><th id="603">603</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="604">604</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S32_SAVE" title='llvm::AMDGPU::SI_SPILL_S32_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S32_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S32_SAVE">SI_SPILL_S32_SAVE</a>:</td></tr>
<tr><th id="605">605</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S32_RESTORE" title='llvm::AMDGPU::SI_SPILL_S32_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S32_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S32_RESTORE">SI_SPILL_S32_RESTORE</a>:</td></tr>
<tr><th id="606">606</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V32_SAVE" title='llvm::AMDGPU::SI_SPILL_V32_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_V32_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V32_SAVE">SI_SPILL_V32_SAVE</a>:</td></tr>
<tr><th id="607">607</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V32_RESTORE" title='llvm::AMDGPU::SI_SPILL_V32_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_V32_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V32_RESTORE">SI_SPILL_V32_RESTORE</a>:</td></tr>
<tr><th id="608">608</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A32_SAVE" title='llvm::AMDGPU::SI_SPILL_A32_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_A32_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A32_SAVE">SI_SPILL_A32_SAVE</a>:</td></tr>
<tr><th id="609">609</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A32_RESTORE" title='llvm::AMDGPU::SI_SPILL_A32_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_A32_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A32_RESTORE">SI_SPILL_A32_RESTORE</a>:</td></tr>
<tr><th id="610">610</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="611">611</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid spill opcode"</q>);</td></tr>
<tr><th id="612">612</th><td>  }</td></tr>
<tr><th id="613">613</th><td>}</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="_ZL19getOffsetMUBUFStorej" title='getOffsetMUBUFStore' data-type='int getOffsetMUBUFStore(unsigned int Opc)' data-ref="_ZL19getOffsetMUBUFStorej" data-ref-filename="_ZL19getOffsetMUBUFStorej">getOffsetMUBUFStore</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="106Opc" title='Opc' data-type='unsigned int' data-ref="106Opc" data-ref-filename="106Opc">Opc</dfn>) {</td></tr>
<tr><th id="616">616</th><td>  <b>switch</b> (<a class="local col6 ref" href="#106Opc" title='Opc' data-ref="106Opc" data-ref-filename="106Opc">Opc</a>) {</td></tr>
<tr><th id="617">617</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_STORE_DWORD_OFFEN" title='llvm::AMDGPU::BUFFER_STORE_DWORD_OFFEN' data-ref="llvm::AMDGPU::BUFFER_STORE_DWORD_OFFEN" data-ref-filename="llvm..AMDGPU..BUFFER_STORE_DWORD_OFFEN">BUFFER_STORE_DWORD_OFFEN</a>:</td></tr>
<tr><th id="618">618</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_STORE_DWORD_OFFSET" title='llvm::AMDGPU::BUFFER_STORE_DWORD_OFFSET' data-ref="llvm::AMDGPU::BUFFER_STORE_DWORD_OFFSET" data-ref-filename="llvm..AMDGPU..BUFFER_STORE_DWORD_OFFSET">BUFFER_STORE_DWORD_OFFSET</a>;</td></tr>
<tr><th id="619">619</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_STORE_BYTE_OFFEN" title='llvm::AMDGPU::BUFFER_STORE_BYTE_OFFEN' data-ref="llvm::AMDGPU::BUFFER_STORE_BYTE_OFFEN" data-ref-filename="llvm..AMDGPU..BUFFER_STORE_BYTE_OFFEN">BUFFER_STORE_BYTE_OFFEN</a>:</td></tr>
<tr><th id="620">620</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_STORE_BYTE_OFFSET" title='llvm::AMDGPU::BUFFER_STORE_BYTE_OFFSET' data-ref="llvm::AMDGPU::BUFFER_STORE_BYTE_OFFSET" data-ref-filename="llvm..AMDGPU..BUFFER_STORE_BYTE_OFFSET">BUFFER_STORE_BYTE_OFFSET</a>;</td></tr>
<tr><th id="621">621</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_STORE_SHORT_OFFEN" title='llvm::AMDGPU::BUFFER_STORE_SHORT_OFFEN' data-ref="llvm::AMDGPU::BUFFER_STORE_SHORT_OFFEN" data-ref-filename="llvm..AMDGPU..BUFFER_STORE_SHORT_OFFEN">BUFFER_STORE_SHORT_OFFEN</a>:</td></tr>
<tr><th id="622">622</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_STORE_SHORT_OFFSET" title='llvm::AMDGPU::BUFFER_STORE_SHORT_OFFSET' data-ref="llvm::AMDGPU::BUFFER_STORE_SHORT_OFFSET" data-ref-filename="llvm..AMDGPU..BUFFER_STORE_SHORT_OFFSET">BUFFER_STORE_SHORT_OFFSET</a>;</td></tr>
<tr><th id="623">623</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_STORE_DWORDX2_OFFEN" title='llvm::AMDGPU::BUFFER_STORE_DWORDX2_OFFEN' data-ref="llvm::AMDGPU::BUFFER_STORE_DWORDX2_OFFEN" data-ref-filename="llvm..AMDGPU..BUFFER_STORE_DWORDX2_OFFEN">BUFFER_STORE_DWORDX2_OFFEN</a>:</td></tr>
<tr><th id="624">624</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_STORE_DWORDX2_OFFSET" title='llvm::AMDGPU::BUFFER_STORE_DWORDX2_OFFSET' data-ref="llvm::AMDGPU::BUFFER_STORE_DWORDX2_OFFSET" data-ref-filename="llvm..AMDGPU..BUFFER_STORE_DWORDX2_OFFSET">BUFFER_STORE_DWORDX2_OFFSET</a>;</td></tr>
<tr><th id="625">625</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_STORE_DWORDX4_OFFEN" title='llvm::AMDGPU::BUFFER_STORE_DWORDX4_OFFEN' data-ref="llvm::AMDGPU::BUFFER_STORE_DWORDX4_OFFEN" data-ref-filename="llvm..AMDGPU..BUFFER_STORE_DWORDX4_OFFEN">BUFFER_STORE_DWORDX4_OFFEN</a>:</td></tr>
<tr><th id="626">626</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_STORE_DWORDX4_OFFSET" title='llvm::AMDGPU::BUFFER_STORE_DWORDX4_OFFSET' data-ref="llvm::AMDGPU::BUFFER_STORE_DWORDX4_OFFSET" data-ref-filename="llvm..AMDGPU..BUFFER_STORE_DWORDX4_OFFSET">BUFFER_STORE_DWORDX4_OFFSET</a>;</td></tr>
<tr><th id="627">627</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_STORE_SHORT_D16_HI_OFFEN" title='llvm::AMDGPU::BUFFER_STORE_SHORT_D16_HI_OFFEN' data-ref="llvm::AMDGPU::BUFFER_STORE_SHORT_D16_HI_OFFEN" data-ref-filename="llvm..AMDGPU..BUFFER_STORE_SHORT_D16_HI_OFFEN">BUFFER_STORE_SHORT_D16_HI_OFFEN</a>:</td></tr>
<tr><th id="628">628</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_STORE_SHORT_D16_HI_OFFSET" title='llvm::AMDGPU::BUFFER_STORE_SHORT_D16_HI_OFFSET' data-ref="llvm::AMDGPU::BUFFER_STORE_SHORT_D16_HI_OFFSET" data-ref-filename="llvm..AMDGPU..BUFFER_STORE_SHORT_D16_HI_OFFSET">BUFFER_STORE_SHORT_D16_HI_OFFSET</a>;</td></tr>
<tr><th id="629">629</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_STORE_BYTE_D16_HI_OFFEN" title='llvm::AMDGPU::BUFFER_STORE_BYTE_D16_HI_OFFEN' data-ref="llvm::AMDGPU::BUFFER_STORE_BYTE_D16_HI_OFFEN" data-ref-filename="llvm..AMDGPU..BUFFER_STORE_BYTE_D16_HI_OFFEN">BUFFER_STORE_BYTE_D16_HI_OFFEN</a>:</td></tr>
<tr><th id="630">630</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_STORE_BYTE_D16_HI_OFFSET" title='llvm::AMDGPU::BUFFER_STORE_BYTE_D16_HI_OFFSET' data-ref="llvm::AMDGPU::BUFFER_STORE_BYTE_D16_HI_OFFSET" data-ref-filename="llvm..AMDGPU..BUFFER_STORE_BYTE_D16_HI_OFFSET">BUFFER_STORE_BYTE_D16_HI_OFFSET</a>;</td></tr>
<tr><th id="631">631</th><td>  <b>default</b>:</td></tr>
<tr><th id="632">632</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="633">633</th><td>  }</td></tr>
<tr><th id="634">634</th><td>}</td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="_ZL18getOffsetMUBUFLoadj" title='getOffsetMUBUFLoad' data-type='int getOffsetMUBUFLoad(unsigned int Opc)' data-ref="_ZL18getOffsetMUBUFLoadj" data-ref-filename="_ZL18getOffsetMUBUFLoadj">getOffsetMUBUFLoad</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="107Opc" title='Opc' data-type='unsigned int' data-ref="107Opc" data-ref-filename="107Opc">Opc</dfn>) {</td></tr>
<tr><th id="637">637</th><td>  <b>switch</b> (<a class="local col7 ref" href="#107Opc" title='Opc' data-ref="107Opc" data-ref-filename="107Opc">Opc</a>) {</td></tr>
<tr><th id="638">638</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_LOAD_DWORD_OFFEN" title='llvm::AMDGPU::BUFFER_LOAD_DWORD_OFFEN' data-ref="llvm::AMDGPU::BUFFER_LOAD_DWORD_OFFEN" data-ref-filename="llvm..AMDGPU..BUFFER_LOAD_DWORD_OFFEN">BUFFER_LOAD_DWORD_OFFEN</a>:</td></tr>
<tr><th id="639">639</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_LOAD_DWORD_OFFSET" title='llvm::AMDGPU::BUFFER_LOAD_DWORD_OFFSET' data-ref="llvm::AMDGPU::BUFFER_LOAD_DWORD_OFFSET" data-ref-filename="llvm..AMDGPU..BUFFER_LOAD_DWORD_OFFSET">BUFFER_LOAD_DWORD_OFFSET</a>;</td></tr>
<tr><th id="640">640</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_LOAD_UBYTE_OFFEN" title='llvm::AMDGPU::BUFFER_LOAD_UBYTE_OFFEN' data-ref="llvm::AMDGPU::BUFFER_LOAD_UBYTE_OFFEN" data-ref-filename="llvm..AMDGPU..BUFFER_LOAD_UBYTE_OFFEN">BUFFER_LOAD_UBYTE_OFFEN</a>:</td></tr>
<tr><th id="641">641</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_LOAD_UBYTE_OFFSET" title='llvm::AMDGPU::BUFFER_LOAD_UBYTE_OFFSET' data-ref="llvm::AMDGPU::BUFFER_LOAD_UBYTE_OFFSET" data-ref-filename="llvm..AMDGPU..BUFFER_LOAD_UBYTE_OFFSET">BUFFER_LOAD_UBYTE_OFFSET</a>;</td></tr>
<tr><th id="642">642</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_LOAD_SBYTE_OFFEN" title='llvm::AMDGPU::BUFFER_LOAD_SBYTE_OFFEN' data-ref="llvm::AMDGPU::BUFFER_LOAD_SBYTE_OFFEN" data-ref-filename="llvm..AMDGPU..BUFFER_LOAD_SBYTE_OFFEN">BUFFER_LOAD_SBYTE_OFFEN</a>:</td></tr>
<tr><th id="643">643</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_LOAD_SBYTE_OFFSET" title='llvm::AMDGPU::BUFFER_LOAD_SBYTE_OFFSET' data-ref="llvm::AMDGPU::BUFFER_LOAD_SBYTE_OFFSET" data-ref-filename="llvm..AMDGPU..BUFFER_LOAD_SBYTE_OFFSET">BUFFER_LOAD_SBYTE_OFFSET</a>;</td></tr>
<tr><th id="644">644</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_LOAD_USHORT_OFFEN" title='llvm::AMDGPU::BUFFER_LOAD_USHORT_OFFEN' data-ref="llvm::AMDGPU::BUFFER_LOAD_USHORT_OFFEN" data-ref-filename="llvm..AMDGPU..BUFFER_LOAD_USHORT_OFFEN">BUFFER_LOAD_USHORT_OFFEN</a>:</td></tr>
<tr><th id="645">645</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_LOAD_USHORT_OFFSET" title='llvm::AMDGPU::BUFFER_LOAD_USHORT_OFFSET' data-ref="llvm::AMDGPU::BUFFER_LOAD_USHORT_OFFSET" data-ref-filename="llvm..AMDGPU..BUFFER_LOAD_USHORT_OFFSET">BUFFER_LOAD_USHORT_OFFSET</a>;</td></tr>
<tr><th id="646">646</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_LOAD_SSHORT_OFFEN" title='llvm::AMDGPU::BUFFER_LOAD_SSHORT_OFFEN' data-ref="llvm::AMDGPU::BUFFER_LOAD_SSHORT_OFFEN" data-ref-filename="llvm..AMDGPU..BUFFER_LOAD_SSHORT_OFFEN">BUFFER_LOAD_SSHORT_OFFEN</a>:</td></tr>
<tr><th id="647">647</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_LOAD_SSHORT_OFFSET" title='llvm::AMDGPU::BUFFER_LOAD_SSHORT_OFFSET' data-ref="llvm::AMDGPU::BUFFER_LOAD_SSHORT_OFFSET" data-ref-filename="llvm..AMDGPU..BUFFER_LOAD_SSHORT_OFFSET">BUFFER_LOAD_SSHORT_OFFSET</a>;</td></tr>
<tr><th id="648">648</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN" title='llvm::AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN' data-ref="llvm::AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN" data-ref-filename="llvm..AMDGPU..BUFFER_LOAD_DWORDX2_OFFEN">BUFFER_LOAD_DWORDX2_OFFEN</a>:</td></tr>
<tr><th id="649">649</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET" title='llvm::AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET' data-ref="llvm::AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET" data-ref-filename="llvm..AMDGPU..BUFFER_LOAD_DWORDX2_OFFSET">BUFFER_LOAD_DWORDX2_OFFSET</a>;</td></tr>
<tr><th id="650">650</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN" title='llvm::AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN' data-ref="llvm::AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN" data-ref-filename="llvm..AMDGPU..BUFFER_LOAD_DWORDX4_OFFEN">BUFFER_LOAD_DWORDX4_OFFEN</a>:</td></tr>
<tr><th id="651">651</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET" title='llvm::AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET' data-ref="llvm::AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET" data-ref-filename="llvm..AMDGPU..BUFFER_LOAD_DWORDX4_OFFSET">BUFFER_LOAD_DWORDX4_OFFSET</a>;</td></tr>
<tr><th id="652">652</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_LOAD_UBYTE_D16_OFFEN" title='llvm::AMDGPU::BUFFER_LOAD_UBYTE_D16_OFFEN' data-ref="llvm::AMDGPU::BUFFER_LOAD_UBYTE_D16_OFFEN" data-ref-filename="llvm..AMDGPU..BUFFER_LOAD_UBYTE_D16_OFFEN">BUFFER_LOAD_UBYTE_D16_OFFEN</a>:</td></tr>
<tr><th id="653">653</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_LOAD_UBYTE_D16_OFFSET" title='llvm::AMDGPU::BUFFER_LOAD_UBYTE_D16_OFFSET' data-ref="llvm::AMDGPU::BUFFER_LOAD_UBYTE_D16_OFFSET" data-ref-filename="llvm..AMDGPU..BUFFER_LOAD_UBYTE_D16_OFFSET">BUFFER_LOAD_UBYTE_D16_OFFSET</a>;</td></tr>
<tr><th id="654">654</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_LOAD_UBYTE_D16_HI_OFFEN" title='llvm::AMDGPU::BUFFER_LOAD_UBYTE_D16_HI_OFFEN' data-ref="llvm::AMDGPU::BUFFER_LOAD_UBYTE_D16_HI_OFFEN" data-ref-filename="llvm..AMDGPU..BUFFER_LOAD_UBYTE_D16_HI_OFFEN">BUFFER_LOAD_UBYTE_D16_HI_OFFEN</a>:</td></tr>
<tr><th id="655">655</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_LOAD_UBYTE_D16_HI_OFFSET" title='llvm::AMDGPU::BUFFER_LOAD_UBYTE_D16_HI_OFFSET' data-ref="llvm::AMDGPU::BUFFER_LOAD_UBYTE_D16_HI_OFFSET" data-ref-filename="llvm..AMDGPU..BUFFER_LOAD_UBYTE_D16_HI_OFFSET">BUFFER_LOAD_UBYTE_D16_HI_OFFSET</a>;</td></tr>
<tr><th id="656">656</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_LOAD_SBYTE_D16_OFFEN" title='llvm::AMDGPU::BUFFER_LOAD_SBYTE_D16_OFFEN' data-ref="llvm::AMDGPU::BUFFER_LOAD_SBYTE_D16_OFFEN" data-ref-filename="llvm..AMDGPU..BUFFER_LOAD_SBYTE_D16_OFFEN">BUFFER_LOAD_SBYTE_D16_OFFEN</a>:</td></tr>
<tr><th id="657">657</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_LOAD_SBYTE_D16_OFFSET" title='llvm::AMDGPU::BUFFER_LOAD_SBYTE_D16_OFFSET' data-ref="llvm::AMDGPU::BUFFER_LOAD_SBYTE_D16_OFFSET" data-ref-filename="llvm..AMDGPU..BUFFER_LOAD_SBYTE_D16_OFFSET">BUFFER_LOAD_SBYTE_D16_OFFSET</a>;</td></tr>
<tr><th id="658">658</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_LOAD_SBYTE_D16_HI_OFFEN" title='llvm::AMDGPU::BUFFER_LOAD_SBYTE_D16_HI_OFFEN' data-ref="llvm::AMDGPU::BUFFER_LOAD_SBYTE_D16_HI_OFFEN" data-ref-filename="llvm..AMDGPU..BUFFER_LOAD_SBYTE_D16_HI_OFFEN">BUFFER_LOAD_SBYTE_D16_HI_OFFEN</a>:</td></tr>
<tr><th id="659">659</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_LOAD_SBYTE_D16_HI_OFFSET" title='llvm::AMDGPU::BUFFER_LOAD_SBYTE_D16_HI_OFFSET' data-ref="llvm::AMDGPU::BUFFER_LOAD_SBYTE_D16_HI_OFFSET" data-ref-filename="llvm..AMDGPU..BUFFER_LOAD_SBYTE_D16_HI_OFFSET">BUFFER_LOAD_SBYTE_D16_HI_OFFSET</a>;</td></tr>
<tr><th id="660">660</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_LOAD_SHORT_D16_OFFEN" title='llvm::AMDGPU::BUFFER_LOAD_SHORT_D16_OFFEN' data-ref="llvm::AMDGPU::BUFFER_LOAD_SHORT_D16_OFFEN" data-ref-filename="llvm..AMDGPU..BUFFER_LOAD_SHORT_D16_OFFEN">BUFFER_LOAD_SHORT_D16_OFFEN</a>:</td></tr>
<tr><th id="661">661</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_LOAD_SHORT_D16_OFFSET" title='llvm::AMDGPU::BUFFER_LOAD_SHORT_D16_OFFSET' data-ref="llvm::AMDGPU::BUFFER_LOAD_SHORT_D16_OFFSET" data-ref-filename="llvm..AMDGPU..BUFFER_LOAD_SHORT_D16_OFFSET">BUFFER_LOAD_SHORT_D16_OFFSET</a>;</td></tr>
<tr><th id="662">662</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_LOAD_SHORT_D16_HI_OFFEN" title='llvm::AMDGPU::BUFFER_LOAD_SHORT_D16_HI_OFFEN' data-ref="llvm::AMDGPU::BUFFER_LOAD_SHORT_D16_HI_OFFEN" data-ref-filename="llvm..AMDGPU..BUFFER_LOAD_SHORT_D16_HI_OFFEN">BUFFER_LOAD_SHORT_D16_HI_OFFEN</a>:</td></tr>
<tr><th id="663">663</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_LOAD_SHORT_D16_HI_OFFSET" title='llvm::AMDGPU::BUFFER_LOAD_SHORT_D16_HI_OFFSET' data-ref="llvm::AMDGPU::BUFFER_LOAD_SHORT_D16_HI_OFFSET" data-ref-filename="llvm..AMDGPU..BUFFER_LOAD_SHORT_D16_HI_OFFSET">BUFFER_LOAD_SHORT_D16_HI_OFFSET</a>;</td></tr>
<tr><th id="664">664</th><td>  <b>default</b>:</td></tr>
<tr><th id="665">665</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="666">666</th><td>  }</td></tr>
<tr><th id="667">667</th><td>}</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="tu decl def fn" id="_ZL15spillVGPRtoAGPRRKN4llvm12GCNSubtargetENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijjb" title='spillVGPRtoAGPR' data-type='llvm::MachineInstrBuilder spillVGPRtoAGPR(const llvm::GCNSubtarget &amp; ST, MachineBasicBlock::iterator MI, int Index, unsigned int Lane, unsigned int ValueReg, bool IsKill)' data-ref="_ZL15spillVGPRtoAGPRRKN4llvm12GCNSubtargetENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijjb" data-ref-filename="_ZL15spillVGPRtoAGPRRKN4llvm12GCNSubtargetENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijjb">spillVGPRtoAGPR</dfn>(<em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col8 decl" id="108ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="108ST" data-ref-filename="108ST">ST</dfn>,</td></tr>
<tr><th id="670">670</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="109MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="109MI" data-ref-filename="109MI">MI</dfn>,</td></tr>
<tr><th id="671">671</th><td>                                           <em>int</em> <dfn class="local col0 decl" id="110Index" title='Index' data-type='int' data-ref="110Index" data-ref-filename="110Index">Index</dfn>,</td></tr>
<tr><th id="672">672</th><td>                                           <em>unsigned</em> <dfn class="local col1 decl" id="111Lane" title='Lane' data-type='unsigned int' data-ref="111Lane" data-ref-filename="111Lane">Lane</dfn>,</td></tr>
<tr><th id="673">673</th><td>                                           <em>unsigned</em> <dfn class="local col2 decl" id="112ValueReg" title='ValueReg' data-type='unsigned int' data-ref="112ValueReg" data-ref-filename="112ValueReg">ValueReg</dfn>,</td></tr>
<tr><th id="674">674</th><td>                                           <em>bool</em> <dfn class="local col3 decl" id="113IsKill" title='IsKill' data-type='bool' data-ref="113IsKill" data-ref-filename="113IsKill">IsKill</dfn>) {</td></tr>
<tr><th id="675">675</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="114MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="114MBB" data-ref-filename="114MBB">MBB</dfn> = <a class="local col9 ref" href="#109MI" title='MI' data-ref="109MI" data-ref-filename="109MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="676">676</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col5 decl" id="115MF" title='MF' data-type='llvm::MachineFunction *' data-ref="115MF" data-ref-filename="115MF">MF</dfn> = <a class="local col9 ref" href="#109MI" title='MI' data-ref="109MI" data-ref-filename="109MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="677">677</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col6 decl" id="116MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="116MFI" data-ref-filename="116MFI">MFI</dfn> = <a class="local col5 ref" href="#115MF" title='MF' data-ref="115MF" data-ref-filename="115MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="678">678</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col7 decl" id="117TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="117TII" data-ref-filename="117TII">TII</dfn> = <a class="local col8 ref" href="#108ST" title='ST' data-ref="108ST" data-ref-filename="108ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td>  <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col8 decl" id="118Reg" title='Reg' data-type='llvm::MCPhysReg' data-ref="118Reg" data-ref-filename="118Reg">Reg</dfn> = <a class="local col6 ref" href="#116MFI" title='MFI' data-ref="116MFI" data-ref-filename="116MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo18getVGPRToAGPRSpillEij" title='llvm::SIMachineFunctionInfo::getVGPRToAGPRSpill' data-ref="_ZNK4llvm21SIMachineFunctionInfo18getVGPRToAGPRSpillEij" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo18getVGPRToAGPRSpillEij">getVGPRToAGPRSpill</a>(<a class="local col0 ref" href="#110Index" title='Index' data-ref="110Index" data-ref-filename="110Index">Index</a>, <a class="local col1 ref" href="#111Lane" title='Lane' data-ref="111Lane" data-ref-filename="111Lane">Lane</a>);</td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td>  <b>if</b> (<a class="local col8 ref" href="#118Reg" title='Reg' data-ref="118Reg" data-ref-filename="118Reg">Reg</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>)</td></tr>
<tr><th id="683">683</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1Ev">(</a>);</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td>  <em>bool</em> <dfn class="local col9 decl" id="119IsStore" title='IsStore' data-type='bool' data-ref="119IsStore" data-ref-filename="119IsStore">IsStore</dfn> = <a class="local col9 ref" href="#109MI" title='MI' data-ref="109MI" data-ref-filename="109MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>();</td></tr>
<tr><th id="686">686</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="120MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="120MRI" data-ref-filename="120MRI">MRI</dfn> = <a class="local col5 ref" href="#115MF" title='MF' data-ref="115MF" data-ref-filename="115MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="687">687</th><td>  <em>auto</em> *<dfn class="local col1 decl" id="121TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="121TRI" data-ref-filename="121TRI">TRI</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>*&gt;(<a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>());</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="122Dst" title='Dst' data-type='unsigned int' data-ref="122Dst" data-ref-filename="122Dst">Dst</dfn> = <a class="local col9 ref" href="#119IsStore" title='IsStore' data-ref="119IsStore" data-ref-filename="119IsStore">IsStore</a> ? <a class="local col8 ref" href="#118Reg" title='Reg' data-ref="118Reg" data-ref-filename="118Reg">Reg</a> : <a class="local col2 ref" href="#112ValueReg" title='ValueReg' data-ref="112ValueReg" data-ref-filename="112ValueReg">ValueReg</a>;</td></tr>
<tr><th id="690">690</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="123Src" title='Src' data-type='unsigned int' data-ref="123Src" data-ref-filename="123Src">Src</dfn> = <a class="local col9 ref" href="#119IsStore" title='IsStore' data-ref="119IsStore" data-ref-filename="119IsStore">IsStore</a> ? <a class="local col2 ref" href="#112ValueReg" title='ValueReg' data-ref="112ValueReg" data-ref-filename="112ValueReg">ValueReg</a> : <a class="local col8 ref" href="#118Reg" title='Reg' data-ref="118Reg" data-ref-filename="118Reg">Reg</a>;</td></tr>
<tr><th id="691">691</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="124Opc" title='Opc' data-type='unsigned int' data-ref="124Opc" data-ref-filename="124Opc">Opc</dfn> = (<a class="local col9 ref" href="#119IsStore" title='IsStore' data-ref="119IsStore" data-ref-filename="119IsStore">IsStore</a> ^ <a class="local col1 ref" href="#121TRI" title='TRI' data-ref="121TRI" data-ref-filename="121TRI">TRI</a>-&gt;<a class="ref fn" href="#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE">isVGPR</a>(<a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#118Reg" title='Reg' data-ref="118Reg" data-ref-filename="118Reg">Reg</a>)) ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64" title='llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64' data-ref="llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64" data-ref-filename="llvm..AMDGPU..V_ACCVGPR_WRITE_B32_e64">V_ACCVGPR_WRITE_B32_e64</a></td></tr>
<tr><th id="692">692</th><td>                                                   : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ACCVGPR_READ_B32_e64" title='llvm::AMDGPU::V_ACCVGPR_READ_B32_e64' data-ref="llvm::AMDGPU::V_ACCVGPR_READ_B32_e64" data-ref-filename="llvm..AMDGPU..V_ACCVGPR_READ_B32_e64">V_ACCVGPR_READ_B32_e64</a>;</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td>  <em>auto</em> <dfn class="local col5 decl" id="125MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="125MIB" data-ref-filename="125MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#114MBB" title='MBB' data-ref="114MBB" data-ref-filename="114MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#109MI" title='MI' data-ref="109MI" data-ref-filename="109MI">MI</a>, <a class="local col9 ref" href="#109MI" title='MI' data-ref="109MI" data-ref-filename="109MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col7 ref" href="#117TII" title='TII' data-ref="117TII" data-ref-filename="117TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#124Opc" title='Opc' data-ref="124Opc" data-ref-filename="124Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#122Dst" title='Dst' data-ref="122Dst" data-ref-filename="122Dst">Dst</a>)</td></tr>
<tr><th id="695">695</th><td>               .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#123Src" title='Src' data-ref="123Src" data-ref-filename="123Src">Src</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col3 ref" href="#113IsKill" title='IsKill' data-ref="113IsKill" data-ref-filename="113IsKill">IsKill</a>));</td></tr>
<tr><th id="696">696</th><td>  <a class="local col5 ref" href="#125MIB" title='MIB' data-ref="125MIB" data-ref-filename="125MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17setAsmPrinterFlagEh" title='llvm::MachineInstr::setAsmPrinterFlag' data-ref="_ZN4llvm12MachineInstr17setAsmPrinterFlagEh" data-ref-filename="_ZN4llvm12MachineInstr17setAsmPrinterFlagEh">setAsmPrinterFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::ReloadReuse" title='llvm::MachineInstr::ReloadReuse' data-ref="llvm::MachineInstr::ReloadReuse" data-ref-filename="llvm..MachineInstr..ReloadReuse">ReloadReuse</a>);</td></tr>
<tr><th id="697">697</th><td>  <b>return</b> <a class="local col5 ref" href="#125MIB" title='MIB' data-ref="125MIB" data-ref-filename="125MIB">MIB</a>;</td></tr>
<tr><th id="698">698</th><td>}</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td><i  data-doc="_ZL25buildMUBUFOffsetLoadStoreRKN4llvm12GCNSubtargetERNS_16MachineFrameInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEil">// This differs from buildSpillLoadStore by only scavenging a VGPR. It does not</i></td></tr>
<tr><th id="701">701</th><td><i  data-doc="_ZL25buildMUBUFOffsetLoadStoreRKN4llvm12GCNSubtargetERNS_16MachineFrameInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEil">// need to handle the case where an SGPR may need to be spilled while spilling.</i></td></tr>
<tr><th id="702">702</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL25buildMUBUFOffsetLoadStoreRKN4llvm12GCNSubtargetERNS_16MachineFrameInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEil" title='buildMUBUFOffsetLoadStore' data-type='bool buildMUBUFOffsetLoadStore(const llvm::GCNSubtarget &amp; ST, llvm::MachineFrameInfo &amp; MFI, MachineBasicBlock::iterator MI, int Index, int64_t Offset)' data-ref="_ZL25buildMUBUFOffsetLoadStoreRKN4llvm12GCNSubtargetERNS_16MachineFrameInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEil" data-ref-filename="_ZL25buildMUBUFOffsetLoadStoreRKN4llvm12GCNSubtargetERNS_16MachineFrameInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEil">buildMUBUFOffsetLoadStore</dfn>(<em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col6 decl" id="126ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="126ST" data-ref-filename="126ST">ST</dfn>,</td></tr>
<tr><th id="703">703</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col7 decl" id="127MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="127MFI" data-ref-filename="127MFI">MFI</dfn>,</td></tr>
<tr><th id="704">704</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="128MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="128MI" data-ref-filename="128MI">MI</dfn>,</td></tr>
<tr><th id="705">705</th><td>                                      <em>int</em> <dfn class="local col9 decl" id="129Index" title='Index' data-type='int' data-ref="129Index" data-ref-filename="129Index">Index</dfn>,</td></tr>
<tr><th id="706">706</th><td>                                      <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="130Offset" title='Offset' data-type='int64_t' data-ref="130Offset" data-ref-filename="130Offset">Offset</dfn>) {</td></tr>
<tr><th id="707">707</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col1 decl" id="131TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="131TII" data-ref-filename="131TII">TII</dfn> = <a class="local col6 ref" href="#126ST" title='ST' data-ref="126ST" data-ref-filename="126ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="708">708</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="132MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="132MBB" data-ref-filename="132MBB">MBB</dfn> = <a class="local col8 ref" href="#128MI" title='MI' data-ref="128MI" data-ref-filename="128MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="709">709</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col3 decl" id="133DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="133DL" data-ref-filename="133DL">DL</dfn> = <a class="local col8 ref" href="#128MI" title='MI' data-ref="128MI" data-ref-filename="128MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="710">710</th><td>  <em>bool</em> <dfn class="local col4 decl" id="134IsStore" title='IsStore' data-type='bool' data-ref="134IsStore" data-ref-filename="134IsStore">IsStore</dfn> = <a class="local col8 ref" href="#128MI" title='MI' data-ref="128MI" data-ref-filename="128MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>();</td></tr>
<tr><th id="711">711</th><td></td></tr>
<tr><th id="712">712</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="135Opc" title='Opc' data-type='unsigned int' data-ref="135Opc" data-ref-filename="135Opc">Opc</dfn> = <a class="local col8 ref" href="#128MI" title='MI' data-ref="128MI" data-ref-filename="128MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="713">713</th><td>  <em>int</em> <dfn class="local col6 decl" id="136LoadStoreOp" title='LoadStoreOp' data-type='int' data-ref="136LoadStoreOp" data-ref-filename="136LoadStoreOp">LoadStoreOp</dfn> = <a class="local col4 ref" href="#134IsStore" title='IsStore' data-ref="134IsStore" data-ref-filename="134IsStore">IsStore</a> ?</td></tr>
<tr><th id="714">714</th><td>    <a class="tu ref fn" href="#_ZL19getOffsetMUBUFStorej" title='getOffsetMUBUFStore' data-use='c' data-ref="_ZL19getOffsetMUBUFStorej" data-ref-filename="_ZL19getOffsetMUBUFStorej">getOffsetMUBUFStore</a>(<a class="local col5 ref" href="#135Opc" title='Opc' data-ref="135Opc" data-ref-filename="135Opc">Opc</a>) : <a class="tu ref fn" href="#_ZL18getOffsetMUBUFLoadj" title='getOffsetMUBUFLoad' data-use='c' data-ref="_ZL18getOffsetMUBUFLoadj" data-ref-filename="_ZL18getOffsetMUBUFLoadj">getOffsetMUBUFLoad</a>(<a class="local col5 ref" href="#135Opc" title='Opc' data-ref="135Opc" data-ref-filename="135Opc">Opc</a>);</td></tr>
<tr><th id="715">715</th><td>  <b>if</b> (<a class="local col6 ref" href="#136LoadStoreOp" title='LoadStoreOp' data-ref="136LoadStoreOp" data-ref-filename="136LoadStoreOp">LoadStoreOp</a> == -<var>1</var>)</td></tr>
<tr><th id="716">716</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="137Reg" title='Reg' data-type='const llvm::MachineOperand *' data-ref="137Reg" data-ref-filename="137Reg">Reg</dfn> = <a class="local col1 ref" href="#131TII" title='TII' data-ref="131TII" data-ref-filename="131TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#128MI" title='MI' data-ref="128MI" data-ref-filename="128MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vdata" title='llvm::AMDGPU::OpName::vdata' data-ref="llvm::AMDGPU::OpName::vdata" data-ref-filename="llvm..AMDGPU..OpName..vdata">vdata</a>);</td></tr>
<tr><th id="719">719</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL15spillVGPRtoAGPRRKN4llvm12GCNSubtargetENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijjb" title='spillVGPRtoAGPR' data-use='c' data-ref="_ZL15spillVGPRtoAGPRRKN4llvm12GCNSubtargetENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijjb" data-ref-filename="_ZL15spillVGPRtoAGPRRKN4llvm12GCNSubtargetENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijjb">spillVGPRtoAGPR</a>(<a class="local col6 ref" href="#126ST" title='ST' data-ref="126ST" data-ref-filename="126ST">ST</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#128MI" title='MI' data-ref="128MI" data-ref-filename="128MI">MI</a>, <a class="local col9 ref" href="#129Index" title='Index' data-ref="129Index" data-ref-filename="129Index">Index</a>, <var>0</var>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#137Reg" title='Reg' data-ref="137Reg" data-ref-filename="137Reg">Reg</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <b>false</b>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder8getInstrEv" title='llvm::MachineInstrBuilder::getInstr' data-ref="_ZNK4llvm19MachineInstrBuilder8getInstrEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilder8getInstrEv">getInstr</a>())</td></tr>
<tr><th id="720">720</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="138NewMI" title='NewMI' data-type='llvm::MachineInstrBuilder' data-ref="138NewMI" data-ref-filename="138NewMI">NewMI</dfn> =</td></tr>
<tr><th id="723">723</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col2 ref" href="#132MBB" title='MBB' data-ref="132MBB" data-ref-filename="132MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#128MI" title='MI' data-ref="128MI" data-ref-filename="128MI">MI</a>, <a class="local col3 ref" href="#133DL" title='DL' data-ref="133DL" data-ref-filename="133DL">DL</a>, <a class="local col1 ref" href="#131TII" title='TII' data-ref="131TII" data-ref-filename="131TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#136LoadStoreOp" title='LoadStoreOp' data-ref="136LoadStoreOp" data-ref-filename="136LoadStoreOp">LoadStoreOp</a>))</td></tr>
<tr><th id="724">724</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col7 ref" href="#137Reg" title='Reg' data-ref="137Reg" data-ref-filename="137Reg">Reg</a>)</td></tr>
<tr><th id="725">725</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col1 ref" href="#131TII" title='TII' data-ref="131TII" data-ref-filename="131TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#128MI" title='MI' data-ref="128MI" data-ref-filename="128MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::srsrc" title='llvm::AMDGPU::OpName::srsrc' data-ref="llvm::AMDGPU::OpName::srsrc" data-ref-filename="llvm..AMDGPU..OpName..srsrc">srsrc</a>))</td></tr>
<tr><th id="726">726</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col1 ref" href="#131TII" title='TII' data-ref="131TII" data-ref-filename="131TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#128MI" title='MI' data-ref="128MI" data-ref-filename="128MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::soffset" title='llvm::AMDGPU::OpName::soffset' data-ref="llvm::AMDGPU::OpName::soffset" data-ref-filename="llvm..AMDGPU..OpName..soffset">soffset</a>))</td></tr>
<tr><th id="727">727</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#130Offset" title='Offset' data-ref="130Offset" data-ref-filename="130Offset">Offset</a>)</td></tr>
<tr><th id="728">728</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// glc</i></td></tr>
<tr><th id="729">729</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// slc</i></td></tr>
<tr><th id="730">730</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// tfe</i></td></tr>
<tr><th id="731">731</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// dlc</i></td></tr>
<tr><th id="732">732</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// swz</i></td></tr>
<tr><th id="733">733</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#128MI" title='MI' data-ref="128MI" data-ref-filename="128MI">MI</a>);</td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="139VDataIn" title='VDataIn' data-type='const llvm::MachineOperand *' data-ref="139VDataIn" data-ref-filename="139VDataIn">VDataIn</dfn> = <a class="local col1 ref" href="#131TII" title='TII' data-ref="131TII" data-ref-filename="131TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#128MI" title='MI' data-ref="128MI" data-ref-filename="128MI">MI</a></span>,</td></tr>
<tr><th id="736">736</th><td>                                                       <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vdata_in" title='llvm::AMDGPU::OpName::vdata_in' data-ref="llvm::AMDGPU::OpName::vdata_in" data-ref-filename="llvm..AMDGPU..OpName..vdata_in">vdata_in</a>);</td></tr>
<tr><th id="737">737</th><td>  <b>if</b> (<a class="local col9 ref" href="#139VDataIn" title='VDataIn' data-ref="139VDataIn" data-ref-filename="139VDataIn">VDataIn</a>)</td></tr>
<tr><th id="738">738</th><td>    <a class="local col8 ref" href="#138NewMI" title='NewMI' data-ref="138NewMI" data-ref-filename="138NewMI">NewMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col9 ref" href="#139VDataIn" title='VDataIn' data-ref="139VDataIn" data-ref-filename="139VDataIn">VDataIn</a>);</td></tr>
<tr><th id="739">739</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="740">740</th><td>}</td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL25getFlatScratchSpillOpcodePKN4llvm11SIInstrInfoEjj" title='getFlatScratchSpillOpcode' data-type='unsigned int getFlatScratchSpillOpcode(const llvm::SIInstrInfo * TII, unsigned int LoadStoreOp, unsigned int EltSize)' data-ref="_ZL25getFlatScratchSpillOpcodePKN4llvm11SIInstrInfoEjj" data-ref-filename="_ZL25getFlatScratchSpillOpcodePKN4llvm11SIInstrInfoEjj">getFlatScratchSpillOpcode</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col0 decl" id="140TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="140TII" data-ref-filename="140TII">TII</dfn>,</td></tr>
<tr><th id="743">743</th><td>                                          <em>unsigned</em> <dfn class="local col1 decl" id="141LoadStoreOp" title='LoadStoreOp' data-type='unsigned int' data-ref="141LoadStoreOp" data-ref-filename="141LoadStoreOp">LoadStoreOp</dfn>,</td></tr>
<tr><th id="744">744</th><td>                                          <em>unsigned</em> <dfn class="local col2 decl" id="142EltSize" title='EltSize' data-type='unsigned int' data-ref="142EltSize" data-ref-filename="142EltSize">EltSize</dfn>) {</td></tr>
<tr><th id="745">745</th><td>  <em>bool</em> <dfn class="local col3 decl" id="143IsStore" title='IsStore' data-type='bool' data-ref="143IsStore" data-ref-filename="143IsStore">IsStore</dfn> = <a class="local col0 ref" href="#140TII" title='TII' data-ref="140TII" data-ref-filename="140TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#141LoadStoreOp" title='LoadStoreOp' data-ref="141LoadStoreOp" data-ref-filename="141LoadStoreOp">LoadStoreOp</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc8mayStoreEv" title='llvm::MCInstrDesc::mayStore' data-ref="_ZNK4llvm11MCInstrDesc8mayStoreEv" data-ref-filename="_ZNK4llvm11MCInstrDesc8mayStoreEv">mayStore</a>();</td></tr>
<tr><th id="746">746</th><td>  <em>bool</em> <dfn class="local col4 decl" id="144UseST" title='UseST' data-type='bool' data-ref="144UseST" data-ref-filename="144UseST">UseST</dfn> =</td></tr>
<tr><th id="747">747</th><td>    <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col1 ref" href="#141LoadStoreOp" title='LoadStoreOp' data-ref="141LoadStoreOp" data-ref-filename="141LoadStoreOp">LoadStoreOp</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vaddr" title='llvm::AMDGPU::OpName::vaddr' data-ref="llvm::AMDGPU::OpName::vaddr" data-ref-filename="llvm..AMDGPU..OpName..vaddr">vaddr</a>) &lt; <var>0</var> &amp;&amp;</td></tr>
<tr><th id="748">748</th><td>    <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col1 ref" href="#141LoadStoreOp" title='LoadStoreOp' data-ref="141LoadStoreOp" data-ref-filename="141LoadStoreOp">LoadStoreOp</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::saddr" title='llvm::AMDGPU::OpName::saddr' data-ref="llvm::AMDGPU::OpName::saddr" data-ref-filename="llvm..AMDGPU..OpName..saddr">saddr</a>) &lt; <var>0</var>;</td></tr>
<tr><th id="749">749</th><td></td></tr>
<tr><th id="750">750</th><td>  <b>switch</b> (<a class="local col2 ref" href="#142EltSize" title='EltSize' data-ref="142EltSize" data-ref-filename="142EltSize">EltSize</a>) {</td></tr>
<tr><th id="751">751</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="752">752</th><td>    <a class="local col1 ref" href="#141LoadStoreOp" title='LoadStoreOp' data-ref="141LoadStoreOp" data-ref-filename="141LoadStoreOp">LoadStoreOp</a> = <a class="local col3 ref" href="#143IsStore" title='IsStore' data-ref="143IsStore" data-ref-filename="143IsStore">IsStore</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SCRATCH_STORE_DWORD_SADDR" title='llvm::AMDGPU::SCRATCH_STORE_DWORD_SADDR' data-ref="llvm::AMDGPU::SCRATCH_STORE_DWORD_SADDR" data-ref-filename="llvm..AMDGPU..SCRATCH_STORE_DWORD_SADDR">SCRATCH_STORE_DWORD_SADDR</a></td></tr>
<tr><th id="753">753</th><td>                          : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SCRATCH_LOAD_DWORD_SADDR" title='llvm::AMDGPU::SCRATCH_LOAD_DWORD_SADDR' data-ref="llvm::AMDGPU::SCRATCH_LOAD_DWORD_SADDR" data-ref-filename="llvm..AMDGPU..SCRATCH_LOAD_DWORD_SADDR">SCRATCH_LOAD_DWORD_SADDR</a>;</td></tr>
<tr><th id="754">754</th><td>    <b>break</b>;</td></tr>
<tr><th id="755">755</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="756">756</th><td>    <a class="local col1 ref" href="#141LoadStoreOp" title='LoadStoreOp' data-ref="141LoadStoreOp" data-ref-filename="141LoadStoreOp">LoadStoreOp</a> = <a class="local col3 ref" href="#143IsStore" title='IsStore' data-ref="143IsStore" data-ref-filename="143IsStore">IsStore</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SCRATCH_STORE_DWORDX2_SADDR" title='llvm::AMDGPU::SCRATCH_STORE_DWORDX2_SADDR' data-ref="llvm::AMDGPU::SCRATCH_STORE_DWORDX2_SADDR" data-ref-filename="llvm..AMDGPU..SCRATCH_STORE_DWORDX2_SADDR">SCRATCH_STORE_DWORDX2_SADDR</a></td></tr>
<tr><th id="757">757</th><td>                          : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SCRATCH_LOAD_DWORDX2_SADDR" title='llvm::AMDGPU::SCRATCH_LOAD_DWORDX2_SADDR' data-ref="llvm::AMDGPU::SCRATCH_LOAD_DWORDX2_SADDR" data-ref-filename="llvm..AMDGPU..SCRATCH_LOAD_DWORDX2_SADDR">SCRATCH_LOAD_DWORDX2_SADDR</a>;</td></tr>
<tr><th id="758">758</th><td>    <b>break</b>;</td></tr>
<tr><th id="759">759</th><td>  <b>case</b> <var>12</var>:</td></tr>
<tr><th id="760">760</th><td>    <a class="local col1 ref" href="#141LoadStoreOp" title='LoadStoreOp' data-ref="141LoadStoreOp" data-ref-filename="141LoadStoreOp">LoadStoreOp</a> = <a class="local col3 ref" href="#143IsStore" title='IsStore' data-ref="143IsStore" data-ref-filename="143IsStore">IsStore</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SCRATCH_STORE_DWORDX3_SADDR" title='llvm::AMDGPU::SCRATCH_STORE_DWORDX3_SADDR' data-ref="llvm::AMDGPU::SCRATCH_STORE_DWORDX3_SADDR" data-ref-filename="llvm..AMDGPU..SCRATCH_STORE_DWORDX3_SADDR">SCRATCH_STORE_DWORDX3_SADDR</a></td></tr>
<tr><th id="761">761</th><td>                          : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SCRATCH_LOAD_DWORDX3_SADDR" title='llvm::AMDGPU::SCRATCH_LOAD_DWORDX3_SADDR' data-ref="llvm::AMDGPU::SCRATCH_LOAD_DWORDX3_SADDR" data-ref-filename="llvm..AMDGPU..SCRATCH_LOAD_DWORDX3_SADDR">SCRATCH_LOAD_DWORDX3_SADDR</a>;</td></tr>
<tr><th id="762">762</th><td>    <b>break</b>;</td></tr>
<tr><th id="763">763</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="764">764</th><td>    <a class="local col1 ref" href="#141LoadStoreOp" title='LoadStoreOp' data-ref="141LoadStoreOp" data-ref-filename="141LoadStoreOp">LoadStoreOp</a> = <a class="local col3 ref" href="#143IsStore" title='IsStore' data-ref="143IsStore" data-ref-filename="143IsStore">IsStore</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SCRATCH_STORE_DWORDX4_SADDR" title='llvm::AMDGPU::SCRATCH_STORE_DWORDX4_SADDR' data-ref="llvm::AMDGPU::SCRATCH_STORE_DWORDX4_SADDR" data-ref-filename="llvm..AMDGPU..SCRATCH_STORE_DWORDX4_SADDR">SCRATCH_STORE_DWORDX4_SADDR</a></td></tr>
<tr><th id="765">765</th><td>                          : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SCRATCH_LOAD_DWORDX4_SADDR" title='llvm::AMDGPU::SCRATCH_LOAD_DWORDX4_SADDR' data-ref="llvm::AMDGPU::SCRATCH_LOAD_DWORDX4_SADDR" data-ref-filename="llvm..AMDGPU..SCRATCH_LOAD_DWORDX4_SADDR">SCRATCH_LOAD_DWORDX4_SADDR</a>;</td></tr>
<tr><th id="766">766</th><td>    <b>break</b>;</td></tr>
<tr><th id="767">767</th><td>  <b>default</b>:</td></tr>
<tr><th id="768">768</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected spill load/store size!"</q>);</td></tr>
<tr><th id="769">769</th><td>  }</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td>  <b>if</b> (<a class="local col4 ref" href="#144UseST" title='UseST' data-ref="144UseST" data-ref-filename="144UseST">UseST</a>)</td></tr>
<tr><th id="772">772</th><td>    <a class="local col1 ref" href="#141LoadStoreOp" title='LoadStoreOp' data-ref="141LoadStoreOp" data-ref-filename="141LoadStoreOp">LoadStoreOp</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU26getFlatScratchInstSTfromSSEt" title='llvm::AMDGPU::getFlatScratchInstSTfromSS' data-ref="_ZN4llvm6AMDGPU26getFlatScratchInstSTfromSSEt" data-ref-filename="_ZN4llvm6AMDGPU26getFlatScratchInstSTfromSSEt">getFlatScratchInstSTfromSS</a>(<a class="local col1 ref" href="#141LoadStoreOp" title='LoadStoreOp' data-ref="141LoadStoreOp" data-ref-filename="141LoadStoreOp">LoadStoreOp</a>);</td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td>  <b>return</b> <a class="local col1 ref" href="#141LoadStoreOp" title='LoadStoreOp' data-ref="141LoadStoreOp" data-ref-filename="141LoadStoreOp">LoadStoreOp</a>;</td></tr>
<tr><th id="775">775</th><td>}</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td><em>void</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928" title='llvm::SIRegisterInfo::buildSpillLoadStore' data-ref="_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928" data-ref-filename="_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928">buildSpillLoadStore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="145MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="145MI" data-ref-filename="145MI">MI</dfn>,</td></tr>
<tr><th id="778">778</th><td>                                         <em>unsigned</em> <dfn class="local col6 decl" id="146LoadStoreOp" title='LoadStoreOp' data-type='unsigned int' data-ref="146LoadStoreOp" data-ref-filename="146LoadStoreOp">LoadStoreOp</dfn>,</td></tr>
<tr><th id="779">779</th><td>                                         <em>int</em> <dfn class="local col7 decl" id="147Index" title='Index' data-type='int' data-ref="147Index" data-ref-filename="147Index">Index</dfn>,</td></tr>
<tr><th id="780">780</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="148ValueReg" title='ValueReg' data-type='llvm::Register' data-ref="148ValueReg" data-ref-filename="148ValueReg">ValueReg</dfn>,</td></tr>
<tr><th id="781">781</th><td>                                         <em>bool</em> <dfn class="local col9 decl" id="149IsKill" title='IsKill' data-type='bool' data-ref="149IsKill" data-ref-filename="149IsKill">IsKill</dfn>,</td></tr>
<tr><th id="782">782</th><td>                                         <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col0 decl" id="150ScratchOffsetReg" title='ScratchOffsetReg' data-type='llvm::MCRegister' data-ref="150ScratchOffsetReg" data-ref-filename="150ScratchOffsetReg">ScratchOffsetReg</dfn>,</td></tr>
<tr><th id="783">783</th><td>                                         <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="151InstOffset" title='InstOffset' data-type='int64_t' data-ref="151InstOffset" data-ref-filename="151InstOffset">InstOffset</dfn>,</td></tr>
<tr><th id="784">784</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col2 decl" id="152MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="152MMO" data-ref-filename="152MMO">MMO</dfn>,</td></tr>
<tr><th id="785">785</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col3 decl" id="153RS" title='RS' data-type='llvm::RegScavenger *' data-ref="153RS" data-ref-filename="153RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="786">786</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="154MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="154MBB" data-ref-filename="154MBB">MBB</dfn> = <a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="787">787</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col5 decl" id="155MF" title='MF' data-type='llvm::MachineFunction *' data-ref="155MF" data-ref-filename="155MF">MF</dfn> = <a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="788">788</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col6 decl" id="156TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="156TII" data-ref-filename="156TII">TII</dfn> = <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="789">789</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col7 decl" id="157MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="157MFI" data-ref-filename="157MFI">MFI</dfn> = <a class="local col5 ref" href="#155MF" title='MF' data-ref="155MF" data-ref-filename="155MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="790">790</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col8 decl" id="158FuncInfo" title='FuncInfo' data-type='const llvm::SIMachineFunctionInfo *' data-ref="158FuncInfo" data-ref-filename="158FuncInfo">FuncInfo</dfn> = <a class="local col5 ref" href="#155MF" title='MF' data-ref="155MF" data-ref-filename="155MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="791">791</th><td></td></tr>
<tr><th id="792">792</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> *<dfn class="local col9 decl" id="159Desc" title='Desc' data-type='const llvm::MCInstrDesc *' data-ref="159Desc" data-ref-filename="159Desc">Desc</dfn> = &amp;<a class="local col6 ref" href="#156TII" title='TII' data-ref="156TII" data-ref-filename="156TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#146LoadStoreOp" title='LoadStoreOp' data-ref="146LoadStoreOp" data-ref-filename="146LoadStoreOp">LoadStoreOp</a>);</td></tr>
<tr><th id="793">793</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="160DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="160DL" data-ref-filename="160DL">DL</dfn> = <a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="794">794</th><td>  <em>bool</em> <dfn class="local col1 decl" id="161IsStore" title='IsStore' data-type='bool' data-ref="161IsStore" data-ref-filename="161IsStore">IsStore</dfn> = <a class="local col9 ref" href="#159Desc" title='Desc' data-ref="159Desc" data-ref-filename="159Desc">Desc</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc8mayStoreEv" title='llvm::MCInstrDesc::mayStore' data-ref="_ZNK4llvm11MCInstrDesc8mayStoreEv" data-ref-filename="_ZNK4llvm11MCInstrDesc8mayStoreEv">mayStore</a>();</td></tr>
<tr><th id="795">795</th><td>  <em>bool</em> <dfn class="local col2 decl" id="162IsFlat" title='IsFlat' data-type='bool' data-ref="162IsFlat" data-ref-filename="162IsFlat">IsFlat</dfn> = <a class="local col6 ref" href="#156TII" title='TII' data-ref="156TII" data-ref-filename="156TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo13isFLATScratchEt" title='llvm::SIInstrInfo::isFLATScratch' data-ref="_ZNK4llvm11SIInstrInfo13isFLATScratchEt" data-ref-filename="_ZNK4llvm11SIInstrInfo13isFLATScratchEt">isFLATScratch</a>(<a class="local col6 ref" href="#146LoadStoreOp" title='LoadStoreOp' data-ref="146LoadStoreOp" data-ref-filename="146LoadStoreOp">LoadStoreOp</a>);</td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td>  <em>bool</em> <dfn class="local col3 decl" id="163Scavenged" title='Scavenged' data-type='bool' data-ref="163Scavenged" data-ref-filename="163Scavenged">Scavenged</dfn> = <b>false</b>;</td></tr>
<tr><th id="798">798</th><td>  <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col4 decl" id="164SOffset" title='SOffset' data-type='llvm::MCRegister' data-ref="164SOffset" data-ref-filename="164SOffset">SOffset</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col0 ref" href="#150ScratchOffsetReg" title='ScratchOffsetReg' data-ref="150ScratchOffsetReg" data-ref-filename="150ScratchOffsetReg">ScratchOffsetReg</a>;</td></tr>
<tr><th id="799">799</th><td></td></tr>
<tr><th id="800">800</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="165RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="165RC" data-ref-filename="165RC">RC</dfn> = <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::getRegClassForReg' data-ref="_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE">getRegClassForReg</a>(<a class="local col5 ref" href="#155MF" title='MF' data-ref="155MF" data-ref-filename="155MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#148ValueReg" title='ValueReg' data-ref="148ValueReg" data-ref-filename="148ValueReg">ValueReg</a>);</td></tr>
<tr><th id="801">801</th><td>  <em>const</em> <em>bool</em> <dfn class="local col6 decl" id="166IsAGPR" title='IsAGPR' data-type='const bool' data-ref="166IsAGPR" data-ref-filename="166IsAGPR">IsAGPR</dfn> = <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasAGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE">hasAGPRs</a>(<a class="local col5 ref" href="#165RC" title='RC' data-ref="165RC" data-ref-filename="165RC">RC</a>);</td></tr>
<tr><th id="802">802</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="167RegWidth" title='RegWidth' data-type='const unsigned int' data-ref="167RegWidth" data-ref-filename="167RegWidth">RegWidth</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU14getRegBitWidthEj" title='llvm::AMDGPU::getRegBitWidth' data-ref="_ZN4llvm6AMDGPU14getRegBitWidthEj" data-ref-filename="_ZN4llvm6AMDGPU14getRegBitWidthEj">getRegBitWidth</a>(<a class="local col5 ref" href="#165RC" title='RC' data-ref="165RC" data-ref-filename="165RC">RC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) / <var>8</var>;</td></tr>
<tr><th id="803">803</th><td></td></tr>
<tr><th id="804">804</th><td>  <i>// Always use 4 byte operations for AGPRs because we need to scavenge</i></td></tr>
<tr><th id="805">805</th><td><i>  // a temporary VGPR.</i></td></tr>
<tr><th id="806">806</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="168EltSize" title='EltSize' data-type='unsigned int' data-ref="168EltSize" data-ref-filename="168EltSize">EltSize</dfn> = (<a class="local col2 ref" href="#162IsFlat" title='IsFlat' data-ref="162IsFlat" data-ref-filename="162IsFlat">IsFlat</a> &amp;&amp; !<a class="local col6 ref" href="#166IsAGPR" title='IsAGPR' data-ref="166IsAGPR" data-ref-filename="166IsAGPR">IsAGPR</a>) ? <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col7 ref" href="#167RegWidth" title='RegWidth' data-ref="167RegWidth" data-ref-filename="167RegWidth">RegWidth</a>, <var>16u</var>) : <var>4u</var>;</td></tr>
<tr><th id="807">807</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="169NumSubRegs" title='NumSubRegs' data-type='unsigned int' data-ref="169NumSubRegs" data-ref-filename="169NumSubRegs">NumSubRegs</dfn> = <a class="local col7 ref" href="#167RegWidth" title='RegWidth' data-ref="167RegWidth" data-ref-filename="167RegWidth">RegWidth</a> / <a class="local col8 ref" href="#168EltSize" title='EltSize' data-ref="168EltSize" data-ref-filename="168EltSize">EltSize</a>;</td></tr>
<tr><th id="808">808</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="170Size" title='Size' data-type='unsigned int' data-ref="170Size" data-ref-filename="170Size">Size</dfn> = <a class="local col9 ref" href="#169NumSubRegs" title='NumSubRegs' data-ref="169NumSubRegs" data-ref-filename="169NumSubRegs">NumSubRegs</a> * <a class="local col8 ref" href="#168EltSize" title='EltSize' data-ref="168EltSize" data-ref-filename="168EltSize">EltSize</a>;</td></tr>
<tr><th id="809">809</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="171RemSize" title='RemSize' data-type='unsigned int' data-ref="171RemSize" data-ref-filename="171RemSize">RemSize</dfn> = <a class="local col7 ref" href="#167RegWidth" title='RegWidth' data-ref="167RegWidth" data-ref-filename="167RegWidth">RegWidth</a> - <a class="local col0 ref" href="#170Size" title='Size' data-ref="170Size" data-ref-filename="170Size">Size</a>;</td></tr>
<tr><th id="810">810</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="172NumRemSubRegs" title='NumRemSubRegs' data-type='unsigned int' data-ref="172NumRemSubRegs" data-ref-filename="172NumRemSubRegs">NumRemSubRegs</dfn> = <a class="local col1 ref" href="#171RemSize" title='RemSize' data-ref="171RemSize" data-ref-filename="171RemSize">RemSize</a> ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="811">811</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="173Offset" title='Offset' data-type='int64_t' data-ref="173Offset" data-ref-filename="173Offset">Offset</dfn> = <a class="local col1 ref" href="#151InstOffset" title='InstOffset' data-ref="151InstOffset" data-ref-filename="151InstOffset">InstOffset</a> + <a class="local col7 ref" href="#157MFI" title='MFI' data-ref="157MFI" data-ref-filename="157MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col7 ref" href="#147Index" title='Index' data-ref="147Index" data-ref-filename="147Index">Index</a>);</td></tr>
<tr><th id="812">812</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="174MaxOffset" title='MaxOffset' data-type='int64_t' data-ref="174MaxOffset" data-ref-filename="174MaxOffset">MaxOffset</dfn> = <a class="local col3 ref" href="#173Offset" title='Offset' data-ref="173Offset" data-ref-filename="173Offset">Offset</a> + <a class="local col0 ref" href="#170Size" title='Size' data-ref="170Size" data-ref-filename="170Size">Size</a> + <a class="local col1 ref" href="#171RemSize" title='RemSize' data-ref="171RemSize" data-ref-filename="171RemSize">RemSize</a> - <a class="local col8 ref" href="#168EltSize" title='EltSize' data-ref="168EltSize" data-ref-filename="168EltSize">EltSize</a>;</td></tr>
<tr><th id="813">813</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="175ScratchOffsetRegDelta" title='ScratchOffsetRegDelta' data-type='int64_t' data-ref="175ScratchOffsetRegDelta" data-ref-filename="175ScratchOffsetRegDelta">ScratchOffsetRegDelta</dfn> = <var>0</var>;</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td>  <b>if</b> (<a class="local col2 ref" href="#162IsFlat" title='IsFlat' data-ref="162IsFlat" data-ref-filename="162IsFlat">IsFlat</a> &amp;&amp; <a class="local col8 ref" href="#168EltSize" title='EltSize' data-ref="168EltSize" data-ref-filename="168EltSize">EltSize</a> &gt; <var>4</var>) {</td></tr>
<tr><th id="816">816</th><td>    <a class="local col6 ref" href="#146LoadStoreOp" title='LoadStoreOp' data-ref="146LoadStoreOp" data-ref-filename="146LoadStoreOp">LoadStoreOp</a> = <a class="tu ref fn" href="#_ZL25getFlatScratchSpillOpcodePKN4llvm11SIInstrInfoEjj" title='getFlatScratchSpillOpcode' data-use='c' data-ref="_ZL25getFlatScratchSpillOpcodePKN4llvm11SIInstrInfoEjj" data-ref-filename="_ZL25getFlatScratchSpillOpcodePKN4llvm11SIInstrInfoEjj">getFlatScratchSpillOpcode</a>(<a class="local col6 ref" href="#156TII" title='TII' data-ref="156TII" data-ref-filename="156TII">TII</a>, <a class="local col6 ref" href="#146LoadStoreOp" title='LoadStoreOp' data-ref="146LoadStoreOp" data-ref-filename="146LoadStoreOp">LoadStoreOp</a>, <a class="local col8 ref" href="#168EltSize" title='EltSize' data-ref="168EltSize" data-ref-filename="168EltSize">EltSize</a>);</td></tr>
<tr><th id="817">817</th><td>    <a class="local col9 ref" href="#159Desc" title='Desc' data-ref="159Desc" data-ref-filename="159Desc">Desc</a> = &amp;<a class="local col6 ref" href="#156TII" title='TII' data-ref="156TII" data-ref-filename="156TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#146LoadStoreOp" title='LoadStoreOp' data-ref="146LoadStoreOp" data-ref-filename="146LoadStoreOp">LoadStoreOp</a>);</td></tr>
<tr><th id="818">818</th><td>  }</td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td>  <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col6 decl" id="176Alignment" title='Alignment' data-type='llvm::Align' data-ref="176Alignment" data-ref-filename="176Alignment">Alignment</dfn> = <a class="local col7 ref" href="#157MFI" title='MFI' data-ref="157MFI" data-ref-filename="157MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" title='llvm::MachineFrameInfo::getObjectAlign' data-ref="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi">getObjectAlign</a>(<a class="local col7 ref" href="#147Index" title='Index' data-ref="147Index" data-ref-filename="147Index">Index</a>);</td></tr>
<tr><th id="821">821</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a> &amp;<dfn class="local col7 decl" id="177BasePtrInfo" title='BasePtrInfo' data-type='const llvm::MachinePointerInfo &amp;' data-ref="177BasePtrInfo" data-ref-filename="177BasePtrInfo">BasePtrInfo</dfn> = <a class="local col2 ref" href="#152MMO" title='MMO' data-ref="152MMO" data-ref-filename="152MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand14getPointerInfoEv" title='llvm::MachineMemOperand::getPointerInfo' data-ref="_ZNK4llvm17MachineMemOperand14getPointerInfoEv" data-ref-filename="_ZNK4llvm17MachineMemOperand14getPointerInfoEv">getPointerInfo</a>();</td></tr>
<tr><th id="822">822</th><td></td></tr>
<tr><th id="823">823</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((IsFlat || ((Offset % EltSize) == <var>0</var>)) &amp;&amp;</td></tr>
<tr><th id="824">824</th><td>         <q>"unexpected VGPR spill offset"</q>);</td></tr>
<tr><th id="825">825</th><td></td></tr>
<tr><th id="826">826</th><td>  <em>bool</em> <dfn class="local col8 decl" id="178IsOffsetLegal" title='IsOffsetLegal' data-type='bool' data-ref="178IsOffsetLegal" data-ref-filename="178IsOffsetLegal">IsOffsetLegal</dfn> = <a class="local col2 ref" href="#162IsFlat" title='IsFlat' data-ref="162IsFlat" data-ref-filename="162IsFlat">IsFlat</a></td></tr>
<tr><th id="827">827</th><td>      ? <a class="local col6 ref" href="#156TII" title='TII' data-ref="156TII" data-ref-filename="156TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb" title='llvm::SIInstrInfo::isLegalFLATOffset' data-ref="_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb" data-ref-filename="_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb">isLegalFLATOffset</a>(<a class="local col4 ref" href="#174MaxOffset" title='MaxOffset' data-ref="174MaxOffset" data-ref-filename="174MaxOffset">MaxOffset</a>, <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::PRIVATE_ADDRESS" title='llvm::AMDGPUAS::PRIVATE_ADDRESS' data-ref="llvm::AMDGPUAS::PRIVATE_ADDRESS" data-ref-filename="llvm..AMDGPUAS..PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>, <b>true</b>)</td></tr>
<tr><th id="828">828</th><td>      : <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj" title='llvm::SIInstrInfo::isLegalMUBUFImmOffset' data-ref="_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj" data-ref-filename="_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj">isLegalMUBUFImmOffset</a>(<a class="local col4 ref" href="#174MaxOffset" title='MaxOffset' data-ref="174MaxOffset" data-ref-filename="174MaxOffset">MaxOffset</a>);</td></tr>
<tr><th id="829">829</th><td>  <b>if</b> (!<a class="local col8 ref" href="#178IsOffsetLegal" title='IsOffsetLegal' data-ref="178IsOffsetLegal" data-ref-filename="178IsOffsetLegal">IsOffsetLegal</a> || (<a class="local col2 ref" href="#162IsFlat" title='IsFlat' data-ref="162IsFlat" data-ref-filename="162IsFlat">IsFlat</a> &amp;&amp; !<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col4 ref" href="#164SOffset" title='SOffset' data-ref="164SOffset" data-ref-filename="164SOffset">SOffset</a> &amp;&amp; !<a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget20hasFlatScratchSTModeEv" title='llvm::GCNSubtarget::hasFlatScratchSTMode' data-ref="_ZNK4llvm12GCNSubtarget20hasFlatScratchSTModeEv" data-ref-filename="_ZNK4llvm12GCNSubtarget20hasFlatScratchSTModeEv">hasFlatScratchSTMode</a>())) {</td></tr>
<tr><th id="830">830</th><td>    <a class="local col4 ref" href="#164SOffset" title='SOffset' data-ref="164SOffset" data-ref-filename="164SOffset">SOffset</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a><a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej">(</a>);</td></tr>
<tr><th id="831">831</th><td></td></tr>
<tr><th id="832">832</th><td>    <i>// We currently only support spilling VGPRs to EltSize boundaries, meaning</i></td></tr>
<tr><th id="833">833</th><td><i>    // we can simplify the adjustment of Offset here to just scale with</i></td></tr>
<tr><th id="834">834</th><td><i>    // WavefrontSize.</i></td></tr>
<tr><th id="835">835</th><td>    <b>if</b> (!<a class="local col2 ref" href="#162IsFlat" title='IsFlat' data-ref="162IsFlat" data-ref-filename="162IsFlat">IsFlat</a>)</td></tr>
<tr><th id="836">836</th><td>      <a class="local col3 ref" href="#173Offset" title='Offset' data-ref="173Offset" data-ref-filename="173Offset">Offset</a> *= <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" title='llvm::AMDGPUSubtarget::getWavefrontSize' data-ref="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv">getWavefrontSize</a>();</td></tr>
<tr><th id="837">837</th><td></td></tr>
<tr><th id="838">838</th><td>    <i>// We don't have access to the register scavenger if this function is called</i></td></tr>
<tr><th id="839">839</th><td><i>    // during  PEI::scavengeFrameVirtualRegs().</i></td></tr>
<tr><th id="840">840</th><td>    <b>if</b> (<a class="local col3 ref" href="#153RS" title='RS' data-ref="153RS" data-ref-filename="153RS">RS</a>)</td></tr>
<tr><th id="841">841</th><td>      <a class="local col4 ref" href="#164SOffset" title='SOffset' data-ref="164SOffset" data-ref-filename="164SOffset">SOffset</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col3 ref" href="#153RS" title='RS' data-ref="153RS" data-ref-filename="153RS">RS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" title='llvm::RegScavenger::scavengeRegister' data-ref="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" data-ref-filename="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib">scavengeRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_32RegClass" title='llvm::AMDGPU::SGPR_32RegClass' data-ref="llvm::AMDGPU::SGPR_32RegClass" data-ref-filename="llvm..AMDGPU..SGPR_32RegClass">SGPR_32RegClass</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>, <var>0</var>, <b>false</b>);</td></tr>
<tr><th id="842">842</th><td></td></tr>
<tr><th id="843">843</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col4 ref" href="#164SOffset" title='SOffset' data-ref="164SOffset" data-ref-filename="164SOffset">SOffset</a>) {</td></tr>
<tr><th id="844">844</th><td>      <i>// There are no free SGPRs, and since we are in the process of spilling</i></td></tr>
<tr><th id="845">845</th><td><i>      // VGPRs too.  Since we need a VGPR in order to spill SGPRs (this is true</i></td></tr>
<tr><th id="846">846</th><td><i>      // on SI/CI and on VI it is true until we implement spilling using scalar</i></td></tr>
<tr><th id="847">847</th><td><i>      // stores), we have no way to free up an SGPR.  Our solution here is to</i></td></tr>
<tr><th id="848">848</th><td><i>      // add the offset directly to the ScratchOffset or StackPtrOffset</i></td></tr>
<tr><th id="849">849</th><td><i>      // register, and then subtract the offset after the spill to return the</i></td></tr>
<tr><th id="850">850</th><td><i>      // register to it's original value.</i></td></tr>
<tr><th id="851">851</th><td>      <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col0 ref" href="#150ScratchOffsetReg" title='ScratchOffsetReg' data-ref="150ScratchOffsetReg" data-ref-filename="150ScratchOffsetReg">ScratchOffsetReg</a>)</td></tr>
<tr><th id="852">852</th><td>        <a class="local col0 ref" href="#150ScratchOffsetReg" title='ScratchOffsetReg' data-ref="150ScratchOffsetReg" data-ref-filename="150ScratchOffsetReg">ScratchOffsetReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col8 ref" href="#158FuncInfo" title='FuncInfo' data-ref="158FuncInfo" data-ref-filename="158FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" title='llvm::SIMachineFunctionInfo::getStackPtrOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv">getStackPtrOffsetReg</a>();</td></tr>
<tr><th id="853">853</th><td>      <a class="local col4 ref" href="#164SOffset" title='SOffset' data-ref="164SOffset" data-ref-filename="164SOffset">SOffset</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSERKS0_" data-ref-filename="_ZN4llvm10MCRegisteraSERKS0_">=</a> <a class="local col0 ref" href="#150ScratchOffsetReg" title='ScratchOffsetReg' data-ref="150ScratchOffsetReg" data-ref-filename="150ScratchOffsetReg">ScratchOffsetReg</a>;</td></tr>
<tr><th id="854">854</th><td>      <a class="local col5 ref" href="#175ScratchOffsetRegDelta" title='ScratchOffsetRegDelta' data-ref="175ScratchOffsetRegDelta" data-ref-filename="175ScratchOffsetRegDelta">ScratchOffsetRegDelta</a> = <a class="local col3 ref" href="#173Offset" title='Offset' data-ref="173Offset" data-ref-filename="173Offset">Offset</a>;</td></tr>
<tr><th id="855">855</th><td>    } <b>else</b> {</td></tr>
<tr><th id="856">856</th><td>      <a class="local col3 ref" href="#163Scavenged" title='Scavenged' data-ref="163Scavenged" data-ref-filename="163Scavenged">Scavenged</a> = <b>true</b>;</td></tr>
<tr><th id="857">857</th><td>    }</td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col4 ref" href="#164SOffset" title='SOffset' data-ref="164SOffset" data-ref-filename="164SOffset">SOffset</a>)</td></tr>
<tr><th id="860">860</th><td>      <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"could not scavenge SGPR to spill in entry function"</q>);</td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td>    <b>if</b> (<a class="local col0 ref" href="#150ScratchOffsetReg" title='ScratchOffsetReg' data-ref="150ScratchOffsetReg" data-ref-filename="150ScratchOffsetReg">ScratchOffsetReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>) {</td></tr>
<tr><th id="863">863</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#154MBB" title='MBB' data-ref="154MBB" data-ref-filename="154MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>, <a class="local col0 ref" href="#160DL" title='DL' data-ref="160DL" data-ref-filename="160DL">DL</a>, <a class="local col6 ref" href="#156TII" title='TII' data-ref="156TII" data-ref-filename="156TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#164SOffset" title='SOffset' data-ref="164SOffset" data-ref-filename="164SOffset">SOffset</a>)</td></tr>
<tr><th id="864">864</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#173Offset" title='Offset' data-ref="173Offset" data-ref-filename="173Offset">Offset</a>);</td></tr>
<tr><th id="865">865</th><td>    } <b>else</b> {</td></tr>
<tr><th id="866">866</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#154MBB" title='MBB' data-ref="154MBB" data-ref-filename="154MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>, <a class="local col0 ref" href="#160DL" title='DL' data-ref="160DL" data-ref-filename="160DL">DL</a>, <a class="local col6 ref" href="#156TII" title='TII' data-ref="156TII" data-ref-filename="156TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADD_U32" title='llvm::AMDGPU::S_ADD_U32' data-ref="llvm::AMDGPU::S_ADD_U32" data-ref-filename="llvm..AMDGPU..S_ADD_U32">S_ADD_U32</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#164SOffset" title='SOffset' data-ref="164SOffset" data-ref-filename="164SOffset">SOffset</a>)</td></tr>
<tr><th id="867">867</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#150ScratchOffsetReg" title='ScratchOffsetReg' data-ref="150ScratchOffsetReg" data-ref-filename="150ScratchOffsetReg">ScratchOffsetReg</a>)</td></tr>
<tr><th id="868">868</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#173Offset" title='Offset' data-ref="173Offset" data-ref-filename="173Offset">Offset</a>);</td></tr>
<tr><th id="869">869</th><td>    }</td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td>    <a class="local col3 ref" href="#173Offset" title='Offset' data-ref="173Offset" data-ref-filename="173Offset">Offset</a> = <var>0</var>;</td></tr>
<tr><th id="872">872</th><td>  }</td></tr>
<tr><th id="873">873</th><td></td></tr>
<tr><th id="874">874</th><td>  <b>if</b> (<a class="local col2 ref" href="#162IsFlat" title='IsFlat' data-ref="162IsFlat" data-ref-filename="162IsFlat">IsFlat</a> &amp;&amp; <a class="local col4 ref" href="#164SOffset" title='SOffset' data-ref="164SOffset" data-ref-filename="164SOffset">SOffset</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>) {</td></tr>
<tr><th id="875">875</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(AMDGPU::getNamedOperandIdx(LoadStoreOp, AMDGPU::OpName::vaddr) &lt; <var>0</var></td></tr>
<tr><th id="876">876</th><td>           &amp;&amp; <q>"Unexpected vaddr for flat scratch with a FI operand"</q>);</td></tr>
<tr><th id="877">877</th><td></td></tr>
<tr><th id="878">878</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ST.hasFlatScratchSTMode());</td></tr>
<tr><th id="879">879</th><td>    <a class="local col6 ref" href="#146LoadStoreOp" title='LoadStoreOp' data-ref="146LoadStoreOp" data-ref-filename="146LoadStoreOp">LoadStoreOp</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU26getFlatScratchInstSTfromSSEt" title='llvm::AMDGPU::getFlatScratchInstSTfromSS' data-ref="_ZN4llvm6AMDGPU26getFlatScratchInstSTfromSSEt" data-ref-filename="_ZN4llvm6AMDGPU26getFlatScratchInstSTfromSSEt">getFlatScratchInstSTfromSS</a>(<a class="local col6 ref" href="#146LoadStoreOp" title='LoadStoreOp' data-ref="146LoadStoreOp" data-ref-filename="146LoadStoreOp">LoadStoreOp</a>);</td></tr>
<tr><th id="880">880</th><td>    <a class="local col9 ref" href="#159Desc" title='Desc' data-ref="159Desc" data-ref-filename="159Desc">Desc</a> = &amp;<a class="local col6 ref" href="#156TII" title='TII' data-ref="156TII" data-ref-filename="156TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#146LoadStoreOp" title='LoadStoreOp' data-ref="146LoadStoreOp" data-ref-filename="146LoadStoreOp">LoadStoreOp</a>);</td></tr>
<tr><th id="881">881</th><td>  }</td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col9 decl" id="179TmpReg" title='TmpReg' data-type='llvm::Register' data-ref="179TmpReg" data-ref-filename="179TmpReg">TmpReg</dfn>;</td></tr>
<tr><th id="884">884</th><td></td></tr>
<tr><th id="885">885</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="180i" title='i' data-type='unsigned int' data-ref="180i" data-ref-filename="180i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="181e" title='e' data-type='unsigned int' data-ref="181e" data-ref-filename="181e">e</dfn> = <a class="local col9 ref" href="#169NumSubRegs" title='NumSubRegs' data-ref="169NumSubRegs" data-ref-filename="169NumSubRegs">NumSubRegs</a> + <a class="local col2 ref" href="#172NumRemSubRegs" title='NumRemSubRegs' data-ref="172NumRemSubRegs" data-ref-filename="172NumRemSubRegs">NumRemSubRegs</a>, <dfn class="local col2 decl" id="182RegOffset" title='RegOffset' data-type='unsigned int' data-ref="182RegOffset" data-ref-filename="182RegOffset">RegOffset</dfn> = <var>0</var>; <a class="local col0 ref" href="#180i" title='i' data-ref="180i" data-ref-filename="180i">i</a> != <a class="local col1 ref" href="#181e" title='e' data-ref="181e" data-ref-filename="181e">e</a>;</td></tr>
<tr><th id="886">886</th><td>       ++<a class="local col0 ref" href="#180i" title='i' data-ref="180i" data-ref-filename="180i">i</a>, <a class="local col2 ref" href="#182RegOffset" title='RegOffset' data-ref="182RegOffset" data-ref-filename="182RegOffset">RegOffset</a> += <a class="local col8 ref" href="#168EltSize" title='EltSize' data-ref="168EltSize" data-ref-filename="168EltSize">EltSize</a>) {</td></tr>
<tr><th id="887">887</th><td>    <b>if</b> (<a class="local col0 ref" href="#180i" title='i' data-ref="180i" data-ref-filename="180i">i</a> == <a class="local col9 ref" href="#169NumSubRegs" title='NumSubRegs' data-ref="169NumSubRegs" data-ref-filename="169NumSubRegs">NumSubRegs</a>) {</td></tr>
<tr><th id="888">888</th><td>      <a class="local col8 ref" href="#168EltSize" title='EltSize' data-ref="168EltSize" data-ref-filename="168EltSize">EltSize</a> = <a class="local col1 ref" href="#171RemSize" title='RemSize' data-ref="171RemSize" data-ref-filename="171RemSize">RemSize</a>;</td></tr>
<tr><th id="889">889</th><td>      <a class="local col6 ref" href="#146LoadStoreOp" title='LoadStoreOp' data-ref="146LoadStoreOp" data-ref-filename="146LoadStoreOp">LoadStoreOp</a> = <a class="tu ref fn" href="#_ZL25getFlatScratchSpillOpcodePKN4llvm11SIInstrInfoEjj" title='getFlatScratchSpillOpcode' data-use='c' data-ref="_ZL25getFlatScratchSpillOpcodePKN4llvm11SIInstrInfoEjj" data-ref-filename="_ZL25getFlatScratchSpillOpcodePKN4llvm11SIInstrInfoEjj">getFlatScratchSpillOpcode</a>(<a class="local col6 ref" href="#156TII" title='TII' data-ref="156TII" data-ref-filename="156TII">TII</a>, <a class="local col6 ref" href="#146LoadStoreOp" title='LoadStoreOp' data-ref="146LoadStoreOp" data-ref-filename="146LoadStoreOp">LoadStoreOp</a>, <a class="local col8 ref" href="#168EltSize" title='EltSize' data-ref="168EltSize" data-ref-filename="168EltSize">EltSize</a>);</td></tr>
<tr><th id="890">890</th><td>    }</td></tr>
<tr><th id="891">891</th><td>    <a class="local col9 ref" href="#159Desc" title='Desc' data-ref="159Desc" data-ref-filename="159Desc">Desc</a> = &amp;<a class="local col6 ref" href="#156TII" title='TII' data-ref="156TII" data-ref-filename="156TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#146LoadStoreOp" title='LoadStoreOp' data-ref="146LoadStoreOp" data-ref-filename="146LoadStoreOp">LoadStoreOp</a>);</td></tr>
<tr><th id="892">892</th><td></td></tr>
<tr><th id="893">893</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="183NumRegs" title='NumRegs' data-type='unsigned int' data-ref="183NumRegs" data-ref-filename="183NumRegs">NumRegs</dfn> = <a class="local col8 ref" href="#168EltSize" title='EltSize' data-ref="168EltSize" data-ref-filename="168EltSize">EltSize</a> / <var>4</var>;</td></tr>
<tr><th id="894">894</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="184SubReg" title='SubReg' data-type='llvm::Register' data-ref="184SubReg" data-ref-filename="184SubReg">SubReg</dfn> = <a class="local col1 ref" href="#181e" title='e' data-ref="181e" data-ref-filename="181e">e</a> == <var>1</var></td></tr>
<tr><th id="895">895</th><td>            ? <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#148ValueReg" title='ValueReg' data-ref="148ValueReg" data-ref-filename="148ValueReg">ValueReg</a></td></tr>
<tr><th id="896">896</th><td>            : <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE">(</a><a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col8 ref" href="#148ValueReg" title='ValueReg' data-ref="148ValueReg" data-ref-filename="148ValueReg">ValueReg</a>,</td></tr>
<tr><th id="897">897</th><td>                                 <a class="member fn" href="#_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj" title='llvm::SIRegisterInfo::getSubRegFromChannel' data-ref="_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj" data-ref-filename="_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj">getSubRegFromChannel</a>(<a class="local col2 ref" href="#182RegOffset" title='RegOffset' data-ref="182RegOffset" data-ref-filename="182RegOffset">RegOffset</a> / <var>4</var>, <a class="local col3 ref" href="#183NumRegs" title='NumRegs' data-ref="183NumRegs" data-ref-filename="183NumRegs">NumRegs</a>)));</td></tr>
<tr><th id="898">898</th><td></td></tr>
<tr><th id="899">899</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="185SOffsetRegState" title='SOffsetRegState' data-type='unsigned int' data-ref="185SOffsetRegState" data-ref-filename="185SOffsetRegState">SOffsetRegState</dfn> = <var>0</var>;</td></tr>
<tr><th id="900">900</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="186SrcDstRegState" title='SrcDstRegState' data-type='unsigned int' data-ref="186SrcDstRegState" data-ref-filename="186SrcDstRegState">SrcDstRegState</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm14getDefRegStateEb" title='llvm::getDefRegState' data-ref="_ZN4llvm14getDefRegStateEb" data-ref-filename="_ZN4llvm14getDefRegStateEb">getDefRegState</a>(!<a class="local col1 ref" href="#161IsStore" title='IsStore' data-ref="161IsStore" data-ref-filename="161IsStore">IsStore</a>);</td></tr>
<tr><th id="901">901</th><td>    <b>if</b> (<a class="local col0 ref" href="#180i" title='i' data-ref="180i" data-ref-filename="180i">i</a> + <var>1</var> == <a class="local col1 ref" href="#181e" title='e' data-ref="181e" data-ref-filename="181e">e</a>) {</td></tr>
<tr><th id="902">902</th><td>      <a class="local col5 ref" href="#185SOffsetRegState" title='SOffsetRegState' data-ref="185SOffsetRegState" data-ref-filename="185SOffsetRegState">SOffsetRegState</a> |= <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col3 ref" href="#163Scavenged" title='Scavenged' data-ref="163Scavenged" data-ref-filename="163Scavenged">Scavenged</a>);</td></tr>
<tr><th id="903">903</th><td>      <i>// The last implicit use carries the "Kill" flag.</i></td></tr>
<tr><th id="904">904</th><td>      <a class="local col6 ref" href="#186SrcDstRegState" title='SrcDstRegState' data-ref="186SrcDstRegState" data-ref-filename="186SrcDstRegState">SrcDstRegState</a> |= <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col9 ref" href="#149IsKill" title='IsKill' data-ref="149IsKill" data-ref-filename="149IsKill">IsKill</a>);</td></tr>
<tr><th id="905">905</th><td>    }</td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td>    <i>// Make sure the whole register is defined if there are undef components by</i></td></tr>
<tr><th id="908">908</th><td><i>    // adding an implicit def of the super-reg on the first instruction.</i></td></tr>
<tr><th id="909">909</th><td>    <em>bool</em> <dfn class="local col7 decl" id="187NeedSuperRegDef" title='NeedSuperRegDef' data-type='bool' data-ref="187NeedSuperRegDef" data-ref-filename="187NeedSuperRegDef">NeedSuperRegDef</dfn> = <a class="local col1 ref" href="#181e" title='e' data-ref="181e" data-ref-filename="181e">e</a> &gt; <var>1</var> &amp;&amp; <a class="local col1 ref" href="#161IsStore" title='IsStore' data-ref="161IsStore" data-ref-filename="161IsStore">IsStore</a> &amp;&amp; <a class="local col0 ref" href="#180i" title='i' data-ref="180i" data-ref-filename="180i">i</a> == <var>0</var>;</td></tr>
<tr><th id="910">910</th><td>    <em>bool</em> <dfn class="local col8 decl" id="188NeedSuperRegImpOperand" title='NeedSuperRegImpOperand' data-type='bool' data-ref="188NeedSuperRegImpOperand" data-ref-filename="188NeedSuperRegImpOperand">NeedSuperRegImpOperand</dfn> = <a class="local col1 ref" href="#181e" title='e' data-ref="181e" data-ref-filename="181e">e</a> &gt; <var>1</var>;</td></tr>
<tr><th id="911">911</th><td></td></tr>
<tr><th id="912">912</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="189Lane" title='Lane' data-type='unsigned int' data-ref="189Lane" data-ref-filename="189Lane">Lane</dfn> = <a class="local col2 ref" href="#182RegOffset" title='RegOffset' data-ref="182RegOffset" data-ref-filename="182RegOffset">RegOffset</a> / <var>4</var>;</td></tr>
<tr><th id="913">913</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="190LaneE" title='LaneE' data-type='unsigned int' data-ref="190LaneE" data-ref-filename="190LaneE">LaneE</dfn> = (<a class="local col2 ref" href="#182RegOffset" title='RegOffset' data-ref="182RegOffset" data-ref-filename="182RegOffset">RegOffset</a> + <a class="local col8 ref" href="#168EltSize" title='EltSize' data-ref="168EltSize" data-ref-filename="168EltSize">EltSize</a>) / <var>4</var>;</td></tr>
<tr><th id="914">914</th><td>    <b>for</b> ( ; <a class="local col9 ref" href="#189Lane" title='Lane' data-ref="189Lane" data-ref-filename="189Lane">Lane</a> != <a class="local col0 ref" href="#190LaneE" title='LaneE' data-ref="190LaneE" data-ref-filename="190LaneE">LaneE</a>; ++<a class="local col9 ref" href="#189Lane" title='Lane' data-ref="189Lane" data-ref-filename="189Lane">Lane</a>) {</td></tr>
<tr><th id="915">915</th><td>      <em>bool</em> <dfn class="local col1 decl" id="191IsSubReg" title='IsSubReg' data-type='bool' data-ref="191IsSubReg" data-ref-filename="191IsSubReg">IsSubReg</dfn> = <a class="local col1 ref" href="#181e" title='e' data-ref="181e" data-ref-filename="181e">e</a> &gt; <var>1</var> || <a class="local col8 ref" href="#168EltSize" title='EltSize' data-ref="168EltSize" data-ref-filename="168EltSize">EltSize</a> &gt; <var>4</var>;</td></tr>
<tr><th id="916">916</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="192Sub" title='Sub' data-type='llvm::Register' data-ref="192Sub" data-ref-filename="192Sub">Sub</dfn> = <a class="local col1 ref" href="#191IsSubReg" title='IsSubReg' data-ref="191IsSubReg" data-ref-filename="191IsSubReg">IsSubReg</a></td></tr>
<tr><th id="917">917</th><td>             ? <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE">(</a><a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col8 ref" href="#148ValueReg" title='ValueReg' data-ref="148ValueReg" data-ref-filename="148ValueReg">ValueReg</a>, <a class="member fn" href="#_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj" title='llvm::SIRegisterInfo::getSubRegFromChannel' data-ref="_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj" data-ref-filename="_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj">getSubRegFromChannel</a>(<a class="local col9 ref" href="#189Lane" title='Lane' data-ref="189Lane" data-ref-filename="189Lane">Lane</a>)))</td></tr>
<tr><th id="918">918</th><td>             : <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#148ValueReg" title='ValueReg' data-ref="148ValueReg" data-ref-filename="148ValueReg">ValueReg</a>;</td></tr>
<tr><th id="919">919</th><td>      <em>auto</em> <dfn class="local col3 decl" id="193MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="193MIB" data-ref-filename="193MIB">MIB</dfn> = <a class="tu ref fn" href="#_ZL15spillVGPRtoAGPRRKN4llvm12GCNSubtargetENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijjb" title='spillVGPRtoAGPR' data-use='c' data-ref="_ZL15spillVGPRtoAGPRRKN4llvm12GCNSubtargetENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijjb" data-ref-filename="_ZL15spillVGPRtoAGPRRKN4llvm12GCNSubtargetENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijjb">spillVGPRtoAGPR</a>(<a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>, <a class="local col7 ref" href="#147Index" title='Index' data-ref="147Index" data-ref-filename="147Index">Index</a>, <a class="local col9 ref" href="#189Lane" title='Lane' data-ref="189Lane" data-ref-filename="189Lane">Lane</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#192Sub" title='Sub' data-ref="192Sub" data-ref-filename="192Sub">Sub</a>, <a class="local col9 ref" href="#149IsKill" title='IsKill' data-ref="149IsKill" data-ref-filename="149IsKill">IsKill</a>);</td></tr>
<tr><th id="920">920</th><td>      <b>if</b> (!<a class="local col3 ref" href="#193MIB" title='MIB' data-ref="193MIB" data-ref-filename="193MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder8getInstrEv" title='llvm::MachineInstrBuilder::getInstr' data-ref="_ZNK4llvm19MachineInstrBuilder8getInstrEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilder8getInstrEv">getInstr</a>())</td></tr>
<tr><th id="921">921</th><td>        <b>break</b>;</td></tr>
<tr><th id="922">922</th><td>      <b>if</b> (<a class="local col7 ref" href="#187NeedSuperRegDef" title='NeedSuperRegDef' data-ref="187NeedSuperRegDef" data-ref-filename="187NeedSuperRegDef">NeedSuperRegDef</a> || (<a class="local col1 ref" href="#191IsSubReg" title='IsSubReg' data-ref="191IsSubReg" data-ref-filename="191IsSubReg">IsSubReg</a> &amp;&amp; <a class="local col1 ref" href="#161IsStore" title='IsStore' data-ref="161IsStore" data-ref-filename="161IsStore">IsStore</a> &amp;&amp; <a class="local col9 ref" href="#189Lane" title='Lane' data-ref="189Lane" data-ref-filename="189Lane">Lane</a> == <var>0</var>)) {</td></tr>
<tr><th id="923">923</th><td>        <a class="local col3 ref" href="#193MIB" title='MIB' data-ref="193MIB" data-ref-filename="193MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#148ValueReg" title='ValueReg' data-ref="148ValueReg" data-ref-filename="148ValueReg">ValueReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="924">924</th><td>        <a class="local col7 ref" href="#187NeedSuperRegDef" title='NeedSuperRegDef' data-ref="187NeedSuperRegDef" data-ref-filename="187NeedSuperRegDef">NeedSuperRegDef</a> = <b>false</b>;</td></tr>
<tr><th id="925">925</th><td>      }</td></tr>
<tr><th id="926">926</th><td>      <b>if</b> (<a class="local col1 ref" href="#191IsSubReg" title='IsSubReg' data-ref="191IsSubReg" data-ref-filename="191IsSubReg">IsSubReg</a> || <a class="local col8 ref" href="#188NeedSuperRegImpOperand" title='NeedSuperRegImpOperand' data-ref="188NeedSuperRegImpOperand" data-ref-filename="188NeedSuperRegImpOperand">NeedSuperRegImpOperand</a>) {</td></tr>
<tr><th id="927">927</th><td>        <a class="local col8 ref" href="#188NeedSuperRegImpOperand" title='NeedSuperRegImpOperand' data-ref="188NeedSuperRegImpOperand" data-ref-filename="188NeedSuperRegImpOperand">NeedSuperRegImpOperand</a> = <b>true</b>;</td></tr>
<tr><th id="928">928</th><td>        <em>unsigned</em> <dfn class="local col4 decl" id="194State" title='State' data-type='unsigned int' data-ref="194State" data-ref-filename="194State">State</dfn> = <a class="local col6 ref" href="#186SrcDstRegState" title='SrcDstRegState' data-ref="186SrcDstRegState" data-ref-filename="186SrcDstRegState">SrcDstRegState</a>;</td></tr>
<tr><th id="929">929</th><td>        <b>if</b> (<a class="local col9 ref" href="#189Lane" title='Lane' data-ref="189Lane" data-ref-filename="189Lane">Lane</a> + <var>1</var> != <a class="local col0 ref" href="#190LaneE" title='LaneE' data-ref="190LaneE" data-ref-filename="190LaneE">LaneE</a>)</td></tr>
<tr><th id="930">930</th><td>          <a class="local col4 ref" href="#194State" title='State' data-ref="194State" data-ref-filename="194State">State</a> &amp;= ~<span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>;</td></tr>
<tr><th id="931">931</th><td>        <a class="local col3 ref" href="#193MIB" title='MIB' data-ref="193MIB" data-ref-filename="193MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#148ValueReg" title='ValueReg' data-ref="148ValueReg" data-ref-filename="148ValueReg">ValueReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a> | <a class="local col4 ref" href="#194State" title='State' data-ref="194State" data-ref-filename="194State">State</a>);</td></tr>
<tr><th id="932">932</th><td>      }</td></tr>
<tr><th id="933">933</th><td>    }</td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td>    <b>if</b> (<a class="local col9 ref" href="#189Lane" title='Lane' data-ref="189Lane" data-ref-filename="189Lane">Lane</a> == <a class="local col0 ref" href="#190LaneE" title='LaneE' data-ref="190LaneE" data-ref-filename="190LaneE">LaneE</a>) <i>// Fully spilled into AGPRs.</i></td></tr>
<tr><th id="936">936</th><td>      <b>continue</b>;</td></tr>
<tr><th id="937">937</th><td></td></tr>
<tr><th id="938">938</th><td>    <i>// Offset in bytes from the beginning of the ValueReg to its portion we</i></td></tr>
<tr><th id="939">939</th><td><i>    // still need to spill. It may differ from RegOffset if a portion of</i></td></tr>
<tr><th id="940">940</th><td><i>    // current SubReg has been already spilled into AGPRs by the loop above.</i></td></tr>
<tr><th id="941">941</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="195RemRegOffset" title='RemRegOffset' data-type='unsigned int' data-ref="195RemRegOffset" data-ref-filename="195RemRegOffset">RemRegOffset</dfn> = <a class="local col9 ref" href="#189Lane" title='Lane' data-ref="189Lane" data-ref-filename="189Lane">Lane</a> * <var>4</var>;</td></tr>
<tr><th id="942">942</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="196RemEltSize" title='RemEltSize' data-type='unsigned int' data-ref="196RemEltSize" data-ref-filename="196RemEltSize">RemEltSize</dfn> = <a class="local col8 ref" href="#168EltSize" title='EltSize' data-ref="168EltSize" data-ref-filename="168EltSize">EltSize</a> - (<a class="local col5 ref" href="#195RemRegOffset" title='RemRegOffset' data-ref="195RemRegOffset" data-ref-filename="195RemRegOffset">RemRegOffset</a> - <a class="local col2 ref" href="#182RegOffset" title='RegOffset' data-ref="182RegOffset" data-ref-filename="182RegOffset">RegOffset</a>);</td></tr>
<tr><th id="943">943</th><td>    <b>if</b> (<a class="local col6 ref" href="#196RemEltSize" title='RemEltSize' data-ref="196RemEltSize" data-ref-filename="196RemEltSize">RemEltSize</a> != <a class="local col8 ref" href="#168EltSize" title='EltSize' data-ref="168EltSize" data-ref-filename="168EltSize">EltSize</a>) { <i>// Partially spilled to AGPRs</i></td></tr>
<tr><th id="944">944</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(IsFlat &amp;&amp; EltSize &gt; <var>4</var>);</td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="197NumRegs" title='NumRegs' data-type='unsigned int' data-ref="197NumRegs" data-ref-filename="197NumRegs">NumRegs</dfn> = <a class="local col6 ref" href="#196RemEltSize" title='RemEltSize' data-ref="196RemEltSize" data-ref-filename="196RemEltSize">RemEltSize</a> / <var>4</var>;</td></tr>
<tr><th id="947">947</th><td>      <a class="local col4 ref" href="#184SubReg" title='SubReg' data-ref="184SubReg" data-ref-filename="184SubReg">SubReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE">(</a><a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col8 ref" href="#148ValueReg" title='ValueReg' data-ref="148ValueReg" data-ref-filename="148ValueReg">ValueReg</a>,</td></tr>
<tr><th id="948">948</th><td>                        <a class="member fn" href="#_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj" title='llvm::SIRegisterInfo::getSubRegFromChannel' data-ref="_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj" data-ref-filename="_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj">getSubRegFromChannel</a>(<a class="local col5 ref" href="#195RemRegOffset" title='RemRegOffset' data-ref="195RemRegOffset" data-ref-filename="195RemRegOffset">RemRegOffset</a> / <var>4</var>, <a class="local col7 ref" href="#197NumRegs" title='NumRegs' data-ref="197NumRegs" data-ref-filename="197NumRegs">NumRegs</a>)));</td></tr>
<tr><th id="949">949</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="198Opc" title='Opc' data-type='unsigned int' data-ref="198Opc" data-ref-filename="198Opc">Opc</dfn> = <a class="tu ref fn" href="#_ZL25getFlatScratchSpillOpcodePKN4llvm11SIInstrInfoEjj" title='getFlatScratchSpillOpcode' data-use='c' data-ref="_ZL25getFlatScratchSpillOpcodePKN4llvm11SIInstrInfoEjj" data-ref-filename="_ZL25getFlatScratchSpillOpcodePKN4llvm11SIInstrInfoEjj">getFlatScratchSpillOpcode</a>(<a class="local col6 ref" href="#156TII" title='TII' data-ref="156TII" data-ref-filename="156TII">TII</a>, <a class="local col6 ref" href="#146LoadStoreOp" title='LoadStoreOp' data-ref="146LoadStoreOp" data-ref-filename="146LoadStoreOp">LoadStoreOp</a>, <a class="local col6 ref" href="#196RemEltSize" title='RemEltSize' data-ref="196RemEltSize" data-ref-filename="196RemEltSize">RemEltSize</a>);</td></tr>
<tr><th id="950">950</th><td>      <a class="local col9 ref" href="#159Desc" title='Desc' data-ref="159Desc" data-ref-filename="159Desc">Desc</a> = &amp;<a class="local col6 ref" href="#156TII" title='TII' data-ref="156TII" data-ref-filename="156TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#198Opc" title='Opc' data-ref="198Opc" data-ref-filename="198Opc">Opc</a>);</td></tr>
<tr><th id="951">951</th><td>    }</td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="199FinalReg" title='FinalReg' data-type='unsigned int' data-ref="199FinalReg" data-ref-filename="199FinalReg">FinalReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#184SubReg" title='SubReg' data-ref="184SubReg" data-ref-filename="184SubReg">SubReg</a>;</td></tr>
<tr><th id="954">954</th><td></td></tr>
<tr><th id="955">955</th><td>    <b>if</b> (<a class="local col6 ref" href="#166IsAGPR" title='IsAGPR' data-ref="166IsAGPR" data-ref-filename="166IsAGPR">IsAGPR</a>) {</td></tr>
<tr><th id="956">956</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(EltSize == <var>4</var>);</td></tr>
<tr><th id="957">957</th><td></td></tr>
<tr><th id="958">958</th><td>      <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#179TmpReg" title='TmpReg' data-ref="179TmpReg" data-ref-filename="179TmpReg">TmpReg</a>) {</td></tr>
<tr><th id="959">959</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RS &amp;&amp; <q>"Needs to have RegScavenger to spill an AGPR!"</q>);</td></tr>
<tr><th id="960">960</th><td>        <i>// FIXME: change to scavengeRegisterBackwards()</i></td></tr>
<tr><th id="961">961</th><td>        <a class="local col9 ref" href="#179TmpReg" title='TmpReg' data-ref="179TmpReg" data-ref-filename="179TmpReg">TmpReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col3 ref" href="#153RS" title='RS' data-ref="153RS" data-ref-filename="153RS">RS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" title='llvm::RegScavenger::scavengeRegister' data-ref="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" data-ref-filename="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib">scavengeRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>, <var>0</var>);</td></tr>
<tr><th id="962">962</th><td>        <a class="local col3 ref" href="#153RS" title='RS' data-ref="153RS" data-ref-filename="153RS">RS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE" title='llvm::RegScavenger::setRegUsed' data-ref="_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE">setRegUsed</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#179TmpReg" title='TmpReg' data-ref="179TmpReg" data-ref-filename="179TmpReg">TmpReg</a>);</td></tr>
<tr><th id="963">963</th><td>      }</td></tr>
<tr><th id="964">964</th><td>      <b>if</b> (<a class="local col1 ref" href="#161IsStore" title='IsStore' data-ref="161IsStore" data-ref-filename="161IsStore">IsStore</a>) {</td></tr>
<tr><th id="965">965</th><td>        <em>auto</em> <dfn class="local col0 decl" id="200AccRead" title='AccRead' data-type='llvm::MachineInstrBuilder' data-ref="200AccRead" data-ref-filename="200AccRead">AccRead</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#154MBB" title='MBB' data-ref="154MBB" data-ref-filename="154MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>, <a class="local col0 ref" href="#160DL" title='DL' data-ref="160DL" data-ref-filename="160DL">DL</a>,</td></tr>
<tr><th id="966">966</th><td>                              <a class="local col6 ref" href="#156TII" title='TII' data-ref="156TII" data-ref-filename="156TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ACCVGPR_READ_B32_e64" title='llvm::AMDGPU::V_ACCVGPR_READ_B32_e64' data-ref="llvm::AMDGPU::V_ACCVGPR_READ_B32_e64" data-ref-filename="llvm..AMDGPU..V_ACCVGPR_READ_B32_e64">V_ACCVGPR_READ_B32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#179TmpReg" title='TmpReg' data-ref="179TmpReg" data-ref-filename="179TmpReg">TmpReg</a>)</td></tr>
<tr><th id="967">967</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#184SubReg" title='SubReg' data-ref="184SubReg" data-ref-filename="184SubReg">SubReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col9 ref" href="#149IsKill" title='IsKill' data-ref="149IsKill" data-ref-filename="149IsKill">IsKill</a>));</td></tr>
<tr><th id="968">968</th><td>        <b>if</b> (<a class="local col7 ref" href="#187NeedSuperRegDef" title='NeedSuperRegDef' data-ref="187NeedSuperRegDef" data-ref-filename="187NeedSuperRegDef">NeedSuperRegDef</a>)</td></tr>
<tr><th id="969">969</th><td>          <a class="local col0 ref" href="#200AccRead" title='AccRead' data-ref="200AccRead" data-ref-filename="200AccRead">AccRead</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#148ValueReg" title='ValueReg' data-ref="148ValueReg" data-ref-filename="148ValueReg">ValueReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="970">970</th><td>        <a class="local col0 ref" href="#200AccRead" title='AccRead' data-ref="200AccRead" data-ref-filename="200AccRead">AccRead</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17setAsmPrinterFlagEh" title='llvm::MachineInstr::setAsmPrinterFlag' data-ref="_ZN4llvm12MachineInstr17setAsmPrinterFlagEh" data-ref-filename="_ZN4llvm12MachineInstr17setAsmPrinterFlagEh">setAsmPrinterFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::ReloadReuse" title='llvm::MachineInstr::ReloadReuse' data-ref="llvm::MachineInstr::ReloadReuse" data-ref-filename="llvm..MachineInstr..ReloadReuse">ReloadReuse</a>);</td></tr>
<tr><th id="971">971</th><td>      }</td></tr>
<tr><th id="972">972</th><td>      <a class="local col4 ref" href="#184SubReg" title='SubReg' data-ref="184SubReg" data-ref-filename="184SubReg">SubReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col9 ref" href="#179TmpReg" title='TmpReg' data-ref="179TmpReg" data-ref-filename="179TmpReg">TmpReg</a>;</td></tr>
<tr><th id="973">973</th><td>    }</td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a> <dfn class="local col1 decl" id="201PInfo" title='PInfo' data-type='llvm::MachinePointerInfo' data-ref="201PInfo" data-ref-filename="201PInfo">PInfo</dfn> = <a class="local col7 ref" href="#177BasePtrInfo" title='BasePtrInfo' data-ref="177BasePtrInfo" data-ref-filename="177BasePtrInfo">BasePtrInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm18MachinePointerInfo13getWithOffsetEl" title='llvm::MachinePointerInfo::getWithOffset' data-ref="_ZNK4llvm18MachinePointerInfo13getWithOffsetEl" data-ref-filename="_ZNK4llvm18MachinePointerInfo13getWithOffsetEl">getWithOffset</a>(<a class="local col5 ref" href="#195RemRegOffset" title='RemRegOffset' data-ref="195RemRegOffset" data-ref-filename="195RemRegOffset">RemRegOffset</a>);</td></tr>
<tr><th id="976">976</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col2 decl" id="202NewMMO" title='NewMMO' data-type='llvm::MachineMemOperand *' data-ref="202NewMMO" data-ref-filename="202NewMMO">NewMMO</dfn> =</td></tr>
<tr><th id="977">977</th><td>        <a class="local col5 ref" href="#155MF" title='MF' data-ref="155MF" data-ref-filename="155MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#37" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_" data-ref-filename="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col1 ref" href="#201PInfo" title='PInfo' data-ref="201PInfo" data-ref-filename="201PInfo">PInfo</a>, <a class="local col2 ref" href="#152MMO" title='MMO' data-ref="152MMO" data-ref-filename="152MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getFlagsEv" title='llvm::MachineMemOperand::getFlags' data-ref="_ZNK4llvm17MachineMemOperand8getFlagsEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8getFlagsEv">getFlags</a>(), <a class="local col6 ref" href="#196RemEltSize" title='RemEltSize' data-ref="196RemEltSize" data-ref-filename="196RemEltSize">RemEltSize</a>,</td></tr>
<tr><th id="978">978</th><td>                                 <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm15commonAlignmentENS_5AlignEm" title='llvm::commonAlignment' data-ref="_ZN4llvm15commonAlignmentENS_5AlignEm" data-ref-filename="_ZN4llvm15commonAlignmentENS_5AlignEm">commonAlignment</a>(<a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col6 ref" href="#176Alignment" title='Alignment' data-ref="176Alignment" data-ref-filename="176Alignment">Alignment</a>, <a class="local col5 ref" href="#195RemRegOffset" title='RemRegOffset' data-ref="195RemRegOffset" data-ref-filename="195RemRegOffset">RemRegOffset</a>));</td></tr>
<tr><th id="979">979</th><td></td></tr>
<tr><th id="980">980</th><td>    <em>auto</em> <dfn class="local col3 decl" id="203MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="203MIB" data-ref-filename="203MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#154MBB" title='MBB' data-ref="154MBB" data-ref-filename="154MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>, <a class="local col0 ref" href="#160DL" title='DL' data-ref="160DL" data-ref-filename="160DL">DL</a>, *<a class="local col9 ref" href="#159Desc" title='Desc' data-ref="159Desc" data-ref-filename="159Desc">Desc</a>)</td></tr>
<tr><th id="981">981</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#184SubReg" title='SubReg' data-ref="184SubReg" data-ref-filename="184SubReg">SubReg</a>,</td></tr>
<tr><th id="982">982</th><td>                          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm14getDefRegStateEb" title='llvm::getDefRegState' data-ref="_ZN4llvm14getDefRegStateEb" data-ref-filename="_ZN4llvm14getDefRegStateEb">getDefRegState</a>(!<a class="local col1 ref" href="#161IsStore" title='IsStore' data-ref="161IsStore" data-ref-filename="161IsStore">IsStore</a>) | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col9 ref" href="#149IsKill" title='IsKill' data-ref="149IsKill" data-ref-filename="149IsKill">IsKill</a>));</td></tr>
<tr><th id="983">983</th><td>    <b>if</b> (!<a class="local col2 ref" href="#162IsFlat" title='IsFlat' data-ref="162IsFlat" data-ref-filename="162IsFlat">IsFlat</a>)</td></tr>
<tr><th id="984">984</th><td>      <a class="local col3 ref" href="#203MIB" title='MIB' data-ref="203MIB" data-ref-filename="203MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col8 ref" href="#158FuncInfo" title='FuncInfo' data-ref="158FuncInfo" data-ref-filename="158FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" title='llvm::SIMachineFunctionInfo::getScratchRSrcReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv">getScratchRSrcReg</a>());</td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td>    <b>if</b> (<a class="local col4 ref" href="#164SOffset" title='SOffset' data-ref="164SOffset" data-ref-filename="164SOffset">SOffset</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>) {</td></tr>
<tr><th id="987">987</th><td>      <b>if</b> (!<a class="local col2 ref" href="#162IsFlat" title='IsFlat' data-ref="162IsFlat" data-ref-filename="162IsFlat">IsFlat</a>)</td></tr>
<tr><th id="988">988</th><td>        <a class="local col3 ref" href="#203MIB" title='MIB' data-ref="203MIB" data-ref-filename="203MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="989">989</th><td>    } <b>else</b> {</td></tr>
<tr><th id="990">990</th><td>      <a class="local col3 ref" href="#203MIB" title='MIB' data-ref="203MIB" data-ref-filename="203MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#164SOffset" title='SOffset' data-ref="164SOffset" data-ref-filename="164SOffset">SOffset</a>, <a class="local col5 ref" href="#185SOffsetRegState" title='SOffsetRegState' data-ref="185SOffsetRegState" data-ref-filename="185SOffsetRegState">SOffsetRegState</a>);</td></tr>
<tr><th id="991">991</th><td>    }</td></tr>
<tr><th id="992">992</th><td>    <a class="local col3 ref" href="#203MIB" title='MIB' data-ref="203MIB" data-ref-filename="203MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#173Offset" title='Offset' data-ref="173Offset" data-ref-filename="173Offset">Offset</a> + <a class="local col5 ref" href="#195RemRegOffset" title='RemRegOffset' data-ref="195RemRegOffset" data-ref-filename="195RemRegOffset">RemRegOffset</a>)</td></tr>
<tr><th id="993">993</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// glc</i></td></tr>
<tr><th id="994">994</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// slc</i></td></tr>
<tr><th id="995">995</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); <i>// tfe for MUBUF or dlc for FLAT</i></td></tr>
<tr><th id="996">996</th><td>    <b>if</b> (!<a class="local col2 ref" href="#162IsFlat" title='IsFlat' data-ref="162IsFlat" data-ref-filename="162IsFlat">IsFlat</a>)</td></tr>
<tr><th id="997">997</th><td>      <a class="local col3 ref" href="#203MIB" title='MIB' data-ref="203MIB" data-ref-filename="203MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// dlc</i></td></tr>
<tr><th id="998">998</th><td>         .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); <i>// swz</i></td></tr>
<tr><th id="999">999</th><td>    <a class="local col3 ref" href="#203MIB" title='MIB' data-ref="203MIB" data-ref-filename="203MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col2 ref" href="#202NewMMO" title='NewMMO' data-ref="202NewMMO" data-ref-filename="202NewMMO">NewMMO</a>);</td></tr>
<tr><th id="1000">1000</th><td></td></tr>
<tr><th id="1001">1001</th><td>    <b>if</b> (!<a class="local col6 ref" href="#166IsAGPR" title='IsAGPR' data-ref="166IsAGPR" data-ref-filename="166IsAGPR">IsAGPR</a> &amp;&amp; <a class="local col7 ref" href="#187NeedSuperRegDef" title='NeedSuperRegDef' data-ref="187NeedSuperRegDef" data-ref-filename="187NeedSuperRegDef">NeedSuperRegDef</a>)</td></tr>
<tr><th id="1002">1002</th><td>      <a class="local col3 ref" href="#203MIB" title='MIB' data-ref="203MIB" data-ref-filename="203MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#148ValueReg" title='ValueReg' data-ref="148ValueReg" data-ref-filename="148ValueReg">ValueReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="1003">1003</th><td></td></tr>
<tr><th id="1004">1004</th><td>    <b>if</b> (!<a class="local col1 ref" href="#161IsStore" title='IsStore' data-ref="161IsStore" data-ref-filename="161IsStore">IsStore</a> &amp;&amp; <a class="local col9 ref" href="#179TmpReg" title='TmpReg' data-ref="179TmpReg" data-ref-filename="179TmpReg">TmpReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>) {</td></tr>
<tr><th id="1005">1005</th><td>      <a class="local col3 ref" href="#203MIB" title='MIB' data-ref="203MIB" data-ref-filename="203MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#154MBB" title='MBB' data-ref="154MBB" data-ref-filename="154MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>, <a class="local col0 ref" href="#160DL" title='DL' data-ref="160DL" data-ref-filename="160DL">DL</a>, <a class="local col6 ref" href="#156TII" title='TII' data-ref="156TII" data-ref-filename="156TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64" title='llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64' data-ref="llvm::AMDGPU::V_ACCVGPR_WRITE_B32_e64" data-ref-filename="llvm..AMDGPU..V_ACCVGPR_WRITE_B32_e64">V_ACCVGPR_WRITE_B32_e64</a>),</td></tr>
<tr><th id="1006">1006</th><td>                    <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#199FinalReg" title='FinalReg' data-ref="199FinalReg" data-ref-filename="199FinalReg">FinalReg</a>)</td></tr>
<tr><th id="1007">1007</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#179TmpReg" title='TmpReg' data-ref="179TmpReg" data-ref-filename="179TmpReg">TmpReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="1008">1008</th><td>      <a class="local col3 ref" href="#203MIB" title='MIB' data-ref="203MIB" data-ref-filename="203MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17setAsmPrinterFlagEh" title='llvm::MachineInstr::setAsmPrinterFlag' data-ref="_ZN4llvm12MachineInstr17setAsmPrinterFlagEh" data-ref-filename="_ZN4llvm12MachineInstr17setAsmPrinterFlagEh">setAsmPrinterFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::ReloadReuse" title='llvm::MachineInstr::ReloadReuse' data-ref="llvm::MachineInstr::ReloadReuse" data-ref-filename="llvm..MachineInstr..ReloadReuse">ReloadReuse</a>);</td></tr>
<tr><th id="1009">1009</th><td>    }</td></tr>
<tr><th id="1010">1010</th><td></td></tr>
<tr><th id="1011">1011</th><td>    <b>if</b> (<a class="local col8 ref" href="#188NeedSuperRegImpOperand" title='NeedSuperRegImpOperand' data-ref="188NeedSuperRegImpOperand" data-ref-filename="188NeedSuperRegImpOperand">NeedSuperRegImpOperand</a>)</td></tr>
<tr><th id="1012">1012</th><td>      <a class="local col3 ref" href="#203MIB" title='MIB' data-ref="203MIB" data-ref-filename="203MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#148ValueReg" title='ValueReg' data-ref="148ValueReg" data-ref-filename="148ValueReg">ValueReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a> | <a class="local col6 ref" href="#186SrcDstRegState" title='SrcDstRegState' data-ref="186SrcDstRegState" data-ref-filename="186SrcDstRegState">SrcDstRegState</a>);</td></tr>
<tr><th id="1013">1013</th><td>  }</td></tr>
<tr><th id="1014">1014</th><td></td></tr>
<tr><th id="1015">1015</th><td>  <b>if</b> (<a class="local col5 ref" href="#175ScratchOffsetRegDelta" title='ScratchOffsetRegDelta' data-ref="175ScratchOffsetRegDelta" data-ref-filename="175ScratchOffsetRegDelta">ScratchOffsetRegDelta</a> != <var>0</var>) {</td></tr>
<tr><th id="1016">1016</th><td>    <i>// Subtract the offset we added to the ScratchOffset register.</i></td></tr>
<tr><th id="1017">1017</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#154MBB" title='MBB' data-ref="154MBB" data-ref-filename="154MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>, <a class="local col0 ref" href="#160DL" title='DL' data-ref="160DL" data-ref-filename="160DL">DL</a>, <a class="local col6 ref" href="#156TII" title='TII' data-ref="156TII" data-ref-filename="156TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SUB_U32" title='llvm::AMDGPU::S_SUB_U32' data-ref="llvm::AMDGPU::S_SUB_U32" data-ref-filename="llvm..AMDGPU..S_SUB_U32">S_SUB_U32</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#164SOffset" title='SOffset' data-ref="164SOffset" data-ref-filename="164SOffset">SOffset</a>)</td></tr>
<tr><th id="1018">1018</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#164SOffset" title='SOffset' data-ref="164SOffset" data-ref-filename="164SOffset">SOffset</a>)</td></tr>
<tr><th id="1019">1019</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#175ScratchOffsetRegDelta" title='ScratchOffsetRegDelta' data-ref="175ScratchOffsetRegDelta" data-ref-filename="175ScratchOffsetRegDelta">ScratchOffsetRegDelta</a>);</td></tr>
<tr><th id="1020">1020</th><td>  }</td></tr>
<tr><th id="1021">1021</th><td>}</td></tr>
<tr><th id="1022">1022</th><td></td></tr>
<tr><th id="1023">1023</th><td><i>// Generate a VMEM access which loads or stores the VGPR containing an SGPR</i></td></tr>
<tr><th id="1024">1024</th><td><i>// spill such that all the lanes set in VGPRLanes are loaded or stored.</i></td></tr>
<tr><th id="1025">1025</th><td><i>// This generates exec mask manipulation and will use SGPRs available in MI</i></td></tr>
<tr><th id="1026">1026</th><td><i>// or VGPR lanes in the VGPR to save and restore the exec mask.</i></td></tr>
<tr><th id="1027">1027</th><td><em>void</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo23buildSGPRSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiijNS_8RegisterElPNS_12RegScavengerEb" title='llvm::SIRegisterInfo::buildSGPRSpillLoadStore' data-ref="_ZNK4llvm14SIRegisterInfo23buildSGPRSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiijNS_8RegisterElPNS_12RegScavengerEb" data-ref-filename="_ZNK4llvm14SIRegisterInfo23buildSGPRSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiijNS_8RegisterElPNS_12RegScavengerEb">buildSGPRSpillLoadStore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="204MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="204MI" data-ref-filename="204MI">MI</dfn>,</td></tr>
<tr><th id="1028">1028</th><td>                                             <em>int</em> <dfn class="local col5 decl" id="205Index" title='Index' data-type='int' data-ref="205Index" data-ref-filename="205Index">Index</dfn>, <em>int</em> <dfn class="local col6 decl" id="206Offset" title='Offset' data-type='int' data-ref="206Offset" data-ref-filename="206Offset">Offset</dfn>,</td></tr>
<tr><th id="1029">1029</th><td>                                             <em>unsigned</em> <dfn class="local col7 decl" id="207EltSize" title='EltSize' data-type='unsigned int' data-ref="207EltSize" data-ref-filename="207EltSize">EltSize</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="208VGPR" title='VGPR' data-type='llvm::Register' data-ref="208VGPR" data-ref-filename="208VGPR">VGPR</dfn>,</td></tr>
<tr><th id="1030">1030</th><td>                                             <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="209VGPRLanes" title='VGPRLanes' data-type='int64_t' data-ref="209VGPRLanes" data-ref-filename="209VGPRLanes">VGPRLanes</dfn>,</td></tr>
<tr><th id="1031">1031</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col0 decl" id="210RS" title='RS' data-type='llvm::RegScavenger *' data-ref="210RS" data-ref-filename="210RS">RS</dfn>,</td></tr>
<tr><th id="1032">1032</th><td>                                             <em>bool</em> <dfn class="local col1 decl" id="211IsLoad" title='IsLoad' data-type='bool' data-ref="211IsLoad" data-ref-filename="211IsLoad">IsLoad</dfn>) <em>const</em> {</td></tr>
<tr><th id="1033">1033</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="212MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="212MBB" data-ref-filename="212MBB">MBB</dfn> = <a class="local col4 ref" href="#204MI" title='MI' data-ref="204MI" data-ref-filename="204MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1034">1034</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col3 decl" id="213MF" title='MF' data-type='llvm::MachineFunction *' data-ref="213MF" data-ref-filename="213MF">MF</dfn> = <a class="local col2 ref" href="#212MBB" title='MBB' data-ref="212MBB" data-ref-filename="212MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1035">1035</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col4 decl" id="214MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="214MFI" data-ref-filename="214MFI">MFI</dfn> = <a class="local col3 ref" href="#213MF" title='MF' data-ref="213MF" data-ref-filename="213MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1036">1036</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col5 decl" id="215TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="215TII" data-ref-filename="215TII">TII</dfn> = <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1037">1037</th><td></td></tr>
<tr><th id="1038">1038</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="216SuperReg" title='SuperReg' data-type='llvm::Register' data-ref="216SuperReg" data-ref-filename="216SuperReg">SuperReg</dfn> = <a class="local col4 ref" href="#204MI" title='MI' data-ref="204MI" data-ref-filename="204MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1039">1039</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="217RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="217RC" data-ref-filename="217RC">RC</dfn> = <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE">getPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col6 ref" href="#216SuperReg" title='SuperReg' data-ref="216SuperReg" data-ref-filename="216SuperReg">SuperReg</a>);</td></tr>
<tr><th id="1040">1040</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a>&gt; <dfn class="local col8 decl" id="218SplitParts" title='SplitParts' data-type='ArrayRef&lt;int16_t&gt;' data-ref="218SplitParts" data-ref-filename="218SplitParts">SplitParts</dfn> = <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getRegSplitParts' data-ref="_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj">getRegSplitParts</a>(<a class="local col7 ref" href="#217RC" title='RC' data-ref="217RC" data-ref-filename="217RC">RC</a>, <a class="local col7 ref" href="#207EltSize" title='EltSize' data-ref="207EltSize" data-ref-filename="207EltSize">EltSize</a>);</td></tr>
<tr><th id="1041">1041</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="219NumSubRegs" title='NumSubRegs' data-type='unsigned int' data-ref="219NumSubRegs" data-ref-filename="219NumSubRegs">NumSubRegs</dfn> = <a class="local col8 ref" href="#218SplitParts" title='SplitParts' data-ref="218SplitParts" data-ref-filename="218SplitParts">SplitParts</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv" data-ref-filename="_ZNK4llvm8ArrayRef5emptyEv">empty</a>() ? <var>1</var> : <a class="local col8 ref" href="#218SplitParts" title='SplitParts' data-ref="218SplitParts" data-ref-filename="218SplitParts">SplitParts</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>();</td></tr>
<tr><th id="1042">1042</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="220FirstPart" title='FirstPart' data-type='unsigned int' data-ref="220FirstPart" data-ref-filename="220FirstPart">FirstPart</dfn> = <a class="local col6 ref" href="#206Offset" title='Offset' data-ref="206Offset" data-ref-filename="206Offset">Offset</a> * <var>32</var>;</td></tr>
<tr><th id="1043">1043</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="221ExecLane" title='ExecLane' data-type='unsigned int' data-ref="221ExecLane" data-ref-filename="221ExecLane">ExecLane</dfn> = <var>0</var>;</td></tr>
<tr><th id="1044">1044</th><td></td></tr>
<tr><th id="1045">1045</th><td>  <em>bool</em> <dfn class="local col2 decl" id="222IsKill" title='IsKill' data-type='bool' data-ref="222IsKill" data-ref-filename="222IsKill">IsKill</dfn> = <a class="local col4 ref" href="#204MI" title='MI' data-ref="204MI" data-ref-filename="204MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="1046">1046</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col3 decl" id="223DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="223DL" data-ref-filename="223DL">DL</dfn> = <a class="local col4 ref" href="#204MI" title='MI' data-ref="204MI" data-ref-filename="204MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1047">1047</th><td></td></tr>
<tr><th id="1048">1048</th><td>  <i>// Cannot handle load/store to EXEC</i></td></tr>
<tr><th id="1049">1049</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SuperReg != AMDGPU::EXEC_LO &amp;&amp; SuperReg != AMDGPU::EXEC_HI &amp;&amp;</td></tr>
<tr><th id="1050">1050</th><td>         SuperReg != AMDGPU::EXEC &amp;&amp; <q>"exec should never spill"</q>);</td></tr>
<tr><th id="1051">1051</th><td></td></tr>
<tr><th id="1052">1052</th><td>  <i>// On Wave32 only handle EXEC_LO.</i></td></tr>
<tr><th id="1053">1053</th><td><i>  // On Wave64 only update EXEC_HI if there is sufficent space for a copy.</i></td></tr>
<tr><th id="1054">1054</th><td>  <em>bool</em> <dfn class="local col4 decl" id="224OnlyExecLo" title='OnlyExecLo' data-type='bool' data-ref="224OnlyExecLo" data-ref-filename="224OnlyExecLo">OnlyExecLo</dfn> = <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::isWave32" title='llvm::SIRegisterInfo::isWave32' data-ref="llvm::SIRegisterInfo::isWave32" data-ref-filename="llvm..SIRegisterInfo..isWave32">isWave32</a> || <a class="local col9 ref" href="#219NumSubRegs" title='NumSubRegs' data-ref="219NumSubRegs" data-ref-filename="219NumSubRegs">NumSubRegs</a> == <var>1</var> || <a class="local col6 ref" href="#216SuperReg" title='SuperReg' data-ref="216SuperReg" data-ref-filename="216SuperReg">SuperReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_HI" title='llvm::AMDGPU::EXEC_HI' data-ref="llvm::AMDGPU::EXEC_HI" data-ref-filename="llvm..AMDGPU..EXEC_HI">EXEC_HI</a>;</td></tr>
<tr><th id="1055">1055</th><td></td></tr>
<tr><th id="1056">1056</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="225ExecMovOpc" title='ExecMovOpc' data-type='unsigned int' data-ref="225ExecMovOpc" data-ref-filename="225ExecMovOpc">ExecMovOpc</dfn> = <a class="local col4 ref" href="#224OnlyExecLo" title='OnlyExecLo' data-ref="224OnlyExecLo" data-ref-filename="224OnlyExecLo">OnlyExecLo</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a>;</td></tr>
<tr><th id="1057">1057</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="226ExecReg" title='ExecReg' data-type='llvm::Register' data-ref="226ExecReg" data-ref-filename="226ExecReg">ExecReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#224OnlyExecLo" title='OnlyExecLo' data-ref="224OnlyExecLo" data-ref-filename="224OnlyExecLo">OnlyExecLo</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_LO" title='llvm::AMDGPU::EXEC_LO' data-ref="llvm::AMDGPU::EXEC_LO" data-ref-filename="llvm..AMDGPU..EXEC_LO">EXEC_LO</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>;</td></tr>
<tr><th id="1058">1058</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col7 decl" id="227SavedExecReg" title='SavedExecReg' data-type='llvm::Register' data-ref="227SavedExecReg" data-ref-filename="227SavedExecReg">SavedExecReg</dfn>;</td></tr>
<tr><th id="1059">1059</th><td></td></tr>
<tr><th id="1060">1060</th><td>  <i>// Backup EXEC</i></td></tr>
<tr><th id="1061">1061</th><td>  <b>if</b> (<a class="local col4 ref" href="#224OnlyExecLo" title='OnlyExecLo' data-ref="224OnlyExecLo" data-ref-filename="224OnlyExecLo">OnlyExecLo</a>) {</td></tr>
<tr><th id="1062">1062</th><td>    <a class="local col7 ref" href="#227SavedExecReg" title='SavedExecReg' data-ref="227SavedExecReg" data-ref-filename="227SavedExecReg">SavedExecReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a></td></tr>
<tr><th id="1063">1063</th><td>        <a class="local col9 ref" href="#219NumSubRegs" title='NumSubRegs' data-ref="219NumSubRegs" data-ref-filename="219NumSubRegs">NumSubRegs</a> == <var>1</var></td></tr>
<tr><th id="1064">1064</th><td>            ? <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#216SuperReg" title='SuperReg' data-ref="216SuperReg" data-ref-filename="216SuperReg">SuperReg</a></td></tr>
<tr><th id="1065">1065</th><td>            : <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE">(</a><a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col6 ref" href="#216SuperReg" title='SuperReg' data-ref="216SuperReg" data-ref-filename="216SuperReg">SuperReg</a>, <a class="local col8 ref" href="#218SplitParts" title='SplitParts' data-ref="218SplitParts" data-ref-filename="218SplitParts">SplitParts</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col0 ref" href="#220FirstPart" title='FirstPart' data-ref="220FirstPart" data-ref-filename="220FirstPart">FirstPart</a> + <a class="local col1 ref" href="#221ExecLane" title='ExecLane' data-ref="221ExecLane" data-ref-filename="221ExecLane">ExecLane</a>]</a>));</td></tr>
<tr><th id="1066">1066</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1067">1067</th><td>    <i>// If src/dst is an odd size it is possible subreg0 is not aligned.</i></td></tr>
<tr><th id="1068">1068</th><td>    <b>for</b> (; <a class="local col1 ref" href="#221ExecLane" title='ExecLane' data-ref="221ExecLane" data-ref-filename="221ExecLane">ExecLane</a> &lt; (<a class="local col9 ref" href="#219NumSubRegs" title='NumSubRegs' data-ref="219NumSubRegs" data-ref-filename="219NumSubRegs">NumSubRegs</a> - <var>1</var>); ++<a class="local col1 ref" href="#221ExecLane" title='ExecLane' data-ref="221ExecLane" data-ref-filename="221ExecLane">ExecLane</a>) {</td></tr>
<tr><th id="1069">1069</th><td>      <a class="local col7 ref" href="#227SavedExecReg" title='SavedExecReg' data-ref="227SavedExecReg" data-ref-filename="227SavedExecReg">SavedExecReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(</td></tr>
<tr><th id="1070">1070</th><td>          <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col6 ref" href="#216SuperReg" title='SuperReg' data-ref="216SuperReg" data-ref-filename="216SuperReg">SuperReg</a>, <a class="local col8 ref" href="#218SplitParts" title='SplitParts' data-ref="218SplitParts" data-ref-filename="218SplitParts">SplitParts</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col0 ref" href="#220FirstPart" title='FirstPart' data-ref="220FirstPart" data-ref-filename="220FirstPart">FirstPart</a> + <a class="local col1 ref" href="#221ExecLane" title='ExecLane' data-ref="221ExecLane" data-ref-filename="221ExecLane">ExecLane</a>]</a>), <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>,</td></tr>
<tr><th id="1071">1071</th><td>          &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64_XEXECRegClass" title='llvm::AMDGPU::SReg_64_XEXECRegClass' data-ref="llvm::AMDGPU::SReg_64_XEXECRegClass" data-ref-filename="llvm..AMDGPU..SReg_64_XEXECRegClass">SReg_64_XEXECRegClass</a>);</td></tr>
<tr><th id="1072">1072</th><td>      <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#227SavedExecReg" title='SavedExecReg' data-ref="227SavedExecReg" data-ref-filename="227SavedExecReg">SavedExecReg</a>)</td></tr>
<tr><th id="1073">1073</th><td>        <b>break</b>;</td></tr>
<tr><th id="1074">1074</th><td>    }</td></tr>
<tr><th id="1075">1075</th><td>  }</td></tr>
<tr><th id="1076">1076</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SavedExecReg);</td></tr>
<tr><th id="1077">1077</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col2 ref" href="#212MBB" title='MBB' data-ref="212MBB" data-ref-filename="212MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#204MI" title='MI' data-ref="204MI" data-ref-filename="204MI">MI</a>, <a class="local col3 ref" href="#223DL" title='DL' data-ref="223DL" data-ref-filename="223DL">DL</a>, <a class="local col5 ref" href="#215TII" title='TII' data-ref="215TII" data-ref-filename="215TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#225ExecMovOpc" title='ExecMovOpc' data-ref="225ExecMovOpc" data-ref-filename="225ExecMovOpc">ExecMovOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#227SavedExecReg" title='SavedExecReg' data-ref="227SavedExecReg" data-ref-filename="227SavedExecReg">SavedExecReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#226ExecReg" title='ExecReg' data-ref="226ExecReg" data-ref-filename="226ExecReg">ExecReg</a>);</td></tr>
<tr><th id="1078">1078</th><td></td></tr>
<tr><th id="1079">1079</th><td>  <i>// Setup EXEC</i></td></tr>
<tr><th id="1080">1080</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col2 ref" href="#212MBB" title='MBB' data-ref="212MBB" data-ref-filename="212MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#204MI" title='MI' data-ref="204MI" data-ref-filename="204MI">MI</a>, <a class="local col3 ref" href="#223DL" title='DL' data-ref="223DL" data-ref-filename="223DL">DL</a>, <a class="local col5 ref" href="#215TII" title='TII' data-ref="215TII" data-ref-filename="215TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#225ExecMovOpc" title='ExecMovOpc' data-ref="225ExecMovOpc" data-ref-filename="225ExecMovOpc">ExecMovOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#226ExecReg" title='ExecReg' data-ref="226ExecReg" data-ref-filename="226ExecReg">ExecReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#209VGPRLanes" title='VGPRLanes' data-ref="209VGPRLanes" data-ref-filename="209VGPRLanes">VGPRLanes</a>);</td></tr>
<tr><th id="1081">1081</th><td></td></tr>
<tr><th id="1082">1082</th><td>  <i>// Load/store VGPR</i></td></tr>
<tr><th id="1083">1083</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col8 decl" id="228FrameInfo" title='FrameInfo' data-type='llvm::MachineFrameInfo &amp;' data-ref="228FrameInfo" data-ref-filename="228FrameInfo">FrameInfo</dfn> = <a class="local col3 ref" href="#213MF" title='MF' data-ref="213MF" data-ref-filename="213MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1084">1084</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(FrameInfo.getStackID(Index) != TargetStackID::SGPRSpill);</td></tr>
<tr><th id="1085">1085</th><td></td></tr>
<tr><th id="1086">1086</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="229FrameReg" title='FrameReg' data-type='llvm::Register' data-ref="229FrameReg" data-ref-filename="229FrameReg">FrameReg</dfn> = <a class="local col8 ref" href="#228FrameInfo" title='FrameInfo' data-ref="228FrameInfo" data-ref-filename="228FrameInfo">FrameInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi" title='llvm::MachineFrameInfo::isFixedObjectIndex' data-ref="_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi">isFixedObjectIndex</a>(<a class="local col5 ref" href="#205Index" title='Index' data-ref="205Index" data-ref-filename="205Index">Index</a>) &amp;&amp; <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::hasBasePointer' data-ref="_ZNK4llvm14SIRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</a>(*<a class="local col3 ref" href="#213MF" title='MF' data-ref="213MF" data-ref-filename="213MF">MF</a>)</td></tr>
<tr><th id="1087">1087</th><td>                          ? <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo15getBaseRegisterEv" title='llvm::SIRegisterInfo::getBaseRegister' data-ref="_ZNK4llvm14SIRegisterInfo15getBaseRegisterEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo15getBaseRegisterEv">getBaseRegister</a>()</td></tr>
<tr><th id="1088">1088</th><td>                          : <a class="virtual member fn" href="#_ZNK4llvm14SIRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm14SIRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</a>(*<a class="local col3 ref" href="#213MF" title='MF' data-ref="213MF" data-ref-filename="213MF">MF</a>);</td></tr>
<tr><th id="1089">1089</th><td></td></tr>
<tr><th id="1090">1090</th><td>  <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col0 decl" id="230Alignment" title='Alignment' data-type='llvm::Align' data-ref="230Alignment" data-ref-filename="230Alignment">Alignment</dfn> = <a class="local col8 ref" href="#228FrameInfo" title='FrameInfo' data-ref="228FrameInfo" data-ref-filename="228FrameInfo">FrameInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" title='llvm::MachineFrameInfo::getObjectAlign' data-ref="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi">getObjectAlign</a>(<a class="local col5 ref" href="#205Index" title='Index' data-ref="205Index" data-ref-filename="205Index">Index</a>);</td></tr>
<tr><th id="1091">1091</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a> <dfn class="local col1 decl" id="231PtrInfo" title='PtrInfo' data-type='llvm::MachinePointerInfo' data-ref="231PtrInfo" data-ref-filename="231PtrInfo">PtrInfo</dfn> =</td></tr>
<tr><th id="1092">1092</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" data-ref-filename="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'>*<a class="local col3 ref" href="#213MF" title='MF' data-ref="213MF" data-ref-filename="213MF">MF</a></span>, <a class="local col5 ref" href="#205Index" title='Index' data-ref="205Index" data-ref-filename="205Index">Index</a>);</td></tr>
<tr><th id="1093">1093</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col2 decl" id="232MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="232MMO" data-ref-filename="232MMO">MMO</dfn> = <a class="local col3 ref" href="#213MF" title='MF' data-ref="213MF" data-ref-filename="213MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(</td></tr>
<tr><th id="1094">1094</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#37" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_" data-ref-filename="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col1 ref" href="#231PtrInfo" title='PtrInfo' data-ref="231PtrInfo" data-ref-filename="231PtrInfo">PtrInfo</a>, <a class="local col1 ref" href="#211IsLoad" title='IsLoad' data-ref="211IsLoad" data-ref-filename="211IsLoad">IsLoad</a> ? <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOLoad" title='llvm::MachineMemOperand::MOLoad' data-ref="llvm::MachineMemOperand::MOLoad" data-ref-filename="llvm..MachineMemOperand..MOLoad">MOLoad</a> : <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOStore" title='llvm::MachineMemOperand::MOStore' data-ref="llvm::MachineMemOperand::MOStore" data-ref-filename="llvm..MachineMemOperand..MOStore">MOStore</a>,</td></tr>
<tr><th id="1095">1095</th><td>      <a class="local col7 ref" href="#207EltSize" title='EltSize' data-ref="207EltSize" data-ref-filename="207EltSize">EltSize</a>, <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col0 ref" href="#230Alignment" title='Alignment' data-ref="230Alignment" data-ref-filename="230Alignment">Alignment</a>);</td></tr>
<tr><th id="1096">1096</th><td></td></tr>
<tr><th id="1097">1097</th><td>  <b>if</b> (<a class="local col1 ref" href="#211IsLoad" title='IsLoad' data-ref="211IsLoad" data-ref-filename="211IsLoad">IsLoad</a>) {</td></tr>
<tr><th id="1098">1098</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="233Opc" title='Opc' data-type='unsigned int' data-ref="233Opc" data-ref-filename="233Opc">Opc</dfn> = <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" title='llvm::GCNSubtarget::enableFlatScratch' data-ref="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv">enableFlatScratch</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SCRATCH_LOAD_DWORD_SADDR" title='llvm::AMDGPU::SCRATCH_LOAD_DWORD_SADDR' data-ref="llvm::AMDGPU::SCRATCH_LOAD_DWORD_SADDR" data-ref-filename="llvm..AMDGPU..SCRATCH_LOAD_DWORD_SADDR">SCRATCH_LOAD_DWORD_SADDR</a></td></tr>
<tr><th id="1099">1099</th><td>                                          : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_LOAD_DWORD_OFFSET" title='llvm::AMDGPU::BUFFER_LOAD_DWORD_OFFSET' data-ref="llvm::AMDGPU::BUFFER_LOAD_DWORD_OFFSET" data-ref-filename="llvm..AMDGPU..BUFFER_LOAD_DWORD_OFFSET">BUFFER_LOAD_DWORD_OFFSET</a>;</td></tr>
<tr><th id="1100">1100</th><td>    <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928" title='llvm::SIRegisterInfo::buildSpillLoadStore' data-ref="_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928" data-ref-filename="_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928">buildSpillLoadStore</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#204MI" title='MI' data-ref="204MI" data-ref-filename="204MI">MI</a>, <a class="local col3 ref" href="#233Opc" title='Opc' data-ref="233Opc" data-ref-filename="233Opc">Opc</a>,</td></tr>
<tr><th id="1101">1101</th><td>          <a class="local col5 ref" href="#205Index" title='Index' data-ref="205Index" data-ref-filename="205Index">Index</a>,</td></tr>
<tr><th id="1102">1102</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#208VGPR" title='VGPR' data-ref="208VGPR" data-ref-filename="208VGPR">VGPR</a>, <b>false</b>,</td></tr>
<tr><th id="1103">1103</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#229FrameReg" title='FrameReg' data-ref="229FrameReg" data-ref-filename="229FrameReg">FrameReg</a>,</td></tr>
<tr><th id="1104">1104</th><td>          <a class="local col6 ref" href="#206Offset" title='Offset' data-ref="206Offset" data-ref-filename="206Offset">Offset</a> * <a class="local col7 ref" href="#207EltSize" title='EltSize' data-ref="207EltSize" data-ref-filename="207EltSize">EltSize</a>, <a class="local col2 ref" href="#232MMO" title='MMO' data-ref="232MMO" data-ref-filename="232MMO">MMO</a>,</td></tr>
<tr><th id="1105">1105</th><td>          <a class="local col0 ref" href="#210RS" title='RS' data-ref="210RS" data-ref-filename="210RS">RS</a>);</td></tr>
<tr><th id="1106">1106</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1107">1107</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="234Opc" title='Opc' data-type='unsigned int' data-ref="234Opc" data-ref-filename="234Opc">Opc</dfn> = <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" title='llvm::GCNSubtarget::enableFlatScratch' data-ref="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv">enableFlatScratch</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SCRATCH_STORE_DWORD_SADDR" title='llvm::AMDGPU::SCRATCH_STORE_DWORD_SADDR' data-ref="llvm::AMDGPU::SCRATCH_STORE_DWORD_SADDR" data-ref-filename="llvm..AMDGPU..SCRATCH_STORE_DWORD_SADDR">SCRATCH_STORE_DWORD_SADDR</a></td></tr>
<tr><th id="1108">1108</th><td>                                          : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_STORE_DWORD_OFFSET" title='llvm::AMDGPU::BUFFER_STORE_DWORD_OFFSET' data-ref="llvm::AMDGPU::BUFFER_STORE_DWORD_OFFSET" data-ref-filename="llvm..AMDGPU..BUFFER_STORE_DWORD_OFFSET">BUFFER_STORE_DWORD_OFFSET</a>;</td></tr>
<tr><th id="1109">1109</th><td>    <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928" title='llvm::SIRegisterInfo::buildSpillLoadStore' data-ref="_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928" data-ref-filename="_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928">buildSpillLoadStore</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#204MI" title='MI' data-ref="204MI" data-ref-filename="204MI">MI</a>, <a class="local col4 ref" href="#234Opc" title='Opc' data-ref="234Opc" data-ref-filename="234Opc">Opc</a>, <a class="local col5 ref" href="#205Index" title='Index' data-ref="205Index" data-ref-filename="205Index">Index</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#208VGPR" title='VGPR' data-ref="208VGPR" data-ref-filename="208VGPR">VGPR</a>,</td></tr>
<tr><th id="1110">1110</th><td>                        <a class="local col2 ref" href="#222IsKill" title='IsKill' data-ref="222IsKill" data-ref-filename="222IsKill">IsKill</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#229FrameReg" title='FrameReg' data-ref="229FrameReg" data-ref-filename="229FrameReg">FrameReg</a>,</td></tr>
<tr><th id="1111">1111</th><td>                        <a class="local col6 ref" href="#206Offset" title='Offset' data-ref="206Offset" data-ref-filename="206Offset">Offset</a> * <a class="local col7 ref" href="#207EltSize" title='EltSize' data-ref="207EltSize" data-ref-filename="207EltSize">EltSize</a>, <a class="local col2 ref" href="#232MMO" title='MMO' data-ref="232MMO" data-ref-filename="232MMO">MMO</a>, <a class="local col0 ref" href="#210RS" title='RS' data-ref="210RS" data-ref-filename="210RS">RS</a>);</td></tr>
<tr><th id="1112">1112</th><td>    <i>// This only ever adds one VGPR spill</i></td></tr>
<tr><th id="1113">1113</th><td>    <a class="local col4 ref" href="#214MFI" title='MFI' data-ref="214MFI" data-ref-filename="214MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo17addToSpilledVGPRsEj" title='llvm::SIMachineFunctionInfo::addToSpilledVGPRs' data-ref="_ZN4llvm21SIMachineFunctionInfo17addToSpilledVGPRsEj" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo17addToSpilledVGPRsEj">addToSpilledVGPRs</a>(<var>1</var>);</td></tr>
<tr><th id="1114">1114</th><td>  }</td></tr>
<tr><th id="1115">1115</th><td></td></tr>
<tr><th id="1116">1116</th><td>  <i>// Restore EXEC</i></td></tr>
<tr><th id="1117">1117</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col2 ref" href="#212MBB" title='MBB' data-ref="212MBB" data-ref-filename="212MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#204MI" title='MI' data-ref="204MI" data-ref-filename="204MI">MI</a>, <a class="local col3 ref" href="#223DL" title='DL' data-ref="223DL" data-ref-filename="223DL">DL</a>, <a class="local col5 ref" href="#215TII" title='TII' data-ref="215TII" data-ref-filename="215TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#225ExecMovOpc" title='ExecMovOpc' data-ref="225ExecMovOpc" data-ref-filename="225ExecMovOpc">ExecMovOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#226ExecReg" title='ExecReg' data-ref="226ExecReg" data-ref-filename="226ExecReg">ExecReg</a>)</td></tr>
<tr><th id="1118">1118</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#227SavedExecReg" title='SavedExecReg' data-ref="227SavedExecReg" data-ref-filename="227SavedExecReg">SavedExecReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#211IsLoad" title='IsLoad' data-ref="211IsLoad" data-ref-filename="211IsLoad">IsLoad</a> || <a class="local col2 ref" href="#222IsKill" title='IsKill' data-ref="222IsKill" data-ref-filename="222IsKill">IsKill</a>));</td></tr>
<tr><th id="1119">1119</th><td></td></tr>
<tr><th id="1120">1120</th><td>  <i>// Restore clobbered SGPRs</i></td></tr>
<tr><th id="1121">1121</th><td>  <b>if</b> (<a class="local col1 ref" href="#211IsLoad" title='IsLoad' data-ref="211IsLoad" data-ref-filename="211IsLoad">IsLoad</a>) {</td></tr>
<tr><th id="1122">1122</th><td>    <i>// Nothing to do; register will be overwritten</i></td></tr>
<tr><th id="1123">1123</th><td>  } <b>else</b> <b>if</b> (!<a class="local col2 ref" href="#222IsKill" title='IsKill' data-ref="222IsKill" data-ref-filename="222IsKill">IsKill</a>) {</td></tr>
<tr><th id="1124">1124</th><td>    <i>// Restore SGPRs from appropriate VGPR lanes</i></td></tr>
<tr><th id="1125">1125</th><td>    <b>if</b> (!<a class="local col4 ref" href="#224OnlyExecLo" title='OnlyExecLo' data-ref="224OnlyExecLo" data-ref-filename="224OnlyExecLo">OnlyExecLo</a>) {</td></tr>
<tr><th id="1126">1126</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col2 ref" href="#212MBB" title='MBB' data-ref="212MBB" data-ref-filename="212MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#204MI" title='MI' data-ref="204MI" data-ref-filename="204MI">MI</a>, <a class="local col3 ref" href="#223DL" title='DL' data-ref="223DL" data-ref-filename="223DL">DL</a>, <a class="local col5 ref" href="#215TII" title='TII' data-ref="215TII" data-ref-filename="215TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_READLANE_B32" title='llvm::AMDGPU::V_READLANE_B32' data-ref="llvm::AMDGPU::V_READLANE_B32" data-ref-filename="llvm..AMDGPU..V_READLANE_B32">V_READLANE_B32</a>),</td></tr>
<tr><th id="1127">1127</th><td>              <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col6 ref" href="#216SuperReg" title='SuperReg' data-ref="216SuperReg" data-ref-filename="216SuperReg">SuperReg</a>, <a class="local col8 ref" href="#218SplitParts" title='SplitParts' data-ref="218SplitParts" data-ref-filename="218SplitParts">SplitParts</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col0 ref" href="#220FirstPart" title='FirstPart' data-ref="220FirstPart" data-ref-filename="220FirstPart">FirstPart</a> + <a class="local col1 ref" href="#221ExecLane" title='ExecLane' data-ref="221ExecLane" data-ref-filename="221ExecLane">ExecLane</a> + <var>1</var>]</a>))</td></tr>
<tr><th id="1128">1128</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#208VGPR" title='VGPR' data-ref="208VGPR" data-ref-filename="208VGPR">VGPR</a>)</td></tr>
<tr><th id="1129">1129</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#221ExecLane" title='ExecLane' data-ref="221ExecLane" data-ref-filename="221ExecLane">ExecLane</a> + <var>1</var>);</td></tr>
<tr><th id="1130">1130</th><td>    }</td></tr>
<tr><th id="1131">1131</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col2 ref" href="#212MBB" title='MBB' data-ref="212MBB" data-ref-filename="212MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#204MI" title='MI' data-ref="204MI" data-ref-filename="204MI">MI</a>, <a class="local col3 ref" href="#223DL" title='DL' data-ref="223DL" data-ref-filename="223DL">DL</a>, <a class="local col5 ref" href="#215TII" title='TII' data-ref="215TII" data-ref-filename="215TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_READLANE_B32" title='llvm::AMDGPU::V_READLANE_B32' data-ref="llvm::AMDGPU::V_READLANE_B32" data-ref-filename="llvm..AMDGPU..V_READLANE_B32">V_READLANE_B32</a>),</td></tr>
<tr><th id="1132">1132</th><td>            <a class="local col9 ref" href="#219NumSubRegs" title='NumSubRegs' data-ref="219NumSubRegs" data-ref-filename="219NumSubRegs">NumSubRegs</a> == <var>1</var> ? <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#227SavedExecReg" title='SavedExecReg' data-ref="227SavedExecReg" data-ref-filename="227SavedExecReg">SavedExecReg</a></td></tr>
<tr><th id="1133">1133</th><td>                            : <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE">(</a><a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(</td></tr>
<tr><th id="1134">1134</th><td>                                  <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col6 ref" href="#216SuperReg" title='SuperReg' data-ref="216SuperReg" data-ref-filename="216SuperReg">SuperReg</a>, <a class="local col8 ref" href="#218SplitParts" title='SplitParts' data-ref="218SplitParts" data-ref-filename="218SplitParts">SplitParts</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col0 ref" href="#220FirstPart" title='FirstPart' data-ref="220FirstPart" data-ref-filename="220FirstPart">FirstPart</a> + <a class="local col1 ref" href="#221ExecLane" title='ExecLane' data-ref="221ExecLane" data-ref-filename="221ExecLane">ExecLane</a>]</a>)))</td></tr>
<tr><th id="1135">1135</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#208VGPR" title='VGPR' data-ref="208VGPR" data-ref-filename="208VGPR">VGPR</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="1136">1136</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#221ExecLane" title='ExecLane' data-ref="221ExecLane" data-ref-filename="221ExecLane">ExecLane</a>);</td></tr>
<tr><th id="1137">1137</th><td>  }</td></tr>
<tr><th id="1138">1138</th><td>}</td></tr>
<tr><th id="1139">1139</th><td></td></tr>
<tr><th id="1140">1140</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo9spillSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb" title='llvm::SIRegisterInfo::spillSGPR' data-ref="_ZNK4llvm14SIRegisterInfo9spillSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb" data-ref-filename="_ZNK4llvm14SIRegisterInfo9spillSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb">spillSGPR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="235MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="235MI" data-ref-filename="235MI">MI</dfn>,</td></tr>
<tr><th id="1141">1141</th><td>                               <em>int</em> <dfn class="local col6 decl" id="236Index" title='Index' data-type='int' data-ref="236Index" data-ref-filename="236Index">Index</dfn>,</td></tr>
<tr><th id="1142">1142</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col7 decl" id="237RS" title='RS' data-type='llvm::RegScavenger *' data-ref="237RS" data-ref-filename="237RS">RS</dfn>,</td></tr>
<tr><th id="1143">1143</th><td>                               <em>bool</em> <dfn class="local col8 decl" id="238OnlyToVGPR" title='OnlyToVGPR' data-type='bool' data-ref="238OnlyToVGPR" data-ref-filename="238OnlyToVGPR">OnlyToVGPR</dfn>) <em>const</em> {</td></tr>
<tr><th id="1144">1144</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="239MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="239MBB" data-ref-filename="239MBB">MBB</dfn> = <a class="local col5 ref" href="#235MI" title='MI' data-ref="235MI" data-ref-filename="235MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1145">1145</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col0 decl" id="240MF" title='MF' data-type='llvm::MachineFunction *' data-ref="240MF" data-ref-filename="240MF">MF</dfn> = <a class="local col9 ref" href="#239MBB" title='MBB' data-ref="239MBB" data-ref-filename="239MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1146">1146</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col1 decl" id="241MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="241MFI" data-ref-filename="241MFI">MFI</dfn> = <a class="local col0 ref" href="#240MF" title='MF' data-ref="240MF" data-ref-filename="240MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1147">1147</th><td></td></tr>
<tr><th id="1148">1148</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg" title='llvm::SIMachineFunctionInfo::SpilledReg' data-ref="llvm::SIMachineFunctionInfo::SpilledReg" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg">SpilledReg</a>&gt; <dfn class="local col2 decl" id="242VGPRSpills" title='VGPRSpills' data-type='ArrayRef&lt;SIMachineFunctionInfo::SpilledReg&gt;' data-ref="242VGPRSpills" data-ref-filename="242VGPRSpills">VGPRSpills</dfn></td></tr>
<tr><th id="1149">1149</th><td>    = <a class="local col1 ref" href="#241MFI" title='MFI' data-ref="241MFI" data-ref-filename="241MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo19getSGPRToVGPRSpillsEi" title='llvm::SIMachineFunctionInfo::getSGPRToVGPRSpills' data-ref="_ZNK4llvm21SIMachineFunctionInfo19getSGPRToVGPRSpillsEi" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo19getSGPRToVGPRSpillsEi">getSGPRToVGPRSpills</a>(<a class="local col6 ref" href="#236Index" title='Index' data-ref="236Index" data-ref-filename="236Index">Index</a>);</td></tr>
<tr><th id="1150">1150</th><td>  <em>bool</em> <dfn class="local col3 decl" id="243SpillToVGPR" title='SpillToVGPR' data-type='bool' data-ref="243SpillToVGPR" data-ref-filename="243SpillToVGPR">SpillToVGPR</dfn> = !<a class="local col2 ref" href="#242VGPRSpills" title='VGPRSpills' data-ref="242VGPRSpills" data-ref-filename="242VGPRSpills">VGPRSpills</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv" data-ref-filename="_ZNK4llvm8ArrayRef5emptyEv">empty</a>();</td></tr>
<tr><th id="1151">1151</th><td>  <b>if</b> (<a class="local col8 ref" href="#238OnlyToVGPR" title='OnlyToVGPR' data-ref="238OnlyToVGPR" data-ref-filename="238OnlyToVGPR">OnlyToVGPR</a> &amp;&amp; !<a class="local col3 ref" href="#243SpillToVGPR" title='SpillToVGPR' data-ref="243SpillToVGPR" data-ref-filename="243SpillToVGPR">SpillToVGPR</a>)</td></tr>
<tr><th id="1152">1152</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1153">1153</th><td></td></tr>
<tr><th id="1154">1154</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col4 decl" id="244TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="244TII" data-ref-filename="244TII">TII</dfn> = <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="245SuperReg" title='SuperReg' data-type='llvm::Register' data-ref="245SuperReg" data-ref-filename="245SuperReg">SuperReg</dfn> = <a class="local col5 ref" href="#235MI" title='MI' data-ref="235MI" data-ref-filename="235MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1157">1157</th><td>  <em>bool</em> <dfn class="local col6 decl" id="246IsKill" title='IsKill' data-type='bool' data-ref="246IsKill" data-ref-filename="246IsKill">IsKill</dfn> = <a class="local col5 ref" href="#235MI" title='MI' data-ref="235MI" data-ref-filename="235MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="1158">1158</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="247DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="247DL" data-ref-filename="247DL">DL</dfn> = <a class="local col5 ref" href="#235MI" title='MI' data-ref="235MI" data-ref-filename="235MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1159">1159</th><td></td></tr>
<tr><th id="1160">1160</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SpillToVGPR || (SuperReg != MFI-&gt;getStackPtrOffsetReg() &amp;&amp;</td></tr>
<tr><th id="1161">1161</th><td>                         SuperReg != MFI-&gt;getFrameOffsetReg()));</td></tr>
<tr><th id="1162">1162</th><td></td></tr>
<tr><th id="1163">1163</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SuperReg != AMDGPU::M0 &amp;&amp; <q>"m0 should never spill"</q>);</td></tr>
<tr><th id="1164">1164</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SuperReg != AMDGPU::EXEC_LO &amp;&amp; SuperReg != AMDGPU::EXEC_HI &amp;&amp;</td></tr>
<tr><th id="1165">1165</th><td>         SuperReg != AMDGPU::EXEC &amp;&amp; <q>"exec should never spill"</q>);</td></tr>
<tr><th id="1166">1166</th><td></td></tr>
<tr><th id="1167">1167</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="248EltSize" title='EltSize' data-type='unsigned int' data-ref="248EltSize" data-ref-filename="248EltSize">EltSize</dfn> = <var>4</var>;</td></tr>
<tr><th id="1168">1168</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="249RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="249RC" data-ref-filename="249RC">RC</dfn> = <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE">getPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col5 ref" href="#245SuperReg" title='SuperReg' data-ref="245SuperReg" data-ref-filename="245SuperReg">SuperReg</a>);</td></tr>
<tr><th id="1169">1169</th><td></td></tr>
<tr><th id="1170">1170</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a>&gt; <dfn class="local col0 decl" id="250SplitParts" title='SplitParts' data-type='ArrayRef&lt;int16_t&gt;' data-ref="250SplitParts" data-ref-filename="250SplitParts">SplitParts</dfn> = <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getRegSplitParts' data-ref="_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj">getRegSplitParts</a>(<a class="local col9 ref" href="#249RC" title='RC' data-ref="249RC" data-ref-filename="249RC">RC</a>, <a class="local col8 ref" href="#248EltSize" title='EltSize' data-ref="248EltSize" data-ref-filename="248EltSize">EltSize</a>);</td></tr>
<tr><th id="1171">1171</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="251NumSubRegs" title='NumSubRegs' data-type='unsigned int' data-ref="251NumSubRegs" data-ref-filename="251NumSubRegs">NumSubRegs</dfn> = <a class="local col0 ref" href="#250SplitParts" title='SplitParts' data-ref="250SplitParts" data-ref-filename="250SplitParts">SplitParts</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv" data-ref-filename="_ZNK4llvm8ArrayRef5emptyEv">empty</a>() ? <var>1</var> : <a class="local col0 ref" href="#250SplitParts" title='SplitParts' data-ref="250SplitParts" data-ref-filename="250SplitParts">SplitParts</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>();</td></tr>
<tr><th id="1172">1172</th><td></td></tr>
<tr><th id="1173">1173</th><td>  <b>if</b> (<a class="local col3 ref" href="#243SpillToVGPR" title='SpillToVGPR' data-ref="243SpillToVGPR" data-ref-filename="243SpillToVGPR">SpillToVGPR</a>) {</td></tr>
<tr><th id="1174">1174</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="252i" title='i' data-type='unsigned int' data-ref="252i" data-ref-filename="252i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="253e" title='e' data-type='unsigned int' data-ref="253e" data-ref-filename="253e">e</dfn> = <a class="local col1 ref" href="#251NumSubRegs" title='NumSubRegs' data-ref="251NumSubRegs" data-ref-filename="251NumSubRegs">NumSubRegs</a>; <a class="local col2 ref" href="#252i" title='i' data-ref="252i" data-ref-filename="252i">i</a> &lt; <a class="local col3 ref" href="#253e" title='e' data-ref="253e" data-ref-filename="253e">e</a>; ++<a class="local col2 ref" href="#252i" title='i' data-ref="252i" data-ref-filename="252i">i</a>) {</td></tr>
<tr><th id="1175">1175</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="254SubReg" title='SubReg' data-type='llvm::Register' data-ref="254SubReg" data-ref-filename="254SubReg">SubReg</dfn> = <a class="local col1 ref" href="#251NumSubRegs" title='NumSubRegs' data-ref="251NumSubRegs" data-ref-filename="251NumSubRegs">NumSubRegs</a> == <var>1</var></td></tr>
<tr><th id="1176">1176</th><td>                            ? <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#245SuperReg" title='SuperReg' data-ref="245SuperReg" data-ref-filename="245SuperReg">SuperReg</a></td></tr>
<tr><th id="1177">1177</th><td>                            : <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE">(</a><a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col5 ref" href="#245SuperReg" title='SuperReg' data-ref="245SuperReg" data-ref-filename="245SuperReg">SuperReg</a>, <a class="local col0 ref" href="#250SplitParts" title='SplitParts' data-ref="250SplitParts" data-ref-filename="250SplitParts">SplitParts</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col2 ref" href="#252i" title='i' data-ref="252i" data-ref-filename="252i">i</a>]</a>));</td></tr>
<tr><th id="1178">1178</th><td>      <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg" title='llvm::SIMachineFunctionInfo::SpilledReg' data-ref="llvm::SIMachineFunctionInfo::SpilledReg" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg">SpilledReg</a> <dfn class="local col5 decl" id="255Spill" title='Spill' data-type='SIMachineFunctionInfo::SpilledReg' data-ref="255Spill" data-ref-filename="255Spill">Spill</dfn> = <a class="ref fn fake" href="SIMachineFunctionInfo.h.html#437" title='llvm::SIMachineFunctionInfo::SpilledReg::SpilledReg' data-ref="_ZN4llvm21SIMachineFunctionInfo10SpilledRegC1ERKS1_" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo10SpilledRegC1ERKS1_"></a><a class="local col2 ref" href="#242VGPRSpills" title='VGPRSpills' data-ref="242VGPRSpills" data-ref-filename="242VGPRSpills">VGPRSpills</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col2 ref" href="#252i" title='i' data-ref="252i" data-ref-filename="252i">i</a>]</a>;</td></tr>
<tr><th id="1179">1179</th><td></td></tr>
<tr><th id="1180">1180</th><td>      <em>bool</em> <dfn class="local col6 decl" id="256UseKill" title='UseKill' data-type='bool' data-ref="256UseKill" data-ref-filename="256UseKill">UseKill</dfn> = <a class="local col6 ref" href="#246IsKill" title='IsKill' data-ref="246IsKill" data-ref-filename="246IsKill">IsKill</a> &amp;&amp; <a class="local col2 ref" href="#252i" title='i' data-ref="252i" data-ref-filename="252i">i</a> == <a class="local col1 ref" href="#251NumSubRegs" title='NumSubRegs' data-ref="251NumSubRegs" data-ref-filename="251NumSubRegs">NumSubRegs</a> - <var>1</var>;</td></tr>
<tr><th id="1181">1181</th><td></td></tr>
<tr><th id="1182">1182</th><td>      <i>// Mark the "old value of vgpr" input undef only if this is the first sgpr</i></td></tr>
<tr><th id="1183">1183</th><td><i>      // spill to this specific vgpr in the first basic block.</i></td></tr>
<tr><th id="1184">1184</th><td>      <em>auto</em> <dfn class="local col7 decl" id="257MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="257MIB" data-ref-filename="257MIB">MIB</dfn> =</td></tr>
<tr><th id="1185">1185</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#239MBB" title='MBB' data-ref="239MBB" data-ref-filename="239MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#235MI" title='MI' data-ref="235MI" data-ref-filename="235MI">MI</a>, <a class="local col7 ref" href="#247DL" title='DL' data-ref="247DL" data-ref-filename="247DL">DL</a>, <a class="local col4 ref" href="#244TII" title='TII' data-ref="244TII" data-ref-filename="244TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_WRITELANE_B32" title='llvm::AMDGPU::V_WRITELANE_B32' data-ref="llvm::AMDGPU::V_WRITELANE_B32" data-ref-filename="llvm..AMDGPU..V_WRITELANE_B32">V_WRITELANE_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#255Spill" title='Spill' data-ref="255Spill" data-ref-filename="255Spill">Spill</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg::VGPR" title='llvm::SIMachineFunctionInfo::SpilledReg::VGPR' data-ref="llvm::SIMachineFunctionInfo::SpilledReg::VGPR" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg..VGPR">VGPR</a>)</td></tr>
<tr><th id="1186">1186</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#254SubReg" title='SubReg' data-ref="254SubReg" data-ref-filename="254SubReg">SubReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#256UseKill" title='UseKill' data-ref="256UseKill" data-ref-filename="256UseKill">UseKill</a>))</td></tr>
<tr><th id="1187">1187</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#255Spill" title='Spill' data-ref="255Spill" data-ref-filename="255Spill">Spill</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg::Lane" title='llvm::SIMachineFunctionInfo::SpilledReg::Lane' data-ref="llvm::SIMachineFunctionInfo::SpilledReg::Lane" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg..Lane">Lane</a>)</td></tr>
<tr><th id="1188">1188</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#255Spill" title='Spill' data-ref="255Spill" data-ref-filename="255Spill">Spill</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg::VGPR" title='llvm::SIMachineFunctionInfo::SpilledReg::VGPR' data-ref="llvm::SIMachineFunctionInfo::SpilledReg::VGPR" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg..VGPR">VGPR</a>);</td></tr>
<tr><th id="1189">1189</th><td></td></tr>
<tr><th id="1190">1190</th><td>      <b>if</b> (<a class="local col2 ref" href="#252i" title='i' data-ref="252i" data-ref-filename="252i">i</a> == <var>0</var> &amp;&amp; <a class="local col1 ref" href="#251NumSubRegs" title='NumSubRegs' data-ref="251NumSubRegs" data-ref-filename="251NumSubRegs">NumSubRegs</a> &gt; <var>1</var>) {</td></tr>
<tr><th id="1191">1191</th><td>        <i>// We may be spilling a super-register which is only partially defined,</i></td></tr>
<tr><th id="1192">1192</th><td><i>        // and need to ensure later spills think the value is defined.</i></td></tr>
<tr><th id="1193">1193</th><td>        <a class="local col7 ref" href="#257MIB" title='MIB' data-ref="257MIB" data-ref-filename="257MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#245SuperReg" title='SuperReg' data-ref="245SuperReg" data-ref-filename="245SuperReg">SuperReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="1194">1194</th><td>      }</td></tr>
<tr><th id="1195">1195</th><td></td></tr>
<tr><th id="1196">1196</th><td>      <b>if</b> (<a class="local col1 ref" href="#251NumSubRegs" title='NumSubRegs' data-ref="251NumSubRegs" data-ref-filename="251NumSubRegs">NumSubRegs</a> &gt; <var>1</var>)</td></tr>
<tr><th id="1197">1197</th><td>        <a class="local col7 ref" href="#257MIB" title='MIB' data-ref="257MIB" data-ref-filename="257MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#245SuperReg" title='SuperReg' data-ref="245SuperReg" data-ref-filename="245SuperReg">SuperReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#256UseKill" title='UseKill' data-ref="256UseKill" data-ref-filename="256UseKill">UseKill</a>) | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="1198">1198</th><td></td></tr>
<tr><th id="1199">1199</th><td>      <i>// FIXME: Since this spills to another register instead of an actual</i></td></tr>
<tr><th id="1200">1200</th><td><i>      // frame index, we should delete the frame index when all references to</i></td></tr>
<tr><th id="1201">1201</th><td><i>      // it are fixed.</i></td></tr>
<tr><th id="1202">1202</th><td>    }</td></tr>
<tr><th id="1203">1203</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1204">1204</th><td>    <i>// Scavenged temporary VGPR to use. It must be scavenged once for any number</i></td></tr>
<tr><th id="1205">1205</th><td><i>    // of spilled subregs.</i></td></tr>
<tr><th id="1206">1206</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="258TmpVGPR" title='TmpVGPR' data-type='llvm::Register' data-ref="258TmpVGPR" data-ref-filename="258TmpVGPR">TmpVGPR</dfn> = <a class="local col7 ref" href="#237RS" title='RS' data-ref="237RS" data-ref-filename="237RS">RS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" title='llvm::RegScavenger::scavengeRegister' data-ref="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" data-ref-filename="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib">scavengeRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#235MI" title='MI' data-ref="235MI" data-ref-filename="235MI">MI</a>, <var>0</var>);</td></tr>
<tr><th id="1207">1207</th><td>    <a class="local col7 ref" href="#237RS" title='RS' data-ref="237RS" data-ref-filename="237RS">RS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE" title='llvm::RegScavenger::setRegUsed' data-ref="_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE">setRegUsed</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#258TmpVGPR" title='TmpVGPR' data-ref="258TmpVGPR" data-ref-filename="258TmpVGPR">TmpVGPR</a>);</td></tr>
<tr><th id="1208">1208</th><td></td></tr>
<tr><th id="1209">1209</th><td>    <i>// SubReg carries the "Kill" flag when SubReg == SuperReg.</i></td></tr>
<tr><th id="1210">1210</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="259SubKillState" title='SubKillState' data-type='unsigned int' data-ref="259SubKillState" data-ref-filename="259SubKillState">SubKillState</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>((<a class="local col1 ref" href="#251NumSubRegs" title='NumSubRegs' data-ref="251NumSubRegs" data-ref-filename="251NumSubRegs">NumSubRegs</a> == <var>1</var>) &amp;&amp; <a class="local col6 ref" href="#246IsKill" title='IsKill' data-ref="246IsKill" data-ref-filename="246IsKill">IsKill</a>);</td></tr>
<tr><th id="1211">1211</th><td></td></tr>
<tr><th id="1212">1212</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="260PerVGPR" title='PerVGPR' data-type='unsigned int' data-ref="260PerVGPR" data-ref-filename="260PerVGPR">PerVGPR</dfn> = <var>32</var>;</td></tr>
<tr><th id="1213">1213</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="261NumVGPRs" title='NumVGPRs' data-type='unsigned int' data-ref="261NumVGPRs" data-ref-filename="261NumVGPRs">NumVGPRs</dfn> = (<a class="local col1 ref" href="#251NumSubRegs" title='NumSubRegs' data-ref="251NumSubRegs" data-ref-filename="251NumSubRegs">NumSubRegs</a> + (<a class="local col0 ref" href="#260PerVGPR" title='PerVGPR' data-ref="260PerVGPR" data-ref-filename="260PerVGPR">PerVGPR</a> - <var>1</var>)) / <a class="local col0 ref" href="#260PerVGPR" title='PerVGPR' data-ref="260PerVGPR" data-ref-filename="260PerVGPR">PerVGPR</a>;</td></tr>
<tr><th id="1214">1214</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="262VGPRLanes" title='VGPRLanes' data-type='int64_t' data-ref="262VGPRLanes" data-ref-filename="262VGPRLanes">VGPRLanes</dfn> = (<var>1LL</var> &lt;&lt; <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col0 ref" href="#260PerVGPR" title='PerVGPR' data-ref="260PerVGPR" data-ref-filename="260PerVGPR">PerVGPR</a>, <a class="local col1 ref" href="#251NumSubRegs" title='NumSubRegs' data-ref="251NumSubRegs" data-ref-filename="251NumSubRegs">NumSubRegs</a>)) - <var>1LL</var>;</td></tr>
<tr><th id="1215">1215</th><td></td></tr>
<tr><th id="1216">1216</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="263Offset" title='Offset' data-type='unsigned int' data-ref="263Offset" data-ref-filename="263Offset">Offset</dfn> = <var>0</var>; <a class="local col3 ref" href="#263Offset" title='Offset' data-ref="263Offset" data-ref-filename="263Offset">Offset</a> &lt; <a class="local col1 ref" href="#261NumVGPRs" title='NumVGPRs' data-ref="261NumVGPRs" data-ref-filename="261NumVGPRs">NumVGPRs</a>; ++<a class="local col3 ref" href="#263Offset" title='Offset' data-ref="263Offset" data-ref-filename="263Offset">Offset</a>) {</td></tr>
<tr><th id="1217">1217</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="264TmpVGPRFlags" title='TmpVGPRFlags' data-type='unsigned int' data-ref="264TmpVGPRFlags" data-ref-filename="264TmpVGPRFlags">TmpVGPRFlags</dfn> = <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>;</td></tr>
<tr><th id="1218">1218</th><td></td></tr>
<tr><th id="1219">1219</th><td>      <i>// Write sub registers into the VGPR</i></td></tr>
<tr><th id="1220">1220</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="265i" title='i' data-type='unsigned int' data-ref="265i" data-ref-filename="265i">i</dfn> = <a class="local col3 ref" href="#263Offset" title='Offset' data-ref="263Offset" data-ref-filename="263Offset">Offset</a> * <a class="local col0 ref" href="#260PerVGPR" title='PerVGPR' data-ref="260PerVGPR" data-ref-filename="260PerVGPR">PerVGPR</a>,</td></tr>
<tr><th id="1221">1221</th><td>                    <dfn class="local col6 decl" id="266e" title='e' data-type='unsigned int' data-ref="266e" data-ref-filename="266e">e</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>((<a class="local col3 ref" href="#263Offset" title='Offset' data-ref="263Offset" data-ref-filename="263Offset">Offset</a> + <var>1</var>) * <a class="local col0 ref" href="#260PerVGPR" title='PerVGPR' data-ref="260PerVGPR" data-ref-filename="260PerVGPR">PerVGPR</a>, <a class="local col1 ref" href="#251NumSubRegs" title='NumSubRegs' data-ref="251NumSubRegs" data-ref-filename="251NumSubRegs">NumSubRegs</a>);</td></tr>
<tr><th id="1222">1222</th><td>           <a class="local col5 ref" href="#265i" title='i' data-ref="265i" data-ref-filename="265i">i</a> &lt; <a class="local col6 ref" href="#266e" title='e' data-ref="266e" data-ref-filename="266e">e</a>; ++<a class="local col5 ref" href="#265i" title='i' data-ref="265i" data-ref-filename="265i">i</a>) {</td></tr>
<tr><th id="1223">1223</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="267SubReg" title='SubReg' data-type='llvm::Register' data-ref="267SubReg" data-ref-filename="267SubReg">SubReg</dfn> = <a class="local col1 ref" href="#251NumSubRegs" title='NumSubRegs' data-ref="251NumSubRegs" data-ref-filename="251NumSubRegs">NumSubRegs</a> == <var>1</var></td></tr>
<tr><th id="1224">1224</th><td>                              ? <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#245SuperReg" title='SuperReg' data-ref="245SuperReg" data-ref-filename="245SuperReg">SuperReg</a></td></tr>
<tr><th id="1225">1225</th><td>                              : <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE">(</a><a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col5 ref" href="#245SuperReg" title='SuperReg' data-ref="245SuperReg" data-ref-filename="245SuperReg">SuperReg</a>, <a class="local col0 ref" href="#250SplitParts" title='SplitParts' data-ref="250SplitParts" data-ref-filename="250SplitParts">SplitParts</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col5 ref" href="#265i" title='i' data-ref="265i" data-ref-filename="265i">i</a>]</a>));</td></tr>
<tr><th id="1226">1226</th><td></td></tr>
<tr><th id="1227">1227</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="268WriteLane" title='WriteLane' data-type='llvm::MachineInstrBuilder' data-ref="268WriteLane" data-ref-filename="268WriteLane">WriteLane</dfn> =</td></tr>
<tr><th id="1228">1228</th><td>            <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#239MBB" title='MBB' data-ref="239MBB" data-ref-filename="239MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#235MI" title='MI' data-ref="235MI" data-ref-filename="235MI">MI</a>, <a class="local col7 ref" href="#247DL" title='DL' data-ref="247DL" data-ref-filename="247DL">DL</a>, <a class="local col4 ref" href="#244TII" title='TII' data-ref="244TII" data-ref-filename="244TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_WRITELANE_B32" title='llvm::AMDGPU::V_WRITELANE_B32' data-ref="llvm::AMDGPU::V_WRITELANE_B32" data-ref-filename="llvm..AMDGPU..V_WRITELANE_B32">V_WRITELANE_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#258TmpVGPR" title='TmpVGPR' data-ref="258TmpVGPR" data-ref-filename="258TmpVGPR">TmpVGPR</a>)</td></tr>
<tr><th id="1229">1229</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#267SubReg" title='SubReg' data-ref="267SubReg" data-ref-filename="267SubReg">SubReg</a>, <a class="local col9 ref" href="#259SubKillState" title='SubKillState' data-ref="259SubKillState" data-ref-filename="259SubKillState">SubKillState</a>)</td></tr>
<tr><th id="1230">1230</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#265i" title='i' data-ref="265i" data-ref-filename="265i">i</a> % <a class="local col0 ref" href="#260PerVGPR" title='PerVGPR' data-ref="260PerVGPR" data-ref-filename="260PerVGPR">PerVGPR</a>)</td></tr>
<tr><th id="1231">1231</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#258TmpVGPR" title='TmpVGPR' data-ref="258TmpVGPR" data-ref-filename="258TmpVGPR">TmpVGPR</a>, <a class="local col4 ref" href="#264TmpVGPRFlags" title='TmpVGPRFlags' data-ref="264TmpVGPRFlags" data-ref-filename="264TmpVGPRFlags">TmpVGPRFlags</a>);</td></tr>
<tr><th id="1232">1232</th><td>        <a class="local col4 ref" href="#264TmpVGPRFlags" title='TmpVGPRFlags' data-ref="264TmpVGPRFlags" data-ref-filename="264TmpVGPRFlags">TmpVGPRFlags</a> = <var>0</var>;</td></tr>
<tr><th id="1233">1233</th><td></td></tr>
<tr><th id="1234">1234</th><td>        <i>// There could be undef components of a spilled super register.</i></td></tr>
<tr><th id="1235">1235</th><td><i>        // TODO: Can we detect this and skip the spill?</i></td></tr>
<tr><th id="1236">1236</th><td>        <b>if</b> (<a class="local col1 ref" href="#251NumSubRegs" title='NumSubRegs' data-ref="251NumSubRegs" data-ref-filename="251NumSubRegs">NumSubRegs</a> &gt; <var>1</var>) {</td></tr>
<tr><th id="1237">1237</th><td>          <i>// The last implicit use of the SuperReg carries the "Kill" flag.</i></td></tr>
<tr><th id="1238">1238</th><td>          <em>unsigned</em> <dfn class="local col9 decl" id="269SuperKillState" title='SuperKillState' data-type='unsigned int' data-ref="269SuperKillState" data-ref-filename="269SuperKillState">SuperKillState</dfn> = <var>0</var>;</td></tr>
<tr><th id="1239">1239</th><td>          <b>if</b> (<a class="local col5 ref" href="#265i" title='i' data-ref="265i" data-ref-filename="265i">i</a> + <var>1</var> == <a class="local col1 ref" href="#251NumSubRegs" title='NumSubRegs' data-ref="251NumSubRegs" data-ref-filename="251NumSubRegs">NumSubRegs</a>)</td></tr>
<tr><th id="1240">1240</th><td>            <a class="local col9 ref" href="#269SuperKillState" title='SuperKillState' data-ref="269SuperKillState" data-ref-filename="269SuperKillState">SuperKillState</a> |= <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#246IsKill" title='IsKill' data-ref="246IsKill" data-ref-filename="246IsKill">IsKill</a>);</td></tr>
<tr><th id="1241">1241</th><td>          <a class="local col8 ref" href="#268WriteLane" title='WriteLane' data-ref="268WriteLane" data-ref-filename="268WriteLane">WriteLane</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#245SuperReg" title='SuperReg' data-ref="245SuperReg" data-ref-filename="245SuperReg">SuperReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a> | <a class="local col9 ref" href="#269SuperKillState" title='SuperKillState' data-ref="269SuperKillState" data-ref-filename="269SuperKillState">SuperKillState</a>);</td></tr>
<tr><th id="1242">1242</th><td>        }</td></tr>
<tr><th id="1243">1243</th><td>      }</td></tr>
<tr><th id="1244">1244</th><td></td></tr>
<tr><th id="1245">1245</th><td>      <i>// Write out VGPR</i></td></tr>
<tr><th id="1246">1246</th><td>      <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo23buildSGPRSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiijNS_8RegisterElPNS_12RegScavengerEb" title='llvm::SIRegisterInfo::buildSGPRSpillLoadStore' data-ref="_ZNK4llvm14SIRegisterInfo23buildSGPRSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiijNS_8RegisterElPNS_12RegScavengerEb" data-ref-filename="_ZNK4llvm14SIRegisterInfo23buildSGPRSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiijNS_8RegisterElPNS_12RegScavengerEb">buildSGPRSpillLoadStore</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#235MI" title='MI' data-ref="235MI" data-ref-filename="235MI">MI</a>, <a class="local col6 ref" href="#236Index" title='Index' data-ref="236Index" data-ref-filename="236Index">Index</a>, <a class="local col3 ref" href="#263Offset" title='Offset' data-ref="263Offset" data-ref-filename="263Offset">Offset</a>, <a class="local col8 ref" href="#248EltSize" title='EltSize' data-ref="248EltSize" data-ref-filename="248EltSize">EltSize</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#258TmpVGPR" title='TmpVGPR' data-ref="258TmpVGPR" data-ref-filename="258TmpVGPR">TmpVGPR</a>, <a class="local col2 ref" href="#262VGPRLanes" title='VGPRLanes' data-ref="262VGPRLanes" data-ref-filename="262VGPRLanes">VGPRLanes</a>,</td></tr>
<tr><th id="1247">1247</th><td>                              <a class="local col7 ref" href="#237RS" title='RS' data-ref="237RS" data-ref-filename="237RS">RS</a>, <b>false</b>);</td></tr>
<tr><th id="1248">1248</th><td>    }</td></tr>
<tr><th id="1249">1249</th><td>  }</td></tr>
<tr><th id="1250">1250</th><td></td></tr>
<tr><th id="1251">1251</th><td>  <a class="local col5 ref" href="#235MI" title='MI' data-ref="235MI" data-ref-filename="235MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1252">1252</th><td>  <a class="local col1 ref" href="#241MFI" title='MFI' data-ref="241MFI" data-ref-filename="241MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo17addToSpilledSGPRsEj" title='llvm::SIMachineFunctionInfo::addToSpilledSGPRs' data-ref="_ZN4llvm21SIMachineFunctionInfo17addToSpilledSGPRsEj" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo17addToSpilledSGPRsEj">addToSpilledSGPRs</a>(<a class="local col1 ref" href="#251NumSubRegs" title='NumSubRegs' data-ref="251NumSubRegs" data-ref-filename="251NumSubRegs">NumSubRegs</a>);</td></tr>
<tr><th id="1253">1253</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1254">1254</th><td>}</td></tr>
<tr><th id="1255">1255</th><td></td></tr>
<tr><th id="1256">1256</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo11restoreSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb" title='llvm::SIRegisterInfo::restoreSGPR' data-ref="_ZNK4llvm14SIRegisterInfo11restoreSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb" data-ref-filename="_ZNK4llvm14SIRegisterInfo11restoreSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb">restoreSGPR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="270MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="270MI" data-ref-filename="270MI">MI</dfn>,</td></tr>
<tr><th id="1257">1257</th><td>                                 <em>int</em> <dfn class="local col1 decl" id="271Index" title='Index' data-type='int' data-ref="271Index" data-ref-filename="271Index">Index</dfn>,</td></tr>
<tr><th id="1258">1258</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col2 decl" id="272RS" title='RS' data-type='llvm::RegScavenger *' data-ref="272RS" data-ref-filename="272RS">RS</dfn>,</td></tr>
<tr><th id="1259">1259</th><td>                                 <em>bool</em> <dfn class="local col3 decl" id="273OnlyToVGPR" title='OnlyToVGPR' data-type='bool' data-ref="273OnlyToVGPR" data-ref-filename="273OnlyToVGPR">OnlyToVGPR</dfn>) <em>const</em> {</td></tr>
<tr><th id="1260">1260</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col4 decl" id="274MF" title='MF' data-type='llvm::MachineFunction *' data-ref="274MF" data-ref-filename="274MF">MF</dfn> = <a class="local col0 ref" href="#270MI" title='MI' data-ref="270MI" data-ref-filename="270MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1261">1261</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="275MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="275MBB" data-ref-filename="275MBB">MBB</dfn> = <a class="local col0 ref" href="#270MI" title='MI' data-ref="270MI" data-ref-filename="270MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1262">1262</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col6 decl" id="276MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="276MFI" data-ref-filename="276MFI">MFI</dfn> = <a class="local col4 ref" href="#274MF" title='MF' data-ref="274MF" data-ref-filename="274MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1263">1263</th><td></td></tr>
<tr><th id="1264">1264</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg" title='llvm::SIMachineFunctionInfo::SpilledReg' data-ref="llvm::SIMachineFunctionInfo::SpilledReg" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg">SpilledReg</a>&gt; <dfn class="local col7 decl" id="277VGPRSpills" title='VGPRSpills' data-type='ArrayRef&lt;SIMachineFunctionInfo::SpilledReg&gt;' data-ref="277VGPRSpills" data-ref-filename="277VGPRSpills">VGPRSpills</dfn></td></tr>
<tr><th id="1265">1265</th><td>    = <a class="local col6 ref" href="#276MFI" title='MFI' data-ref="276MFI" data-ref-filename="276MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo19getSGPRToVGPRSpillsEi" title='llvm::SIMachineFunctionInfo::getSGPRToVGPRSpills' data-ref="_ZNK4llvm21SIMachineFunctionInfo19getSGPRToVGPRSpillsEi" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo19getSGPRToVGPRSpillsEi">getSGPRToVGPRSpills</a>(<a class="local col1 ref" href="#271Index" title='Index' data-ref="271Index" data-ref-filename="271Index">Index</a>);</td></tr>
<tr><th id="1266">1266</th><td>  <em>bool</em> <dfn class="local col8 decl" id="278SpillToVGPR" title='SpillToVGPR' data-type='bool' data-ref="278SpillToVGPR" data-ref-filename="278SpillToVGPR">SpillToVGPR</dfn> = !<a class="local col7 ref" href="#277VGPRSpills" title='VGPRSpills' data-ref="277VGPRSpills" data-ref-filename="277VGPRSpills">VGPRSpills</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv" data-ref-filename="_ZNK4llvm8ArrayRef5emptyEv">empty</a>();</td></tr>
<tr><th id="1267">1267</th><td>  <b>if</b> (<a class="local col3 ref" href="#273OnlyToVGPR" title='OnlyToVGPR' data-ref="273OnlyToVGPR" data-ref-filename="273OnlyToVGPR">OnlyToVGPR</a> &amp;&amp; !<a class="local col8 ref" href="#278SpillToVGPR" title='SpillToVGPR' data-ref="278SpillToVGPR" data-ref-filename="278SpillToVGPR">SpillToVGPR</a>)</td></tr>
<tr><th id="1268">1268</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1269">1269</th><td></td></tr>
<tr><th id="1270">1270</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col9 decl" id="279TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="279TII" data-ref-filename="279TII">TII</dfn> = <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1271">1271</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="280DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="280DL" data-ref-filename="280DL">DL</dfn> = <a class="local col0 ref" href="#270MI" title='MI' data-ref="270MI" data-ref-filename="270MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1272">1272</th><td></td></tr>
<tr><th id="1273">1273</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="281SuperReg" title='SuperReg' data-type='llvm::Register' data-ref="281SuperReg" data-ref-filename="281SuperReg">SuperReg</dfn> = <a class="local col0 ref" href="#270MI" title='MI' data-ref="270MI" data-ref-filename="270MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1274">1274</th><td></td></tr>
<tr><th id="1275">1275</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SuperReg != AMDGPU::M0 &amp;&amp; <q>"m0 should never spill"</q>);</td></tr>
<tr><th id="1276">1276</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SuperReg != AMDGPU::EXEC_LO &amp;&amp; SuperReg != AMDGPU::EXEC_HI &amp;&amp;</td></tr>
<tr><th id="1277">1277</th><td>         SuperReg != AMDGPU::EXEC &amp;&amp; <q>"exec should never spill"</q>);</td></tr>
<tr><th id="1278">1278</th><td></td></tr>
<tr><th id="1279">1279</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="282EltSize" title='EltSize' data-type='unsigned int' data-ref="282EltSize" data-ref-filename="282EltSize">EltSize</dfn> = <var>4</var>;</td></tr>
<tr><th id="1280">1280</th><td></td></tr>
<tr><th id="1281">1281</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="283RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="283RC" data-ref-filename="283RC">RC</dfn> = <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE">getPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col1 ref" href="#281SuperReg" title='SuperReg' data-ref="281SuperReg" data-ref-filename="281SuperReg">SuperReg</a>);</td></tr>
<tr><th id="1282">1282</th><td></td></tr>
<tr><th id="1283">1283</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a>&gt; <dfn class="local col4 decl" id="284SplitParts" title='SplitParts' data-type='ArrayRef&lt;int16_t&gt;' data-ref="284SplitParts" data-ref-filename="284SplitParts">SplitParts</dfn> = <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getRegSplitParts' data-ref="_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj">getRegSplitParts</a>(<a class="local col3 ref" href="#283RC" title='RC' data-ref="283RC" data-ref-filename="283RC">RC</a>, <a class="local col2 ref" href="#282EltSize" title='EltSize' data-ref="282EltSize" data-ref-filename="282EltSize">EltSize</a>);</td></tr>
<tr><th id="1284">1284</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="285NumSubRegs" title='NumSubRegs' data-type='unsigned int' data-ref="285NumSubRegs" data-ref-filename="285NumSubRegs">NumSubRegs</dfn> = <a class="local col4 ref" href="#284SplitParts" title='SplitParts' data-ref="284SplitParts" data-ref-filename="284SplitParts">SplitParts</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv" data-ref-filename="_ZNK4llvm8ArrayRef5emptyEv">empty</a>() ? <var>1</var> : <a class="local col4 ref" href="#284SplitParts" title='SplitParts' data-ref="284SplitParts" data-ref-filename="284SplitParts">SplitParts</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>();</td></tr>
<tr><th id="1285">1285</th><td></td></tr>
<tr><th id="1286">1286</th><td>  <b>if</b> (<a class="local col8 ref" href="#278SpillToVGPR" title='SpillToVGPR' data-ref="278SpillToVGPR" data-ref-filename="278SpillToVGPR">SpillToVGPR</a>) {</td></tr>
<tr><th id="1287">1287</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="286i" title='i' data-type='unsigned int' data-ref="286i" data-ref-filename="286i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="287e" title='e' data-type='unsigned int' data-ref="287e" data-ref-filename="287e">e</dfn> = <a class="local col5 ref" href="#285NumSubRegs" title='NumSubRegs' data-ref="285NumSubRegs" data-ref-filename="285NumSubRegs">NumSubRegs</a>; <a class="local col6 ref" href="#286i" title='i' data-ref="286i" data-ref-filename="286i">i</a> &lt; <a class="local col7 ref" href="#287e" title='e' data-ref="287e" data-ref-filename="287e">e</a>; ++<a class="local col6 ref" href="#286i" title='i' data-ref="286i" data-ref-filename="286i">i</a>) {</td></tr>
<tr><th id="1288">1288</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="288SubReg" title='SubReg' data-type='llvm::Register' data-ref="288SubReg" data-ref-filename="288SubReg">SubReg</dfn> = <a class="local col5 ref" href="#285NumSubRegs" title='NumSubRegs' data-ref="285NumSubRegs" data-ref-filename="285NumSubRegs">NumSubRegs</a> == <var>1</var></td></tr>
<tr><th id="1289">1289</th><td>                            ? <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#281SuperReg" title='SuperReg' data-ref="281SuperReg" data-ref-filename="281SuperReg">SuperReg</a></td></tr>
<tr><th id="1290">1290</th><td>                            : <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE">(</a><a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col1 ref" href="#281SuperReg" title='SuperReg' data-ref="281SuperReg" data-ref-filename="281SuperReg">SuperReg</a>, <a class="local col4 ref" href="#284SplitParts" title='SplitParts' data-ref="284SplitParts" data-ref-filename="284SplitParts">SplitParts</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col6 ref" href="#286i" title='i' data-ref="286i" data-ref-filename="286i">i</a>]</a>));</td></tr>
<tr><th id="1291">1291</th><td></td></tr>
<tr><th id="1292">1292</th><td>      <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg" title='llvm::SIMachineFunctionInfo::SpilledReg' data-ref="llvm::SIMachineFunctionInfo::SpilledReg" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg">SpilledReg</a> <dfn class="local col9 decl" id="289Spill" title='Spill' data-type='SIMachineFunctionInfo::SpilledReg' data-ref="289Spill" data-ref-filename="289Spill">Spill</dfn> = <a class="ref fn fake" href="SIMachineFunctionInfo.h.html#437" title='llvm::SIMachineFunctionInfo::SpilledReg::SpilledReg' data-ref="_ZN4llvm21SIMachineFunctionInfo10SpilledRegC1ERKS1_" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo10SpilledRegC1ERKS1_"></a><a class="local col7 ref" href="#277VGPRSpills" title='VGPRSpills' data-ref="277VGPRSpills" data-ref-filename="277VGPRSpills">VGPRSpills</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col6 ref" href="#286i" title='i' data-ref="286i" data-ref-filename="286i">i</a>]</a>;</td></tr>
<tr><th id="1293">1293</th><td>      <em>auto</em> <dfn class="local col0 decl" id="290MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="290MIB" data-ref-filename="290MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col5 ref" href="#275MBB" title='MBB' data-ref="275MBB" data-ref-filename="275MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#270MI" title='MI' data-ref="270MI" data-ref-filename="270MI">MI</a>, <a class="local col0 ref" href="#280DL" title='DL' data-ref="280DL" data-ref-filename="280DL">DL</a>, <a class="local col9 ref" href="#279TII" title='TII' data-ref="279TII" data-ref-filename="279TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_READLANE_B32" title='llvm::AMDGPU::V_READLANE_B32' data-ref="llvm::AMDGPU::V_READLANE_B32" data-ref-filename="llvm..AMDGPU..V_READLANE_B32">V_READLANE_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#288SubReg" title='SubReg' data-ref="288SubReg" data-ref-filename="288SubReg">SubReg</a>)</td></tr>
<tr><th id="1294">1294</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#289Spill" title='Spill' data-ref="289Spill" data-ref-filename="289Spill">Spill</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg::VGPR" title='llvm::SIMachineFunctionInfo::SpilledReg::VGPR' data-ref="llvm::SIMachineFunctionInfo::SpilledReg::VGPR" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg..VGPR">VGPR</a>)</td></tr>
<tr><th id="1295">1295</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#289Spill" title='Spill' data-ref="289Spill" data-ref-filename="289Spill">Spill</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg::Lane" title='llvm::SIMachineFunctionInfo::SpilledReg::Lane' data-ref="llvm::SIMachineFunctionInfo::SpilledReg::Lane" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg..Lane">Lane</a>);</td></tr>
<tr><th id="1296">1296</th><td>      <b>if</b> (<a class="local col5 ref" href="#285NumSubRegs" title='NumSubRegs' data-ref="285NumSubRegs" data-ref-filename="285NumSubRegs">NumSubRegs</a> &gt; <var>1</var> &amp;&amp; <a class="local col6 ref" href="#286i" title='i' data-ref="286i" data-ref-filename="286i">i</a> == <var>0</var>)</td></tr>
<tr><th id="1297">1297</th><td>        <a class="local col0 ref" href="#290MIB" title='MIB' data-ref="290MIB" data-ref-filename="290MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#281SuperReg" title='SuperReg' data-ref="281SuperReg" data-ref-filename="281SuperReg">SuperReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="1298">1298</th><td>    }</td></tr>
<tr><th id="1299">1299</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1300">1300</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="291TmpVGPR" title='TmpVGPR' data-type='llvm::Register' data-ref="291TmpVGPR" data-ref-filename="291TmpVGPR">TmpVGPR</dfn> = <a class="local col2 ref" href="#272RS" title='RS' data-ref="272RS" data-ref-filename="272RS">RS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" title='llvm::RegScavenger::scavengeRegister' data-ref="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" data-ref-filename="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib">scavengeRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#270MI" title='MI' data-ref="270MI" data-ref-filename="270MI">MI</a>, <var>0</var>);</td></tr>
<tr><th id="1301">1301</th><td>    <a class="local col2 ref" href="#272RS" title='RS' data-ref="272RS" data-ref-filename="272RS">RS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE" title='llvm::RegScavenger::setRegUsed' data-ref="_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE">setRegUsed</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#291TmpVGPR" title='TmpVGPR' data-ref="291TmpVGPR" data-ref-filename="291TmpVGPR">TmpVGPR</a>);</td></tr>
<tr><th id="1302">1302</th><td></td></tr>
<tr><th id="1303">1303</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="292PerVGPR" title='PerVGPR' data-type='unsigned int' data-ref="292PerVGPR" data-ref-filename="292PerVGPR">PerVGPR</dfn> = <var>32</var>;</td></tr>
<tr><th id="1304">1304</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="293NumVGPRs" title='NumVGPRs' data-type='unsigned int' data-ref="293NumVGPRs" data-ref-filename="293NumVGPRs">NumVGPRs</dfn> = (<a class="local col5 ref" href="#285NumSubRegs" title='NumSubRegs' data-ref="285NumSubRegs" data-ref-filename="285NumSubRegs">NumSubRegs</a> + (<a class="local col2 ref" href="#292PerVGPR" title='PerVGPR' data-ref="292PerVGPR" data-ref-filename="292PerVGPR">PerVGPR</a> - <var>1</var>)) / <a class="local col2 ref" href="#292PerVGPR" title='PerVGPR' data-ref="292PerVGPR" data-ref-filename="292PerVGPR">PerVGPR</a>;</td></tr>
<tr><th id="1305">1305</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="294VGPRLanes" title='VGPRLanes' data-type='int64_t' data-ref="294VGPRLanes" data-ref-filename="294VGPRLanes">VGPRLanes</dfn> = (<var>1LL</var> &lt;&lt; <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col2 ref" href="#292PerVGPR" title='PerVGPR' data-ref="292PerVGPR" data-ref-filename="292PerVGPR">PerVGPR</a>, <a class="local col5 ref" href="#285NumSubRegs" title='NumSubRegs' data-ref="285NumSubRegs" data-ref-filename="285NumSubRegs">NumSubRegs</a>)) - <var>1LL</var>;</td></tr>
<tr><th id="1306">1306</th><td></td></tr>
<tr><th id="1307">1307</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="295Offset" title='Offset' data-type='unsigned int' data-ref="295Offset" data-ref-filename="295Offset">Offset</dfn> = <var>0</var>; <a class="local col5 ref" href="#295Offset" title='Offset' data-ref="295Offset" data-ref-filename="295Offset">Offset</a> &lt; <a class="local col3 ref" href="#293NumVGPRs" title='NumVGPRs' data-ref="293NumVGPRs" data-ref-filename="293NumVGPRs">NumVGPRs</a>; ++<a class="local col5 ref" href="#295Offset" title='Offset' data-ref="295Offset" data-ref-filename="295Offset">Offset</a>) {</td></tr>
<tr><th id="1308">1308</th><td>      <i>// Load in VGPR data</i></td></tr>
<tr><th id="1309">1309</th><td>      <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo23buildSGPRSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiijNS_8RegisterElPNS_12RegScavengerEb" title='llvm::SIRegisterInfo::buildSGPRSpillLoadStore' data-ref="_ZNK4llvm14SIRegisterInfo23buildSGPRSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiijNS_8RegisterElPNS_12RegScavengerEb" data-ref-filename="_ZNK4llvm14SIRegisterInfo23buildSGPRSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiijNS_8RegisterElPNS_12RegScavengerEb">buildSGPRSpillLoadStore</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#270MI" title='MI' data-ref="270MI" data-ref-filename="270MI">MI</a>, <a class="local col1 ref" href="#271Index" title='Index' data-ref="271Index" data-ref-filename="271Index">Index</a>, <a class="local col5 ref" href="#295Offset" title='Offset' data-ref="295Offset" data-ref-filename="295Offset">Offset</a>, <a class="local col2 ref" href="#282EltSize" title='EltSize' data-ref="282EltSize" data-ref-filename="282EltSize">EltSize</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#291TmpVGPR" title='TmpVGPR' data-ref="291TmpVGPR" data-ref-filename="291TmpVGPR">TmpVGPR</a>, <a class="local col4 ref" href="#294VGPRLanes" title='VGPRLanes' data-ref="294VGPRLanes" data-ref-filename="294VGPRLanes">VGPRLanes</a>,</td></tr>
<tr><th id="1310">1310</th><td>                              <a class="local col2 ref" href="#272RS" title='RS' data-ref="272RS" data-ref-filename="272RS">RS</a>, <b>true</b>);</td></tr>
<tr><th id="1311">1311</th><td></td></tr>
<tr><th id="1312">1312</th><td>      <i>// Unpack lanes</i></td></tr>
<tr><th id="1313">1313</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="296i" title='i' data-type='unsigned int' data-ref="296i" data-ref-filename="296i">i</dfn> = <a class="local col5 ref" href="#295Offset" title='Offset' data-ref="295Offset" data-ref-filename="295Offset">Offset</a> * <a class="local col2 ref" href="#292PerVGPR" title='PerVGPR' data-ref="292PerVGPR" data-ref-filename="292PerVGPR">PerVGPR</a>,</td></tr>
<tr><th id="1314">1314</th><td>                    <dfn class="local col7 decl" id="297e" title='e' data-type='unsigned int' data-ref="297e" data-ref-filename="297e">e</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>((<a class="local col5 ref" href="#295Offset" title='Offset' data-ref="295Offset" data-ref-filename="295Offset">Offset</a> + <var>1</var>) * <a class="local col2 ref" href="#292PerVGPR" title='PerVGPR' data-ref="292PerVGPR" data-ref-filename="292PerVGPR">PerVGPR</a>, <a class="local col5 ref" href="#285NumSubRegs" title='NumSubRegs' data-ref="285NumSubRegs" data-ref-filename="285NumSubRegs">NumSubRegs</a>);</td></tr>
<tr><th id="1315">1315</th><td>           <a class="local col6 ref" href="#296i" title='i' data-ref="296i" data-ref-filename="296i">i</a> &lt; <a class="local col7 ref" href="#297e" title='e' data-ref="297e" data-ref-filename="297e">e</a>; ++<a class="local col6 ref" href="#296i" title='i' data-ref="296i" data-ref-filename="296i">i</a>) {</td></tr>
<tr><th id="1316">1316</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="298SubReg" title='SubReg' data-type='llvm::Register' data-ref="298SubReg" data-ref-filename="298SubReg">SubReg</dfn> = <a class="local col5 ref" href="#285NumSubRegs" title='NumSubRegs' data-ref="285NumSubRegs" data-ref-filename="285NumSubRegs">NumSubRegs</a> == <var>1</var></td></tr>
<tr><th id="1317">1317</th><td>                              ? <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#281SuperReg" title='SuperReg' data-ref="281SuperReg" data-ref-filename="281SuperReg">SuperReg</a></td></tr>
<tr><th id="1318">1318</th><td>                              : <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE">(</a><a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col1 ref" href="#281SuperReg" title='SuperReg' data-ref="281SuperReg" data-ref-filename="281SuperReg">SuperReg</a>, <a class="local col4 ref" href="#284SplitParts" title='SplitParts' data-ref="284SplitParts" data-ref-filename="284SplitParts">SplitParts</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col6 ref" href="#296i" title='i' data-ref="296i" data-ref-filename="296i">i</a>]</a>));</td></tr>
<tr><th id="1319">1319</th><td></td></tr>
<tr><th id="1320">1320</th><td>        <em>bool</em> <dfn class="local col9 decl" id="299LastSubReg" title='LastSubReg' data-type='bool' data-ref="299LastSubReg" data-ref-filename="299LastSubReg">LastSubReg</dfn> = (<a class="local col6 ref" href="#296i" title='i' data-ref="296i" data-ref-filename="296i">i</a> + <var>1</var> == <a class="local col7 ref" href="#297e" title='e' data-ref="297e" data-ref-filename="297e">e</a>);</td></tr>
<tr><th id="1321">1321</th><td>        <em>auto</em> <dfn class="local col0 decl" id="300MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="300MIB" data-ref-filename="300MIB">MIB</dfn> =</td></tr>
<tr><th id="1322">1322</th><td>            <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col5 ref" href="#275MBB" title='MBB' data-ref="275MBB" data-ref-filename="275MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#270MI" title='MI' data-ref="270MI" data-ref-filename="270MI">MI</a>, <a class="local col0 ref" href="#280DL" title='DL' data-ref="280DL" data-ref-filename="280DL">DL</a>, <a class="local col9 ref" href="#279TII" title='TII' data-ref="279TII" data-ref-filename="279TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_READLANE_B32" title='llvm::AMDGPU::V_READLANE_B32' data-ref="llvm::AMDGPU::V_READLANE_B32" data-ref-filename="llvm..AMDGPU..V_READLANE_B32">V_READLANE_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#298SubReg" title='SubReg' data-ref="298SubReg" data-ref-filename="298SubReg">SubReg</a>)</td></tr>
<tr><th id="1323">1323</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#291TmpVGPR" title='TmpVGPR' data-ref="291TmpVGPR" data-ref-filename="291TmpVGPR">TmpVGPR</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col9 ref" href="#299LastSubReg" title='LastSubReg' data-ref="299LastSubReg" data-ref-filename="299LastSubReg">LastSubReg</a>))</td></tr>
<tr><th id="1324">1324</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#296i" title='i' data-ref="296i" data-ref-filename="296i">i</a>);</td></tr>
<tr><th id="1325">1325</th><td>        <b>if</b> (<a class="local col5 ref" href="#285NumSubRegs" title='NumSubRegs' data-ref="285NumSubRegs" data-ref-filename="285NumSubRegs">NumSubRegs</a> &gt; <var>1</var> &amp;&amp; <a class="local col6 ref" href="#296i" title='i' data-ref="296i" data-ref-filename="296i">i</a> == <var>0</var>)</td></tr>
<tr><th id="1326">1326</th><td>          <a class="local col0 ref" href="#300MIB" title='MIB' data-ref="300MIB" data-ref-filename="300MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#281SuperReg" title='SuperReg' data-ref="281SuperReg" data-ref-filename="281SuperReg">SuperReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="1327">1327</th><td>      }</td></tr>
<tr><th id="1328">1328</th><td>    }</td></tr>
<tr><th id="1329">1329</th><td>  }</td></tr>
<tr><th id="1330">1330</th><td></td></tr>
<tr><th id="1331">1331</th><td>  <a class="local col0 ref" href="#270MI" title='MI' data-ref="270MI" data-ref-filename="270MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1332">1332</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1333">1333</th><td>}</td></tr>
<tr><th id="1334">1334</th><td></td></tr>
<tr><th id="1335">1335</th><td><i class="doc">/// Special case of eliminateFrameIndex. Returns true if the SGPR was spilled to</i></td></tr>
<tr><th id="1336">1336</th><td><i class="doc">/// a VGPR and the stack slot can be safely eliminated when all other users are</i></td></tr>
<tr><th id="1337">1337</th><td><i class="doc">/// handled.</i></td></tr>
<tr><th id="1338">1338</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo34eliminateSGPRToVGPRSpillFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerE" title='llvm::SIRegisterInfo::eliminateSGPRToVGPRSpillFrameIndex' data-ref="_ZNK4llvm14SIRegisterInfo34eliminateSGPRToVGPRSpillFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerE" data-ref-filename="_ZNK4llvm14SIRegisterInfo34eliminateSGPRToVGPRSpillFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerE">eliminateSGPRToVGPRSpillFrameIndex</dfn>(</td></tr>
<tr><th id="1339">1339</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="301MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="301MI" data-ref-filename="301MI">MI</dfn>,</td></tr>
<tr><th id="1340">1340</th><td>  <em>int</em> <dfn class="local col2 decl" id="302FI" title='FI' data-type='int' data-ref="302FI" data-ref-filename="302FI">FI</dfn>,</td></tr>
<tr><th id="1341">1341</th><td>  <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col3 decl" id="303RS" title='RS' data-type='llvm::RegScavenger *' data-ref="303RS" data-ref-filename="303RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="1342">1342</th><td>  <b>switch</b> (<a class="local col1 ref" href="#301MI" title='MI' data-ref="301MI" data-ref-filename="301MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1343">1343</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S1024_SAVE" title='llvm::AMDGPU::SI_SPILL_S1024_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S1024_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S1024_SAVE">SI_SPILL_S1024_SAVE</a>:</td></tr>
<tr><th id="1344">1344</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S512_SAVE" title='llvm::AMDGPU::SI_SPILL_S512_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S512_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S512_SAVE">SI_SPILL_S512_SAVE</a>:</td></tr>
<tr><th id="1345">1345</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S256_SAVE" title='llvm::AMDGPU::SI_SPILL_S256_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S256_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S256_SAVE">SI_SPILL_S256_SAVE</a>:</td></tr>
<tr><th id="1346">1346</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S192_SAVE" title='llvm::AMDGPU::SI_SPILL_S192_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S192_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S192_SAVE">SI_SPILL_S192_SAVE</a>:</td></tr>
<tr><th id="1347">1347</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S160_SAVE" title='llvm::AMDGPU::SI_SPILL_S160_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S160_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S160_SAVE">SI_SPILL_S160_SAVE</a>:</td></tr>
<tr><th id="1348">1348</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S128_SAVE" title='llvm::AMDGPU::SI_SPILL_S128_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S128_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S128_SAVE">SI_SPILL_S128_SAVE</a>:</td></tr>
<tr><th id="1349">1349</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S96_SAVE" title='llvm::AMDGPU::SI_SPILL_S96_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S96_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S96_SAVE">SI_SPILL_S96_SAVE</a>:</td></tr>
<tr><th id="1350">1350</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S64_SAVE" title='llvm::AMDGPU::SI_SPILL_S64_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S64_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S64_SAVE">SI_SPILL_S64_SAVE</a>:</td></tr>
<tr><th id="1351">1351</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S32_SAVE" title='llvm::AMDGPU::SI_SPILL_S32_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S32_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S32_SAVE">SI_SPILL_S32_SAVE</a>:</td></tr>
<tr><th id="1352">1352</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo9spillSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb" title='llvm::SIRegisterInfo::spillSGPR' data-ref="_ZNK4llvm14SIRegisterInfo9spillSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb" data-ref-filename="_ZNK4llvm14SIRegisterInfo9spillSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb">spillSGPR</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#301MI" title='MI' data-ref="301MI" data-ref-filename="301MI">MI</a>, <a class="local col2 ref" href="#302FI" title='FI' data-ref="302FI" data-ref-filename="302FI">FI</a>, <a class="local col3 ref" href="#303RS" title='RS' data-ref="303RS" data-ref-filename="303RS">RS</a>, <b>true</b>);</td></tr>
<tr><th id="1353">1353</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S1024_RESTORE" title='llvm::AMDGPU::SI_SPILL_S1024_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S1024_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S1024_RESTORE">SI_SPILL_S1024_RESTORE</a>:</td></tr>
<tr><th id="1354">1354</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S512_RESTORE" title='llvm::AMDGPU::SI_SPILL_S512_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S512_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S512_RESTORE">SI_SPILL_S512_RESTORE</a>:</td></tr>
<tr><th id="1355">1355</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S256_RESTORE" title='llvm::AMDGPU::SI_SPILL_S256_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S256_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S256_RESTORE">SI_SPILL_S256_RESTORE</a>:</td></tr>
<tr><th id="1356">1356</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S192_RESTORE" title='llvm::AMDGPU::SI_SPILL_S192_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S192_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S192_RESTORE">SI_SPILL_S192_RESTORE</a>:</td></tr>
<tr><th id="1357">1357</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S160_RESTORE" title='llvm::AMDGPU::SI_SPILL_S160_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S160_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S160_RESTORE">SI_SPILL_S160_RESTORE</a>:</td></tr>
<tr><th id="1358">1358</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S128_RESTORE" title='llvm::AMDGPU::SI_SPILL_S128_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S128_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S128_RESTORE">SI_SPILL_S128_RESTORE</a>:</td></tr>
<tr><th id="1359">1359</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S96_RESTORE" title='llvm::AMDGPU::SI_SPILL_S96_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S96_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S96_RESTORE">SI_SPILL_S96_RESTORE</a>:</td></tr>
<tr><th id="1360">1360</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S64_RESTORE" title='llvm::AMDGPU::SI_SPILL_S64_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S64_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S64_RESTORE">SI_SPILL_S64_RESTORE</a>:</td></tr>
<tr><th id="1361">1361</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S32_RESTORE" title='llvm::AMDGPU::SI_SPILL_S32_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S32_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S32_RESTORE">SI_SPILL_S32_RESTORE</a>:</td></tr>
<tr><th id="1362">1362</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo11restoreSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb" title='llvm::SIRegisterInfo::restoreSGPR' data-ref="_ZNK4llvm14SIRegisterInfo11restoreSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb" data-ref-filename="_ZNK4llvm14SIRegisterInfo11restoreSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb">restoreSGPR</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#301MI" title='MI' data-ref="301MI" data-ref-filename="301MI">MI</a>, <a class="local col2 ref" href="#302FI" title='FI' data-ref="302FI" data-ref-filename="302FI">FI</a>, <a class="local col3 ref" href="#303RS" title='RS' data-ref="303RS" data-ref-filename="303RS">RS</a>, <b>true</b>);</td></tr>
<tr><th id="1363">1363</th><td>  <b>default</b>:</td></tr>
<tr><th id="1364">1364</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"not an SGPR spill instruction"</q>);</td></tr>
<tr><th id="1365">1365</th><td>  }</td></tr>
<tr><th id="1366">1366</th><td>}</td></tr>
<tr><th id="1367">1367</th><td></td></tr>
<tr><th id="1368">1368</th><td><em>void</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14SIRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::SIRegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm14SIRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" data-ref-filename="_ZNK4llvm14SIRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="304MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="304MI" data-ref-filename="304MI">MI</dfn>,</td></tr>
<tr><th id="1369">1369</th><td>                                        <em>int</em> <dfn class="local col5 decl" id="305SPAdj" title='SPAdj' data-type='int' data-ref="305SPAdj" data-ref-filename="305SPAdj">SPAdj</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="306FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="306FIOperandNum" data-ref-filename="306FIOperandNum">FIOperandNum</dfn>,</td></tr>
<tr><th id="1370">1370</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col7 decl" id="307RS" title='RS' data-type='llvm::RegScavenger *' data-ref="307RS" data-ref-filename="307RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="1371">1371</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col8 decl" id="308MF" title='MF' data-type='llvm::MachineFunction *' data-ref="308MF" data-ref-filename="308MF">MF</dfn> = <a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1372">1372</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="309MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="309MBB" data-ref-filename="309MBB">MBB</dfn> = <a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1373">1373</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col0 decl" id="310MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="310MFI" data-ref-filename="310MFI">MFI</dfn> = <a class="local col8 ref" href="#308MF" title='MF' data-ref="308MF" data-ref-filename="308MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1374">1374</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col1 decl" id="311FrameInfo" title='FrameInfo' data-type='llvm::MachineFrameInfo &amp;' data-ref="311FrameInfo" data-ref-filename="311FrameInfo">FrameInfo</dfn> = <a class="local col8 ref" href="#308MF" title='MF' data-ref="308MF" data-ref-filename="308MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1375">1375</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col2 decl" id="312TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="312TII" data-ref-filename="312TII">TII</dfn> = <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1376">1376</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="313DL" title='DL' data-type='llvm::DebugLoc' data-ref="313DL" data-ref-filename="313DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1377">1377</th><td></td></tr>
<tr><th id="1378">1378</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SPAdj == <var>0</var> &amp;&amp; <q>"unhandled SP adjustment in call sequence?"</q>);</td></tr>
<tr><th id="1379">1379</th><td></td></tr>
<tr><th id="1380">1380</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="314FIOp" title='FIOp' data-type='llvm::MachineOperand &amp;' data-ref="314FIOp" data-ref-filename="314FIOp">FIOp</dfn> = <a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#306FIOperandNum" title='FIOperandNum' data-ref="306FIOperandNum" data-ref-filename="306FIOperandNum">FIOperandNum</a>);</td></tr>
<tr><th id="1381">1381</th><td>  <em>int</em> <dfn class="local col5 decl" id="315Index" title='Index' data-type='int' data-ref="315Index" data-ref-filename="315Index">Index</dfn> = <a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#306FIOperandNum" title='FIOperandNum' data-ref="306FIOperandNum" data-ref-filename="306FIOperandNum">FIOperandNum</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1382">1382</th><td></td></tr>
<tr><th id="1383">1383</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="316FrameReg" title='FrameReg' data-type='llvm::Register' data-ref="316FrameReg" data-ref-filename="316FrameReg">FrameReg</dfn> = <a class="local col1 ref" href="#311FrameInfo" title='FrameInfo' data-ref="311FrameInfo" data-ref-filename="311FrameInfo">FrameInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi" title='llvm::MachineFrameInfo::isFixedObjectIndex' data-ref="_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi">isFixedObjectIndex</a>(<a class="local col5 ref" href="#315Index" title='Index' data-ref="315Index" data-ref-filename="315Index">Index</a>) &amp;&amp; <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::hasBasePointer' data-ref="_ZNK4llvm14SIRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</a>(*<a class="local col8 ref" href="#308MF" title='MF' data-ref="308MF" data-ref-filename="308MF">MF</a>)</td></tr>
<tr><th id="1384">1384</th><td>                          ? <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo15getBaseRegisterEv" title='llvm::SIRegisterInfo::getBaseRegister' data-ref="_ZNK4llvm14SIRegisterInfo15getBaseRegisterEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo15getBaseRegisterEv">getBaseRegister</a>()</td></tr>
<tr><th id="1385">1385</th><td>                          : <a class="virtual member fn" href="#_ZNK4llvm14SIRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm14SIRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</a>(*<a class="local col8 ref" href="#308MF" title='MF' data-ref="308MF" data-ref-filename="308MF">MF</a>);</td></tr>
<tr><th id="1386">1386</th><td></td></tr>
<tr><th id="1387">1387</th><td>  <b>switch</b> (<a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1388">1388</th><td>    <i>// SGPR register spill</i></td></tr>
<tr><th id="1389">1389</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S1024_SAVE" title='llvm::AMDGPU::SI_SPILL_S1024_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S1024_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S1024_SAVE">SI_SPILL_S1024_SAVE</a>:</td></tr>
<tr><th id="1390">1390</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S512_SAVE" title='llvm::AMDGPU::SI_SPILL_S512_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S512_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S512_SAVE">SI_SPILL_S512_SAVE</a>:</td></tr>
<tr><th id="1391">1391</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S256_SAVE" title='llvm::AMDGPU::SI_SPILL_S256_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S256_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S256_SAVE">SI_SPILL_S256_SAVE</a>:</td></tr>
<tr><th id="1392">1392</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S192_SAVE" title='llvm::AMDGPU::SI_SPILL_S192_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S192_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S192_SAVE">SI_SPILL_S192_SAVE</a>:</td></tr>
<tr><th id="1393">1393</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S160_SAVE" title='llvm::AMDGPU::SI_SPILL_S160_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S160_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S160_SAVE">SI_SPILL_S160_SAVE</a>:</td></tr>
<tr><th id="1394">1394</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S128_SAVE" title='llvm::AMDGPU::SI_SPILL_S128_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S128_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S128_SAVE">SI_SPILL_S128_SAVE</a>:</td></tr>
<tr><th id="1395">1395</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S96_SAVE" title='llvm::AMDGPU::SI_SPILL_S96_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S96_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S96_SAVE">SI_SPILL_S96_SAVE</a>:</td></tr>
<tr><th id="1396">1396</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S64_SAVE" title='llvm::AMDGPU::SI_SPILL_S64_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S64_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S64_SAVE">SI_SPILL_S64_SAVE</a>:</td></tr>
<tr><th id="1397">1397</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S32_SAVE" title='llvm::AMDGPU::SI_SPILL_S32_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_S32_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S32_SAVE">SI_SPILL_S32_SAVE</a>: {</td></tr>
<tr><th id="1398">1398</th><td>      <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo9spillSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb" title='llvm::SIRegisterInfo::spillSGPR' data-ref="_ZNK4llvm14SIRegisterInfo9spillSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb" data-ref-filename="_ZNK4llvm14SIRegisterInfo9spillSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb">spillSGPR</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a>, <a class="local col5 ref" href="#315Index" title='Index' data-ref="315Index" data-ref-filename="315Index">Index</a>, <a class="local col7 ref" href="#307RS" title='RS' data-ref="307RS" data-ref-filename="307RS">RS</a>);</td></tr>
<tr><th id="1399">1399</th><td>      <b>break</b>;</td></tr>
<tr><th id="1400">1400</th><td>    }</td></tr>
<tr><th id="1401">1401</th><td></td></tr>
<tr><th id="1402">1402</th><td>    <i>// SGPR register restore</i></td></tr>
<tr><th id="1403">1403</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S1024_RESTORE" title='llvm::AMDGPU::SI_SPILL_S1024_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S1024_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S1024_RESTORE">SI_SPILL_S1024_RESTORE</a>:</td></tr>
<tr><th id="1404">1404</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S512_RESTORE" title='llvm::AMDGPU::SI_SPILL_S512_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S512_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S512_RESTORE">SI_SPILL_S512_RESTORE</a>:</td></tr>
<tr><th id="1405">1405</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S256_RESTORE" title='llvm::AMDGPU::SI_SPILL_S256_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S256_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S256_RESTORE">SI_SPILL_S256_RESTORE</a>:</td></tr>
<tr><th id="1406">1406</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S192_RESTORE" title='llvm::AMDGPU::SI_SPILL_S192_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S192_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S192_RESTORE">SI_SPILL_S192_RESTORE</a>:</td></tr>
<tr><th id="1407">1407</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S160_RESTORE" title='llvm::AMDGPU::SI_SPILL_S160_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S160_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S160_RESTORE">SI_SPILL_S160_RESTORE</a>:</td></tr>
<tr><th id="1408">1408</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S128_RESTORE" title='llvm::AMDGPU::SI_SPILL_S128_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S128_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S128_RESTORE">SI_SPILL_S128_RESTORE</a>:</td></tr>
<tr><th id="1409">1409</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S96_RESTORE" title='llvm::AMDGPU::SI_SPILL_S96_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S96_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S96_RESTORE">SI_SPILL_S96_RESTORE</a>:</td></tr>
<tr><th id="1410">1410</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S64_RESTORE" title='llvm::AMDGPU::SI_SPILL_S64_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S64_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S64_RESTORE">SI_SPILL_S64_RESTORE</a>:</td></tr>
<tr><th id="1411">1411</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_S32_RESTORE" title='llvm::AMDGPU::SI_SPILL_S32_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_S32_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_S32_RESTORE">SI_SPILL_S32_RESTORE</a>: {</td></tr>
<tr><th id="1412">1412</th><td>      <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo11restoreSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb" title='llvm::SIRegisterInfo::restoreSGPR' data-ref="_ZNK4llvm14SIRegisterInfo11restoreSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb" data-ref-filename="_ZNK4llvm14SIRegisterInfo11restoreSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb">restoreSGPR</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a>, <a class="local col5 ref" href="#315Index" title='Index' data-ref="315Index" data-ref-filename="315Index">Index</a>, <a class="local col7 ref" href="#307RS" title='RS' data-ref="307RS" data-ref-filename="307RS">RS</a>);</td></tr>
<tr><th id="1413">1413</th><td>      <b>break</b>;</td></tr>
<tr><th id="1414">1414</th><td>    }</td></tr>
<tr><th id="1415">1415</th><td></td></tr>
<tr><th id="1416">1416</th><td>    <i>// VGPR register spill</i></td></tr>
<tr><th id="1417">1417</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V1024_SAVE" title='llvm::AMDGPU::SI_SPILL_V1024_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_V1024_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V1024_SAVE">SI_SPILL_V1024_SAVE</a>:</td></tr>
<tr><th id="1418">1418</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V512_SAVE" title='llvm::AMDGPU::SI_SPILL_V512_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_V512_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V512_SAVE">SI_SPILL_V512_SAVE</a>:</td></tr>
<tr><th id="1419">1419</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V256_SAVE" title='llvm::AMDGPU::SI_SPILL_V256_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_V256_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V256_SAVE">SI_SPILL_V256_SAVE</a>:</td></tr>
<tr><th id="1420">1420</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V192_SAVE" title='llvm::AMDGPU::SI_SPILL_V192_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_V192_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V192_SAVE">SI_SPILL_V192_SAVE</a>:</td></tr>
<tr><th id="1421">1421</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V160_SAVE" title='llvm::AMDGPU::SI_SPILL_V160_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_V160_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V160_SAVE">SI_SPILL_V160_SAVE</a>:</td></tr>
<tr><th id="1422">1422</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V128_SAVE" title='llvm::AMDGPU::SI_SPILL_V128_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_V128_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V128_SAVE">SI_SPILL_V128_SAVE</a>:</td></tr>
<tr><th id="1423">1423</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V96_SAVE" title='llvm::AMDGPU::SI_SPILL_V96_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_V96_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V96_SAVE">SI_SPILL_V96_SAVE</a>:</td></tr>
<tr><th id="1424">1424</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V64_SAVE" title='llvm::AMDGPU::SI_SPILL_V64_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_V64_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V64_SAVE">SI_SPILL_V64_SAVE</a>:</td></tr>
<tr><th id="1425">1425</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V32_SAVE" title='llvm::AMDGPU::SI_SPILL_V32_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_V32_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V32_SAVE">SI_SPILL_V32_SAVE</a>:</td></tr>
<tr><th id="1426">1426</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A1024_SAVE" title='llvm::AMDGPU::SI_SPILL_A1024_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_A1024_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A1024_SAVE">SI_SPILL_A1024_SAVE</a>:</td></tr>
<tr><th id="1427">1427</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A512_SAVE" title='llvm::AMDGPU::SI_SPILL_A512_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_A512_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A512_SAVE">SI_SPILL_A512_SAVE</a>:</td></tr>
<tr><th id="1428">1428</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A256_SAVE" title='llvm::AMDGPU::SI_SPILL_A256_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_A256_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A256_SAVE">SI_SPILL_A256_SAVE</a>:</td></tr>
<tr><th id="1429">1429</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A192_SAVE" title='llvm::AMDGPU::SI_SPILL_A192_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_A192_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A192_SAVE">SI_SPILL_A192_SAVE</a>:</td></tr>
<tr><th id="1430">1430</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A160_SAVE" title='llvm::AMDGPU::SI_SPILL_A160_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_A160_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A160_SAVE">SI_SPILL_A160_SAVE</a>:</td></tr>
<tr><th id="1431">1431</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A128_SAVE" title='llvm::AMDGPU::SI_SPILL_A128_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_A128_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A128_SAVE">SI_SPILL_A128_SAVE</a>:</td></tr>
<tr><th id="1432">1432</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A96_SAVE" title='llvm::AMDGPU::SI_SPILL_A96_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_A96_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A96_SAVE">SI_SPILL_A96_SAVE</a>:</td></tr>
<tr><th id="1433">1433</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A64_SAVE" title='llvm::AMDGPU::SI_SPILL_A64_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_A64_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A64_SAVE">SI_SPILL_A64_SAVE</a>:</td></tr>
<tr><th id="1434">1434</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A32_SAVE" title='llvm::AMDGPU::SI_SPILL_A32_SAVE' data-ref="llvm::AMDGPU::SI_SPILL_A32_SAVE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A32_SAVE">SI_SPILL_A32_SAVE</a>: {</td></tr>
<tr><th id="1435">1435</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="317VData" title='VData' data-type='const llvm::MachineOperand *' data-ref="317VData" data-ref-filename="317VData">VData</dfn> = <a class="local col2 ref" href="#312TII" title='TII' data-ref="312TII" data-ref-filename="312TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a></span>,</td></tr>
<tr><th id="1436">1436</th><td>                                                         <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vdata" title='llvm::AMDGPU::OpName::vdata' data-ref="llvm::AMDGPU::OpName::vdata" data-ref-filename="llvm..AMDGPU..OpName..vdata">vdata</a>);</td></tr>
<tr><th id="1437">1437</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TII-&gt;getNamedOperand(*MI, AMDGPU::OpName::soffset)-&gt;getReg() ==</td></tr>
<tr><th id="1438">1438</th><td>             MFI-&gt;getStackPtrOffsetReg());</td></tr>
<tr><th id="1439">1439</th><td></td></tr>
<tr><th id="1440">1440</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="318Opc" title='Opc' data-type='unsigned int' data-ref="318Opc" data-ref-filename="318Opc">Opc</dfn> = <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" title='llvm::GCNSubtarget::enableFlatScratch' data-ref="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv">enableFlatScratch</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SCRATCH_STORE_DWORD_SADDR" title='llvm::AMDGPU::SCRATCH_STORE_DWORD_SADDR' data-ref="llvm::AMDGPU::SCRATCH_STORE_DWORD_SADDR" data-ref-filename="llvm..AMDGPU..SCRATCH_STORE_DWORD_SADDR">SCRATCH_STORE_DWORD_SADDR</a></td></tr>
<tr><th id="1441">1441</th><td>                                            : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_STORE_DWORD_OFFSET" title='llvm::AMDGPU::BUFFER_STORE_DWORD_OFFSET' data-ref="llvm::AMDGPU::BUFFER_STORE_DWORD_OFFSET" data-ref-filename="llvm..AMDGPU..BUFFER_STORE_DWORD_OFFSET">BUFFER_STORE_DWORD_OFFSET</a>;</td></tr>
<tr><th id="1442">1442</th><td>      <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928" title='llvm::SIRegisterInfo::buildSpillLoadStore' data-ref="_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928" data-ref-filename="_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928">buildSpillLoadStore</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a>, <a class="local col8 ref" href="#318Opc" title='Opc' data-ref="318Opc" data-ref-filename="318Opc">Opc</a>,</td></tr>
<tr><th id="1443">1443</th><td>            <a class="local col5 ref" href="#315Index" title='Index' data-ref="315Index" data-ref-filename="315Index">Index</a>,</td></tr>
<tr><th id="1444">1444</th><td>            <a class="local col7 ref" href="#317VData" title='VData' data-ref="317VData" data-ref-filename="317VData">VData</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col7 ref" href="#317VData" title='VData' data-ref="317VData" data-ref-filename="317VData">VData</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>(),</td></tr>
<tr><th id="1445">1445</th><td>            <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col6 ref" href="#316FrameReg" title='FrameReg' data-ref="316FrameReg" data-ref-filename="316FrameReg">FrameReg</a>,</td></tr>
<tr><th id="1446">1446</th><td>            <a class="local col2 ref" href="#312TII" title='TII' data-ref="312TII" data-ref-filename="312TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::offset" title='llvm::AMDGPU::OpName::offset' data-ref="llvm::AMDGPU::OpName::offset" data-ref-filename="llvm..AMDGPU..OpName..offset">offset</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>(),</td></tr>
<tr><th id="1447">1447</th><td>            *<a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>(),</td></tr>
<tr><th id="1448">1448</th><td>            <a class="local col7 ref" href="#307RS" title='RS' data-ref="307RS" data-ref-filename="307RS">RS</a>);</td></tr>
<tr><th id="1449">1449</th><td>      <a class="local col0 ref" href="#310MFI" title='MFI' data-ref="310MFI" data-ref-filename="310MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo17addToSpilledVGPRsEj" title='llvm::SIMachineFunctionInfo::addToSpilledVGPRs' data-ref="_ZN4llvm21SIMachineFunctionInfo17addToSpilledVGPRsEj" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo17addToSpilledVGPRsEj">addToSpilledVGPRs</a>(<a class="tu ref fn" href="#_ZL23getNumSubRegsForSpillOpj" title='getNumSubRegsForSpillOp' data-use='c' data-ref="_ZL23getNumSubRegsForSpillOpj" data-ref-filename="_ZL23getNumSubRegsForSpillOpj">getNumSubRegsForSpillOp</a>(<a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()));</td></tr>
<tr><th id="1450">1450</th><td>      <a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1451">1451</th><td>      <b>break</b>;</td></tr>
<tr><th id="1452">1452</th><td>    }</td></tr>
<tr><th id="1453">1453</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V32_RESTORE" title='llvm::AMDGPU::SI_SPILL_V32_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_V32_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V32_RESTORE">SI_SPILL_V32_RESTORE</a>:</td></tr>
<tr><th id="1454">1454</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V64_RESTORE" title='llvm::AMDGPU::SI_SPILL_V64_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_V64_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V64_RESTORE">SI_SPILL_V64_RESTORE</a>:</td></tr>
<tr><th id="1455">1455</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V96_RESTORE" title='llvm::AMDGPU::SI_SPILL_V96_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_V96_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V96_RESTORE">SI_SPILL_V96_RESTORE</a>:</td></tr>
<tr><th id="1456">1456</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V128_RESTORE" title='llvm::AMDGPU::SI_SPILL_V128_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_V128_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V128_RESTORE">SI_SPILL_V128_RESTORE</a>:</td></tr>
<tr><th id="1457">1457</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V160_RESTORE" title='llvm::AMDGPU::SI_SPILL_V160_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_V160_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V160_RESTORE">SI_SPILL_V160_RESTORE</a>:</td></tr>
<tr><th id="1458">1458</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V192_RESTORE" title='llvm::AMDGPU::SI_SPILL_V192_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_V192_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V192_RESTORE">SI_SPILL_V192_RESTORE</a>:</td></tr>
<tr><th id="1459">1459</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V256_RESTORE" title='llvm::AMDGPU::SI_SPILL_V256_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_V256_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V256_RESTORE">SI_SPILL_V256_RESTORE</a>:</td></tr>
<tr><th id="1460">1460</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V512_RESTORE" title='llvm::AMDGPU::SI_SPILL_V512_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_V512_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V512_RESTORE">SI_SPILL_V512_RESTORE</a>:</td></tr>
<tr><th id="1461">1461</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_V1024_RESTORE" title='llvm::AMDGPU::SI_SPILL_V1024_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_V1024_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_V1024_RESTORE">SI_SPILL_V1024_RESTORE</a>:</td></tr>
<tr><th id="1462">1462</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A32_RESTORE" title='llvm::AMDGPU::SI_SPILL_A32_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_A32_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A32_RESTORE">SI_SPILL_A32_RESTORE</a>:</td></tr>
<tr><th id="1463">1463</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A64_RESTORE" title='llvm::AMDGPU::SI_SPILL_A64_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_A64_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A64_RESTORE">SI_SPILL_A64_RESTORE</a>:</td></tr>
<tr><th id="1464">1464</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A96_RESTORE" title='llvm::AMDGPU::SI_SPILL_A96_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_A96_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A96_RESTORE">SI_SPILL_A96_RESTORE</a>:</td></tr>
<tr><th id="1465">1465</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A128_RESTORE" title='llvm::AMDGPU::SI_SPILL_A128_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_A128_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A128_RESTORE">SI_SPILL_A128_RESTORE</a>:</td></tr>
<tr><th id="1466">1466</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A160_RESTORE" title='llvm::AMDGPU::SI_SPILL_A160_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_A160_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A160_RESTORE">SI_SPILL_A160_RESTORE</a>:</td></tr>
<tr><th id="1467">1467</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A192_RESTORE" title='llvm::AMDGPU::SI_SPILL_A192_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_A192_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A192_RESTORE">SI_SPILL_A192_RESTORE</a>:</td></tr>
<tr><th id="1468">1468</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A256_RESTORE" title='llvm::AMDGPU::SI_SPILL_A256_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_A256_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A256_RESTORE">SI_SPILL_A256_RESTORE</a>:</td></tr>
<tr><th id="1469">1469</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A512_RESTORE" title='llvm::AMDGPU::SI_SPILL_A512_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_A512_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A512_RESTORE">SI_SPILL_A512_RESTORE</a>:</td></tr>
<tr><th id="1470">1470</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_SPILL_A1024_RESTORE" title='llvm::AMDGPU::SI_SPILL_A1024_RESTORE' data-ref="llvm::AMDGPU::SI_SPILL_A1024_RESTORE" data-ref-filename="llvm..AMDGPU..SI_SPILL_A1024_RESTORE">SI_SPILL_A1024_RESTORE</a>: {</td></tr>
<tr><th id="1471">1471</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="319VData" title='VData' data-type='const llvm::MachineOperand *' data-ref="319VData" data-ref-filename="319VData">VData</dfn> = <a class="local col2 ref" href="#312TII" title='TII' data-ref="312TII" data-ref-filename="312TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a></span>,</td></tr>
<tr><th id="1472">1472</th><td>                                                         <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vdata" title='llvm::AMDGPU::OpName::vdata' data-ref="llvm::AMDGPU::OpName::vdata" data-ref-filename="llvm..AMDGPU..OpName..vdata">vdata</a>);</td></tr>
<tr><th id="1473">1473</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TII-&gt;getNamedOperand(*MI, AMDGPU::OpName::soffset)-&gt;getReg() ==</td></tr>
<tr><th id="1474">1474</th><td>             MFI-&gt;getStackPtrOffsetReg());</td></tr>
<tr><th id="1475">1475</th><td></td></tr>
<tr><th id="1476">1476</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="320Opc" title='Opc' data-type='unsigned int' data-ref="320Opc" data-ref-filename="320Opc">Opc</dfn> = <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" title='llvm::GCNSubtarget::enableFlatScratch' data-ref="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv">enableFlatScratch</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SCRATCH_LOAD_DWORD_SADDR" title='llvm::AMDGPU::SCRATCH_LOAD_DWORD_SADDR' data-ref="llvm::AMDGPU::SCRATCH_LOAD_DWORD_SADDR" data-ref-filename="llvm..AMDGPU..SCRATCH_LOAD_DWORD_SADDR">SCRATCH_LOAD_DWORD_SADDR</a></td></tr>
<tr><th id="1477">1477</th><td>                                            : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_LOAD_DWORD_OFFSET" title='llvm::AMDGPU::BUFFER_LOAD_DWORD_OFFSET' data-ref="llvm::AMDGPU::BUFFER_LOAD_DWORD_OFFSET" data-ref-filename="llvm..AMDGPU..BUFFER_LOAD_DWORD_OFFSET">BUFFER_LOAD_DWORD_OFFSET</a>;</td></tr>
<tr><th id="1478">1478</th><td>      <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928" title='llvm::SIRegisterInfo::buildSpillLoadStore' data-ref="_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928" data-ref-filename="_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928">buildSpillLoadStore</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a>, <a class="local col0 ref" href="#320Opc" title='Opc' data-ref="320Opc" data-ref-filename="320Opc">Opc</a>,</td></tr>
<tr><th id="1479">1479</th><td>            <a class="local col5 ref" href="#315Index" title='Index' data-ref="315Index" data-ref-filename="315Index">Index</a>,</td></tr>
<tr><th id="1480">1480</th><td>            <a class="local col9 ref" href="#319VData" title='VData' data-ref="319VData" data-ref-filename="319VData">VData</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col9 ref" href="#319VData" title='VData' data-ref="319VData" data-ref-filename="319VData">VData</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>(),</td></tr>
<tr><th id="1481">1481</th><td>            <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col6 ref" href="#316FrameReg" title='FrameReg' data-ref="316FrameReg" data-ref-filename="316FrameReg">FrameReg</a>,</td></tr>
<tr><th id="1482">1482</th><td>            <a class="local col2 ref" href="#312TII" title='TII' data-ref="312TII" data-ref-filename="312TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::offset" title='llvm::AMDGPU::OpName::offset' data-ref="llvm::AMDGPU::OpName::offset" data-ref-filename="llvm..AMDGPU..OpName..offset">offset</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>(),</td></tr>
<tr><th id="1483">1483</th><td>            *<a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>(),</td></tr>
<tr><th id="1484">1484</th><td>            <a class="local col7 ref" href="#307RS" title='RS' data-ref="307RS" data-ref-filename="307RS">RS</a>);</td></tr>
<tr><th id="1485">1485</th><td>      <a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1486">1486</th><td>      <b>break</b>;</td></tr>
<tr><th id="1487">1487</th><td>    }</td></tr>
<tr><th id="1488">1488</th><td></td></tr>
<tr><th id="1489">1489</th><td>    <b>default</b>: {</td></tr>
<tr><th id="1490">1490</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="321DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="321DL" data-ref-filename="321DL">DL</dfn> = <a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1491">1491</th><td></td></tr>
<tr><th id="1492">1492</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="322Offset" title='Offset' data-type='int64_t' data-ref="322Offset" data-ref-filename="322Offset">Offset</dfn> = <a class="local col1 ref" href="#311FrameInfo" title='FrameInfo' data-ref="311FrameInfo" data-ref-filename="311FrameInfo">FrameInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col5 ref" href="#315Index" title='Index' data-ref="315Index" data-ref-filename="315Index">Index</a>);</td></tr>
<tr><th id="1493">1493</th><td>      <b>if</b> (<a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" title='llvm::GCNSubtarget::enableFlatScratch' data-ref="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv">enableFlatScratch</a>()) {</td></tr>
<tr><th id="1494">1494</th><td>        <b>if</b> (<a class="local col2 ref" href="#312TII" title='TII' data-ref="312TII" data-ref-filename="312TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo13isFLATScratchERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLATScratch' data-ref="_ZN4llvm11SIInstrInfo13isFLATScratchERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo13isFLATScratchERKNS_12MachineInstrE">isFLATScratch</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a>)) {</td></tr>
<tr><th id="1495">1495</th><td>          <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((int16_t)FIOperandNum ==</td></tr>
<tr><th id="1496">1496</th><td>                 AMDGPU::getNamedOperandIdx(MI-&gt;getOpcode(),</td></tr>
<tr><th id="1497">1497</th><td>                                            AMDGPU::OpName::saddr));</td></tr>
<tr><th id="1498">1498</th><td></td></tr>
<tr><th id="1499">1499</th><td>          <i>// The offset is always swizzled, just replace it</i></td></tr>
<tr><th id="1500">1500</th><td>          <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#316FrameReg" title='FrameReg' data-ref="316FrameReg" data-ref-filename="316FrameReg">FrameReg</a>)</td></tr>
<tr><th id="1501">1501</th><td>            <a class="local col4 ref" href="#314FIOp" title='FIOp' data-ref="314FIOp" data-ref-filename="314FIOp">FIOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#316FrameReg" title='FrameReg' data-ref="316FrameReg" data-ref-filename="316FrameReg">FrameReg</a>, <b>false</b>);</td></tr>
<tr><th id="1502">1502</th><td></td></tr>
<tr><th id="1503">1503</th><td>          <b>if</b> (!<a class="local col2 ref" href="#322Offset" title='Offset' data-ref="322Offset" data-ref-filename="322Offset">Offset</a>)</td></tr>
<tr><th id="1504">1504</th><td>            <b>return</b>;</td></tr>
<tr><th id="1505">1505</th><td></td></tr>
<tr><th id="1506">1506</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="323OffsetOp" title='OffsetOp' data-type='llvm::MachineOperand *' data-ref="323OffsetOp" data-ref-filename="323OffsetOp">OffsetOp</dfn> =</td></tr>
<tr><th id="1507">1507</th><td>            <a class="local col2 ref" href="#312TII" title='TII' data-ref="312TII" data-ref-filename="312TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::offset" title='llvm::AMDGPU::OpName::offset' data-ref="llvm::AMDGPU::OpName::offset" data-ref-filename="llvm..AMDGPU..OpName..offset">offset</a>);</td></tr>
<tr><th id="1508">1508</th><td>          <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="324NewOffset" title='NewOffset' data-type='int64_t' data-ref="324NewOffset" data-ref-filename="324NewOffset">NewOffset</dfn> = <a class="local col2 ref" href="#322Offset" title='Offset' data-ref="322Offset" data-ref-filename="322Offset">Offset</a> + <a class="local col3 ref" href="#323OffsetOp" title='OffsetOp' data-ref="323OffsetOp" data-ref-filename="323OffsetOp">OffsetOp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1509">1509</th><td>          <b>if</b> (<a class="local col2 ref" href="#312TII" title='TII' data-ref="312TII" data-ref-filename="312TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb" title='llvm::SIInstrInfo::isLegalFLATOffset' data-ref="_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb" data-ref-filename="_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb">isLegalFLATOffset</a>(<a class="local col4 ref" href="#324NewOffset" title='NewOffset' data-ref="324NewOffset" data-ref-filename="324NewOffset">NewOffset</a>, <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::PRIVATE_ADDRESS" title='llvm::AMDGPUAS::PRIVATE_ADDRESS' data-ref="llvm::AMDGPUAS::PRIVATE_ADDRESS" data-ref-filename="llvm..AMDGPUAS..PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>,</td></tr>
<tr><th id="1510">1510</th><td>                                     <b>true</b>)) {</td></tr>
<tr><th id="1511">1511</th><td>            <a class="local col3 ref" href="#323OffsetOp" title='OffsetOp' data-ref="323OffsetOp" data-ref-filename="323OffsetOp">OffsetOp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col4 ref" href="#324NewOffset" title='NewOffset' data-ref="324NewOffset" data-ref-filename="324NewOffset">NewOffset</a>);</td></tr>
<tr><th id="1512">1512</th><td>            <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#316FrameReg" title='FrameReg' data-ref="316FrameReg" data-ref-filename="316FrameReg">FrameReg</a>)</td></tr>
<tr><th id="1513">1513</th><td>              <b>return</b>;</td></tr>
<tr><th id="1514">1514</th><td>            <a class="local col2 ref" href="#322Offset" title='Offset' data-ref="322Offset" data-ref-filename="322Offset">Offset</a> = <var>0</var>;</td></tr>
<tr><th id="1515">1515</th><td>          }</td></tr>
<tr><th id="1516">1516</th><td></td></tr>
<tr><th id="1517">1517</th><td>          <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!TII-&gt;getNamedOperand(*MI, AMDGPU::OpName::vaddr) &amp;&amp;</td></tr>
<tr><th id="1518">1518</th><td>                 <q>"Unexpected vaddr for flat scratch with a FI operand"</q>);</td></tr>
<tr><th id="1519">1519</th><td></td></tr>
<tr><th id="1520">1520</th><td>          <i>// On GFX10 we have ST mode to use no registers for an address.</i></td></tr>
<tr><th id="1521">1521</th><td><i>          // Otherwise we need to materialize 0 into an SGPR.</i></td></tr>
<tr><th id="1522">1522</th><td>          <b>if</b> (!<a class="local col2 ref" href="#322Offset" title='Offset' data-ref="322Offset" data-ref-filename="322Offset">Offset</a> &amp;&amp; <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget20hasFlatScratchSTModeEv" title='llvm::GCNSubtarget::hasFlatScratchSTMode' data-ref="_ZNK4llvm12GCNSubtarget20hasFlatScratchSTModeEv" data-ref-filename="_ZNK4llvm12GCNSubtarget20hasFlatScratchSTModeEv">hasFlatScratchSTMode</a>()) {</td></tr>
<tr><th id="1523">1523</th><td>            <em>unsigned</em> <dfn class="local col5 decl" id="325Opc" title='Opc' data-type='unsigned int' data-ref="325Opc" data-ref-filename="325Opc">Opc</dfn> = <a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1524">1524</th><td>            <em>unsigned</em> <dfn class="local col6 decl" id="326NewOpc" title='NewOpc' data-type='unsigned int' data-ref="326NewOpc" data-ref-filename="326NewOpc">NewOpc</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU26getFlatScratchInstSTfromSSEt" title='llvm::AMDGPU::getFlatScratchInstSTfromSS' data-ref="_ZN4llvm6AMDGPU26getFlatScratchInstSTfromSSEt" data-ref-filename="_ZN4llvm6AMDGPU26getFlatScratchInstSTfromSSEt">getFlatScratchInstSTfromSS</a>(<a class="local col5 ref" href="#325Opc" title='Opc' data-ref="325Opc" data-ref-filename="325Opc">Opc</a>);</td></tr>
<tr><th id="1525">1525</th><td>            <a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(</td></tr>
<tr><th id="1526">1526</th><td>                <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col5 ref" href="#325Opc" title='Opc' data-ref="325Opc" data-ref-filename="325Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::saddr" title='llvm::AMDGPU::OpName::saddr' data-ref="llvm::AMDGPU::OpName::saddr" data-ref-filename="llvm..AMDGPU..OpName..saddr">saddr</a>));</td></tr>
<tr><th id="1527">1527</th><td>            <a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col2 ref" href="#312TII" title='TII' data-ref="312TII" data-ref-filename="312TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#326NewOpc" title='NewOpc' data-ref="326NewOpc" data-ref-filename="326NewOpc">NewOpc</a>));</td></tr>
<tr><th id="1528">1528</th><td>            <b>return</b>;</td></tr>
<tr><th id="1529">1529</th><td>          }</td></tr>
<tr><th id="1530">1530</th><td>        }</td></tr>
<tr><th id="1531">1531</th><td></td></tr>
<tr><th id="1532">1532</th><td>        <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#316FrameReg" title='FrameReg' data-ref="316FrameReg" data-ref-filename="316FrameReg">FrameReg</a>) {</td></tr>
<tr><th id="1533">1533</th><td>          <a class="local col4 ref" href="#314FIOp" title='FIOp' data-ref="314FIOp" data-ref-filename="314FIOp">FIOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col2 ref" href="#322Offset" title='Offset' data-ref="322Offset" data-ref-filename="322Offset">Offset</a>);</td></tr>
<tr><th id="1534">1534</th><td>          <b>if</b> (<a class="local col2 ref" href="#312TII" title='TII' data-ref="312TII" data-ref-filename="312TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo17isImmOperandLegalERKNS_12MachineInstrEjRKNS_14MachineOperandE" title='llvm::SIInstrInfo::isImmOperandLegal' data-ref="_ZNK4llvm11SIInstrInfo17isImmOperandLegalERKNS_12MachineInstrEjRKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm11SIInstrInfo17isImmOperandLegalERKNS_12MachineInstrEjRKNS_14MachineOperandE">isImmOperandLegal</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a>, <a class="local col6 ref" href="#306FIOperandNum" title='FIOperandNum' data-ref="306FIOperandNum" data-ref-filename="306FIOperandNum">FIOperandNum</a>, <a class="local col4 ref" href="#314FIOp" title='FIOp' data-ref="314FIOp" data-ref-filename="314FIOp">FIOp</a>))</td></tr>
<tr><th id="1535">1535</th><td>            <b>return</b>;</td></tr>
<tr><th id="1536">1536</th><td>        }</td></tr>
<tr><th id="1537">1537</th><td></td></tr>
<tr><th id="1538">1538</th><td>        <i>// We need to use register here. Check if we can use an SGPR or need</i></td></tr>
<tr><th id="1539">1539</th><td><i>        // a VGPR.</i></td></tr>
<tr><th id="1540">1540</th><td>        <a class="local col4 ref" href="#314FIOp" title='FIOp' data-ref="314FIOp" data-ref-filename="314FIOp">FIOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::M0" title='llvm::AMDGPU::M0' data-ref="llvm::AMDGPU::M0" data-ref-filename="llvm..AMDGPU..M0">M0</a>, <b>false</b>);</td></tr>
<tr><th id="1541">1541</th><td>        <em>bool</em> <dfn class="local col7 decl" id="327UseSGPR" title='UseSGPR' data-type='bool' data-ref="327UseSGPR" data-ref-filename="327UseSGPR">UseSGPR</dfn> = <a class="local col2 ref" href="#312TII" title='TII' data-ref="312TII" data-ref-filename="312TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE" title='llvm::SIInstrInfo::isOperandLegal' data-ref="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE">isOperandLegal</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a>, <a class="local col6 ref" href="#306FIOperandNum" title='FIOperandNum' data-ref="306FIOperandNum" data-ref-filename="306FIOperandNum">FIOperandNum</a>, &amp;<a class="local col4 ref" href="#314FIOp" title='FIOp' data-ref="314FIOp" data-ref-filename="314FIOp">FIOp</a>);</td></tr>
<tr><th id="1542">1542</th><td></td></tr>
<tr><th id="1543">1543</th><td>        <b>if</b> (!<a class="local col2 ref" href="#322Offset" title='Offset' data-ref="322Offset" data-ref-filename="322Offset">Offset</a> &amp;&amp; <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#316FrameReg" title='FrameReg' data-ref="316FrameReg" data-ref-filename="316FrameReg">FrameReg</a> &amp;&amp; <a class="local col7 ref" href="#327UseSGPR" title='UseSGPR' data-ref="327UseSGPR" data-ref-filename="327UseSGPR">UseSGPR</a>) {</td></tr>
<tr><th id="1544">1544</th><td>          <a class="local col4 ref" href="#314FIOp" title='FIOp' data-ref="314FIOp" data-ref-filename="314FIOp">FIOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#316FrameReg" title='FrameReg' data-ref="316FrameReg" data-ref-filename="316FrameReg">FrameReg</a>);</td></tr>
<tr><th id="1545">1545</th><td>          <b>return</b>;</td></tr>
<tr><th id="1546">1546</th><td>        }</td></tr>
<tr><th id="1547">1547</th><td></td></tr>
<tr><th id="1548">1548</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="328RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="328RC" data-ref-filename="328RC">RC</dfn> = <a class="local col7 ref" href="#327UseSGPR" title='UseSGPR' data-ref="327UseSGPR" data-ref-filename="327UseSGPR">UseSGPR</a> ? &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0RegClass" title='llvm::AMDGPU::SReg_32_XM0RegClass' data-ref="llvm::AMDGPU::SReg_32_XM0RegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0RegClass">SReg_32_XM0RegClass</a></td></tr>
<tr><th id="1549">1549</th><td>                                                : &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>;</td></tr>
<tr><th id="1550">1550</th><td></td></tr>
<tr><th id="1551">1551</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="329TmpReg" title='TmpReg' data-type='llvm::Register' data-ref="329TmpReg" data-ref-filename="329TmpReg">TmpReg</dfn> = <a class="local col7 ref" href="#307RS" title='RS' data-ref="307RS" data-ref-filename="307RS">RS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" title='llvm::RegScavenger::scavengeRegister' data-ref="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" data-ref-filename="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib">scavengeRegister</a>(<a class="local col8 ref" href="#328RC" title='RC' data-ref="328RC" data-ref-filename="328RC">RC</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a>, <var>0</var>, !<a class="local col7 ref" href="#327UseSGPR" title='UseSGPR' data-ref="327UseSGPR" data-ref-filename="327UseSGPR">UseSGPR</a>);</td></tr>
<tr><th id="1552">1552</th><td>        <a class="local col4 ref" href="#314FIOp" title='FIOp' data-ref="314FIOp" data-ref-filename="314FIOp">FIOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#329TmpReg" title='TmpReg' data-ref="329TmpReg" data-ref-filename="329TmpReg">TmpReg</a>);</td></tr>
<tr><th id="1553">1553</th><td>        <a class="local col4 ref" href="#314FIOp" title='FIOp' data-ref="314FIOp" data-ref-filename="314FIOp">FIOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>true</b>);</td></tr>
<tr><th id="1554">1554</th><td></td></tr>
<tr><th id="1555">1555</th><td>        <b>if</b> ((!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#316FrameReg" title='FrameReg' data-ref="316FrameReg" data-ref-filename="316FrameReg">FrameReg</a> || !<a class="local col2 ref" href="#322Offset" title='Offset' data-ref="322Offset" data-ref-filename="322Offset">Offset</a>) &amp;&amp; <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#329TmpReg" title='TmpReg' data-ref="329TmpReg" data-ref-filename="329TmpReg">TmpReg</a>) {</td></tr>
<tr><th id="1556">1556</th><td>          <em>unsigned</em> <dfn class="local col0 decl" id="330Opc" title='Opc' data-type='unsigned int' data-ref="330Opc" data-ref-filename="330Opc">Opc</dfn> = <a class="local col7 ref" href="#327UseSGPR" title='UseSGPR' data-ref="327UseSGPR" data-ref-filename="327UseSGPR">UseSGPR</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>;</td></tr>
<tr><th id="1557">1557</th><td>          <em>auto</em> <dfn class="local col1 decl" id="331MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="331MIB" data-ref-filename="331MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#309MBB" title='MBB' data-ref="309MBB" data-ref-filename="309MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a>, <a class="local col1 ref" href="#321DL" title='DL' data-ref="321DL" data-ref-filename="321DL">DL</a>, <a class="local col2 ref" href="#312TII" title='TII' data-ref="312TII" data-ref-filename="312TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#330Opc" title='Opc' data-ref="330Opc" data-ref-filename="330Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#329TmpReg" title='TmpReg' data-ref="329TmpReg" data-ref-filename="329TmpReg">TmpReg</a>);</td></tr>
<tr><th id="1558">1558</th><td>          <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#316FrameReg" title='FrameReg' data-ref="316FrameReg" data-ref-filename="316FrameReg">FrameReg</a>)</td></tr>
<tr><th id="1559">1559</th><td>            <a class="local col1 ref" href="#331MIB" title='MIB' data-ref="331MIB" data-ref-filename="331MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#316FrameReg" title='FrameReg' data-ref="316FrameReg" data-ref-filename="316FrameReg">FrameReg</a>);</td></tr>
<tr><th id="1560">1560</th><td>          <b>else</b></td></tr>
<tr><th id="1561">1561</th><td>            <a class="local col1 ref" href="#331MIB" title='MIB' data-ref="331MIB" data-ref-filename="331MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#322Offset" title='Offset' data-ref="322Offset" data-ref-filename="322Offset">Offset</a>);</td></tr>
<tr><th id="1562">1562</th><td></td></tr>
<tr><th id="1563">1563</th><td>          <b>return</b>;</td></tr>
<tr><th id="1564">1564</th><td>        }</td></tr>
<tr><th id="1565">1565</th><td></td></tr>
<tr><th id="1566">1566</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="332TmpSReg" title='TmpSReg' data-type='llvm::Register' data-ref="332TmpSReg" data-ref-filename="332TmpSReg">TmpSReg</dfn> =</td></tr>
<tr><th id="1567">1567</th><td>            <a class="local col7 ref" href="#327UseSGPR" title='UseSGPR' data-ref="327UseSGPR" data-ref-filename="327UseSGPR">UseSGPR</a> ? <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#329TmpReg" title='TmpReg' data-ref="329TmpReg" data-ref-filename="329TmpReg">TmpReg</a></td></tr>
<tr><th id="1568">1568</th><td>                    : <a class="local col7 ref" href="#307RS" title='RS' data-ref="307RS" data-ref-filename="307RS">RS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" title='llvm::RegScavenger::scavengeRegister' data-ref="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" data-ref-filename="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib">scavengeRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0RegClass" title='llvm::AMDGPU::SReg_32_XM0RegClass' data-ref="llvm::AMDGPU::SReg_32_XM0RegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0RegClass">SReg_32_XM0RegClass</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a>, <var>0</var>,</td></tr>
<tr><th id="1569">1569</th><td>                                           !<a class="local col7 ref" href="#327UseSGPR" title='UseSGPR' data-ref="327UseSGPR" data-ref-filename="327UseSGPR">UseSGPR</a>);</td></tr>
<tr><th id="1570">1570</th><td></td></tr>
<tr><th id="1571">1571</th><td>        <i>// TODO: for flat scratch another attempt can be made with a VGPR index</i></td></tr>
<tr><th id="1572">1572</th><td><i>        //       if no SGPRs can be scavenged.</i></td></tr>
<tr><th id="1573">1573</th><td>        <b>if</b> ((!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#332TmpSReg" title='TmpSReg' data-ref="332TmpSReg" data-ref-filename="332TmpSReg">TmpSReg</a> &amp;&amp; !<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#316FrameReg" title='FrameReg' data-ref="316FrameReg" data-ref-filename="316FrameReg">FrameReg</a>) || (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#329TmpReg" title='TmpReg' data-ref="329TmpReg" data-ref-filename="329TmpReg">TmpReg</a> &amp;&amp; !<a class="local col7 ref" href="#327UseSGPR" title='UseSGPR' data-ref="327UseSGPR" data-ref-filename="327UseSGPR">UseSGPR</a>))</td></tr>
<tr><th id="1574">1574</th><td>          <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"Cannot scavenge register in FI elimination!"</q>);</td></tr>
<tr><th id="1575">1575</th><td></td></tr>
<tr><th id="1576">1576</th><td>        <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#332TmpSReg" title='TmpSReg' data-ref="332TmpSReg" data-ref-filename="332TmpSReg">TmpSReg</a>) {</td></tr>
<tr><th id="1577">1577</th><td>          <i>// Use frame register and restore it after.</i></td></tr>
<tr><th id="1578">1578</th><td>          <a class="local col2 ref" href="#332TmpSReg" title='TmpSReg' data-ref="332TmpSReg" data-ref-filename="332TmpSReg">TmpSReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col6 ref" href="#316FrameReg" title='FrameReg' data-ref="316FrameReg" data-ref-filename="316FrameReg">FrameReg</a>;</td></tr>
<tr><th id="1579">1579</th><td>          <a class="local col4 ref" href="#314FIOp" title='FIOp' data-ref="314FIOp" data-ref-filename="314FIOp">FIOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#316FrameReg" title='FrameReg' data-ref="316FrameReg" data-ref-filename="316FrameReg">FrameReg</a>);</td></tr>
<tr><th id="1580">1580</th><td>          <a class="local col4 ref" href="#314FIOp" title='FIOp' data-ref="314FIOp" data-ref-filename="314FIOp">FIOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="1581">1581</th><td>        }</td></tr>
<tr><th id="1582">1582</th><td></td></tr>
<tr><th id="1583">1583</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#309MBB" title='MBB' data-ref="309MBB" data-ref-filename="309MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a>, <a class="local col1 ref" href="#321DL" title='DL' data-ref="321DL" data-ref-filename="321DL">DL</a>, <a class="local col2 ref" href="#312TII" title='TII' data-ref="312TII" data-ref-filename="312TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADD_U32" title='llvm::AMDGPU::S_ADD_U32' data-ref="llvm::AMDGPU::S_ADD_U32" data-ref-filename="llvm..AMDGPU..S_ADD_U32">S_ADD_U32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#332TmpSReg" title='TmpSReg' data-ref="332TmpSReg" data-ref-filename="332TmpSReg">TmpSReg</a>)</td></tr>
<tr><th id="1584">1584</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#316FrameReg" title='FrameReg' data-ref="316FrameReg" data-ref-filename="316FrameReg">FrameReg</a>)</td></tr>
<tr><th id="1585">1585</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#322Offset" title='Offset' data-ref="322Offset" data-ref-filename="322Offset">Offset</a>);</td></tr>
<tr><th id="1586">1586</th><td></td></tr>
<tr><th id="1587">1587</th><td>        <b>if</b> (!<a class="local col7 ref" href="#327UseSGPR" title='UseSGPR' data-ref="327UseSGPR" data-ref-filename="327UseSGPR">UseSGPR</a>)</td></tr>
<tr><th id="1588">1588</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#309MBB" title='MBB' data-ref="309MBB" data-ref-filename="309MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a>, <a class="local col1 ref" href="#321DL" title='DL' data-ref="321DL" data-ref-filename="321DL">DL</a>, <a class="local col2 ref" href="#312TII" title='TII' data-ref="312TII" data-ref-filename="312TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#329TmpReg" title='TmpReg' data-ref="329TmpReg" data-ref-filename="329TmpReg">TmpReg</a>)</td></tr>
<tr><th id="1589">1589</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#332TmpSReg" title='TmpSReg' data-ref="332TmpSReg" data-ref-filename="332TmpSReg">TmpSReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="1590">1590</th><td></td></tr>
<tr><th id="1591">1591</th><td>        <b>if</b> (<a class="local col2 ref" href="#332TmpSReg" title='TmpSReg' data-ref="332TmpSReg" data-ref-filename="332TmpSReg">TmpSReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col6 ref" href="#316FrameReg" title='FrameReg' data-ref="316FrameReg" data-ref-filename="316FrameReg">FrameReg</a>) {</td></tr>
<tr><th id="1592">1592</th><td>          <i>// Undo frame register modification.</i></td></tr>
<tr><th id="1593">1593</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#309MBB" title='MBB' data-ref="309MBB" data-ref-filename="309MBB">MBB</a></span>, <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a>), <a class="local col1 ref" href="#321DL" title='DL' data-ref="321DL" data-ref-filename="321DL">DL</a>, <a class="local col2 ref" href="#312TII" title='TII' data-ref="312TII" data-ref-filename="312TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SUB_U32" title='llvm::AMDGPU::S_SUB_U32' data-ref="llvm::AMDGPU::S_SUB_U32" data-ref-filename="llvm..AMDGPU..S_SUB_U32">S_SUB_U32</a>),</td></tr>
<tr><th id="1594">1594</th><td>                  <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#316FrameReg" title='FrameReg' data-ref="316FrameReg" data-ref-filename="316FrameReg">FrameReg</a>)</td></tr>
<tr><th id="1595">1595</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#316FrameReg" title='FrameReg' data-ref="316FrameReg" data-ref-filename="316FrameReg">FrameReg</a>)</td></tr>
<tr><th id="1596">1596</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#322Offset" title='Offset' data-ref="322Offset" data-ref-filename="322Offset">Offset</a>);</td></tr>
<tr><th id="1597">1597</th><td>        }</td></tr>
<tr><th id="1598">1598</th><td></td></tr>
<tr><th id="1599">1599</th><td>        <b>return</b>;</td></tr>
<tr><th id="1600">1600</th><td>      }</td></tr>
<tr><th id="1601">1601</th><td></td></tr>
<tr><th id="1602">1602</th><td>      <em>bool</em> <dfn class="local col3 decl" id="333IsMUBUF" title='IsMUBUF' data-type='bool' data-ref="333IsMUBUF" data-ref-filename="333IsMUBUF">IsMUBUF</dfn> = <a class="local col2 ref" href="#312TII" title='TII' data-ref="312TII" data-ref-filename="312TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a>);</td></tr>
<tr><th id="1603">1603</th><td></td></tr>
<tr><th id="1604">1604</th><td>      <b>if</b> (!<a class="local col3 ref" href="#333IsMUBUF" title='IsMUBUF' data-ref="333IsMUBUF" data-ref-filename="333IsMUBUF">IsMUBUF</a> &amp;&amp; !<a class="local col0 ref" href="#310MFI" title='MFI' data-ref="310MFI" data-ref-filename="310MFI">MFI</a>-&gt;<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>()) {</td></tr>
<tr><th id="1605">1605</th><td>        <i>// Convert to a swizzled stack address by scaling by the wave size.</i></td></tr>
<tr><th id="1606">1606</th><td><i>        //</i></td></tr>
<tr><th id="1607">1607</th><td><i>        // In an entry function/kernel the offset is already swizzled.</i></td></tr>
<tr><th id="1608">1608</th><td></td></tr>
<tr><th id="1609">1609</th><td>        <em>bool</em> <dfn class="local col4 decl" id="334IsCopy" title='IsCopy' data-type='bool' data-ref="334IsCopy" data-ref-filename="334IsCopy">IsCopy</dfn> = <a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>;</td></tr>
<tr><th id="1610">1610</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="335ResultReg" title='ResultReg' data-type='llvm::Register' data-ref="335ResultReg" data-ref-filename="335ResultReg">ResultReg</dfn> =</td></tr>
<tr><th id="1611">1611</th><td>            <a class="local col4 ref" href="#334IsCopy" title='IsCopy' data-ref="334IsCopy" data-ref-filename="334IsCopy">IsCopy</a> ? <a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()</td></tr>
<tr><th id="1612">1612</th><td>                   : <a class="local col7 ref" href="#307RS" title='RS' data-ref="307RS" data-ref-filename="307RS">RS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" title='llvm::RegScavenger::scavengeRegister' data-ref="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" data-ref-filename="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib">scavengeRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a>, <var>0</var>);</td></tr>
<tr><th id="1613">1613</th><td></td></tr>
<tr><th id="1614">1614</th><td>        <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="336Offset" title='Offset' data-type='int64_t' data-ref="336Offset" data-ref-filename="336Offset">Offset</dfn> = <a class="local col1 ref" href="#311FrameInfo" title='FrameInfo' data-ref="311FrameInfo" data-ref-filename="311FrameInfo">FrameInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col5 ref" href="#315Index" title='Index' data-ref="315Index" data-ref-filename="315Index">Index</a>);</td></tr>
<tr><th id="1615">1615</th><td>        <b>if</b> (<a class="local col6 ref" href="#336Offset" title='Offset' data-ref="336Offset" data-ref-filename="336Offset">Offset</a> == <var>0</var>) {</td></tr>
<tr><th id="1616">1616</th><td>          <i>// XXX - This never happens because of emergency scavenging slot at 0?</i></td></tr>
<tr><th id="1617">1617</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#309MBB" title='MBB' data-ref="309MBB" data-ref-filename="309MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a>, <a class="local col1 ref" href="#321DL" title='DL' data-ref="321DL" data-ref-filename="321DL">DL</a>, <a class="local col2 ref" href="#312TII" title='TII' data-ref="312TII" data-ref-filename="312TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_LSHRREV_B32_e64" title='llvm::AMDGPU::V_LSHRREV_B32_e64' data-ref="llvm::AMDGPU::V_LSHRREV_B32_e64" data-ref-filename="llvm..AMDGPU..V_LSHRREV_B32_e64">V_LSHRREV_B32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#335ResultReg" title='ResultReg' data-ref="335ResultReg" data-ref-filename="335ResultReg">ResultReg</a>)</td></tr>
<tr><th id="1618">1618</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget20getWavefrontSizeLog2Ev" title='llvm::AMDGPUSubtarget::getWavefrontSizeLog2' data-ref="_ZNK4llvm15AMDGPUSubtarget20getWavefrontSizeLog2Ev" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget20getWavefrontSizeLog2Ev">getWavefrontSizeLog2</a>())</td></tr>
<tr><th id="1619">1619</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#316FrameReg" title='FrameReg' data-ref="316FrameReg" data-ref-filename="316FrameReg">FrameReg</a>);</td></tr>
<tr><th id="1620">1620</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1621">1621</th><td>          <b>if</b> (<em>auto</em> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><dfn class="local col7 decl" id="337MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="337MIB" data-ref-filename="337MIB"><a class="local col7 ref" href="#337MIB" title='MIB' data-ref="337MIB" data-ref-filename="337MIB">MIB</a></dfn> = <a class="local col2 ref" href="#312TII" title='TII' data-ref="312TII" data-ref-filename="312TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterERNS_12RegScavengerE" title='llvm::SIInstrInfo::getAddNoCarry' data-ref="_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterERNS_12RegScavengerE" data-ref-filename="_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterERNS_12RegScavengerE">getAddNoCarry</a>(<span class='refarg'>*<a class="local col9 ref" href="#309MBB" title='MBB' data-ref="309MBB" data-ref-filename="309MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a>, <a class="local col1 ref" href="#321DL" title='DL' data-ref="321DL" data-ref-filename="321DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#335ResultReg" title='ResultReg' data-ref="335ResultReg" data-ref-filename="335ResultReg">ResultReg</a>, <span class='refarg'>*<a class="local col7 ref" href="#307RS" title='RS' data-ref="307RS" data-ref-filename="307RS">RS</a></span>)) {</td></tr>
<tr><th id="1622">1622</th><td>            <i>// Reuse ResultReg in intermediate step.</i></td></tr>
<tr><th id="1623">1623</th><td>            <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="338ScaledReg" title='ScaledReg' data-type='llvm::Register' data-ref="338ScaledReg" data-ref-filename="338ScaledReg">ScaledReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#335ResultReg" title='ResultReg' data-ref="335ResultReg" data-ref-filename="335ResultReg">ResultReg</a>;</td></tr>
<tr><th id="1624">1624</th><td></td></tr>
<tr><th id="1625">1625</th><td>            <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#309MBB" title='MBB' data-ref="309MBB" data-ref-filename="309MBB">MBB</a></span>, <span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col7 ref" href="#337MIB" title='MIB' data-ref="337MIB" data-ref-filename="337MIB">MIB</a></span>, <a class="local col1 ref" href="#321DL" title='DL' data-ref="321DL" data-ref-filename="321DL">DL</a>, <a class="local col2 ref" href="#312TII" title='TII' data-ref="312TII" data-ref-filename="312TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_LSHRREV_B32_e64" title='llvm::AMDGPU::V_LSHRREV_B32_e64' data-ref="llvm::AMDGPU::V_LSHRREV_B32_e64" data-ref-filename="llvm..AMDGPU..V_LSHRREV_B32_e64">V_LSHRREV_B32_e64</a>),</td></tr>
<tr><th id="1626">1626</th><td>                    <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#338ScaledReg" title='ScaledReg' data-ref="338ScaledReg" data-ref-filename="338ScaledReg">ScaledReg</a>)</td></tr>
<tr><th id="1627">1627</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget20getWavefrontSizeLog2Ev" title='llvm::AMDGPUSubtarget::getWavefrontSizeLog2' data-ref="_ZNK4llvm15AMDGPUSubtarget20getWavefrontSizeLog2Ev" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget20getWavefrontSizeLog2Ev">getWavefrontSizeLog2</a>())</td></tr>
<tr><th id="1628">1628</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#316FrameReg" title='FrameReg' data-ref="316FrameReg" data-ref-filename="316FrameReg">FrameReg</a>);</td></tr>
<tr><th id="1629">1629</th><td></td></tr>
<tr><th id="1630">1630</th><td>            <em>const</em> <em>bool</em> <dfn class="local col9 decl" id="339IsVOP2" title='IsVOP2' data-type='const bool' data-ref="339IsVOP2" data-ref-filename="339IsVOP2">IsVOP2</dfn> = <a class="local col7 ref" href="#337MIB" title='MIB' data-ref="337MIB" data-ref-filename="337MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ADD_U32_e32" title='llvm::AMDGPU::V_ADD_U32_e32' data-ref="llvm::AMDGPU::V_ADD_U32_e32" data-ref-filename="llvm..AMDGPU..V_ADD_U32_e32">V_ADD_U32_e32</a>;</td></tr>
<tr><th id="1631">1631</th><td></td></tr>
<tr><th id="1632">1632</th><td>            <i>// TODO: Fold if use instruction is another add of a constant.</i></td></tr>
<tr><th id="1633">1633</th><td>            <b>if</b> (<a class="local col9 ref" href="#339IsVOP2" title='IsVOP2' data-ref="339IsVOP2" data-ref-filename="339IsVOP2">IsVOP2</a> || <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU20isInlinableLiteral32Eib" title='llvm::AMDGPU::isInlinableLiteral32' data-ref="_ZN4llvm6AMDGPU20isInlinableLiteral32Eib" data-ref-filename="_ZN4llvm6AMDGPU20isInlinableLiteral32Eib">isInlinableLiteral32</a>(<a class="local col6 ref" href="#336Offset" title='Offset' data-ref="336Offset" data-ref-filename="336Offset">Offset</a>, <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv" title='llvm::AMDGPUSubtarget::hasInv2PiInlineImm' data-ref="_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv">hasInv2PiInlineImm</a>())) {</td></tr>
<tr><th id="1634">1634</th><td>              <i>// FIXME: This can fail</i></td></tr>
<tr><th id="1635">1635</th><td>              <a class="local col7 ref" href="#337MIB" title='MIB' data-ref="337MIB" data-ref-filename="337MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#336Offset" title='Offset' data-ref="336Offset" data-ref-filename="336Offset">Offset</a>);</td></tr>
<tr><th id="1636">1636</th><td>              <a class="local col7 ref" href="#337MIB" title='MIB' data-ref="337MIB" data-ref-filename="337MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#338ScaledReg" title='ScaledReg' data-ref="338ScaledReg" data-ref-filename="338ScaledReg">ScaledReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="1637">1637</th><td>              <b>if</b> (!<a class="local col9 ref" href="#339IsVOP2" title='IsVOP2' data-ref="339IsVOP2" data-ref-filename="339IsVOP2">IsVOP2</a>)</td></tr>
<tr><th id="1638">1638</th><td>                <a class="local col7 ref" href="#337MIB" title='MIB' data-ref="337MIB" data-ref-filename="337MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); <i>// clamp bit</i></td></tr>
<tr><th id="1639">1639</th><td>            } <b>else</b> {</td></tr>
<tr><th id="1640">1640</th><td>              <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MIB-&gt;getOpcode() == AMDGPU::V_ADD_CO_U32_e64 &amp;&amp;</td></tr>
<tr><th id="1641">1641</th><td>                     <q>"Need to reuse carry out register"</q>);</td></tr>
<tr><th id="1642">1642</th><td></td></tr>
<tr><th id="1643">1643</th><td>              <i>// Use scavenged unused carry out as offset register.</i></td></tr>
<tr><th id="1644">1644</th><td>              <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col0 decl" id="340ConstOffsetReg" title='ConstOffsetReg' data-type='llvm::Register' data-ref="340ConstOffsetReg" data-ref-filename="340ConstOffsetReg">ConstOffsetReg</dfn>;</td></tr>
<tr><th id="1645">1645</th><td>              <b>if</b> (!<a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::isWave32" title='llvm::SIRegisterInfo::isWave32' data-ref="llvm::SIRegisterInfo::isWave32" data-ref-filename="llvm..SIRegisterInfo..isWave32">isWave32</a>)</td></tr>
<tr><th id="1646">1646</th><td>                <a class="local col0 ref" href="#340ConstOffsetReg" title='ConstOffsetReg' data-ref="340ConstOffsetReg" data-ref-filename="340ConstOffsetReg">ConstOffsetReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col7 ref" href="#337MIB" title='MIB' data-ref="337MIB" data-ref-filename="337MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>), <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="1647">1647</th><td>              <b>else</b></td></tr>
<tr><th id="1648">1648</th><td>                <a class="local col0 ref" href="#340ConstOffsetReg" title='ConstOffsetReg' data-ref="340ConstOffsetReg" data-ref-filename="340ConstOffsetReg">ConstOffsetReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col7 ref" href="#337MIB" title='MIB' data-ref="337MIB" data-ref-filename="337MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>);</td></tr>
<tr><th id="1649">1649</th><td></td></tr>
<tr><th id="1650">1650</th><td>              <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#309MBB" title='MBB' data-ref="309MBB" data-ref-filename="309MBB">MBB</a></span>, <span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col7 ref" href="#337MIB" title='MIB' data-ref="337MIB" data-ref-filename="337MIB">MIB</a></span>, <a class="local col1 ref" href="#321DL" title='DL' data-ref="321DL" data-ref-filename="321DL">DL</a>, <a class="local col2 ref" href="#312TII" title='TII' data-ref="312TII" data-ref-filename="312TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#340ConstOffsetReg" title='ConstOffsetReg' data-ref="340ConstOffsetReg" data-ref-filename="340ConstOffsetReg">ConstOffsetReg</a>)</td></tr>
<tr><th id="1651">1651</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#336Offset" title='Offset' data-ref="336Offset" data-ref-filename="336Offset">Offset</a>);</td></tr>
<tr><th id="1652">1652</th><td>              <a class="local col7 ref" href="#337MIB" title='MIB' data-ref="337MIB" data-ref-filename="337MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#340ConstOffsetReg" title='ConstOffsetReg' data-ref="340ConstOffsetReg" data-ref-filename="340ConstOffsetReg">ConstOffsetReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="1653">1653</th><td>              <a class="local col7 ref" href="#337MIB" title='MIB' data-ref="337MIB" data-ref-filename="337MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#338ScaledReg" title='ScaledReg' data-ref="338ScaledReg" data-ref-filename="338ScaledReg">ScaledReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="1654">1654</th><td>              <a class="local col7 ref" href="#337MIB" title='MIB' data-ref="337MIB" data-ref-filename="337MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); <i>// clamp bit</i></td></tr>
<tr><th id="1655">1655</th><td>            }</td></tr>
<tr><th id="1656">1656</th><td>          } <b>else</b> {</td></tr>
<tr><th id="1657">1657</th><td>            <i>// We have to produce a carry out, and there isn't a free SGPR pair</i></td></tr>
<tr><th id="1658">1658</th><td><i>            // for it. We can keep the whole computation on the SALU to avoid</i></td></tr>
<tr><th id="1659">1659</th><td><i>            // clobbering an additional register at the cost of an extra mov.</i></td></tr>
<tr><th id="1660">1660</th><td><i></i></td></tr>
<tr><th id="1661">1661</th><td><i>            // We may have 1 free scratch SGPR even though a carry out is</i></td></tr>
<tr><th id="1662">1662</th><td><i>            // unavailable. Only one additional mov is needed.</i></td></tr>
<tr><th id="1663">1663</th><td>            <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="341TmpScaledReg" title='TmpScaledReg' data-type='llvm::Register' data-ref="341TmpScaledReg" data-ref-filename="341TmpScaledReg">TmpScaledReg</dfn> =</td></tr>
<tr><th id="1664">1664</th><td>                <a class="local col7 ref" href="#307RS" title='RS' data-ref="307RS" data-ref-filename="307RS">RS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" title='llvm::RegScavenger::scavengeRegister' data-ref="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" data-ref-filename="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib">scavengeRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0RegClass" title='llvm::AMDGPU::SReg_32_XM0RegClass' data-ref="llvm::AMDGPU::SReg_32_XM0RegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0RegClass">SReg_32_XM0RegClass</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a>, <var>0</var>, <b>false</b>);</td></tr>
<tr><th id="1665">1665</th><td>            <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="342ScaledReg" title='ScaledReg' data-type='llvm::Register' data-ref="342ScaledReg" data-ref-filename="342ScaledReg">ScaledReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#341TmpScaledReg" title='TmpScaledReg' data-ref="341TmpScaledReg" data-ref-filename="341TmpScaledReg">TmpScaledReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register7isValidEv" title='llvm::Register::isValid' data-ref="_ZNK4llvm8Register7isValidEv" data-ref-filename="_ZNK4llvm8Register7isValidEv">isValid</a>() ? <a class="local col1 ref" href="#341TmpScaledReg" title='TmpScaledReg' data-ref="341TmpScaledReg" data-ref-filename="341TmpScaledReg">TmpScaledReg</a> : <a class="local col6 ref" href="#316FrameReg" title='FrameReg' data-ref="316FrameReg" data-ref-filename="316FrameReg">FrameReg</a>;</td></tr>
<tr><th id="1666">1666</th><td></td></tr>
<tr><th id="1667">1667</th><td>            <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#309MBB" title='MBB' data-ref="309MBB" data-ref-filename="309MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a>, <a class="local col1 ref" href="#321DL" title='DL' data-ref="321DL" data-ref-filename="321DL">DL</a>, <a class="local col2 ref" href="#312TII" title='TII' data-ref="312TII" data-ref-filename="312TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_LSHR_B32" title='llvm::AMDGPU::S_LSHR_B32' data-ref="llvm::AMDGPU::S_LSHR_B32" data-ref-filename="llvm..AMDGPU..S_LSHR_B32">S_LSHR_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#342ScaledReg" title='ScaledReg' data-ref="342ScaledReg" data-ref-filename="342ScaledReg">ScaledReg</a>)</td></tr>
<tr><th id="1668">1668</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#316FrameReg" title='FrameReg' data-ref="316FrameReg" data-ref-filename="316FrameReg">FrameReg</a>)</td></tr>
<tr><th id="1669">1669</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget20getWavefrontSizeLog2Ev" title='llvm::AMDGPUSubtarget::getWavefrontSizeLog2' data-ref="_ZNK4llvm15AMDGPUSubtarget20getWavefrontSizeLog2Ev" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget20getWavefrontSizeLog2Ev">getWavefrontSizeLog2</a>());</td></tr>
<tr><th id="1670">1670</th><td>            <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#309MBB" title='MBB' data-ref="309MBB" data-ref-filename="309MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a>, <a class="local col1 ref" href="#321DL" title='DL' data-ref="321DL" data-ref-filename="321DL">DL</a>, <a class="local col2 ref" href="#312TII" title='TII' data-ref="312TII" data-ref-filename="312TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADD_U32" title='llvm::AMDGPU::S_ADD_U32' data-ref="llvm::AMDGPU::S_ADD_U32" data-ref-filename="llvm..AMDGPU..S_ADD_U32">S_ADD_U32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#342ScaledReg" title='ScaledReg' data-ref="342ScaledReg" data-ref-filename="342ScaledReg">ScaledReg</a>)</td></tr>
<tr><th id="1671">1671</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#342ScaledReg" title='ScaledReg' data-ref="342ScaledReg" data-ref-filename="342ScaledReg">ScaledReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="1672">1672</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#336Offset" title='Offset' data-ref="336Offset" data-ref-filename="336Offset">Offset</a>);</td></tr>
<tr><th id="1673">1673</th><td>            <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#309MBB" title='MBB' data-ref="309MBB" data-ref-filename="309MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a>, <a class="local col1 ref" href="#321DL" title='DL' data-ref="321DL" data-ref-filename="321DL">DL</a>, <a class="local col2 ref" href="#312TII" title='TII' data-ref="312TII" data-ref-filename="312TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#335ResultReg" title='ResultReg' data-ref="335ResultReg" data-ref-filename="335ResultReg">ResultReg</a>)</td></tr>
<tr><th id="1674">1674</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#342ScaledReg" title='ScaledReg' data-ref="342ScaledReg" data-ref-filename="342ScaledReg">ScaledReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="1675">1675</th><td></td></tr>
<tr><th id="1676">1676</th><td>            <i>// If there were truly no free SGPRs, we need to undo everything.</i></td></tr>
<tr><th id="1677">1677</th><td>            <b>if</b> (!<a class="local col1 ref" href="#341TmpScaledReg" title='TmpScaledReg' data-ref="341TmpScaledReg" data-ref-filename="341TmpScaledReg">TmpScaledReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register7isValidEv" title='llvm::Register::isValid' data-ref="_ZNK4llvm8Register7isValidEv" data-ref-filename="_ZNK4llvm8Register7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="1678">1678</th><td>              <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#309MBB" title='MBB' data-ref="309MBB" data-ref-filename="309MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a>, <a class="local col1 ref" href="#321DL" title='DL' data-ref="321DL" data-ref-filename="321DL">DL</a>, <a class="local col2 ref" href="#312TII" title='TII' data-ref="312TII" data-ref-filename="312TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SUB_U32" title='llvm::AMDGPU::S_SUB_U32' data-ref="llvm::AMDGPU::S_SUB_U32" data-ref-filename="llvm..AMDGPU..S_SUB_U32">S_SUB_U32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#342ScaledReg" title='ScaledReg' data-ref="342ScaledReg" data-ref-filename="342ScaledReg">ScaledReg</a>)</td></tr>
<tr><th id="1679">1679</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#342ScaledReg" title='ScaledReg' data-ref="342ScaledReg" data-ref-filename="342ScaledReg">ScaledReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="1680">1680</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#336Offset" title='Offset' data-ref="336Offset" data-ref-filename="336Offset">Offset</a>);</td></tr>
<tr><th id="1681">1681</th><td>              <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#309MBB" title='MBB' data-ref="309MBB" data-ref-filename="309MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a>, <a class="local col1 ref" href="#321DL" title='DL' data-ref="321DL" data-ref-filename="321DL">DL</a>, <a class="local col2 ref" href="#312TII" title='TII' data-ref="312TII" data-ref-filename="312TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_LSHL_B32" title='llvm::AMDGPU::S_LSHL_B32' data-ref="llvm::AMDGPU::S_LSHL_B32" data-ref-filename="llvm..AMDGPU..S_LSHL_B32">S_LSHL_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#342ScaledReg" title='ScaledReg' data-ref="342ScaledReg" data-ref-filename="342ScaledReg">ScaledReg</a>)</td></tr>
<tr><th id="1682">1682</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#316FrameReg" title='FrameReg' data-ref="316FrameReg" data-ref-filename="316FrameReg">FrameReg</a>)</td></tr>
<tr><th id="1683">1683</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget20getWavefrontSizeLog2Ev" title='llvm::AMDGPUSubtarget::getWavefrontSizeLog2' data-ref="_ZNK4llvm15AMDGPUSubtarget20getWavefrontSizeLog2Ev" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget20getWavefrontSizeLog2Ev">getWavefrontSizeLog2</a>());</td></tr>
<tr><th id="1684">1684</th><td>            }</td></tr>
<tr><th id="1685">1685</th><td>          }</td></tr>
<tr><th id="1686">1686</th><td>        }</td></tr>
<tr><th id="1687">1687</th><td></td></tr>
<tr><th id="1688">1688</th><td>        <i>// Don't introduce an extra copy if we're just materializing in a mov.</i></td></tr>
<tr><th id="1689">1689</th><td>        <b>if</b> (<a class="local col4 ref" href="#334IsCopy" title='IsCopy' data-ref="334IsCopy" data-ref-filename="334IsCopy">IsCopy</a>)</td></tr>
<tr><th id="1690">1690</th><td>          <a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1691">1691</th><td>        <b>else</b></td></tr>
<tr><th id="1692">1692</th><td>          <a class="local col4 ref" href="#314FIOp" title='FIOp' data-ref="314FIOp" data-ref-filename="314FIOp">FIOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#335ResultReg" title='ResultReg' data-ref="335ResultReg" data-ref-filename="335ResultReg">ResultReg</a>, <b>false</b>, <b>false</b>, <b>true</b>);</td></tr>
<tr><th id="1693">1693</th><td>        <b>return</b>;</td></tr>
<tr><th id="1694">1694</th><td>      }</td></tr>
<tr><th id="1695">1695</th><td></td></tr>
<tr><th id="1696">1696</th><td>      <b>if</b> (<a class="local col3 ref" href="#333IsMUBUF" title='IsMUBUF' data-ref="333IsMUBUF" data-ref-filename="333IsMUBUF">IsMUBUF</a>) {</td></tr>
<tr><th id="1697">1697</th><td>        <i>// Disable offen so we don't need a 0 vgpr base.</i></td></tr>
<tr><th id="1698">1698</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(<b>static_cast</b>&lt;<em>int</em>&gt;(FIOperandNum) ==</td></tr>
<tr><th id="1699">1699</th><td>               AMDGPU::getNamedOperandIdx(MI-&gt;getOpcode(),</td></tr>
<tr><th id="1700">1700</th><td>                                          AMDGPU::OpName::vaddr));</td></tr>
<tr><th id="1701">1701</th><td></td></tr>
<tr><th id="1702">1702</th><td>        <em>auto</em> &amp;<dfn class="local col3 decl" id="343SOffset" title='SOffset' data-type='llvm::MachineOperand &amp;' data-ref="343SOffset" data-ref-filename="343SOffset">SOffset</dfn> = *<a class="local col2 ref" href="#312TII" title='TII' data-ref="312TII" data-ref-filename="312TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::soffset" title='llvm::AMDGPU::OpName::soffset' data-ref="llvm::AMDGPU::OpName::soffset" data-ref-filename="llvm..AMDGPU..OpName..soffset">soffset</a>);</td></tr>
<tr><th id="1703">1703</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((SOffset.isImm() &amp;&amp; SOffset.getImm() == <var>0</var>));</td></tr>
<tr><th id="1704">1704</th><td></td></tr>
<tr><th id="1705">1705</th><td>        <b>if</b> (<a class="local col6 ref" href="#316FrameReg" title='FrameReg' data-ref="316FrameReg" data-ref-filename="316FrameReg">FrameReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>)</td></tr>
<tr><th id="1706">1706</th><td>          <a class="local col3 ref" href="#343SOffset" title='SOffset' data-ref="343SOffset" data-ref-filename="343SOffset">SOffset</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#316FrameReg" title='FrameReg' data-ref="316FrameReg" data-ref-filename="316FrameReg">FrameReg</a>, <b>false</b>);</td></tr>
<tr><th id="1707">1707</th><td></td></tr>
<tr><th id="1708">1708</th><td>        <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="344Offset" title='Offset' data-type='int64_t' data-ref="344Offset" data-ref-filename="344Offset">Offset</dfn> = <a class="local col1 ref" href="#311FrameInfo" title='FrameInfo' data-ref="311FrameInfo" data-ref-filename="311FrameInfo">FrameInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col5 ref" href="#315Index" title='Index' data-ref="315Index" data-ref-filename="315Index">Index</a>);</td></tr>
<tr><th id="1709">1709</th><td>        <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="345OldImm" title='OldImm' data-type='int64_t' data-ref="345OldImm" data-ref-filename="345OldImm">OldImm</dfn></td></tr>
<tr><th id="1710">1710</th><td>          = <a class="local col2 ref" href="#312TII" title='TII' data-ref="312TII" data-ref-filename="312TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::offset" title='llvm::AMDGPU::OpName::offset' data-ref="llvm::AMDGPU::OpName::offset" data-ref-filename="llvm..AMDGPU..OpName..offset">offset</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1711">1711</th><td>        <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="346NewOffset" title='NewOffset' data-type='int64_t' data-ref="346NewOffset" data-ref-filename="346NewOffset">NewOffset</dfn> = <a class="local col5 ref" href="#345OldImm" title='OldImm' data-ref="345OldImm" data-ref-filename="345OldImm">OldImm</a> + <a class="local col4 ref" href="#344Offset" title='Offset' data-ref="344Offset" data-ref-filename="344Offset">Offset</a>;</td></tr>
<tr><th id="1712">1712</th><td></td></tr>
<tr><th id="1713">1713</th><td>        <b>if</b> (<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj" title='llvm::SIInstrInfo::isLegalMUBUFImmOffset' data-ref="_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj" data-ref-filename="_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj">isLegalMUBUFImmOffset</a>(<a class="local col6 ref" href="#346NewOffset" title='NewOffset' data-ref="346NewOffset" data-ref-filename="346NewOffset">NewOffset</a>) &amp;&amp;</td></tr>
<tr><th id="1714">1714</th><td>            <a class="tu ref fn" href="#_ZL25buildMUBUFOffsetLoadStoreRKN4llvm12GCNSubtargetERNS_16MachineFrameInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEil" title='buildMUBUFOffsetLoadStore' data-use='c' data-ref="_ZL25buildMUBUFOffsetLoadStoreRKN4llvm12GCNSubtargetERNS_16MachineFrameInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEil" data-ref-filename="_ZL25buildMUBUFOffsetLoadStoreRKN4llvm12GCNSubtargetERNS_16MachineFrameInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEil">buildMUBUFOffsetLoadStore</a>(<a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>, <span class='refarg'><a class="local col1 ref" href="#311FrameInfo" title='FrameInfo' data-ref="311FrameInfo" data-ref-filename="311FrameInfo">FrameInfo</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a>, <a class="local col5 ref" href="#315Index" title='Index' data-ref="315Index" data-ref-filename="315Index">Index</a>, <a class="local col6 ref" href="#346NewOffset" title='NewOffset' data-ref="346NewOffset" data-ref-filename="346NewOffset">NewOffset</a>)) {</td></tr>
<tr><th id="1715">1715</th><td>          <a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1716">1716</th><td>          <b>return</b>;</td></tr>
<tr><th id="1717">1717</th><td>        }</td></tr>
<tr><th id="1718">1718</th><td>      }</td></tr>
<tr><th id="1719">1719</th><td></td></tr>
<tr><th id="1720">1720</th><td>      <i>// If the offset is simply too big, don't convert to a scratch wave offset</i></td></tr>
<tr><th id="1721">1721</th><td><i>      // relative index.</i></td></tr>
<tr><th id="1722">1722</th><td></td></tr>
<tr><th id="1723">1723</th><td>      <a class="local col4 ref" href="#314FIOp" title='FIOp' data-ref="314FIOp" data-ref-filename="314FIOp">FIOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col2 ref" href="#322Offset" title='Offset' data-ref="322Offset" data-ref-filename="322Offset">Offset</a>);</td></tr>
<tr><th id="1724">1724</th><td>      <b>if</b> (!<a class="local col2 ref" href="#312TII" title='TII' data-ref="312TII" data-ref-filename="312TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo17isImmOperandLegalERKNS_12MachineInstrEjRKNS_14MachineOperandE" title='llvm::SIInstrInfo::isImmOperandLegal' data-ref="_ZNK4llvm11SIInstrInfo17isImmOperandLegalERKNS_12MachineInstrEjRKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm11SIInstrInfo17isImmOperandLegalERKNS_12MachineInstrEjRKNS_14MachineOperandE">isImmOperandLegal</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a>, <a class="local col6 ref" href="#306FIOperandNum" title='FIOperandNum' data-ref="306FIOperandNum" data-ref-filename="306FIOperandNum">FIOperandNum</a>, <a class="local col4 ref" href="#314FIOp" title='FIOp' data-ref="314FIOp" data-ref-filename="314FIOp">FIOp</a>)) {</td></tr>
<tr><th id="1725">1725</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="347TmpReg" title='TmpReg' data-type='llvm::Register' data-ref="347TmpReg" data-ref-filename="347TmpReg">TmpReg</dfn> = <a class="local col7 ref" href="#307RS" title='RS' data-ref="307RS" data-ref-filename="307RS">RS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" title='llvm::RegScavenger::scavengeRegister' data-ref="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" data-ref-filename="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib">scavengeRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a>, <var>0</var>);</td></tr>
<tr><th id="1726">1726</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#309MBB" title='MBB' data-ref="309MBB" data-ref-filename="309MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI" data-ref-filename="304MI">MI</a>, <a class="local col1 ref" href="#321DL" title='DL' data-ref="321DL" data-ref-filename="321DL">DL</a>, <a class="local col2 ref" href="#312TII" title='TII' data-ref="312TII" data-ref-filename="312TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#347TmpReg" title='TmpReg' data-ref="347TmpReg" data-ref-filename="347TmpReg">TmpReg</a>)</td></tr>
<tr><th id="1727">1727</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#322Offset" title='Offset' data-ref="322Offset" data-ref-filename="322Offset">Offset</a>);</td></tr>
<tr><th id="1728">1728</th><td>        <a class="local col4 ref" href="#314FIOp" title='FIOp' data-ref="314FIOp" data-ref-filename="314FIOp">FIOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#347TmpReg" title='TmpReg' data-ref="347TmpReg" data-ref-filename="347TmpReg">TmpReg</a>, <b>false</b>, <b>false</b>, <b>true</b>);</td></tr>
<tr><th id="1729">1729</th><td>      }</td></tr>
<tr><th id="1730">1730</th><td>    }</td></tr>
<tr><th id="1731">1731</th><td>  }</td></tr>
<tr><th id="1732">1732</th><td>}</td></tr>
<tr><th id="1733">1733</th><td></td></tr>
<tr><th id="1734">1734</th><td><a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14SIRegisterInfo13getRegAsmNameENS_10MCRegisterE" title='llvm::SIRegisterInfo::getRegAsmName' data-ref="_ZNK4llvm14SIRegisterInfo13getRegAsmNameENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo13getRegAsmNameENS_10MCRegisterE">getRegAsmName</dfn>(<a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col8 decl" id="348Reg" title='Reg' data-type='llvm::MCRegister' data-ref="348Reg" data-ref-filename="348Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1735">1735</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><a class="type" href="MCTargetDesc/AMDGPUInstPrinter.h.html#llvm::AMDGPUInstPrinter" title='llvm::AMDGPUInstPrinter' data-ref="llvm::AMDGPUInstPrinter" data-ref-filename="llvm..AMDGPUInstPrinter">AMDGPUInstPrinter</a>::<a class="ref fn" href="MCTargetDesc/AMDGPUInstPrinter.h.html#_ZN4llvm17AMDGPUInstPrinter15getRegisterNameEj" title='llvm::AMDGPUInstPrinter::getRegisterName' data-ref="_ZN4llvm17AMDGPUInstPrinter15getRegisterNameEj" data-ref-filename="_ZN4llvm17AMDGPUInstPrinter15getRegisterNameEj">getRegisterName</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col8 ref" href="#348Reg" title='Reg' data-ref="348Reg" data-ref-filename="348Reg">Reg</a>);</td></tr>
<tr><th id="1736">1736</th><td>}</td></tr>
<tr><th id="1737">1737</th><td></td></tr>
<tr><th id="1738">1738</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="1739">1739</th><td><a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZN4llvm14SIRegisterInfo23getVGPRClassForBitWidthEj" title='llvm::SIRegisterInfo::getVGPRClassForBitWidth' data-ref="_ZN4llvm14SIRegisterInfo23getVGPRClassForBitWidthEj" data-ref-filename="_ZN4llvm14SIRegisterInfo23getVGPRClassForBitWidthEj">getVGPRClassForBitWidth</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="349BitWidth" title='BitWidth' data-type='unsigned int' data-ref="349BitWidth" data-ref-filename="349BitWidth">BitWidth</dfn>) {</td></tr>
<tr><th id="1740">1740</th><td>  <b>if</b> (<a class="local col9 ref" href="#349BitWidth" title='BitWidth' data-ref="349BitWidth" data-ref-filename="349BitWidth">BitWidth</a> == <var>1</var>)</td></tr>
<tr><th id="1741">1741</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_1RegClass" title='llvm::AMDGPU::VReg_1RegClass' data-ref="llvm::AMDGPU::VReg_1RegClass" data-ref-filename="llvm..AMDGPU..VReg_1RegClass">VReg_1RegClass</a>;</td></tr>
<tr><th id="1742">1742</th><td>  <b>if</b> (<a class="local col9 ref" href="#349BitWidth" title='BitWidth' data-ref="349BitWidth" data-ref-filename="349BitWidth">BitWidth</a> &lt;= <var>16</var>)</td></tr>
<tr><th id="1743">1743</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_LO16RegClass" title='llvm::AMDGPU::VGPR_LO16RegClass' data-ref="llvm::AMDGPU::VGPR_LO16RegClass" data-ref-filename="llvm..AMDGPU..VGPR_LO16RegClass">VGPR_LO16RegClass</a>;</td></tr>
<tr><th id="1744">1744</th><td>  <b>if</b> (<a class="local col9 ref" href="#349BitWidth" title='BitWidth' data-ref="349BitWidth" data-ref-filename="349BitWidth">BitWidth</a> &lt;= <var>32</var>)</td></tr>
<tr><th id="1745">1745</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>;</td></tr>
<tr><th id="1746">1746</th><td>  <b>if</b> (<a class="local col9 ref" href="#349BitWidth" title='BitWidth' data-ref="349BitWidth" data-ref-filename="349BitWidth">BitWidth</a> &lt;= <var>64</var>)</td></tr>
<tr><th id="1747">1747</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_64RegClass" title='llvm::AMDGPU::VReg_64RegClass' data-ref="llvm::AMDGPU::VReg_64RegClass" data-ref-filename="llvm..AMDGPU..VReg_64RegClass">VReg_64RegClass</a>;</td></tr>
<tr><th id="1748">1748</th><td>  <b>if</b> (<a class="local col9 ref" href="#349BitWidth" title='BitWidth' data-ref="349BitWidth" data-ref-filename="349BitWidth">BitWidth</a> &lt;= <var>96</var>)</td></tr>
<tr><th id="1749">1749</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_96RegClass" title='llvm::AMDGPU::VReg_96RegClass' data-ref="llvm::AMDGPU::VReg_96RegClass" data-ref-filename="llvm..AMDGPU..VReg_96RegClass">VReg_96RegClass</a>;</td></tr>
<tr><th id="1750">1750</th><td>  <b>if</b> (<a class="local col9 ref" href="#349BitWidth" title='BitWidth' data-ref="349BitWidth" data-ref-filename="349BitWidth">BitWidth</a> &lt;= <var>128</var>)</td></tr>
<tr><th id="1751">1751</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_128RegClass" title='llvm::AMDGPU::VReg_128RegClass' data-ref="llvm::AMDGPU::VReg_128RegClass" data-ref-filename="llvm..AMDGPU..VReg_128RegClass">VReg_128RegClass</a>;</td></tr>
<tr><th id="1752">1752</th><td>  <b>if</b> (<a class="local col9 ref" href="#349BitWidth" title='BitWidth' data-ref="349BitWidth" data-ref-filename="349BitWidth">BitWidth</a> &lt;= <var>160</var>)</td></tr>
<tr><th id="1753">1753</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_160RegClass" title='llvm::AMDGPU::VReg_160RegClass' data-ref="llvm::AMDGPU::VReg_160RegClass" data-ref-filename="llvm..AMDGPU..VReg_160RegClass">VReg_160RegClass</a>;</td></tr>
<tr><th id="1754">1754</th><td>  <b>if</b> (<a class="local col9 ref" href="#349BitWidth" title='BitWidth' data-ref="349BitWidth" data-ref-filename="349BitWidth">BitWidth</a> &lt;= <var>192</var>)</td></tr>
<tr><th id="1755">1755</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_192RegClass" title='llvm::AMDGPU::VReg_192RegClass' data-ref="llvm::AMDGPU::VReg_192RegClass" data-ref-filename="llvm..AMDGPU..VReg_192RegClass">VReg_192RegClass</a>;</td></tr>
<tr><th id="1756">1756</th><td>  <b>if</b> (<a class="local col9 ref" href="#349BitWidth" title='BitWidth' data-ref="349BitWidth" data-ref-filename="349BitWidth">BitWidth</a> &lt;= <var>256</var>)</td></tr>
<tr><th id="1757">1757</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_256RegClass" title='llvm::AMDGPU::VReg_256RegClass' data-ref="llvm::AMDGPU::VReg_256RegClass" data-ref-filename="llvm..AMDGPU..VReg_256RegClass">VReg_256RegClass</a>;</td></tr>
<tr><th id="1758">1758</th><td>  <b>if</b> (<a class="local col9 ref" href="#349BitWidth" title='BitWidth' data-ref="349BitWidth" data-ref-filename="349BitWidth">BitWidth</a> &lt;= <var>512</var>)</td></tr>
<tr><th id="1759">1759</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_512RegClass" title='llvm::AMDGPU::VReg_512RegClass' data-ref="llvm::AMDGPU::VReg_512RegClass" data-ref-filename="llvm..AMDGPU..VReg_512RegClass">VReg_512RegClass</a>;</td></tr>
<tr><th id="1760">1760</th><td>  <b>if</b> (<a class="local col9 ref" href="#349BitWidth" title='BitWidth' data-ref="349BitWidth" data-ref-filename="349BitWidth">BitWidth</a> &lt;= <var>1024</var>)</td></tr>
<tr><th id="1761">1761</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_1024RegClass" title='llvm::AMDGPU::VReg_1024RegClass' data-ref="llvm::AMDGPU::VReg_1024RegClass" data-ref-filename="llvm..AMDGPU..VReg_1024RegClass">VReg_1024RegClass</a>;</td></tr>
<tr><th id="1762">1762</th><td></td></tr>
<tr><th id="1763">1763</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1764">1764</th><td>}</td></tr>
<tr><th id="1765">1765</th><td></td></tr>
<tr><th id="1766">1766</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="1767">1767</th><td><a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZN4llvm14SIRegisterInfo23getAGPRClassForBitWidthEj" title='llvm::SIRegisterInfo::getAGPRClassForBitWidth' data-ref="_ZN4llvm14SIRegisterInfo23getAGPRClassForBitWidthEj" data-ref-filename="_ZN4llvm14SIRegisterInfo23getAGPRClassForBitWidthEj">getAGPRClassForBitWidth</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="350BitWidth" title='BitWidth' data-type='unsigned int' data-ref="350BitWidth" data-ref-filename="350BitWidth">BitWidth</dfn>) {</td></tr>
<tr><th id="1768">1768</th><td>  <b>if</b> (<a class="local col0 ref" href="#350BitWidth" title='BitWidth' data-ref="350BitWidth" data-ref-filename="350BitWidth">BitWidth</a> &lt;= <var>16</var>)</td></tr>
<tr><th id="1769">1769</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AGPR_LO16RegClass" title='llvm::AMDGPU::AGPR_LO16RegClass' data-ref="llvm::AMDGPU::AGPR_LO16RegClass" data-ref-filename="llvm..AMDGPU..AGPR_LO16RegClass">AGPR_LO16RegClass</a>;</td></tr>
<tr><th id="1770">1770</th><td>  <b>if</b> (<a class="local col0 ref" href="#350BitWidth" title='BitWidth' data-ref="350BitWidth" data-ref-filename="350BitWidth">BitWidth</a> &lt;= <var>32</var>)</td></tr>
<tr><th id="1771">1771</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AGPR_32RegClass" title='llvm::AMDGPU::AGPR_32RegClass' data-ref="llvm::AMDGPU::AGPR_32RegClass" data-ref-filename="llvm..AMDGPU..AGPR_32RegClass">AGPR_32RegClass</a>;</td></tr>
<tr><th id="1772">1772</th><td>  <b>if</b> (<a class="local col0 ref" href="#350BitWidth" title='BitWidth' data-ref="350BitWidth" data-ref-filename="350BitWidth">BitWidth</a> &lt;= <var>64</var>)</td></tr>
<tr><th id="1773">1773</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_64RegClass" title='llvm::AMDGPU::AReg_64RegClass' data-ref="llvm::AMDGPU::AReg_64RegClass" data-ref-filename="llvm..AMDGPU..AReg_64RegClass">AReg_64RegClass</a>;</td></tr>
<tr><th id="1774">1774</th><td>  <b>if</b> (<a class="local col0 ref" href="#350BitWidth" title='BitWidth' data-ref="350BitWidth" data-ref-filename="350BitWidth">BitWidth</a> &lt;= <var>96</var>)</td></tr>
<tr><th id="1775">1775</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_96RegClass" title='llvm::AMDGPU::AReg_96RegClass' data-ref="llvm::AMDGPU::AReg_96RegClass" data-ref-filename="llvm..AMDGPU..AReg_96RegClass">AReg_96RegClass</a>;</td></tr>
<tr><th id="1776">1776</th><td>  <b>if</b> (<a class="local col0 ref" href="#350BitWidth" title='BitWidth' data-ref="350BitWidth" data-ref-filename="350BitWidth">BitWidth</a> &lt;= <var>128</var>)</td></tr>
<tr><th id="1777">1777</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_128RegClass" title='llvm::AMDGPU::AReg_128RegClass' data-ref="llvm::AMDGPU::AReg_128RegClass" data-ref-filename="llvm..AMDGPU..AReg_128RegClass">AReg_128RegClass</a>;</td></tr>
<tr><th id="1778">1778</th><td>  <b>if</b> (<a class="local col0 ref" href="#350BitWidth" title='BitWidth' data-ref="350BitWidth" data-ref-filename="350BitWidth">BitWidth</a> &lt;= <var>160</var>)</td></tr>
<tr><th id="1779">1779</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_160RegClass" title='llvm::AMDGPU::AReg_160RegClass' data-ref="llvm::AMDGPU::AReg_160RegClass" data-ref-filename="llvm..AMDGPU..AReg_160RegClass">AReg_160RegClass</a>;</td></tr>
<tr><th id="1780">1780</th><td>  <b>if</b> (<a class="local col0 ref" href="#350BitWidth" title='BitWidth' data-ref="350BitWidth" data-ref-filename="350BitWidth">BitWidth</a> &lt;= <var>192</var>)</td></tr>
<tr><th id="1781">1781</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_192RegClass" title='llvm::AMDGPU::AReg_192RegClass' data-ref="llvm::AMDGPU::AReg_192RegClass" data-ref-filename="llvm..AMDGPU..AReg_192RegClass">AReg_192RegClass</a>;</td></tr>
<tr><th id="1782">1782</th><td>  <b>if</b> (<a class="local col0 ref" href="#350BitWidth" title='BitWidth' data-ref="350BitWidth" data-ref-filename="350BitWidth">BitWidth</a> &lt;= <var>256</var>)</td></tr>
<tr><th id="1783">1783</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_256RegClass" title='llvm::AMDGPU::AReg_256RegClass' data-ref="llvm::AMDGPU::AReg_256RegClass" data-ref-filename="llvm..AMDGPU..AReg_256RegClass">AReg_256RegClass</a>;</td></tr>
<tr><th id="1784">1784</th><td>  <b>if</b> (<a class="local col0 ref" href="#350BitWidth" title='BitWidth' data-ref="350BitWidth" data-ref-filename="350BitWidth">BitWidth</a> &lt;= <var>512</var>)</td></tr>
<tr><th id="1785">1785</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_512RegClass" title='llvm::AMDGPU::AReg_512RegClass' data-ref="llvm::AMDGPU::AReg_512RegClass" data-ref-filename="llvm..AMDGPU..AReg_512RegClass">AReg_512RegClass</a>;</td></tr>
<tr><th id="1786">1786</th><td>  <b>if</b> (<a class="local col0 ref" href="#350BitWidth" title='BitWidth' data-ref="350BitWidth" data-ref-filename="350BitWidth">BitWidth</a> &lt;= <var>1024</var>)</td></tr>
<tr><th id="1787">1787</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_1024RegClass" title='llvm::AMDGPU::AReg_1024RegClass' data-ref="llvm::AMDGPU::AReg_1024RegClass" data-ref-filename="llvm..AMDGPU..AReg_1024RegClass">AReg_1024RegClass</a>;</td></tr>
<tr><th id="1788">1788</th><td></td></tr>
<tr><th id="1789">1789</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1790">1790</th><td>}</td></tr>
<tr><th id="1791">1791</th><td></td></tr>
<tr><th id="1792">1792</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="1793">1793</th><td><a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZN4llvm14SIRegisterInfo23getSGPRClassForBitWidthEj" title='llvm::SIRegisterInfo::getSGPRClassForBitWidth' data-ref="_ZN4llvm14SIRegisterInfo23getSGPRClassForBitWidthEj" data-ref-filename="_ZN4llvm14SIRegisterInfo23getSGPRClassForBitWidthEj">getSGPRClassForBitWidth</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="351BitWidth" title='BitWidth' data-type='unsigned int' data-ref="351BitWidth" data-ref-filename="351BitWidth">BitWidth</dfn>) {</td></tr>
<tr><th id="1794">1794</th><td>  <b>if</b> (<a class="local col1 ref" href="#351BitWidth" title='BitWidth' data-ref="351BitWidth" data-ref-filename="351BitWidth">BitWidth</a> &lt;= <var>16</var>)</td></tr>
<tr><th id="1795">1795</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_LO16RegClass" title='llvm::AMDGPU::SGPR_LO16RegClass' data-ref="llvm::AMDGPU::SGPR_LO16RegClass" data-ref-filename="llvm..AMDGPU..SGPR_LO16RegClass">SGPR_LO16RegClass</a>;</td></tr>
<tr><th id="1796">1796</th><td>  <b>if</b> (<a class="local col1 ref" href="#351BitWidth" title='BitWidth' data-ref="351BitWidth" data-ref-filename="351BitWidth">BitWidth</a> &lt;= <var>32</var>)</td></tr>
<tr><th id="1797">1797</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>;</td></tr>
<tr><th id="1798">1798</th><td>  <b>if</b> (<a class="local col1 ref" href="#351BitWidth" title='BitWidth' data-ref="351BitWidth" data-ref-filename="351BitWidth">BitWidth</a> &lt;= <var>64</var>)</td></tr>
<tr><th id="1799">1799</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>;</td></tr>
<tr><th id="1800">1800</th><td>  <b>if</b> (<a class="local col1 ref" href="#351BitWidth" title='BitWidth' data-ref="351BitWidth" data-ref-filename="351BitWidth">BitWidth</a> &lt;= <var>96</var>)</td></tr>
<tr><th id="1801">1801</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_96RegClass" title='llvm::AMDGPU::SGPR_96RegClass' data-ref="llvm::AMDGPU::SGPR_96RegClass" data-ref-filename="llvm..AMDGPU..SGPR_96RegClass">SGPR_96RegClass</a>;</td></tr>
<tr><th id="1802">1802</th><td>  <b>if</b> (<a class="local col1 ref" href="#351BitWidth" title='BitWidth' data-ref="351BitWidth" data-ref-filename="351BitWidth">BitWidth</a> &lt;= <var>128</var>)</td></tr>
<tr><th id="1803">1803</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_128RegClass" title='llvm::AMDGPU::SGPR_128RegClass' data-ref="llvm::AMDGPU::SGPR_128RegClass" data-ref-filename="llvm..AMDGPU..SGPR_128RegClass">SGPR_128RegClass</a>;</td></tr>
<tr><th id="1804">1804</th><td>  <b>if</b> (<a class="local col1 ref" href="#351BitWidth" title='BitWidth' data-ref="351BitWidth" data-ref-filename="351BitWidth">BitWidth</a> &lt;= <var>160</var>)</td></tr>
<tr><th id="1805">1805</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_160RegClass" title='llvm::AMDGPU::SGPR_160RegClass' data-ref="llvm::AMDGPU::SGPR_160RegClass" data-ref-filename="llvm..AMDGPU..SGPR_160RegClass">SGPR_160RegClass</a>;</td></tr>
<tr><th id="1806">1806</th><td>  <b>if</b> (<a class="local col1 ref" href="#351BitWidth" title='BitWidth' data-ref="351BitWidth" data-ref-filename="351BitWidth">BitWidth</a> &lt;= <var>192</var>)</td></tr>
<tr><th id="1807">1807</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_192RegClass" title='llvm::AMDGPU::SGPR_192RegClass' data-ref="llvm::AMDGPU::SGPR_192RegClass" data-ref-filename="llvm..AMDGPU..SGPR_192RegClass">SGPR_192RegClass</a>;</td></tr>
<tr><th id="1808">1808</th><td>  <b>if</b> (<a class="local col1 ref" href="#351BitWidth" title='BitWidth' data-ref="351BitWidth" data-ref-filename="351BitWidth">BitWidth</a> &lt;= <var>256</var>)</td></tr>
<tr><th id="1809">1809</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_256RegClass" title='llvm::AMDGPU::SGPR_256RegClass' data-ref="llvm::AMDGPU::SGPR_256RegClass" data-ref-filename="llvm..AMDGPU..SGPR_256RegClass">SGPR_256RegClass</a>;</td></tr>
<tr><th id="1810">1810</th><td>  <b>if</b> (<a class="local col1 ref" href="#351BitWidth" title='BitWidth' data-ref="351BitWidth" data-ref-filename="351BitWidth">BitWidth</a> &lt;= <var>512</var>)</td></tr>
<tr><th id="1811">1811</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_512RegClass" title='llvm::AMDGPU::SGPR_512RegClass' data-ref="llvm::AMDGPU::SGPR_512RegClass" data-ref-filename="llvm..AMDGPU..SGPR_512RegClass">SGPR_512RegClass</a>;</td></tr>
<tr><th id="1812">1812</th><td>  <b>if</b> (<a class="local col1 ref" href="#351BitWidth" title='BitWidth' data-ref="351BitWidth" data-ref-filename="351BitWidth">BitWidth</a> &lt;= <var>1024</var>)</td></tr>
<tr><th id="1813">1813</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_1024RegClass" title='llvm::AMDGPU::SGPR_1024RegClass' data-ref="llvm::AMDGPU::SGPR_1024RegClass" data-ref-filename="llvm..AMDGPU..SGPR_1024RegClass">SGPR_1024RegClass</a>;</td></tr>
<tr><th id="1814">1814</th><td></td></tr>
<tr><th id="1815">1815</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1816">1816</th><td>}</td></tr>
<tr><th id="1817">1817</th><td></td></tr>
<tr><th id="1818">1818</th><td><i>// FIXME: This is very slow. It might be worth creating a map from physreg to</i></td></tr>
<tr><th id="1819">1819</th><td><i>// register class.</i></td></tr>
<tr><th id="1820">1820</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="1821">1821</th><td><a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE">getPhysRegClass</dfn>(<a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col2 decl" id="352Reg" title='Reg' data-type='llvm::MCRegister' data-ref="352Reg" data-ref-filename="352Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1822">1822</th><td>  <em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<em>const</em> <dfn class="local col3 decl" id="353BaseClasses" title='BaseClasses' data-type='const llvm::TargetRegisterClass *const [34]' data-ref="353BaseClasses" data-ref-filename="353BaseClasses">BaseClasses</dfn>[] = {</td></tr>
<tr><th id="1823">1823</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_LO16RegClass" title='llvm::AMDGPU::VGPR_LO16RegClass' data-ref="llvm::AMDGPU::VGPR_LO16RegClass" data-ref-filename="llvm..AMDGPU..VGPR_LO16RegClass">VGPR_LO16RegClass</a>,</td></tr>
<tr><th id="1824">1824</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_HI16RegClass" title='llvm::AMDGPU::VGPR_HI16RegClass' data-ref="llvm::AMDGPU::VGPR_HI16RegClass" data-ref-filename="llvm..AMDGPU..VGPR_HI16RegClass">VGPR_HI16RegClass</a>,</td></tr>
<tr><th id="1825">1825</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_LO16RegClass" title='llvm::AMDGPU::SReg_LO16RegClass' data-ref="llvm::AMDGPU::SReg_LO16RegClass" data-ref-filename="llvm..AMDGPU..SReg_LO16RegClass">SReg_LO16RegClass</a>,</td></tr>
<tr><th id="1826">1826</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AGPR_LO16RegClass" title='llvm::AMDGPU::AGPR_LO16RegClass' data-ref="llvm::AMDGPU::AGPR_LO16RegClass" data-ref-filename="llvm..AMDGPU..AGPR_LO16RegClass">AGPR_LO16RegClass</a>,</td></tr>
<tr><th id="1827">1827</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>,</td></tr>
<tr><th id="1828">1828</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>,</td></tr>
<tr><th id="1829">1829</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AGPR_32RegClass" title='llvm::AMDGPU::AGPR_32RegClass' data-ref="llvm::AMDGPU::AGPR_32RegClass" data-ref-filename="llvm..AMDGPU..AGPR_32RegClass">AGPR_32RegClass</a>,</td></tr>
<tr><th id="1830">1830</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_64RegClass" title='llvm::AMDGPU::VReg_64RegClass' data-ref="llvm::AMDGPU::VReg_64RegClass" data-ref-filename="llvm..AMDGPU..VReg_64RegClass">VReg_64RegClass</a>,</td></tr>
<tr><th id="1831">1831</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>,</td></tr>
<tr><th id="1832">1832</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_64RegClass" title='llvm::AMDGPU::AReg_64RegClass' data-ref="llvm::AMDGPU::AReg_64RegClass" data-ref-filename="llvm..AMDGPU..AReg_64RegClass">AReg_64RegClass</a>,</td></tr>
<tr><th id="1833">1833</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_96RegClass" title='llvm::AMDGPU::VReg_96RegClass' data-ref="llvm::AMDGPU::VReg_96RegClass" data-ref-filename="llvm..AMDGPU..VReg_96RegClass">VReg_96RegClass</a>,</td></tr>
<tr><th id="1834">1834</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_96RegClass" title='llvm::AMDGPU::SReg_96RegClass' data-ref="llvm::AMDGPU::SReg_96RegClass" data-ref-filename="llvm..AMDGPU..SReg_96RegClass">SReg_96RegClass</a>,</td></tr>
<tr><th id="1835">1835</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_96RegClass" title='llvm::AMDGPU::AReg_96RegClass' data-ref="llvm::AMDGPU::AReg_96RegClass" data-ref-filename="llvm..AMDGPU..AReg_96RegClass">AReg_96RegClass</a>,</td></tr>
<tr><th id="1836">1836</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_128RegClass" title='llvm::AMDGPU::VReg_128RegClass' data-ref="llvm::AMDGPU::VReg_128RegClass" data-ref-filename="llvm..AMDGPU..VReg_128RegClass">VReg_128RegClass</a>,</td></tr>
<tr><th id="1837">1837</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_128RegClass" title='llvm::AMDGPU::SReg_128RegClass' data-ref="llvm::AMDGPU::SReg_128RegClass" data-ref-filename="llvm..AMDGPU..SReg_128RegClass">SReg_128RegClass</a>,</td></tr>
<tr><th id="1838">1838</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_128RegClass" title='llvm::AMDGPU::AReg_128RegClass' data-ref="llvm::AMDGPU::AReg_128RegClass" data-ref-filename="llvm..AMDGPU..AReg_128RegClass">AReg_128RegClass</a>,</td></tr>
<tr><th id="1839">1839</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_160RegClass" title='llvm::AMDGPU::VReg_160RegClass' data-ref="llvm::AMDGPU::VReg_160RegClass" data-ref-filename="llvm..AMDGPU..VReg_160RegClass">VReg_160RegClass</a>,</td></tr>
<tr><th id="1840">1840</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_160RegClass" title='llvm::AMDGPU::SReg_160RegClass' data-ref="llvm::AMDGPU::SReg_160RegClass" data-ref-filename="llvm..AMDGPU..SReg_160RegClass">SReg_160RegClass</a>,</td></tr>
<tr><th id="1841">1841</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_160RegClass" title='llvm::AMDGPU::AReg_160RegClass' data-ref="llvm::AMDGPU::AReg_160RegClass" data-ref-filename="llvm..AMDGPU..AReg_160RegClass">AReg_160RegClass</a>,</td></tr>
<tr><th id="1842">1842</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_192RegClass" title='llvm::AMDGPU::VReg_192RegClass' data-ref="llvm::AMDGPU::VReg_192RegClass" data-ref-filename="llvm..AMDGPU..VReg_192RegClass">VReg_192RegClass</a>,</td></tr>
<tr><th id="1843">1843</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_192RegClass" title='llvm::AMDGPU::SReg_192RegClass' data-ref="llvm::AMDGPU::SReg_192RegClass" data-ref-filename="llvm..AMDGPU..SReg_192RegClass">SReg_192RegClass</a>,</td></tr>
<tr><th id="1844">1844</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_192RegClass" title='llvm::AMDGPU::AReg_192RegClass' data-ref="llvm::AMDGPU::AReg_192RegClass" data-ref-filename="llvm..AMDGPU..AReg_192RegClass">AReg_192RegClass</a>,</td></tr>
<tr><th id="1845">1845</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_256RegClass" title='llvm::AMDGPU::VReg_256RegClass' data-ref="llvm::AMDGPU::VReg_256RegClass" data-ref-filename="llvm..AMDGPU..VReg_256RegClass">VReg_256RegClass</a>,</td></tr>
<tr><th id="1846">1846</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_256RegClass" title='llvm::AMDGPU::SReg_256RegClass' data-ref="llvm::AMDGPU::SReg_256RegClass" data-ref-filename="llvm..AMDGPU..SReg_256RegClass">SReg_256RegClass</a>,</td></tr>
<tr><th id="1847">1847</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_256RegClass" title='llvm::AMDGPU::AReg_256RegClass' data-ref="llvm::AMDGPU::AReg_256RegClass" data-ref-filename="llvm..AMDGPU..AReg_256RegClass">AReg_256RegClass</a>,</td></tr>
<tr><th id="1848">1848</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_512RegClass" title='llvm::AMDGPU::VReg_512RegClass' data-ref="llvm::AMDGPU::VReg_512RegClass" data-ref-filename="llvm..AMDGPU..VReg_512RegClass">VReg_512RegClass</a>,</td></tr>
<tr><th id="1849">1849</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_512RegClass" title='llvm::AMDGPU::SReg_512RegClass' data-ref="llvm::AMDGPU::SReg_512RegClass" data-ref-filename="llvm..AMDGPU..SReg_512RegClass">SReg_512RegClass</a>,</td></tr>
<tr><th id="1850">1850</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_512RegClass" title='llvm::AMDGPU::AReg_512RegClass' data-ref="llvm::AMDGPU::AReg_512RegClass" data-ref-filename="llvm..AMDGPU..AReg_512RegClass">AReg_512RegClass</a>,</td></tr>
<tr><th id="1851">1851</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_1024RegClass" title='llvm::AMDGPU::SReg_1024RegClass' data-ref="llvm::AMDGPU::SReg_1024RegClass" data-ref-filename="llvm..AMDGPU..SReg_1024RegClass">SReg_1024RegClass</a>,</td></tr>
<tr><th id="1852">1852</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_1024RegClass" title='llvm::AMDGPU::VReg_1024RegClass' data-ref="llvm::AMDGPU::VReg_1024RegClass" data-ref-filename="llvm..AMDGPU..VReg_1024RegClass">VReg_1024RegClass</a>,</td></tr>
<tr><th id="1853">1853</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_1024RegClass" title='llvm::AMDGPU::AReg_1024RegClass' data-ref="llvm::AMDGPU::AReg_1024RegClass" data-ref-filename="llvm..AMDGPU..AReg_1024RegClass">AReg_1024RegClass</a>,</td></tr>
<tr><th id="1854">1854</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SCC_CLASSRegClass" title='llvm::AMDGPU::SCC_CLASSRegClass' data-ref="llvm::AMDGPU::SCC_CLASSRegClass" data-ref-filename="llvm..AMDGPU..SCC_CLASSRegClass">SCC_CLASSRegClass</a>,</td></tr>
<tr><th id="1855">1855</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::Pseudo_SReg_32RegClass" title='llvm::AMDGPU::Pseudo_SReg_32RegClass' data-ref="llvm::AMDGPU::Pseudo_SReg_32RegClass" data-ref-filename="llvm..AMDGPU..Pseudo_SReg_32RegClass">Pseudo_SReg_32RegClass</a>,</td></tr>
<tr><th id="1856">1856</th><td>    &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::Pseudo_SReg_128RegClass" title='llvm::AMDGPU::Pseudo_SReg_128RegClass' data-ref="llvm::AMDGPU::Pseudo_SReg_128RegClass" data-ref-filename="llvm..AMDGPU..Pseudo_SReg_128RegClass">Pseudo_SReg_128RegClass</a>,</td></tr>
<tr><th id="1857">1857</th><td>  };</td></tr>
<tr><th id="1858">1858</th><td></td></tr>
<tr><th id="1859">1859</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="354BaseClass" title='BaseClass' data-type='const llvm::TargetRegisterClass *' data-ref="354BaseClass" data-ref-filename="354BaseClass">BaseClass</dfn> : <a class="local col3 ref" href="#353BaseClasses" title='BaseClasses' data-ref="353BaseClasses" data-ref-filename="353BaseClasses">BaseClasses</a>) {</td></tr>
<tr><th id="1860">1860</th><td>    <b>if</b> (<a class="local col4 ref" href="#354BaseClass" title='BaseClass' data-ref="354BaseClass" data-ref-filename="354BaseClass">BaseClass</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#352Reg" title='Reg' data-ref="352Reg" data-ref-filename="352Reg">Reg</a>)) {</td></tr>
<tr><th id="1861">1861</th><td>      <b>return</b> <a class="local col4 ref" href="#354BaseClass" title='BaseClass' data-ref="354BaseClass" data-ref-filename="354BaseClass">BaseClass</a>;</td></tr>
<tr><th id="1862">1862</th><td>    }</td></tr>
<tr><th id="1863">1863</th><td>  }</td></tr>
<tr><th id="1864">1864</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1865">1865</th><td>}</td></tr>
<tr><th id="1866">1866</th><td></td></tr>
<tr><th id="1867">1867</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isSGPRReg' data-ref="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE">isSGPRReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="355MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="355MRI" data-ref-filename="355MRI">MRI</dfn>,</td></tr>
<tr><th id="1868">1868</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="356Reg" title='Reg' data-type='llvm::Register' data-ref="356Reg" data-ref-filename="356Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1869">1869</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="357RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="357RC" data-ref-filename="357RC">RC</dfn>;</td></tr>
<tr><th id="1870">1870</th><td>  <b>if</b> (<a class="local col6 ref" href="#356Reg" title='Reg' data-ref="356Reg" data-ref-filename="356Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="1871">1871</th><td>    <a class="local col7 ref" href="#357RC" title='RC' data-ref="357RC" data-ref-filename="357RC">RC</a> = <a class="local col5 ref" href="#355MRI" title='MRI' data-ref="355MRI" data-ref-filename="355MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#356Reg" title='Reg' data-ref="356Reg" data-ref-filename="356Reg">Reg</a>);</td></tr>
<tr><th id="1872">1872</th><td>  <b>else</b></td></tr>
<tr><th id="1873">1873</th><td>    <a class="local col7 ref" href="#357RC" title='RC' data-ref="357RC" data-ref-filename="357RC">RC</a> = <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE">getPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col6 ref" href="#356Reg" title='Reg' data-ref="356Reg" data-ref-filename="356Reg">Reg</a>);</td></tr>
<tr><th id="1874">1874</th><td>  <b>return</b> <a class="member fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col7 ref" href="#357RC" title='RC' data-ref="357RC" data-ref-filename="357RC">RC</a>);</td></tr>
<tr><th id="1875">1875</th><td>}</td></tr>
<tr><th id="1876">1876</th><td></td></tr>
<tr><th id="1877">1877</th><td><i>// TODO: It might be helpful to have some target specific flags in</i></td></tr>
<tr><th id="1878">1878</th><td><i>// TargetRegisterClass to mark which classes are VGPRs to make this trivial.</i></td></tr>
<tr><th id="1879">1879</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="358RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="358RC" data-ref-filename="358RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="1880">1880</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="359Size" title='Size' data-type='unsigned int' data-ref="359Size" data-ref-filename="359Size">Size</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col8 ref" href="#358RC" title='RC' data-ref="358RC" data-ref-filename="358RC">RC</a>);</td></tr>
<tr><th id="1881">1881</th><td>  <b>if</b> (<a class="local col9 ref" href="#359Size" title='Size' data-ref="359Size" data-ref-filename="359Size">Size</a> == <var>16</var>) {</td></tr>
<tr><th id="1882">1882</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_" title='llvm::TargetRegisterInfo::getCommonSubClass' data-ref="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_" data-ref-filename="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_">getCommonSubClass</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_LO16RegClass" title='llvm::AMDGPU::VGPR_LO16RegClass' data-ref="llvm::AMDGPU::VGPR_LO16RegClass" data-ref-filename="llvm..AMDGPU..VGPR_LO16RegClass">VGPR_LO16RegClass</a>, <a class="local col8 ref" href="#358RC" title='RC' data-ref="358RC" data-ref-filename="358RC">RC</a>) != <b>nullptr</b> ||</td></tr>
<tr><th id="1883">1883</th><td>           <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_" title='llvm::TargetRegisterInfo::getCommonSubClass' data-ref="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_" data-ref-filename="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_">getCommonSubClass</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_HI16RegClass" title='llvm::AMDGPU::VGPR_HI16RegClass' data-ref="llvm::AMDGPU::VGPR_HI16RegClass" data-ref-filename="llvm..AMDGPU..VGPR_HI16RegClass">VGPR_HI16RegClass</a>, <a class="local col8 ref" href="#358RC" title='RC' data-ref="358RC" data-ref-filename="358RC">RC</a>) != <b>nullptr</b>;</td></tr>
<tr><th id="1884">1884</th><td>  }</td></tr>
<tr><th id="1885">1885</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="360VRC" title='VRC' data-type='const llvm::TargetRegisterClass *' data-ref="360VRC" data-ref-filename="360VRC">VRC</dfn> = <a class="member fn" href="#_ZN4llvm14SIRegisterInfo23getVGPRClassForBitWidthEj" title='llvm::SIRegisterInfo::getVGPRClassForBitWidth' data-ref="_ZN4llvm14SIRegisterInfo23getVGPRClassForBitWidthEj" data-ref-filename="_ZN4llvm14SIRegisterInfo23getVGPRClassForBitWidthEj">getVGPRClassForBitWidth</a>(<a class="local col9 ref" href="#359Size" title='Size' data-ref="359Size" data-ref-filename="359Size">Size</a>);</td></tr>
<tr><th id="1886">1886</th><td>  <b>if</b> (!<a class="local col0 ref" href="#360VRC" title='VRC' data-ref="360VRC" data-ref-filename="360VRC">VRC</a>) {</td></tr>
<tr><th id="1887">1887</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Size &lt; <var>32</var> &amp;&amp; <q>"Invalid register class size"</q>);</td></tr>
<tr><th id="1888">1888</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1889">1889</th><td>  }</td></tr>
<tr><th id="1890">1890</th><td>  <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_" title='llvm::TargetRegisterInfo::getCommonSubClass' data-ref="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_" data-ref-filename="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_">getCommonSubClass</a>(<a class="local col0 ref" href="#360VRC" title='VRC' data-ref="360VRC" data-ref-filename="360VRC">VRC</a>, <a class="local col8 ref" href="#358RC" title='RC' data-ref="358RC" data-ref-filename="358RC">RC</a>) != <b>nullptr</b>;</td></tr>
<tr><th id="1891">1891</th><td>}</td></tr>
<tr><th id="1892">1892</th><td></td></tr>
<tr><th id="1893">1893</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasAGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE">hasAGPRs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="361RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="361RC" data-ref-filename="361RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="1894">1894</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="362Size" title='Size' data-type='unsigned int' data-ref="362Size" data-ref-filename="362Size">Size</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col1 ref" href="#361RC" title='RC' data-ref="361RC" data-ref-filename="361RC">RC</a>);</td></tr>
<tr><th id="1895">1895</th><td>  <b>if</b> (<a class="local col2 ref" href="#362Size" title='Size' data-ref="362Size" data-ref-filename="362Size">Size</a> &lt; <var>16</var>)</td></tr>
<tr><th id="1896">1896</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1897">1897</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="363ARC" title='ARC' data-type='const llvm::TargetRegisterClass *' data-ref="363ARC" data-ref-filename="363ARC">ARC</dfn> = <a class="member fn" href="#_ZN4llvm14SIRegisterInfo23getAGPRClassForBitWidthEj" title='llvm::SIRegisterInfo::getAGPRClassForBitWidth' data-ref="_ZN4llvm14SIRegisterInfo23getAGPRClassForBitWidthEj" data-ref-filename="_ZN4llvm14SIRegisterInfo23getAGPRClassForBitWidthEj">getAGPRClassForBitWidth</a>(<a class="local col2 ref" href="#362Size" title='Size' data-ref="362Size" data-ref-filename="362Size">Size</a>);</td></tr>
<tr><th id="1898">1898</th><td>  <b>if</b> (!<a class="local col3 ref" href="#363ARC" title='ARC' data-ref="363ARC" data-ref-filename="363ARC">ARC</a>) {</td></tr>
<tr><th id="1899">1899</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(getVGPRClassForBitWidth(Size) &amp;&amp; <q>"Invalid register class size"</q>);</td></tr>
<tr><th id="1900">1900</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1901">1901</th><td>  }</td></tr>
<tr><th id="1902">1902</th><td>  <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_" title='llvm::TargetRegisterInfo::getCommonSubClass' data-ref="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_" data-ref-filename="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_">getCommonSubClass</a>(<a class="local col3 ref" href="#363ARC" title='ARC' data-ref="363ARC" data-ref-filename="363ARC">ARC</a>, <a class="local col1 ref" href="#361RC" title='RC' data-ref="361RC" data-ref-filename="361RC">RC</a>) != <b>nullptr</b>;</td></tr>
<tr><th id="1903">1903</th><td>}</td></tr>
<tr><th id="1904">1904</th><td></td></tr>
<tr><th id="1905">1905</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="1906">1906</th><td><a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentVGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE">getEquivalentVGPRClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="364SRC" title='SRC' data-type='const llvm::TargetRegisterClass *' data-ref="364SRC" data-ref-filename="364SRC">SRC</dfn>) <em>const</em> {</td></tr>
<tr><th id="1907">1907</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="365Size" title='Size' data-type='unsigned int' data-ref="365Size" data-ref-filename="365Size">Size</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col4 ref" href="#364SRC" title='SRC' data-ref="364SRC" data-ref-filename="364SRC">SRC</a>);</td></tr>
<tr><th id="1908">1908</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="366VRC" title='VRC' data-type='const llvm::TargetRegisterClass *' data-ref="366VRC" data-ref-filename="366VRC">VRC</dfn> = <a class="member fn" href="#_ZN4llvm14SIRegisterInfo23getVGPRClassForBitWidthEj" title='llvm::SIRegisterInfo::getVGPRClassForBitWidth' data-ref="_ZN4llvm14SIRegisterInfo23getVGPRClassForBitWidthEj" data-ref-filename="_ZN4llvm14SIRegisterInfo23getVGPRClassForBitWidthEj">getVGPRClassForBitWidth</a>(<a class="local col5 ref" href="#365Size" title='Size' data-ref="365Size" data-ref-filename="365Size">Size</a>);</td></tr>
<tr><th id="1909">1909</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(VRC &amp;&amp; <q>"Invalid register class size"</q>);</td></tr>
<tr><th id="1910">1910</th><td>  <b>return</b> <a class="local col6 ref" href="#366VRC" title='VRC' data-ref="366VRC" data-ref-filename="366VRC">VRC</a>;</td></tr>
<tr><th id="1911">1911</th><td>}</td></tr>
<tr><th id="1912">1912</th><td></td></tr>
<tr><th id="1913">1913</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="1914">1914</th><td><a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo22getEquivalentAGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentAGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentAGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo22getEquivalentAGPRClassEPKNS_19TargetRegisterClassE">getEquivalentAGPRClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="367SRC" title='SRC' data-type='const llvm::TargetRegisterClass *' data-ref="367SRC" data-ref-filename="367SRC">SRC</dfn>) <em>const</em> {</td></tr>
<tr><th id="1915">1915</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="368Size" title='Size' data-type='unsigned int' data-ref="368Size" data-ref-filename="368Size">Size</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col7 ref" href="#367SRC" title='SRC' data-ref="367SRC" data-ref-filename="367SRC">SRC</a>);</td></tr>
<tr><th id="1916">1916</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="369ARC" title='ARC' data-type='const llvm::TargetRegisterClass *' data-ref="369ARC" data-ref-filename="369ARC">ARC</dfn> = <a class="member fn" href="#_ZN4llvm14SIRegisterInfo23getAGPRClassForBitWidthEj" title='llvm::SIRegisterInfo::getAGPRClassForBitWidth' data-ref="_ZN4llvm14SIRegisterInfo23getAGPRClassForBitWidthEj" data-ref-filename="_ZN4llvm14SIRegisterInfo23getAGPRClassForBitWidthEj">getAGPRClassForBitWidth</a>(<a class="local col8 ref" href="#368Size" title='Size' data-ref="368Size" data-ref-filename="368Size">Size</a>);</td></tr>
<tr><th id="1917">1917</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ARC &amp;&amp; <q>"Invalid register class size"</q>);</td></tr>
<tr><th id="1918">1918</th><td>  <b>return</b> <a class="local col9 ref" href="#369ARC" title='ARC' data-ref="369ARC" data-ref-filename="369ARC">ARC</a>;</td></tr>
<tr><th id="1919">1919</th><td>}</td></tr>
<tr><th id="1920">1920</th><td></td></tr>
<tr><th id="1921">1921</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="1922">1922</th><td><a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo22getEquivalentSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo22getEquivalentSGPRClassEPKNS_19TargetRegisterClassE">getEquivalentSGPRClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="370VRC" title='VRC' data-type='const llvm::TargetRegisterClass *' data-ref="370VRC" data-ref-filename="370VRC">VRC</dfn>) <em>const</em> {</td></tr>
<tr><th id="1923">1923</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="371Size" title='Size' data-type='unsigned int' data-ref="371Size" data-ref-filename="371Size">Size</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col0 ref" href="#370VRC" title='VRC' data-ref="370VRC" data-ref-filename="370VRC">VRC</a>);</td></tr>
<tr><th id="1924">1924</th><td>  <b>if</b> (<a class="local col1 ref" href="#371Size" title='Size' data-ref="371Size" data-ref-filename="371Size">Size</a> == <var>32</var>)</td></tr>
<tr><th id="1925">1925</th><td>    <b>return</b> &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_32RegClass" title='llvm::AMDGPU::SGPR_32RegClass' data-ref="llvm::AMDGPU::SGPR_32RegClass" data-ref-filename="llvm..AMDGPU..SGPR_32RegClass">SGPR_32RegClass</a>;</td></tr>
<tr><th id="1926">1926</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="372SRC" title='SRC' data-type='const llvm::TargetRegisterClass *' data-ref="372SRC" data-ref-filename="372SRC">SRC</dfn> = <a class="member fn" href="#_ZN4llvm14SIRegisterInfo23getSGPRClassForBitWidthEj" title='llvm::SIRegisterInfo::getSGPRClassForBitWidth' data-ref="_ZN4llvm14SIRegisterInfo23getSGPRClassForBitWidthEj" data-ref-filename="_ZN4llvm14SIRegisterInfo23getSGPRClassForBitWidthEj">getSGPRClassForBitWidth</a>(<a class="local col1 ref" href="#371Size" title='Size' data-ref="371Size" data-ref-filename="371Size">Size</a>);</td></tr>
<tr><th id="1927">1927</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SRC &amp;&amp; <q>"Invalid register class size"</q>);</td></tr>
<tr><th id="1928">1928</th><td>  <b>return</b> <a class="local col2 ref" href="#372SRC" title='SRC' data-ref="372SRC" data-ref-filename="372SRC">SRC</a>;</td></tr>
<tr><th id="1929">1929</th><td>}</td></tr>
<tr><th id="1930">1930</th><td></td></tr>
<tr><th id="1931">1931</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getSubRegClass' data-ref="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj">getSubRegClass</dfn>(</td></tr>
<tr><th id="1932">1932</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="373RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="373RC" data-ref-filename="373RC">RC</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="374SubIdx" title='SubIdx' data-type='unsigned int' data-ref="374SubIdx" data-ref-filename="374SubIdx">SubIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="1933">1933</th><td>  <b>if</b> (<a class="local col4 ref" href="#374SubIdx" title='SubIdx' data-ref="374SubIdx" data-ref-filename="374SubIdx">SubIdx</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoSubRegister" title='llvm::AMDGPU::NoSubRegister' data-ref="llvm::AMDGPU::NoSubRegister" data-ref-filename="llvm..AMDGPU..NoSubRegister">NoSubRegister</a>)</td></tr>
<tr><th id="1934">1934</th><td>    <b>return</b> <a class="local col3 ref" href="#373RC" title='RC' data-ref="373RC" data-ref-filename="373RC">RC</a>;</td></tr>
<tr><th id="1935">1935</th><td></td></tr>
<tr><th id="1936">1936</th><td>  <i>// We can assume that each lane corresponds to one 32-bit register.</i></td></tr>
<tr><th id="1937">1937</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="375Size" title='Size' data-type='unsigned int' data-ref="375Size" data-ref-filename="375Size">Size</dfn> = <a class="member fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo24getNumChannelsFromSubRegEj" title='llvm::SIRegisterInfo::getNumChannelsFromSubReg' data-ref="_ZNK4llvm14SIRegisterInfo24getNumChannelsFromSubRegEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo24getNumChannelsFromSubRegEj">getNumChannelsFromSubReg</a>(<a class="local col4 ref" href="#374SubIdx" title='SubIdx' data-ref="374SubIdx" data-ref-filename="374SubIdx">SubIdx</a>) * <var>32</var>;</td></tr>
<tr><th id="1938">1938</th><td>  <b>if</b> (<a class="member fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col3 ref" href="#373RC" title='RC' data-ref="373RC" data-ref-filename="373RC">RC</a>)) {</td></tr>
<tr><th id="1939">1939</th><td>    <b>if</b> (<a class="local col5 ref" href="#375Size" title='Size' data-ref="375Size" data-ref-filename="375Size">Size</a> == <var>32</var>)</td></tr>
<tr><th id="1940">1940</th><td>      <a class="local col3 ref" href="#373RC" title='RC' data-ref="373RC" data-ref-filename="373RC">RC</a> = &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_32RegClass" title='llvm::AMDGPU::SGPR_32RegClass' data-ref="llvm::AMDGPU::SGPR_32RegClass" data-ref-filename="llvm..AMDGPU..SGPR_32RegClass">SGPR_32RegClass</a>;</td></tr>
<tr><th id="1941">1941</th><td>    <b>else</b></td></tr>
<tr><th id="1942">1942</th><td>      <a class="local col3 ref" href="#373RC" title='RC' data-ref="373RC" data-ref-filename="373RC">RC</a> = <a class="member fn" href="#_ZN4llvm14SIRegisterInfo23getSGPRClassForBitWidthEj" title='llvm::SIRegisterInfo::getSGPRClassForBitWidth' data-ref="_ZN4llvm14SIRegisterInfo23getSGPRClassForBitWidthEj" data-ref-filename="_ZN4llvm14SIRegisterInfo23getSGPRClassForBitWidthEj">getSGPRClassForBitWidth</a>(<a class="local col5 ref" href="#375Size" title='Size' data-ref="375Size" data-ref-filename="375Size">Size</a>);</td></tr>
<tr><th id="1943">1943</th><td>  } <b>else</b> <b>if</b> (<a class="member fn" href="#_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasAGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE">hasAGPRs</a>(<a class="local col3 ref" href="#373RC" title='RC' data-ref="373RC" data-ref-filename="373RC">RC</a>)) {</td></tr>
<tr><th id="1944">1944</th><td>    <a class="local col3 ref" href="#373RC" title='RC' data-ref="373RC" data-ref-filename="373RC">RC</a> = <a class="member fn" href="#_ZN4llvm14SIRegisterInfo23getAGPRClassForBitWidthEj" title='llvm::SIRegisterInfo::getAGPRClassForBitWidth' data-ref="_ZN4llvm14SIRegisterInfo23getAGPRClassForBitWidthEj" data-ref-filename="_ZN4llvm14SIRegisterInfo23getAGPRClassForBitWidthEj">getAGPRClassForBitWidth</a>(<a class="local col5 ref" href="#375Size" title='Size' data-ref="375Size" data-ref-filename="375Size">Size</a>);</td></tr>
<tr><th id="1945">1945</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1946">1946</th><td>    <a class="local col3 ref" href="#373RC" title='RC' data-ref="373RC" data-ref-filename="373RC">RC</a> = <a class="member fn" href="#_ZN4llvm14SIRegisterInfo23getVGPRClassForBitWidthEj" title='llvm::SIRegisterInfo::getVGPRClassForBitWidth' data-ref="_ZN4llvm14SIRegisterInfo23getVGPRClassForBitWidthEj" data-ref-filename="_ZN4llvm14SIRegisterInfo23getVGPRClassForBitWidthEj">getVGPRClassForBitWidth</a>(<a class="local col5 ref" href="#375Size" title='Size' data-ref="375Size" data-ref-filename="375Size">Size</a>);</td></tr>
<tr><th id="1947">1947</th><td>  }</td></tr>
<tr><th id="1948">1948</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RC &amp;&amp; <q>"Invalid sub-register class size"</q>);</td></tr>
<tr><th id="1949">1949</th><td>  <b>return</b> <a class="local col3 ref" href="#373RC" title='RC' data-ref="373RC" data-ref-filename="373RC">RC</a>;</td></tr>
<tr><th id="1950">1950</th><td>}</td></tr>
<tr><th id="1951">1951</th><td></td></tr>
<tr><th id="1952">1952</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo22opCanUseInlineConstantEj" title='llvm::SIRegisterInfo::opCanUseInlineConstant' data-ref="_ZNK4llvm14SIRegisterInfo22opCanUseInlineConstantEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo22opCanUseInlineConstantEj">opCanUseInlineConstant</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="376OpType" title='OpType' data-type='unsigned int' data-ref="376OpType" data-ref-filename="376OpType">OpType</dfn>) <em>const</em> {</td></tr>
<tr><th id="1953">1953</th><td>  <b>if</b> (<a class="local col6 ref" href="#376OpType" title='OpType' data-ref="376OpType" data-ref-filename="376OpType">OpType</a> &gt;= <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_AC_FIRST" title='llvm::AMDGPU::OPERAND_REG_INLINE_AC_FIRST' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_AC_FIRST" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_AC_FIRST">OPERAND_REG_INLINE_AC_FIRST</a> &amp;&amp;</td></tr>
<tr><th id="1954">1954</th><td>      <a class="local col6 ref" href="#376OpType" title='OpType' data-ref="376OpType" data-ref-filename="376OpType">OpType</a> &lt;= <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_AC_LAST" title='llvm::AMDGPU::OPERAND_REG_INLINE_AC_LAST' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_AC_LAST" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_AC_LAST">OPERAND_REG_INLINE_AC_LAST</a>)</td></tr>
<tr><th id="1955">1955</th><td>    <b>return</b> !<a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget23hasMFMAInlineLiteralBugEv" title='llvm::GCNSubtarget::hasMFMAInlineLiteralBug' data-ref="_ZNK4llvm12GCNSubtarget23hasMFMAInlineLiteralBugEv" data-ref-filename="_ZNK4llvm12GCNSubtarget23hasMFMAInlineLiteralBugEv">hasMFMAInlineLiteralBug</a>();</td></tr>
<tr><th id="1956">1956</th><td></td></tr>
<tr><th id="1957">1957</th><td>  <b>return</b> <a class="local col6 ref" href="#376OpType" title='OpType' data-ref="376OpType" data-ref-filename="376OpType">OpType</a> &gt;= <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_SRC_FIRST" title='llvm::AMDGPU::OPERAND_SRC_FIRST' data-ref="llvm::AMDGPU::OPERAND_SRC_FIRST" data-ref-filename="llvm..AMDGPU..OPERAND_SRC_FIRST">OPERAND_SRC_FIRST</a> &amp;&amp;</td></tr>
<tr><th id="1958">1958</th><td>         <a class="local col6 ref" href="#376OpType" title='OpType' data-ref="376OpType" data-ref-filename="376OpType">OpType</a> &lt;= <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_SRC_LAST" title='llvm::AMDGPU::OPERAND_SRC_LAST' data-ref="llvm::AMDGPU::OPERAND_SRC_LAST" data-ref-filename="llvm..AMDGPU..OPERAND_SRC_LAST">OPERAND_SRC_LAST</a>;</td></tr>
<tr><th id="1959">1959</th><td>}</td></tr>
<tr><th id="1960">1960</th><td></td></tr>
<tr><th id="1961">1961</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14SIRegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j" title='llvm::SIRegisterInfo::shouldRewriteCopySrc' data-ref="_ZNK4llvm14SIRegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j" data-ref-filename="_ZNK4llvm14SIRegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j">shouldRewriteCopySrc</dfn>(</td></tr>
<tr><th id="1962">1962</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="377DefRC" title='DefRC' data-type='const llvm::TargetRegisterClass *' data-ref="377DefRC" data-ref-filename="377DefRC">DefRC</dfn>,</td></tr>
<tr><th id="1963">1963</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="378DefSubReg" title='DefSubReg' data-type='unsigned int' data-ref="378DefSubReg" data-ref-filename="378DefSubReg">DefSubReg</dfn>,</td></tr>
<tr><th id="1964">1964</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="379SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="379SrcRC" data-ref-filename="379SrcRC">SrcRC</dfn>,</td></tr>
<tr><th id="1965">1965</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="380SrcSubReg" title='SrcSubReg' data-type='unsigned int' data-ref="380SrcSubReg" data-ref-filename="380SrcSubReg">SrcSubReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1966">1966</th><td>  <i>// We want to prefer the smallest register class possible, so we don't want to</i></td></tr>
<tr><th id="1967">1967</th><td><i>  // stop and rewrite on anything that looks like a subregister</i></td></tr>
<tr><th id="1968">1968</th><td><i>  // extract. Operations mostly don't care about the super register class, so we</i></td></tr>
<tr><th id="1969">1969</th><td><i>  // only want to stop on the most basic of copies between the same register</i></td></tr>
<tr><th id="1970">1970</th><td><i>  // class.</i></td></tr>
<tr><th id="1971">1971</th><td><i>  //</i></td></tr>
<tr><th id="1972">1972</th><td><i>  // e.g. if we have something like</i></td></tr>
<tr><th id="1973">1973</th><td><i>  // %0 = ...</i></td></tr>
<tr><th id="1974">1974</th><td><i>  // %1 = ...</i></td></tr>
<tr><th id="1975">1975</th><td><i>  // %2 = REG_SEQUENCE %0, sub0, %1, sub1, %2, sub2</i></td></tr>
<tr><th id="1976">1976</th><td><i>  // %3 = COPY %2, sub0</i></td></tr>
<tr><th id="1977">1977</th><td><i>  //</i></td></tr>
<tr><th id="1978">1978</th><td><i>  // We want to look through the COPY to find:</i></td></tr>
<tr><th id="1979">1979</th><td><i>  //  =&gt; %3 = COPY %0</i></td></tr>
<tr><th id="1980">1980</th><td><i></i></td></tr>
<tr><th id="1981">1981</th><td><i>  // Plain copy.</i></td></tr>
<tr><th id="1982">1982</th><td>  <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_" title='llvm::TargetRegisterInfo::getCommonSubClass' data-ref="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_" data-ref-filename="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_">getCommonSubClass</a>(<a class="local col7 ref" href="#377DefRC" title='DefRC' data-ref="377DefRC" data-ref-filename="377DefRC">DefRC</a>, <a class="local col9 ref" href="#379SrcRC" title='SrcRC' data-ref="379SrcRC" data-ref-filename="379SrcRC">SrcRC</a>) != <b>nullptr</b>;</td></tr>
<tr><th id="1983">1983</th><td>}</td></tr>
<tr><th id="1984">1984</th><td></td></tr>
<tr><th id="1985">1985</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo23opCanUseLiteralConstantEj" title='llvm::SIRegisterInfo::opCanUseLiteralConstant' data-ref="_ZNK4llvm14SIRegisterInfo23opCanUseLiteralConstantEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo23opCanUseLiteralConstantEj">opCanUseLiteralConstant</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="381OpType" title='OpType' data-type='unsigned int' data-ref="381OpType" data-ref-filename="381OpType">OpType</dfn>) <em>const</em> {</td></tr>
<tr><th id="1986">1986</th><td>  <i>// TODO: 64-bit operands have extending behavior from 32-bit literal.</i></td></tr>
<tr><th id="1987">1987</th><td>  <b>return</b> <a class="local col1 ref" href="#381OpType" title='OpType' data-ref="381OpType" data-ref-filename="381OpType">OpType</a> &gt;= <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_IMM_FIRST" title='llvm::AMDGPU::OPERAND_REG_IMM_FIRST' data-ref="llvm::AMDGPU::OPERAND_REG_IMM_FIRST" data-ref-filename="llvm..AMDGPU..OPERAND_REG_IMM_FIRST">OPERAND_REG_IMM_FIRST</a> &amp;&amp;</td></tr>
<tr><th id="1988">1988</th><td>         <a class="local col1 ref" href="#381OpType" title='OpType' data-ref="381OpType" data-ref-filename="381OpType">OpType</a> &lt;= <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_IMM_LAST" title='llvm::AMDGPU::OPERAND_REG_IMM_LAST' data-ref="llvm::AMDGPU::OPERAND_REG_IMM_LAST" data-ref-filename="llvm..AMDGPU..OPERAND_REG_IMM_LAST">OPERAND_REG_IMM_LAST</a>;</td></tr>
<tr><th id="1989">1989</th><td>}</td></tr>
<tr><th id="1990">1990</th><td></td></tr>
<tr><th id="1991">1991</th><td><i class="doc">/// Returns a lowest register that is not used at any point in the function.</i></td></tr>
<tr><th id="1992">1992</th><td><i class="doc">///        If all registers are used, then this function will return</i></td></tr>
<tr><th id="1993">1993</th><td><i class="doc">///         AMDGPU::NoRegister. If<span class="command"> \p</span> <span class="arg">ReserveHighestVGPR</span> = true, then return</i></td></tr>
<tr><th id="1994">1994</th><td><i class="doc">///         highest unused register.</i></td></tr>
<tr><th id="1995">1995</th><td><a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo18findUnusedRegisterERKNS_19MachineRegisterInfoEPKNS_19TargetRegisterClassERKNS_15MachineFunctionEb" title='llvm::SIRegisterInfo::findUnusedRegister' data-ref="_ZNK4llvm14SIRegisterInfo18findUnusedRegisterERKNS_19MachineRegisterInfoEPKNS_19TargetRegisterClassERKNS_15MachineFunctionEb" data-ref-filename="_ZNK4llvm14SIRegisterInfo18findUnusedRegisterERKNS_19MachineRegisterInfoEPKNS_19TargetRegisterClassERKNS_15MachineFunctionEb">findUnusedRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="382MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="382MRI" data-ref-filename="382MRI">MRI</dfn>,</td></tr>
<tr><th id="1996">1996</th><td>                                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="383RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="383RC" data-ref-filename="383RC">RC</dfn>,</td></tr>
<tr><th id="1997">1997</th><td>                                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="384MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="384MF" data-ref-filename="384MF">MF</dfn>,</td></tr>
<tr><th id="1998">1998</th><td>                                              <em>bool</em> <dfn class="local col5 decl" id="385ReserveHighestVGPR" title='ReserveHighestVGPR' data-type='bool' data-ref="385ReserveHighestVGPR" data-ref-filename="385ReserveHighestVGPR">ReserveHighestVGPR</dfn>) <em>const</em> {</td></tr>
<tr><th id="1999">1999</th><td>  <b>if</b> (<a class="local col5 ref" href="#385ReserveHighestVGPR" title='ReserveHighestVGPR' data-ref="385ReserveHighestVGPR" data-ref-filename="385ReserveHighestVGPR">ReserveHighestVGPR</a>) {</td></tr>
<tr><th id="2000">2000</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col6 decl" id="386Reg" title='Reg' data-type='llvm::MCRegister' data-ref="386Reg" data-ref-filename="386Reg">Reg</dfn> : <a class="ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7reverseEOT_PNSt9enable_ifIXntsr10has_rbeginIS0_EE5valueEvE4typeE" title='llvm::reverse' data-ref="_ZN4llvm7reverseEOT_PNSt9enable_ifIXntsr10has_rbeginIS0_EE5valueEvE4typeE" data-ref-filename="_ZN4llvm7reverseEOT_PNSt9enable_ifIXntsr10has_rbeginIS0_EE5valueEvE4typeE">reverse</a>(*<a class="local col3 ref" href="#383RC" title='RC' data-ref="383RC" data-ref-filename="383RC">RC</a>))</td></tr>
<tr><th id="2001">2001</th><td>      <b>if</b> (<a class="local col2 ref" href="#382MRI" title='MRI' data-ref="382MRI" data-ref-filename="382MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE">isAllocatable</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col6 ref" href="#386Reg" title='Reg' data-ref="386Reg" data-ref-filename="386Reg">Reg</a>) &amp;&amp; !<a class="local col2 ref" href="#382MRI" title='MRI' data-ref="382MRI" data-ref-filename="382MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedENS_10MCRegisterE" title='llvm::MachineRegisterInfo::isPhysRegUsed' data-ref="_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedENS_10MCRegisterE">isPhysRegUsed</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col6 ref" href="#386Reg" title='Reg' data-ref="386Reg" data-ref-filename="386Reg">Reg</a>))</td></tr>
<tr><th id="2002">2002</th><td>        <b>return</b> <a class="local col6 ref" href="#386Reg" title='Reg' data-ref="386Reg" data-ref-filename="386Reg">Reg</a>;</td></tr>
<tr><th id="2003">2003</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2004">2004</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col7 decl" id="387Reg" title='Reg' data-type='llvm::MCRegister' data-ref="387Reg" data-ref-filename="387Reg">Reg</dfn> : *<a class="local col3 ref" href="#383RC" title='RC' data-ref="383RC" data-ref-filename="383RC">RC</a>)</td></tr>
<tr><th id="2005">2005</th><td>      <b>if</b> (<a class="local col2 ref" href="#382MRI" title='MRI' data-ref="382MRI" data-ref-filename="382MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE">isAllocatable</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col7 ref" href="#387Reg" title='Reg' data-ref="387Reg" data-ref-filename="387Reg">Reg</a>) &amp;&amp; !<a class="local col2 ref" href="#382MRI" title='MRI' data-ref="382MRI" data-ref-filename="382MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedENS_10MCRegisterE" title='llvm::MachineRegisterInfo::isPhysRegUsed' data-ref="_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedENS_10MCRegisterE">isPhysRegUsed</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col7 ref" href="#387Reg" title='Reg' data-ref="387Reg" data-ref-filename="387Reg">Reg</a>))</td></tr>
<tr><th id="2006">2006</th><td>        <b>return</b> <a class="local col7 ref" href="#387Reg" title='Reg' data-ref="387Reg" data-ref-filename="387Reg">Reg</a>;</td></tr>
<tr><th id="2007">2007</th><td>  }</td></tr>
<tr><th id="2008">2008</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a><a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej">(</a>);</td></tr>
<tr><th id="2009">2009</th><td>}</td></tr>
<tr><th id="2010">2010</th><td></td></tr>
<tr><th id="2011">2011</th><td><a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a>&gt; <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getRegSplitParts' data-ref="_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj">getRegSplitParts</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="388RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="388RC" data-ref-filename="388RC">RC</dfn>,</td></tr>
<tr><th id="2012">2012</th><td>                                                   <em>unsigned</em> <dfn class="local col9 decl" id="389EltSize" title='EltSize' data-type='unsigned int' data-ref="389EltSize" data-ref-filename="389EltSize">EltSize</dfn>) <em>const</em> {</td></tr>
<tr><th id="2013">2013</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="390RegBitWidth" title='RegBitWidth' data-type='const unsigned int' data-ref="390RegBitWidth" data-ref-filename="390RegBitWidth">RegBitWidth</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU14getRegBitWidthERKNS_15MCRegisterClassE" title='llvm::AMDGPU::getRegBitWidth' data-ref="_ZN4llvm6AMDGPU14getRegBitWidthERKNS_15MCRegisterClassE" data-ref-filename="_ZN4llvm6AMDGPU14getRegBitWidthERKNS_15MCRegisterClassE">getRegBitWidth</a>(*<a class="local col8 ref" href="#388RC" title='RC' data-ref="388RC" data-ref-filename="388RC">RC</a>-&gt;<a class="ref field" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass::MC" title='llvm::TargetRegisterClass::MC' data-ref="llvm::TargetRegisterClass::MC" data-ref-filename="llvm..TargetRegisterClass..MC">MC</a>);</td></tr>
<tr><th id="2014">2014</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RegBitWidth &gt;= <var>32</var> &amp;&amp; RegBitWidth &lt;= <var>1024</var>);</td></tr>
<tr><th id="2015">2015</th><td></td></tr>
<tr><th id="2016">2016</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="391RegDWORDs" title='RegDWORDs' data-type='const unsigned int' data-ref="391RegDWORDs" data-ref-filename="391RegDWORDs">RegDWORDs</dfn> = <a class="local col0 ref" href="#390RegBitWidth" title='RegBitWidth' data-ref="390RegBitWidth" data-ref-filename="390RegBitWidth">RegBitWidth</a> / <var>32</var>;</td></tr>
<tr><th id="2017">2017</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="392EltDWORDs" title='EltDWORDs' data-type='const unsigned int' data-ref="392EltDWORDs" data-ref-filename="392EltDWORDs">EltDWORDs</dfn> = <a class="local col9 ref" href="#389EltSize" title='EltSize' data-ref="389EltSize" data-ref-filename="389EltSize">EltSize</a> / <var>4</var>;</td></tr>
<tr><th id="2018">2018</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RegSplitParts.size() + <var>1</var> &gt;= EltDWORDs);</td></tr>
<tr><th id="2019">2019</th><td></td></tr>
<tr><th id="2020">2020</th><td>  <em>const</em> <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a>&gt; &amp;<dfn class="local col3 decl" id="393Parts" title='Parts' data-type='const std::vector&lt;int16_t&gt; &amp;' data-ref="393Parts" data-ref-filename="393Parts">Parts</dfn> = <a class="member" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::RegSplitParts" title='llvm::SIRegisterInfo::RegSplitParts' data-ref="llvm::SIRegisterInfo::RegSplitParts" data-ref-filename="llvm..SIRegisterInfo..RegSplitParts">RegSplitParts</a><span class='ref fn' title='std::array::operator[]' data-ref="_ZNSt5arrayixEm" data-ref-filename="_ZNSt5arrayixEm">[<a class="local col2 ref" href="#392EltDWORDs" title='EltDWORDs' data-ref="392EltDWORDs" data-ref-filename="392EltDWORDs">EltDWORDs</a> - <var>1</var>]</span>;</td></tr>
<tr><th id="2021">2021</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="394NumParts" title='NumParts' data-type='const unsigned int' data-ref="394NumParts" data-ref-filename="394NumParts">NumParts</dfn> = <a class="local col1 ref" href="#391RegDWORDs" title='RegDWORDs' data-ref="391RegDWORDs" data-ref-filename="391RegDWORDs">RegDWORDs</a> / <a class="local col2 ref" href="#392EltDWORDs" title='EltDWORDs' data-ref="392EltDWORDs" data-ref-filename="392EltDWORDs">EltDWORDs</a>;</td></tr>
<tr><th id="2022">2022</th><td></td></tr>
<tr><th id="2023">2023</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefEPKT_m" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefEPKT_m" data-ref-filename="_ZN4llvm12makeArrayRefEPKT_m">makeArrayRef</a>(<a class="local col3 ref" href="#393Parts" title='Parts' data-ref="393Parts" data-ref-filename="393Parts">Parts</a>.<span class='ref fn' title='std::vector::data' data-ref="_ZNKSt6vector4dataEv" data-ref-filename="_ZNKSt6vector4dataEv">data</span>(), <a class="local col4 ref" href="#394NumParts" title='NumParts' data-ref="394NumParts" data-ref-filename="394NumParts">NumParts</a>);</td></tr>
<tr><th id="2024">2024</th><td>}</td></tr>
<tr><th id="2025">2025</th><td></td></tr>
<tr><th id="2026">2026</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a>*</td></tr>
<tr><th id="2027">2027</th><td><a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::getRegClassForReg' data-ref="_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE">getRegClassForReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="395MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="395MRI" data-ref-filename="395MRI">MRI</dfn>,</td></tr>
<tr><th id="2028">2028</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="396Reg" title='Reg' data-type='llvm::Register' data-ref="396Reg" data-ref-filename="396Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="2029">2029</th><td>  <b>return</b> <a class="local col6 ref" href="#396Reg" title='Reg' data-ref="396Reg" data-ref-filename="396Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>() ? <a class="local col5 ref" href="#395MRI" title='MRI' data-ref="395MRI" data-ref-filename="395MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#396Reg" title='Reg' data-ref="396Reg" data-ref-filename="396Reg">Reg</a>) : <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE">getPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col6 ref" href="#396Reg" title='Reg' data-ref="396Reg" data-ref-filename="396Reg">Reg</a>);</td></tr>
<tr><th id="2030">2030</th><td>}</td></tr>
<tr><th id="2031">2031</th><td></td></tr>
<tr><th id="2032">2032</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE">isVGPR</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="397MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="397MRI" data-ref-filename="397MRI">MRI</dfn>,</td></tr>
<tr><th id="2033">2033</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="398Reg" title='Reg' data-type='llvm::Register' data-ref="398Reg" data-ref-filename="398Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="2034">2034</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="399RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="399RC" data-ref-filename="399RC">RC</dfn> = <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::getRegClassForReg' data-ref="_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE">getRegClassForReg</a>(<a class="local col7 ref" href="#397MRI" title='MRI' data-ref="397MRI" data-ref-filename="397MRI">MRI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#398Reg" title='Reg' data-ref="398Reg" data-ref-filename="398Reg">Reg</a>);</td></tr>
<tr><th id="2035">2035</th><td>  <i>// Registers without classes are unaddressable, SGPR-like registers.</i></td></tr>
<tr><th id="2036">2036</th><td>  <b>return</b> <a class="local col9 ref" href="#399RC" title='RC' data-ref="399RC" data-ref-filename="399RC">RC</a> &amp;&amp; <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</a>(<a class="local col9 ref" href="#399RC" title='RC' data-ref="399RC" data-ref-filename="399RC">RC</a>);</td></tr>
<tr><th id="2037">2037</th><td>}</td></tr>
<tr><th id="2038">2038</th><td></td></tr>
<tr><th id="2039">2039</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isAGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE">isAGPR</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="400MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="400MRI" data-ref-filename="400MRI">MRI</dfn>,</td></tr>
<tr><th id="2040">2040</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="401Reg" title='Reg' data-type='llvm::Register' data-ref="401Reg" data-ref-filename="401Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="2041">2041</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="402RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="402RC" data-ref-filename="402RC">RC</dfn> = <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::getRegClassForReg' data-ref="_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE">getRegClassForReg</a>(<a class="local col0 ref" href="#400MRI" title='MRI' data-ref="400MRI" data-ref-filename="400MRI">MRI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#401Reg" title='Reg' data-ref="401Reg" data-ref-filename="401Reg">Reg</a>);</td></tr>
<tr><th id="2042">2042</th><td></td></tr>
<tr><th id="2043">2043</th><td>  <i>// Registers without classes are unaddressable, SGPR-like registers.</i></td></tr>
<tr><th id="2044">2044</th><td>  <b>return</b> <a class="local col2 ref" href="#402RC" title='RC' data-ref="402RC" data-ref-filename="402RC">RC</a> &amp;&amp; <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasAGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE">hasAGPRs</a>(<a class="local col2 ref" href="#402RC" title='RC' data-ref="402RC" data-ref-filename="402RC">RC</a>);</td></tr>
<tr><th id="2045">2045</th><td>}</td></tr>
<tr><th id="2046">2046</th><td></td></tr>
<tr><th id="2047">2047</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14SIRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE" title='llvm::SIRegisterInfo::shouldCoalesce' data-ref="_ZNK4llvm14SIRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE" data-ref-filename="_ZNK4llvm14SIRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE">shouldCoalesce</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="403MI" title='MI' data-type='llvm::MachineInstr *' data-ref="403MI" data-ref-filename="403MI">MI</dfn>,</td></tr>
<tr><th id="2048">2048</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="404SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="404SrcRC" data-ref-filename="404SrcRC">SrcRC</dfn>,</td></tr>
<tr><th id="2049">2049</th><td>                                    <em>unsigned</em> <dfn class="local col5 decl" id="405SubReg" title='SubReg' data-type='unsigned int' data-ref="405SubReg" data-ref-filename="405SubReg">SubReg</dfn>,</td></tr>
<tr><th id="2050">2050</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="406DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="406DstRC" data-ref-filename="406DstRC">DstRC</dfn>,</td></tr>
<tr><th id="2051">2051</th><td>                                    <em>unsigned</em> <dfn class="local col7 decl" id="407DstSubReg" title='DstSubReg' data-type='unsigned int' data-ref="407DstSubReg" data-ref-filename="407DstSubReg">DstSubReg</dfn>,</td></tr>
<tr><th id="2052">2052</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="408NewRC" title='NewRC' data-type='const llvm::TargetRegisterClass *' data-ref="408NewRC" data-ref-filename="408NewRC">NewRC</dfn>,</td></tr>
<tr><th id="2053">2053</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col9 decl" id="409LIS" title='LIS' data-type='llvm::LiveIntervals &amp;' data-ref="409LIS" data-ref-filename="409LIS">LIS</dfn>) <em>const</em> {</td></tr>
<tr><th id="2054">2054</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="410SrcSize" title='SrcSize' data-type='unsigned int' data-ref="410SrcSize" data-ref-filename="410SrcSize">SrcSize</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col4 ref" href="#404SrcRC" title='SrcRC' data-ref="404SrcRC" data-ref-filename="404SrcRC">SrcRC</a>);</td></tr>
<tr><th id="2055">2055</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="411DstSize" title='DstSize' data-type='unsigned int' data-ref="411DstSize" data-ref-filename="411DstSize">DstSize</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col6 ref" href="#406DstRC" title='DstRC' data-ref="406DstRC" data-ref-filename="406DstRC">DstRC</a>);</td></tr>
<tr><th id="2056">2056</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="412NewSize" title='NewSize' data-type='unsigned int' data-ref="412NewSize" data-ref-filename="412NewSize">NewSize</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col8 ref" href="#408NewRC" title='NewRC' data-ref="408NewRC" data-ref-filename="408NewRC">NewRC</a>);</td></tr>
<tr><th id="2057">2057</th><td></td></tr>
<tr><th id="2058">2058</th><td>  <i>// Do not increase size of registers beyond dword, we would need to allocate</i></td></tr>
<tr><th id="2059">2059</th><td><i>  // adjacent registers and constraint regalloc more than needed.</i></td></tr>
<tr><th id="2060">2060</th><td><i></i></td></tr>
<tr><th id="2061">2061</th><td><i>  // Always allow dword coalescing.</i></td></tr>
<tr><th id="2062">2062</th><td>  <b>if</b> (<a class="local col0 ref" href="#410SrcSize" title='SrcSize' data-ref="410SrcSize" data-ref-filename="410SrcSize">SrcSize</a> &lt;= <var>32</var> || <a class="local col1 ref" href="#411DstSize" title='DstSize' data-ref="411DstSize" data-ref-filename="411DstSize">DstSize</a> &lt;= <var>32</var>)</td></tr>
<tr><th id="2063">2063</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2064">2064</th><td></td></tr>
<tr><th id="2065">2065</th><td>  <b>return</b> <a class="local col2 ref" href="#412NewSize" title='NewSize' data-ref="412NewSize" data-ref-filename="412NewSize">NewSize</a> &lt;= <a class="local col1 ref" href="#411DstSize" title='DstSize' data-ref="411DstSize" data-ref-filename="411DstSize">DstSize</a> || <a class="local col2 ref" href="#412NewSize" title='NewSize' data-ref="412NewSize" data-ref-filename="412NewSize">NewSize</a> &lt;= <a class="local col0 ref" href="#410SrcSize" title='SrcSize' data-ref="410SrcSize" data-ref-filename="410SrcSize">SrcSize</a>;</td></tr>
<tr><th id="2066">2066</th><td>}</td></tr>
<tr><th id="2067">2067</th><td></td></tr>
<tr><th id="2068">2068</th><td><em>unsigned</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14SIRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getRegPressureLimit' data-ref="_ZNK4llvm14SIRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE">getRegPressureLimit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="413RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="413RC" data-ref-filename="413RC">RC</dfn>,</td></tr>
<tr><th id="2069">2069</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="414MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="414MF" data-ref-filename="414MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="2070">2070</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col5 decl" id="415MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="415MFI" data-ref-filename="415MFI">MFI</dfn> = <a class="local col4 ref" href="#414MF" title='MF' data-ref="414MF" data-ref-filename="414MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="2071">2071</th><td></td></tr>
<tr><th id="2072">2072</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="416Occupancy" title='Occupancy' data-type='unsigned int' data-ref="416Occupancy" data-ref-filename="416Occupancy">Occupancy</dfn> = <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget28getOccupancyWithLocalMemSizeEjRKNS_8FunctionE" title='llvm::AMDGPUSubtarget::getOccupancyWithLocalMemSize' data-ref="_ZNK4llvm15AMDGPUSubtarget28getOccupancyWithLocalMemSizeEjRKNS_8FunctionE" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget28getOccupancyWithLocalMemSizeEjRKNS_8FunctionE">getOccupancyWithLocalMemSize</a>(<a class="local col5 ref" href="#415MFI" title='MFI' data-ref="415MFI" data-ref-filename="415MFI">MFI</a>-&gt;<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction10getLDSSizeEv" title='llvm::AMDGPUMachineFunction::getLDSSize' data-ref="_ZNK4llvm21AMDGPUMachineFunction10getLDSSizeEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction10getLDSSizeEv">getLDSSize</a>(),</td></tr>
<tr><th id="2073">2073</th><td>                                                       <a class="local col4 ref" href="#414MF" title='MF' data-ref="414MF" data-ref-filename="414MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>());</td></tr>
<tr><th id="2074">2074</th><td>  <b>switch</b> (<a class="local col3 ref" href="#413RC" title='RC' data-ref="413RC" data-ref-filename="413RC">RC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) {</td></tr>
<tr><th id="2075">2075</th><td>  <b>default</b>:</td></tr>
<tr><th id="2076">2076</th><td>    <b>return</b> <a class="type" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPUGenRegisterInfo" title='llvm::AMDGPUGenRegisterInfo' data-ref="llvm::AMDGPUGenRegisterInfo" data-ref-filename="llvm..AMDGPUGenRegisterInfo">AMDGPUGenRegisterInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::getRegPressureLimit' data-ref="_ZNK4llvm18TargetRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE">getRegPressureLimit</a>(<a class="local col3 ref" href="#413RC" title='RC' data-ref="413RC" data-ref-filename="413RC">RC</a>, <span class='refarg'><a class="local col4 ref" href="#414MF" title='MF' data-ref="414MF" data-ref-filename="414MF">MF</a></span>);</td></tr>
<tr><th id="2077">2077</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClassID" title='llvm::AMDGPU::VGPR_32RegClassID' data-ref="llvm::AMDGPU::VGPR_32RegClassID" data-ref-filename="llvm..AMDGPU..VGPR_32RegClassID">VGPR_32RegClassID</a>:</td></tr>
<tr><th id="2078">2078</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_LO16RegClassID" title='llvm::AMDGPU::VGPR_LO16RegClassID' data-ref="llvm::AMDGPU::VGPR_LO16RegClassID" data-ref-filename="llvm..AMDGPU..VGPR_LO16RegClassID">VGPR_LO16RegClassID</a>:</td></tr>
<tr><th id="2079">2079</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_HI16RegClassID" title='llvm::AMDGPU::VGPR_HI16RegClassID' data-ref="llvm::AMDGPU::VGPR_HI16RegClassID" data-ref-filename="llvm..AMDGPU..VGPR_HI16RegClassID">VGPR_HI16RegClassID</a>:</td></tr>
<tr><th id="2080">2080</th><td>    <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsEj" title='llvm::GCNSubtarget::getMaxNumVGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsEj" data-ref-filename="_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsEj">getMaxNumVGPRs</a>(<a class="local col6 ref" href="#416Occupancy" title='Occupancy' data-ref="416Occupancy" data-ref-filename="416Occupancy">Occupancy</a>), <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsERKNS_15MachineFunctionE" title='llvm::GCNSubtarget::getMaxNumVGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsERKNS_15MachineFunctionE">getMaxNumVGPRs</a>(<a class="local col4 ref" href="#414MF" title='MF' data-ref="414MF" data-ref-filename="414MF">MF</a>));</td></tr>
<tr><th id="2081">2081</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_32RegClassID" title='llvm::AMDGPU::SGPR_32RegClassID' data-ref="llvm::AMDGPU::SGPR_32RegClassID" data-ref-filename="llvm..AMDGPU..SGPR_32RegClassID">SGPR_32RegClassID</a>:</td></tr>
<tr><th id="2082">2082</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_LO16RegClassID" title='llvm::AMDGPU::SGPR_LO16RegClassID' data-ref="llvm::AMDGPU::SGPR_LO16RegClassID" data-ref-filename="llvm..AMDGPU..SGPR_LO16RegClassID">SGPR_LO16RegClassID</a>:</td></tr>
<tr><th id="2083">2083</th><td>    <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsEjb" title='llvm::GCNSubtarget::getMaxNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsEjb" data-ref-filename="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsEjb">getMaxNumSGPRs</a>(<a class="local col6 ref" href="#416Occupancy" title='Occupancy' data-ref="416Occupancy" data-ref-filename="416Occupancy">Occupancy</a>, <b>true</b>), <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE" title='llvm::GCNSubtarget::getMaxNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE">getMaxNumSGPRs</a>(<a class="local col4 ref" href="#414MF" title='MF' data-ref="414MF" data-ref-filename="414MF">MF</a>));</td></tr>
<tr><th id="2084">2084</th><td>  }</td></tr>
<tr><th id="2085">2085</th><td>}</td></tr>
<tr><th id="2086">2086</th><td></td></tr>
<tr><th id="2087">2087</th><td><em>unsigned</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14SIRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj" title='llvm::SIRegisterInfo::getRegPressureSetLimit' data-ref="_ZNK4llvm14SIRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj">getRegPressureSetLimit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="417MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="417MF" data-ref-filename="417MF">MF</dfn>,</td></tr>
<tr><th id="2088">2088</th><td>                                                <em>unsigned</em> <dfn class="local col8 decl" id="418Idx" title='Idx' data-type='unsigned int' data-ref="418Idx" data-ref-filename="418Idx">Idx</dfn>) <em>const</em> {</td></tr>
<tr><th id="2089">2089</th><td>  <b>if</b> (<a class="local col8 ref" href="#418Idx" title='Idx' data-ref="418Idx" data-ref-filename="418Idx">Idx</a> == <span class="namespace">AMDGPU::</span><a class="type" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::RegisterPressureSets" title='llvm::AMDGPU::RegisterPressureSets' data-ref="llvm::AMDGPU::RegisterPressureSets" data-ref-filename="llvm..AMDGPU..RegisterPressureSets">RegisterPressureSets</a>::<a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32" title='llvm::AMDGPU::VGPR_32' data-ref="llvm::AMDGPU::VGPR_32" data-ref-filename="llvm..AMDGPU..VGPR_32">VGPR_32</a> ||</td></tr>
<tr><th id="2090">2090</th><td>      <a class="local col8 ref" href="#418Idx" title='Idx' data-ref="418Idx" data-ref-filename="418Idx">Idx</a> == <span class="namespace">AMDGPU::</span><a class="type" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::RegisterPressureSets" title='llvm::AMDGPU::RegisterPressureSets' data-ref="llvm::AMDGPU::RegisterPressureSets" data-ref-filename="llvm..AMDGPU..RegisterPressureSets">RegisterPressureSets</a>::<a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AGPR_32" title='llvm::AMDGPU::AGPR_32' data-ref="llvm::AMDGPU::AGPR_32" data-ref-filename="llvm..AMDGPU..AGPR_32">AGPR_32</a>)</td></tr>
<tr><th id="2091">2091</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZNK4llvm14SIRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getRegPressureLimit' data-ref="_ZNK4llvm14SIRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE">getRegPressureLimit</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>,</td></tr>
<tr><th id="2092">2092</th><td>                               <span class='refarg'><b>const_cast</b>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;&gt;(<a class="local col7 ref" href="#417MF" title='MF' data-ref="417MF" data-ref-filename="417MF">MF</a>)</span>);</td></tr>
<tr><th id="2093">2093</th><td></td></tr>
<tr><th id="2094">2094</th><td>  <b>if</b> (<a class="local col8 ref" href="#418Idx" title='Idx' data-ref="418Idx" data-ref-filename="418Idx">Idx</a> == <span class="namespace">AMDGPU::</span><a class="type" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::RegisterPressureSets" title='llvm::AMDGPU::RegisterPressureSets' data-ref="llvm::AMDGPU::RegisterPressureSets" data-ref-filename="llvm..AMDGPU..RegisterPressureSets">RegisterPressureSets</a>::<a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32" title='llvm::AMDGPU::SReg_32' data-ref="llvm::AMDGPU::SReg_32" data-ref-filename="llvm..AMDGPU..SReg_32">SReg_32</a>)</td></tr>
<tr><th id="2095">2095</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZNK4llvm14SIRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getRegPressureLimit' data-ref="_ZNK4llvm14SIRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE">getRegPressureLimit</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_32RegClass" title='llvm::AMDGPU::SGPR_32RegClass' data-ref="llvm::AMDGPU::SGPR_32RegClass" data-ref-filename="llvm..AMDGPU..SGPR_32RegClass">SGPR_32RegClass</a>,</td></tr>
<tr><th id="2096">2096</th><td>                               <span class='refarg'><b>const_cast</b>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;&gt;(<a class="local col7 ref" href="#417MF" title='MF' data-ref="417MF" data-ref-filename="417MF">MF</a>)</span>);</td></tr>
<tr><th id="2097">2097</th><td></td></tr>
<tr><th id="2098">2098</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected register pressure set!"</q>);</td></tr>
<tr><th id="2099">2099</th><td>}</td></tr>
<tr><th id="2100">2100</th><td></td></tr>
<tr><th id="2101">2101</th><td><em>const</em> <em>int</em> *<a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14SIRegisterInfo22getRegUnitPressureSetsEj" title='llvm::SIRegisterInfo::getRegUnitPressureSets' data-ref="_ZNK4llvm14SIRegisterInfo22getRegUnitPressureSetsEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo22getRegUnitPressureSetsEj">getRegUnitPressureSets</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="419RegUnit" title='RegUnit' data-type='unsigned int' data-ref="419RegUnit" data-ref-filename="419RegUnit">RegUnit</dfn>) <em>const</em> {</td></tr>
<tr><th id="2102">2102</th><td>  <em>static</em> <em>const</em> <em>int</em> <dfn class="local col0 decl" id="420Empty" title='Empty' data-type='const int [1]' data-ref="420Empty" data-ref-filename="420Empty">Empty</dfn>[] = { -<var>1</var> };</td></tr>
<tr><th id="2103">2103</th><td></td></tr>
<tr><th id="2104">2104</th><td>  <b>if</b> (<a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::RegPressureIgnoredUnits" title='llvm::SIRegisterInfo::RegPressureIgnoredUnits' data-ref="llvm::SIRegisterInfo::RegPressureIgnoredUnits" data-ref-filename="llvm..SIRegisterInfo..RegPressureIgnoredUnits">RegPressureIgnoredUnits</a><a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZNK4llvm9BitVectorixEj" data-ref-filename="_ZNK4llvm9BitVectorixEj">[<a class="local col9 ref" href="#419RegUnit" title='RegUnit' data-ref="419RegUnit" data-ref-filename="419RegUnit">RegUnit</a>]</a>)</td></tr>
<tr><th id="2105">2105</th><td>    <b>return</b> <a class="local col0 ref" href="#420Empty" title='Empty' data-ref="420Empty" data-ref-filename="420Empty">Empty</a>;</td></tr>
<tr><th id="2106">2106</th><td></td></tr>
<tr><th id="2107">2107</th><td>  <b>return</b> <a class="type" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPUGenRegisterInfo" title='llvm::AMDGPUGenRegisterInfo' data-ref="llvm::AMDGPUGenRegisterInfo" data-ref-filename="llvm..AMDGPUGenRegisterInfo">AMDGPUGenRegisterInfo</a>::<a class="virtual member fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#_ZNK4llvm21AMDGPUGenRegisterInfo22getRegUnitPressureSetsEj" title='llvm::AMDGPUGenRegisterInfo::getRegUnitPressureSets' data-ref="_ZNK4llvm21AMDGPUGenRegisterInfo22getRegUnitPressureSetsEj" data-ref-filename="_ZNK4llvm21AMDGPUGenRegisterInfo22getRegUnitPressureSetsEj">getRegUnitPressureSets</a>(<a class="local col9 ref" href="#419RegUnit" title='RegUnit' data-ref="419RegUnit" data-ref-filename="419RegUnit">RegUnit</a>);</td></tr>
<tr><th id="2108">2108</th><td>}</td></tr>
<tr><th id="2109">2109</th><td></td></tr>
<tr><th id="2110">2110</th><td><a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo19getReturnAddressRegERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getReturnAddressReg' data-ref="_ZNK4llvm14SIRegisterInfo19getReturnAddressRegERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo19getReturnAddressRegERKNS_15MachineFunctionE">getReturnAddressReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="421MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="421MF" data-ref-filename="421MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="2111">2111</th><td>  <i>// Not a callee saved register.</i></td></tr>
<tr><th id="2112">2112</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR30_SGPR31" title='llvm::AMDGPU::SGPR30_SGPR31' data-ref="llvm::AMDGPU::SGPR30_SGPR31" data-ref-filename="llvm..AMDGPU..SGPR30_SGPR31">SGPR30_SGPR31</a>;</td></tr>
<tr><th id="2113">2113</th><td>}</td></tr>
<tr><th id="2114">2114</th><td></td></tr>
<tr><th id="2115">2115</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="2116">2116</th><td><a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getRegClassForSizeOnBank' data-ref="_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE">getRegClassForSizeOnBank</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="422Size" title='Size' data-type='unsigned int' data-ref="422Size" data-ref-filename="422Size">Size</dfn>,</td></tr>
<tr><th id="2117">2117</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col3 decl" id="423RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="423RB" data-ref-filename="423RB">RB</dfn>,</td></tr>
<tr><th id="2118">2118</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="424MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="424MRI" data-ref-filename="424MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2119">2119</th><td>  <b>switch</b> (<a class="local col3 ref" href="#423RB" title='RB' data-ref="423RB" data-ref-filename="423RB">RB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>()) {</td></tr>
<tr><th id="2120">2120</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>:</td></tr>
<tr><th id="2121">2121</th><td>    <b>return</b> <a class="member fn" href="#_ZN4llvm14SIRegisterInfo23getVGPRClassForBitWidthEj" title='llvm::SIRegisterInfo::getVGPRClassForBitWidth' data-ref="_ZN4llvm14SIRegisterInfo23getVGPRClassForBitWidthEj" data-ref-filename="_ZN4llvm14SIRegisterInfo23getVGPRClassForBitWidthEj">getVGPRClassForBitWidth</a>(<span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>(<var>32u</var>, <a class="local col2 ref" href="#422Size" title='Size' data-ref="422Size" data-ref-filename="422Size">Size</a>));</td></tr>
<tr><th id="2122">2122</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>:</td></tr>
<tr><th id="2123">2123</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Size == <var>1</var>);</td></tr>
<tr><th id="2124">2124</th><td>    <b>return</b> <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::isWave32" title='llvm::SIRegisterInfo::isWave32' data-ref="llvm::SIRegisterInfo::isWave32" data-ref-filename="llvm..SIRegisterInfo..isWave32">isWave32</a> ? &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0_XEXECRegClass" title='llvm::AMDGPU::SReg_32_XM0_XEXECRegClass' data-ref="llvm::AMDGPU::SReg_32_XM0_XEXECRegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0_XEXECRegClass">SReg_32_XM0_XEXECRegClass</a></td></tr>
<tr><th id="2125">2125</th><td>                    : &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64_XEXECRegClass" title='llvm::AMDGPU::SReg_64_XEXECRegClass' data-ref="llvm::AMDGPU::SReg_64_XEXECRegClass" data-ref-filename="llvm..AMDGPU..SReg_64_XEXECRegClass">SReg_64_XEXECRegClass</a>;</td></tr>
<tr><th id="2126">2126</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>:</td></tr>
<tr><th id="2127">2127</th><td>    <b>return</b> <a class="member fn" href="#_ZN4llvm14SIRegisterInfo23getSGPRClassForBitWidthEj" title='llvm::SIRegisterInfo::getSGPRClassForBitWidth' data-ref="_ZN4llvm14SIRegisterInfo23getSGPRClassForBitWidthEj" data-ref-filename="_ZN4llvm14SIRegisterInfo23getSGPRClassForBitWidthEj">getSGPRClassForBitWidth</a>(<span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>(<var>32u</var>, <a class="local col2 ref" href="#422Size" title='Size' data-ref="422Size" data-ref-filename="422Size">Size</a>));</td></tr>
<tr><th id="2128">2128</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::AGPRRegBankID" title='llvm::AMDGPU::AGPRRegBankID' data-ref="llvm::AMDGPU::AGPRRegBankID" data-ref-filename="llvm..AMDGPU..AGPRRegBankID">AGPRRegBankID</a>:</td></tr>
<tr><th id="2129">2129</th><td>    <b>return</b> <a class="member fn" href="#_ZN4llvm14SIRegisterInfo23getAGPRClassForBitWidthEj" title='llvm::SIRegisterInfo::getAGPRClassForBitWidth' data-ref="_ZN4llvm14SIRegisterInfo23getAGPRClassForBitWidthEj" data-ref-filename="_ZN4llvm14SIRegisterInfo23getAGPRClassForBitWidthEj">getAGPRClassForBitWidth</a>(<span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>(<var>32u</var>, <a class="local col2 ref" href="#422Size" title='Size' data-ref="422Size" data-ref-filename="422Size">Size</a>));</td></tr>
<tr><th id="2130">2130</th><td>  <b>default</b>:</td></tr>
<tr><th id="2131">2131</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unknown register bank"</q>);</td></tr>
<tr><th id="2132">2132</th><td>  }</td></tr>
<tr><th id="2133">2133</th><td>}</td></tr>
<tr><th id="2134">2134</th><td></td></tr>
<tr><th id="2135">2135</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="2136">2136</th><td><a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getConstrainedRegClassForOperand' data-ref="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">getConstrainedRegClassForOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="425MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="425MO" data-ref-filename="425MO">MO</dfn>,</td></tr>
<tr><th id="2137">2137</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="426MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="426MRI" data-ref-filename="426MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2138">2138</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::RegClassOrRegBank" title='llvm::RegClassOrRegBank' data-type='PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;' data-ref="llvm::RegClassOrRegBank" data-ref-filename="llvm..RegClassOrRegBank">RegClassOrRegBank</a> &amp;<dfn class="local col7 decl" id="427RCOrRB" title='RCOrRB' data-type='const llvm::RegClassOrRegBank &amp;' data-ref="427RCOrRB" data-ref-filename="427RCOrRB">RCOrRB</dfn> = <a class="local col6 ref" href="#426MRI" title='MRI' data-ref="426MRI" data-ref-filename="426MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClassOrRegBank' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankENS_8RegisterE">getRegClassOrRegBank</a>(<a class="local col5 ref" href="#425MO" title='MO' data-ref="425MO" data-ref-filename="425MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2139">2139</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col8 decl" id="428RB" title='RB' data-type='const llvm::RegisterBank *' data-ref="428RB" data-ref-filename="428RB"><a class="local col8 ref" href="#428RB" title='RB' data-ref="428RB" data-ref-filename="428RB">RB</a></dfn> = <a class="local col7 ref" href="#427RCOrRB" title='RCOrRB' data-ref="427RCOrRB" data-ref-filename="427RCOrRB">RCOrRB</a>.<a class="ref fn" href="../../../include/llvm/ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion8dyn_castEv" title='llvm::PointerUnion::dyn_cast' data-ref="_ZNK4llvm12PointerUnion8dyn_castEv" data-ref-filename="_ZNK4llvm12PointerUnion8dyn_castEv">dyn_cast</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a>*&gt;())</td></tr>
<tr><th id="2140">2140</th><td>    <b>return</b> <a class="member fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getRegClassForTypeOnBank' data-ref="_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE">getRegClassForTypeOnBank</a>(<a class="local col6 ref" href="#426MRI" title='MRI' data-ref="426MRI" data-ref-filename="426MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col5 ref" href="#425MO" title='MO' data-ref="425MO" data-ref-filename="425MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()), *<a class="local col8 ref" href="#428RB" title='RB' data-ref="428RB" data-ref-filename="428RB">RB</a>, <a class="local col6 ref" href="#426MRI" title='MRI' data-ref="426MRI" data-ref-filename="426MRI">MRI</a>);</td></tr>
<tr><th id="2141">2141</th><td></td></tr>
<tr><th id="2142">2142</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="429RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="429RC" data-ref-filename="429RC">RC</dfn> = <a class="local col7 ref" href="#427RCOrRB" title='RCOrRB' data-ref="427RCOrRB" data-ref-filename="427RCOrRB">RCOrRB</a>.<a class="ref fn" href="../../../include/llvm/ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion3getEv" title='llvm::PointerUnion::get' data-ref="_ZNK4llvm12PointerUnion3getEv" data-ref-filename="_ZNK4llvm12PointerUnion3getEv">get</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a>*&gt;();</td></tr>
<tr><th id="2143">2143</th><td>  <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getAllocatableClass' data-ref="_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE">getAllocatableClass</a>(<a class="local col9 ref" href="#429RC" title='RC' data-ref="429RC" data-ref-filename="429RC">RC</a>);</td></tr>
<tr><th id="2144">2144</th><td>}</td></tr>
<tr><th id="2145">2145</th><td></td></tr>
<tr><th id="2146">2146</th><td><a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo6getVCCEv" title='llvm::SIRegisterInfo::getVCC' data-ref="_ZNK4llvm14SIRegisterInfo6getVCCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo6getVCCEv">getVCC</dfn>() <em>const</em> {</td></tr>
<tr><th id="2147">2147</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::isWave32" title='llvm::SIRegisterInfo::isWave32' data-ref="llvm::SIRegisterInfo::isWave32" data-ref-filename="llvm..SIRegisterInfo..isWave32">isWave32</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC_LO" title='llvm::AMDGPU::VCC_LO' data-ref="llvm::AMDGPU::VCC_LO" data-ref-filename="llvm..AMDGPU..VCC_LO">VCC_LO</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC" title='llvm::AMDGPU::VCC' data-ref="llvm::AMDGPU::VCC" data-ref-filename="llvm..AMDGPU..VCC">VCC</a>;</td></tr>
<tr><th id="2148">2148</th><td>}</td></tr>
<tr><th id="2149">2149</th><td></td></tr>
<tr><th id="2150">2150</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="2151">2151</th><td><a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo11getRegClassEj" title='llvm::SIRegisterInfo::getRegClass' data-ref="_ZNK4llvm14SIRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo11getRegClassEj">getRegClass</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="430RCID" title='RCID' data-type='unsigned int' data-ref="430RCID" data-ref-filename="430RCID">RCID</dfn>) <em>const</em> {</td></tr>
<tr><th id="2152">2152</th><td>  <b>switch</b> ((<em>int</em>)<a class="local col0 ref" href="#430RCID" title='RCID' data-ref="430RCID" data-ref-filename="430RCID">RCID</a>) {</td></tr>
<tr><th id="2153">2153</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_1RegClassID" title='llvm::AMDGPU::SReg_1RegClassID' data-ref="llvm::AMDGPU::SReg_1RegClassID" data-ref-filename="llvm..AMDGPU..SReg_1RegClassID">SReg_1RegClassID</a>:</td></tr>
<tr><th id="2154">2154</th><td>    <b>return</b> <a class="member fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9getBoolRCEv" title='llvm::SIRegisterInfo::getBoolRC' data-ref="_ZNK4llvm14SIRegisterInfo9getBoolRCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo9getBoolRCEv">getBoolRC</a>();</td></tr>
<tr><th id="2155">2155</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_1_XEXECRegClassID" title='llvm::AMDGPU::SReg_1_XEXECRegClassID' data-ref="llvm::AMDGPU::SReg_1_XEXECRegClassID" data-ref-filename="llvm..AMDGPU..SReg_1_XEXECRegClassID">SReg_1_XEXECRegClassID</a>:</td></tr>
<tr><th id="2156">2156</th><td>    <b>return</b> <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::isWave32" title='llvm::SIRegisterInfo::isWave32' data-ref="llvm::SIRegisterInfo::isWave32" data-ref-filename="llvm..SIRegisterInfo..isWave32">isWave32</a> ? &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0_XEXECRegClass" title='llvm::AMDGPU::SReg_32_XM0_XEXECRegClass' data-ref="llvm::AMDGPU::SReg_32_XM0_XEXECRegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0_XEXECRegClass">SReg_32_XM0_XEXECRegClass</a></td></tr>
<tr><th id="2157">2157</th><td>      : &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64_XEXECRegClass" title='llvm::AMDGPU::SReg_64_XEXECRegClass' data-ref="llvm::AMDGPU::SReg_64_XEXECRegClass" data-ref-filename="llvm..AMDGPU..SReg_64_XEXECRegClass">SReg_64_XEXECRegClass</a>;</td></tr>
<tr><th id="2158">2158</th><td>  <b>case</b> -<var>1</var>:</td></tr>
<tr><th id="2159">2159</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2160">2160</th><td>  <b>default</b>:</td></tr>
<tr><th id="2161">2161</th><td>    <b>return</b> <a class="type" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPUGenRegisterInfo" title='llvm::AMDGPUGenRegisterInfo' data-ref="llvm::AMDGPUGenRegisterInfo" data-ref-filename="llvm..AMDGPUGenRegisterInfo">AMDGPUGenRegisterInfo</a>::<a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11getRegClassEj" title='llvm::TargetRegisterInfo::getRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col0 ref" href="#430RCID" title='RCID' data-ref="430RCID" data-ref-filename="430RCID">RCID</a>);</td></tr>
<tr><th id="2162">2162</th><td>  }</td></tr>
<tr><th id="2163">2163</th><td>}</td></tr>
<tr><th id="2164">2164</th><td></td></tr>
<tr><th id="2165">2165</th><td><i>// Find reaching register definition</i></td></tr>
<tr><th id="2166">2166</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo15findReachingDefENS_8RegisterEjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE" title='llvm::SIRegisterInfo::findReachingDef' data-ref="_ZNK4llvm14SIRegisterInfo15findReachingDefENS_8RegisterEjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE" data-ref-filename="_ZNK4llvm14SIRegisterInfo15findReachingDefENS_8RegisterEjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE">findReachingDef</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="431Reg" title='Reg' data-type='llvm::Register' data-ref="431Reg" data-ref-filename="431Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="432SubReg" title='SubReg' data-type='unsigned int' data-ref="432SubReg" data-ref-filename="432SubReg">SubReg</dfn>,</td></tr>
<tr><th id="2167">2167</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="433Use" title='Use' data-type='llvm::MachineInstr &amp;' data-ref="433Use" data-ref-filename="433Use">Use</dfn>,</td></tr>
<tr><th id="2168">2168</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="434MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="434MRI" data-ref-filename="434MRI">MRI</dfn>,</td></tr>
<tr><th id="2169">2169</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a> *<dfn class="local col5 decl" id="435LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="435LIS" data-ref-filename="435LIS">LIS</dfn>) <em>const</em> {</td></tr>
<tr><th id="2170">2170</th><td>  <em>auto</em> &amp;<dfn class="local col6 decl" id="436MDT" title='MDT' data-type='llvm::MachineDominatorTree &amp;' data-ref="436MDT" data-ref-filename="436MDT">MDT</dfn> = <a class="local col5 ref" href="#435LIS" title='LIS' data-ref="435LIS" data-ref-filename="435LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="2171">2171</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex" data-ref-filename="llvm..SlotIndex">SlotIndex</a> <dfn class="local col7 decl" id="437UseIdx" title='UseIdx' data-type='llvm::SlotIndex' data-ref="437UseIdx" data-ref-filename="437UseIdx">UseIdx</dfn> = <a class="local col5 ref" href="#435LIS" title='LIS' data-ref="435LIS" data-ref-filename="435LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="local col3 ref" href="#433Use" title='Use' data-ref="433Use" data-ref-filename="433Use">Use</a>);</td></tr>
<tr><th id="2172">2172</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex" data-ref-filename="llvm..SlotIndex">SlotIndex</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndexC1Ev" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1Ev" data-ref-filename="_ZN4llvm9SlotIndexC1Ev"></a><dfn class="local col8 decl" id="438DefIdx" title='DefIdx' data-type='llvm::SlotIndex' data-ref="438DefIdx" data-ref-filename="438DefIdx">DefIdx</dfn>;</td></tr>
<tr><th id="2173">2173</th><td></td></tr>
<tr><th id="2174">2174</th><td>  <b>if</b> (<a class="local col1 ref" href="#431Reg" title='Reg' data-ref="431Reg" data-ref-filename="431Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>()) {</td></tr>
<tr><th id="2175">2175</th><td>    <b>if</b> (!<a class="local col5 ref" href="#435LIS" title='LIS' data-ref="435LIS" data-ref-filename="435LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals11hasIntervalENS_8RegisterE" title='llvm::LiveIntervals::hasInterval' data-ref="_ZNK4llvm13LiveIntervals11hasIntervalENS_8RegisterE" data-ref-filename="_ZNK4llvm13LiveIntervals11hasIntervalENS_8RegisterE">hasInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#431Reg" title='Reg' data-ref="431Reg" data-ref-filename="431Reg">Reg</a>))</td></tr>
<tr><th id="2176">2176</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2177">2177</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval" data-ref-filename="llvm..LiveInterval">LiveInterval</a> &amp;<dfn class="local col9 decl" id="439LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="439LI" data-ref-filename="439LI">LI</dfn> = <a class="local col5 ref" href="#435LIS" title='LIS' data-ref="435LIS" data-ref-filename="435LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE">getInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#431Reg" title='Reg' data-ref="431Reg" data-ref-filename="431Reg">Reg</a>);</td></tr>
<tr><th id="2178">2178</th><td>    <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask" data-ref-filename="llvm..LaneBitmask">LaneBitmask</a> <dfn class="local col0 decl" id="440SubLanes" title='SubLanes' data-type='llvm::LaneBitmask' data-ref="440SubLanes" data-ref-filename="440SubLanes">SubLanes</dfn> = <a class="local col2 ref" href="#432SubReg" title='SubReg' data-ref="432SubReg" data-ref-filename="432SubReg">SubReg</a> ? <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col2 ref" href="#432SubReg" title='SubReg' data-ref="432SubReg" data-ref-filename="432SubReg">SubReg</a>)</td></tr>
<tr><th id="2179">2179</th><td>                                  : <a class="local col4 ref" href="#434MRI" title='MRI' data-ref="434MRI" data-ref-filename="434MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegENS_8RegisterE" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegENS_8RegisterE">getMaxLaneMaskForVReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#431Reg" title='Reg' data-ref="431Reg" data-ref-filename="431Reg">Reg</a>);</td></tr>
<tr><th id="2180">2180</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo" data-ref-filename="llvm..VNInfo">VNInfo</a> *<dfn class="local col1 decl" id="441V" title='V' data-type='llvm::VNInfo *' data-ref="441V" data-ref-filename="441V">V</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2181">2181</th><td>    <b>if</b> (<a class="local col9 ref" href="#439LI" title='LI' data-ref="439LI" data-ref-filename="439LI">LI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv" data-ref-filename="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>()) {</td></tr>
<tr><th id="2182">2182</th><td>      <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="442S" title='S' data-type='llvm::LiveInterval::SubRange &amp;' data-ref="442S" data-ref-filename="442S">S</dfn> : <a class="local col9 ref" href="#439LI" title='LI' data-ref="439LI" data-ref-filename="439LI">LI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZN4llvm12LiveInterval9subrangesEv" data-ref-filename="_ZN4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="2183">2183</th><td>        <b>if</b> ((<a class="local col2 ref" href="#442S" title='S' data-ref="442S" data-ref-filename="442S">S</a>.<a class="ref field" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask" data-ref-filename="llvm..LiveInterval..SubRange..LaneMask">LaneMask</a> <a class="ref fn" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_" data-ref-filename="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col0 ref" href="#440SubLanes" title='SubLanes' data-ref="440SubLanes" data-ref-filename="440SubLanes">SubLanes</a>) <a class="ref fn" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskeqES0_" title='llvm::LaneBitmask::operator==' data-ref="_ZNK4llvm11LaneBitmaskeqES0_" data-ref-filename="_ZNK4llvm11LaneBitmaskeqES0_">==</a> <a class="ref fn fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col0 ref" href="#440SubLanes" title='SubLanes' data-ref="440SubLanes" data-ref-filename="440SubLanes">SubLanes</a>) {</td></tr>
<tr><th id="2184">2184</th><td>          <a class="local col1 ref" href="#441V" title='V' data-ref="441V" data-ref-filename="441V">V</a> = <a class="local col2 ref" href="#442S" title='S' data-ref="442S" data-ref-filename="442S">S</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoAt' data-ref="_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE" data-ref-filename="_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE">getVNInfoAt</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#437UseIdx" title='UseIdx' data-ref="437UseIdx" data-ref-filename="437UseIdx">UseIdx</a>);</td></tr>
<tr><th id="2185">2185</th><td>          <b>break</b>;</td></tr>
<tr><th id="2186">2186</th><td>        }</td></tr>
<tr><th id="2187">2187</th><td>      }</td></tr>
<tr><th id="2188">2188</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2189">2189</th><td>      <a class="local col1 ref" href="#441V" title='V' data-ref="441V" data-ref-filename="441V">V</a> = <a class="local col9 ref" href="#439LI" title='LI' data-ref="439LI" data-ref-filename="439LI">LI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoAt' data-ref="_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE" data-ref-filename="_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE">getVNInfoAt</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#437UseIdx" title='UseIdx' data-ref="437UseIdx" data-ref-filename="437UseIdx">UseIdx</a>);</td></tr>
<tr><th id="2190">2190</th><td>    }</td></tr>
<tr><th id="2191">2191</th><td>    <b>if</b> (!<a class="local col1 ref" href="#441V" title='V' data-ref="441V" data-ref-filename="441V">V</a>)</td></tr>
<tr><th id="2192">2192</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2193">2193</th><td>    <a class="local col8 ref" href="#438DefIdx" title='DefIdx' data-ref="438DefIdx" data-ref-filename="438DefIdx">DefIdx</a> <a class="ref fn" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSERKS0_" data-ref-filename="_ZN4llvm9SlotIndexaSERKS0_">=</a> <a class="local col1 ref" href="#441V" title='V' data-ref="441V" data-ref-filename="441V">V</a>-&gt;<a class="ref field" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def" data-ref-filename="llvm..VNInfo..def">def</a>;</td></tr>
<tr><th id="2194">2194</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2195">2195</th><td>    <i>// Find last def.</i></td></tr>
<tr><th id="2196">2196</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator" data-ref-filename="llvm..MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col3 decl" id="443Units" title='Units' data-type='llvm::MCRegUnitIterator' data-ref="443Units" data-ref-filename="443Units">Units</dfn><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" data-ref-filename="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE">(</a><a class="local col1 ref" href="#431Reg" title='Reg' data-ref="431Reg" data-ref-filename="431Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register7asMCRegEv" title='llvm::Register::asMCReg' data-ref="_ZNK4llvm8Register7asMCRegEv" data-ref-filename="_ZNK4llvm8Register7asMCRegEv">asMCReg</a>(), <b>this</b>); <a class="local col3 ref" href="#443Units" title='Units' data-ref="443Units" data-ref-filename="443Units">Units</a>.<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>();</td></tr>
<tr><th id="2197">2197</th><td>         <a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" data-ref-filename="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col3 ref" href="#443Units" title='Units' data-ref="443Units" data-ref-filename="443Units">Units</a>) {</td></tr>
<tr><th id="2198">2198</th><td>      <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange" data-ref-filename="llvm..LiveRange">LiveRange</a> &amp;<dfn class="local col4 decl" id="444LR" title='LR' data-type='llvm::LiveRange &amp;' data-ref="444LR" data-ref-filename="444LR">LR</dfn> = <a class="local col5 ref" href="#435LIS" title='LIS' data-ref="435LIS" data-ref-filename="435LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10getRegUnitEj" title='llvm::LiveIntervals::getRegUnit' data-ref="_ZN4llvm13LiveIntervals10getRegUnitEj" data-ref-filename="_ZN4llvm13LiveIntervals10getRegUnitEj">getRegUnit</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col3 ref" href="#443Units" title='Units' data-ref="443Units" data-ref-filename="443Units">Units</a>);</td></tr>
<tr><th id="2199">2199</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo" data-ref-filename="llvm..VNInfo">VNInfo</a> *<dfn class="local col5 decl" id="445V" title='V' data-type='llvm::VNInfo *' data-ref="445V" data-ref-filename="445V"><a class="local col5 ref" href="#445V" title='V' data-ref="445V" data-ref-filename="445V">V</a></dfn> = <a class="local col4 ref" href="#444LR" title='LR' data-ref="444LR" data-ref-filename="444LR">LR</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoAt' data-ref="_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE" data-ref-filename="_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE">getVNInfoAt</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#437UseIdx" title='UseIdx' data-ref="437UseIdx" data-ref-filename="437UseIdx">UseIdx</a>)) {</td></tr>
<tr><th id="2200">2200</th><td>        <b>if</b> (!<a class="local col8 ref" href="#438DefIdx" title='DefIdx' data-ref="438DefIdx" data-ref-filename="438DefIdx">DefIdx</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex7isValidEv" title='llvm::SlotIndex::isValid' data-ref="_ZNK4llvm9SlotIndex7isValidEv" data-ref-filename="_ZNK4llvm9SlotIndex7isValidEv">isValid</a>() ||</td></tr>
<tr><th id="2201">2201</th><td>            <a class="local col6 ref" href="#436MDT" title='MDT' data-ref="436MDT" data-ref-filename="436MDT">MDT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" data-ref-filename="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_">dominates</a>(<a class="local col5 ref" href="#435LIS" title='LIS' data-ref="435LIS" data-ref-filename="435LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" data-ref-filename="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col8 ref" href="#438DefIdx" title='DefIdx' data-ref="438DefIdx" data-ref-filename="438DefIdx">DefIdx</a>),</td></tr>
<tr><th id="2202">2202</th><td>                          <a class="local col5 ref" href="#435LIS" title='LIS' data-ref="435LIS" data-ref-filename="435LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" data-ref-filename="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#445V" title='V' data-ref="445V" data-ref-filename="445V">V</a>-&gt;<a class="ref field" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def" data-ref-filename="llvm..VNInfo..def">def</a>)))</td></tr>
<tr><th id="2203">2203</th><td>          <a class="local col8 ref" href="#438DefIdx" title='DefIdx' data-ref="438DefIdx" data-ref-filename="438DefIdx">DefIdx</a> <a class="ref fn" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSERKS0_" data-ref-filename="_ZN4llvm9SlotIndexaSERKS0_">=</a> <a class="local col5 ref" href="#445V" title='V' data-ref="445V" data-ref-filename="445V">V</a>-&gt;<a class="ref field" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def" data-ref-filename="llvm..VNInfo..def">def</a>;</td></tr>
<tr><th id="2204">2204</th><td>      } <b>else</b> {</td></tr>
<tr><th id="2205">2205</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2206">2206</th><td>      }</td></tr>
<tr><th id="2207">2207</th><td>    }</td></tr>
<tr><th id="2208">2208</th><td>  }</td></tr>
<tr><th id="2209">2209</th><td></td></tr>
<tr><th id="2210">2210</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="446Def" title='Def' data-type='llvm::MachineInstr *' data-ref="446Def" data-ref-filename="446Def">Def</dfn> = <a class="local col5 ref" href="#435LIS" title='LIS' data-ref="435LIS" data-ref-filename="435LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" data-ref-filename="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col8 ref" href="#438DefIdx" title='DefIdx' data-ref="438DefIdx" data-ref-filename="438DefIdx">DefIdx</a>);</td></tr>
<tr><th id="2211">2211</th><td></td></tr>
<tr><th id="2212">2212</th><td>  <b>if</b> (!<a class="local col6 ref" href="#446Def" title='Def' data-ref="446Def" data-ref-filename="446Def">Def</a> || !<a class="local col6 ref" href="#436MDT" title='MDT' data-ref="436MDT" data-ref-filename="436MDT">MDT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" data-ref-filename="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_">dominates</a>(<a class="local col6 ref" href="#446Def" title='Def' data-ref="446Def" data-ref-filename="446Def">Def</a>, &amp;<a class="local col3 ref" href="#433Use" title='Use' data-ref="433Use" data-ref-filename="433Use">Use</a>))</td></tr>
<tr><th id="2213">2213</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2214">2214</th><td></td></tr>
<tr><th id="2215">2215</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Def-&gt;modifiesRegister(Reg, <b>this</b>));</td></tr>
<tr><th id="2216">2216</th><td></td></tr>
<tr><th id="2217">2217</th><td>  <b>return</b> <a class="local col6 ref" href="#446Def" title='Def' data-ref="446Def" data-ref-filename="446Def">Def</a>;</td></tr>
<tr><th id="2218">2218</th><td>}</td></tr>
<tr><th id="2219">2219</th><td></td></tr>
<tr><th id="2220">2220</th><td><a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo16get32BitRegisterEt" title='llvm::SIRegisterInfo::get32BitRegister' data-ref="_ZNK4llvm14SIRegisterInfo16get32BitRegisterEt" data-ref-filename="_ZNK4llvm14SIRegisterInfo16get32BitRegisterEt">get32BitRegister</dfn>(<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col7 decl" id="447Reg" title='Reg' data-type='llvm::MCPhysReg' data-ref="447Reg" data-ref-filename="447Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="2221">2221</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(getRegSizeInBits(*getPhysRegClass(Reg)) &lt;= <var>32</var>);</td></tr>
<tr><th id="2222">2222</th><td></td></tr>
<tr><th id="2223">2223</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col8 decl" id="448RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="448RC" data-ref-filename="448RC">RC</dfn> : { <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>,</td></tr>
<tr><th id="2224">2224</th><td>                                         <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>,</td></tr>
<tr><th id="2225">2225</th><td>                                         <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AGPR_32RegClass" title='llvm::AMDGPU::AGPR_32RegClass' data-ref="llvm::AMDGPU::AGPR_32RegClass" data-ref-filename="llvm..AMDGPU..AGPR_32RegClass">AGPR_32RegClass</a> } ) {</td></tr>
<tr><th id="2226">2226</th><td>    <b>if</b> (<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col9 decl" id="449Super" title='Super' data-type='llvm::MCPhysReg' data-ref="449Super" data-ref-filename="449Super"><a class="local col9 ref" href="#449Super" title='Super' data-ref="449Super" data-ref-filename="449Super">Super</a></dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col7 ref" href="#447Reg" title='Reg' data-ref="447Reg" data-ref-filename="447Reg">Reg</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::lo16" title='llvm::AMDGPU::lo16' data-ref="llvm::AMDGPU::lo16" data-ref-filename="llvm..AMDGPU..lo16">lo16</a>, &amp;<a class="local col8 ref" href="#448RC" title='RC' data-ref="448RC" data-ref-filename="448RC">RC</a>))</td></tr>
<tr><th id="2227">2227</th><td>      <b>return</b> <a class="local col9 ref" href="#449Super" title='Super' data-ref="449Super" data-ref-filename="449Super">Super</a>;</td></tr>
<tr><th id="2228">2228</th><td>  }</td></tr>
<tr><th id="2229">2229</th><td>  <b>if</b> (<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col0 decl" id="450Super" title='Super' data-type='llvm::MCPhysReg' data-ref="450Super" data-ref-filename="450Super"><a class="local col0 ref" href="#450Super" title='Super' data-ref="450Super" data-ref-filename="450Super">Super</a></dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col7 ref" href="#447Reg" title='Reg' data-ref="447Reg" data-ref-filename="447Reg">Reg</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::hi16" title='llvm::AMDGPU::hi16' data-ref="llvm::AMDGPU::hi16" data-ref-filename="llvm..AMDGPU..hi16">hi16</a>,</td></tr>
<tr><th id="2230">2230</th><td>                                            &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>)) {</td></tr>
<tr><th id="2231">2231</th><td>      <b>return</b> <a class="local col0 ref" href="#450Super" title='Super' data-ref="450Super" data-ref-filename="450Super">Super</a>;</td></tr>
<tr><th id="2232">2232</th><td>  }</td></tr>
<tr><th id="2233">2233</th><td></td></tr>
<tr><th id="2234">2234</th><td>  <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>;</td></tr>
<tr><th id="2235">2235</th><td>}</td></tr>
<tr><th id="2236">2236</th><td></td></tr>
<tr><th id="2237">2237</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14SIRegisterInfo17isConstantPhysRegENS_10MCRegisterE" title='llvm::SIRegisterInfo::isConstantPhysReg' data-ref="_ZNK4llvm14SIRegisterInfo17isConstantPhysRegENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo17isConstantPhysRegENS_10MCRegisterE">isConstantPhysReg</dfn>(<a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col1 decl" id="451PhysReg" title='PhysReg' data-type='llvm::MCRegister' data-ref="451PhysReg" data-ref-filename="451PhysReg">PhysReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="2238">2238</th><td>  <b>switch</b> (<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#451PhysReg" title='PhysReg' data-ref="451PhysReg" data-ref-filename="451PhysReg">PhysReg</a>) {</td></tr>
<tr><th id="2239">2239</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_NULL" title='llvm::AMDGPU::SGPR_NULL' data-ref="llvm::AMDGPU::SGPR_NULL" data-ref-filename="llvm..AMDGPU..SGPR_NULL">SGPR_NULL</a>:</td></tr>
<tr><th id="2240">2240</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SRC_SHARED_BASE" title='llvm::AMDGPU::SRC_SHARED_BASE' data-ref="llvm::AMDGPU::SRC_SHARED_BASE" data-ref-filename="llvm..AMDGPU..SRC_SHARED_BASE">SRC_SHARED_BASE</a>:</td></tr>
<tr><th id="2241">2241</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SRC_PRIVATE_BASE" title='llvm::AMDGPU::SRC_PRIVATE_BASE' data-ref="llvm::AMDGPU::SRC_PRIVATE_BASE" data-ref-filename="llvm..AMDGPU..SRC_PRIVATE_BASE">SRC_PRIVATE_BASE</a>:</td></tr>
<tr><th id="2242">2242</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SRC_SHARED_LIMIT" title='llvm::AMDGPU::SRC_SHARED_LIMIT' data-ref="llvm::AMDGPU::SRC_SHARED_LIMIT" data-ref-filename="llvm..AMDGPU..SRC_SHARED_LIMIT">SRC_SHARED_LIMIT</a>:</td></tr>
<tr><th id="2243">2243</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SRC_PRIVATE_LIMIT" title='llvm::AMDGPU::SRC_PRIVATE_LIMIT' data-ref="llvm::AMDGPU::SRC_PRIVATE_LIMIT" data-ref-filename="llvm..AMDGPU..SRC_PRIVATE_LIMIT">SRC_PRIVATE_LIMIT</a>:</td></tr>
<tr><th id="2244">2244</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2245">2245</th><td>  <b>default</b>:</td></tr>
<tr><th id="2246">2246</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2247">2247</th><td>  }</td></tr>
<tr><th id="2248">2248</th><td>}</td></tr>
<tr><th id="2249">2249</th><td></td></tr>
<tr><th id="2250">2250</th><td><a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>&gt;</td></tr>
<tr><th id="2251">2251</th><td><a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo13getAllSGPR128ERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getAllSGPR128' data-ref="_ZNK4llvm14SIRegisterInfo13getAllSGPR128ERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo13getAllSGPR128ERKNS_15MachineFunctionE">getAllSGPR128</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="452MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="452MF" data-ref-filename="452MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="2252">2252</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefEPKT_m" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefEPKT_m" data-ref-filename="_ZN4llvm12makeArrayRefEPKT_m">makeArrayRef</a>(<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_128RegClass" title='llvm::AMDGPU::SGPR_128RegClass' data-ref="llvm::AMDGPU::SGPR_128RegClass" data-ref-filename="llvm..AMDGPU..SGPR_128RegClass">SGPR_128RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5beginEv" title='llvm::TargetRegisterClass::begin' data-ref="_ZNK4llvm19TargetRegisterClass5beginEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5beginEv">begin</a>(),</td></tr>
<tr><th id="2253">2253</th><td>                      <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE" title='llvm::GCNSubtarget::getMaxNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE">getMaxNumSGPRs</a>(<a class="local col2 ref" href="#452MF" title='MF' data-ref="452MF" data-ref-filename="452MF">MF</a>) / <var>4</var>);</td></tr>
<tr><th id="2254">2254</th><td>}</td></tr>
<tr><th id="2255">2255</th><td></td></tr>
<tr><th id="2256">2256</th><td><a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>&gt;</td></tr>
<tr><th id="2257">2257</th><td><a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo12getAllSGPR64ERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getAllSGPR64' data-ref="_ZNK4llvm14SIRegisterInfo12getAllSGPR64ERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo12getAllSGPR64ERKNS_15MachineFunctionE">getAllSGPR64</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="453MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="453MF" data-ref-filename="453MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="2258">2258</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefEPKT_m" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefEPKT_m" data-ref-filename="_ZN4llvm12makeArrayRefEPKT_m">makeArrayRef</a>(<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_64RegClass" title='llvm::AMDGPU::SGPR_64RegClass' data-ref="llvm::AMDGPU::SGPR_64RegClass" data-ref-filename="llvm..AMDGPU..SGPR_64RegClass">SGPR_64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5beginEv" title='llvm::TargetRegisterClass::begin' data-ref="_ZNK4llvm19TargetRegisterClass5beginEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5beginEv">begin</a>(),</td></tr>
<tr><th id="2259">2259</th><td>                      <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE" title='llvm::GCNSubtarget::getMaxNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE">getMaxNumSGPRs</a>(<a class="local col3 ref" href="#453MF" title='MF' data-ref="453MF" data-ref-filename="453MF">MF</a>) / <var>2</var>);</td></tr>
<tr><th id="2260">2260</th><td>}</td></tr>
<tr><th id="2261">2261</th><td></td></tr>
<tr><th id="2262">2262</th><td><a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>&gt;</td></tr>
<tr><th id="2263">2263</th><td><a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo12getAllSGPR32ERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getAllSGPR32' data-ref="_ZNK4llvm14SIRegisterInfo12getAllSGPR32ERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo12getAllSGPR32ERKNS_15MachineFunctionE">getAllSGPR32</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="454MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="454MF" data-ref-filename="454MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="2264">2264</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefEPKT_m" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefEPKT_m" data-ref-filename="_ZN4llvm12makeArrayRefEPKT_m">makeArrayRef</a>(<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_32RegClass" title='llvm::AMDGPU::SGPR_32RegClass' data-ref="llvm::AMDGPU::SGPR_32RegClass" data-ref-filename="llvm..AMDGPU..SGPR_32RegClass">SGPR_32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5beginEv" title='llvm::TargetRegisterClass::begin' data-ref="_ZNK4llvm19TargetRegisterClass5beginEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5beginEv">begin</a>(), <a class="member field" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE" title='llvm::GCNSubtarget::getMaxNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE">getMaxNumSGPRs</a>(<a class="local col4 ref" href="#454MF" title='MF' data-ref="454MF" data-ref-filename="454MF">MF</a>));</td></tr>
<tr><th id="2265">2265</th><td>}</td></tr>
<tr><th id="2266">2266</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>