#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x555775cc3080 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x555775c8a110 .scope module, "CPU_tb" "CPU_tb" 3 1;
 .timescale 0 0;
P_0x555775c2ce40 .param/str "RAM_INIT_FILE" 0 3 24, "test/5-data/data_lbu_2.mem";
P_0x555775c2ce80 .param/str "ROM_INIT_FILE" 0 3 25, "test/1-binary/lbu_2_instructions.mem";
v0x555775d04600_0 .net "active", 0 0, v0x555775cf8460_0;  1 drivers
v0x555775d046c0_0 .var "clk", 0 0;
v0x555775d047b0_0 .var "clock_enable", 0 0;
v0x555775d04880_0 .net "data_address", 31 0, L_0x555775d2c5d0;  1 drivers
v0x555775d04920_0 .net "data_read", 0 0, v0x555775cf8a00_0;  1 drivers
v0x555775d04a60_0 .net "data_readdata", 31 0, L_0x555775d1c210;  1 drivers
v0x555775d04b00_0 .net "data_write", 0 0, v0x555775cf8b90_0;  1 drivers
v0x555775d04bf0_0 .net "data_writedata", 31 0, v0x555775cf8c30_0;  1 drivers
v0x555775d04ce0_0 .net "instr_address", 31 0, v0x555775cf9090_0;  1 drivers
v0x555775d04da0_0 .net "instr_readdata", 31 0, L_0x555775d17c00;  1 drivers
v0x555775d04eb0_0 .net "register_v0", 31 0, L_0x555775d2a770;  1 drivers
v0x555775d04f70_0 .var "reset", 0 0;
S_0x555775cb8610 .scope module, "CPU" "mips_cpu_harvard" 3 98, 4 1 0, S_0x555775c8a110;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_readdata";
    .port_info 1 /INPUT 32 "instr_readdata";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clock_enable";
    .port_info 5 /OUTPUT 32 "register_v0";
    .port_info 6 /OUTPUT 32 "instr_address";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 32 "data_writedata";
    .port_info 9 /OUTPUT 1 "active";
    .port_info 10 /OUTPUT 1 "data_read";
    .port_info 11 /OUTPUT 1 "data_write";
enum0x555775bbd1c0 .enum4 (6)
   "R" 6'b000000,
   "ADDIU" 6'b001001,
   "ANDI" 6'b001100,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "SW" 6'b101011,
   "LW" 6'b100011,
   "XORI" 6'b001110,
   "BEQ" 6'b000100,
   "LUI" 6'b001111,
   "ORI" 6'b001101,
   "J" 6'b000010,
   "JAL" 6'b000011,
   "B0" 6'b000001,
   "BLEZ" 6'b000110,
   "BGTZ" 6'b000111,
   "BNE" 6'b000101,
   "LB" 6'b100000,
   "LBU" 6'b100100,
   "LH" 6'b100001,
   "LHU" 6'b100101,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "LWL" 6'b100010,
   "LWR" 6'b100110
 ;
enum0x555775bd2570 .enum4 (6)
   "JR" 6'b001000,
   "ADDU" 6'b100001,
   "AND" 6'b100100,
   "SLT" 6'b101010,
   "SLTU" 6'b101011,
   "SUBU" 6'b100011,
   "XOR" 6'b100110,
   "SLL" 6'b000000,
   "SLLV" 6'b000100,
   "SRA" 6'b000011,
   "SRAV" 6'b000111,
   "SRL" 6'b000010,
   "SRLV" 6'b000110,
   "DIV" 6'b011010,
   "DIVU" 6'b011011,
   "OR" 6'b100101,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "JALR" 6'b001001,
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MFHI" 6'b010000,
   "MFLO" 6'b010010
 ;
enum0x555775bd4c00 .enum4 (3)
   "Branch" 3'b000,
   "Imm" 3'b001,
   "Load" 3'b100,
   "Store" 3'b101
 ;
enum0x555775bd54f0 .enum4 (5)
   "BLTZAL" 5'b10000,
   "BLTZ" 5'b00000,
   "BGEZ" 5'b00001,
   "BGEZAL" 5'b10001
 ;
L_0x555775d1e470 .functor OR 1, L_0x555775d1f2b0, L_0x555775d1f460, C4<0>, C4<0>;
L_0x555775cd51a0 .functor AND 1, L_0x555775d1f970, L_0x555775d1fb40, C4<1>, C4<1>;
L_0x555775cd5500 .functor OR 1, L_0x555775d20d60, L_0x555775d20ed0, C4<0>, C4<0>;
L_0x555775cd5a70 .functor AND 1, L_0x555775d20b30, L_0x555775cd5500, C4<1>, C4<1>;
L_0x555775bf1540 .functor OR 1, L_0x555775cd5a70, L_0x555775d21280, C4<0>, C4<0>;
L_0x555775d21f40 .functor AND 1, L_0x555775d21be0, L_0x555775d21e50, C4<1>, C4<1>;
L_0x555775d22310 .functor AND 1, L_0x555775d21f40, L_0x555775d22090, C4<1>, C4<1>;
L_0x555775d22510 .functor AND 1, L_0x555775d22310, L_0x555775d22420, C4<1>, C4<1>;
L_0x555775d22900 .functor AND 1, L_0x555775d22510, L_0x555775d22670, C4<1>, C4<1>;
L_0x555775d22b00 .functor AND 1, L_0x555775d22900, L_0x555775d22a10, C4<1>, C4<1>;
L_0x555775d22ec0 .functor AND 1, L_0x555775d22b00, L_0x555775d22c70, C4<1>, C4<1>;
L_0x555775d230c0 .functor AND 1, L_0x555775d22ec0, L_0x555775d22fd0, C4<1>, C4<1>;
L_0x555775d23540 .functor OR 1, L_0x555775d230c0, L_0x555775d23240, C4<0>, C4<0>;
L_0x555775d23740 .functor OR 1, L_0x555775d23540, L_0x555775d23650, C4<0>, C4<0>;
L_0x555775d231d0 .functor OR 1, L_0x555775d23740, L_0x555775d238d0, C4<0>, C4<0>;
L_0x555775d24090 .functor OR 1, L_0x555775d23d20, L_0x555775d23fa0, C4<0>, C4<0>;
L_0x555775d24230 .functor AND 1, L_0x555775d23c30, L_0x555775d24090, C4<1>, C4<1>;
L_0x555775d24340 .functor OR 1, L_0x555775d231d0, L_0x555775d24230, C4<0>, C4<0>;
L_0x555775d24cf0 .functor AND 1, L_0x555775d24c00, L_0x555775d1e2e0, C4<1>, C4<1>;
L_0x555775d25100 .functor AND 1, L_0x555775d24cf0, L_0x555775d24e00, C4<1>, C4<1>;
L_0x555775d25f90 .functor OR 1, L_0x555775d25b70, L_0x555775d25c60, C4<0>, C4<0>;
L_0x555775d26190 .functor OR 1, L_0x555775d25f90, L_0x555775d260a0, C4<0>, C4<0>;
L_0x555775d266a0 .functor OR 1, L_0x555775d26190, L_0x555775d26360, C4<0>, C4<0>;
L_0x555775d268a0 .functor OR 1, L_0x555775d266a0, L_0x555775d267b0, C4<0>, C4<0>;
L_0x555775d26dd0 .functor OR 1, L_0x555775d268a0, L_0x555775d26a80, C4<0>, C4<0>;
L_0x555775d26fd0 .functor OR 1, L_0x555775d26dd0, L_0x555775d26ee0, C4<0>, C4<0>;
L_0x555775d27520 .functor OR 1, L_0x555775d26fd0, L_0x555775d271c0, C4<0>, C4<0>;
L_0x555775d27720 .functor OR 1, L_0x555775d27520, L_0x555775d27630, C4<0>, C4<0>;
L_0x555775d27c90 .functor OR 1, L_0x555775d27720, L_0x555775d27920, C4<0>, C4<0>;
L_0x555775d27e90 .functor OR 1, L_0x555775d27c90, L_0x555775d27da0, C4<0>, C4<0>;
L_0x555775d28420 .functor OR 1, L_0x555775d27e90, L_0x555775d280a0, C4<0>, C4<0>;
L_0x555775d28620 .functor OR 1, L_0x555775d28420, L_0x555775d28530, C4<0>, C4<0>;
L_0x555775d29150 .functor OR 1, L_0x555775d28cc0, L_0x555775d29060, C4<0>, C4<0>;
L_0x555775d29610 .functor OR 1, L_0x555775d29150, L_0x555775d29260, C4<0>, C4<0>;
v0x555775cf9b80_2 .array/port v0x555775cf9b80, 2;
L_0x555775d2a770 .functor BUFZ 32, v0x555775cf9b80_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555775cee1e0_0 .var "ALU_code", 3 0;
v0x555775cee2c0_0 .net "HI", 31 0, L_0x555775d2bc90;  1 drivers
v0x555775cee360_0 .var/s "HI_reg", 31 0;
v0x555775cee400_0 .net "I_type", 0 0, L_0x555775d1ff50;  1 drivers
v0x555775cee4c0_0 .net "J_type", 0 0, L_0x555775d1f880;  1 drivers
v0x555775cee580_0 .net "LO", 31 0, L_0x555775d2bba0;  1 drivers
v0x555775cee640_0 .var/s "LO_reg", 31 0;
v0x555775cee700_0 .net "MSB", 0 0, L_0x555775d2a6d0;  1 drivers
v0x555775cee7c0_0 .net "OP", 5 0, L_0x555775d1dca0;  1 drivers
v0x555775cee8b0_0 .net "OP_tail", 2 0, L_0x555775d1e4e0;  1 drivers
v0x555775cee970_0 .var "PC_next", 31 0;
v0x555775ceea50_0 .net "PC_upper", 3 0, L_0x555775d1e740;  1 drivers
v0x555775ceeb30_0 .net "R_type", 0 0, L_0x555775d1ea90;  1 drivers
v0x555775ceebf0_0 .net *"_ivl_1", 7 0, L_0x555775d1d890;  1 drivers
L_0x7f6032558458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555775ceecd0_0 .net *"_ivl_101", 0 0, L_0x7f6032558458;  1 drivers
L_0x7f60325584a0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x555775ceedb0_0 .net/2u *"_ivl_102", 5 0, L_0x7f60325584a0;  1 drivers
v0x555775ceee90_0 .net *"_ivl_104", 0 0, L_0x555775d20820;  1 drivers
v0x555775ceef50_0 .net *"_ivl_107", 4 0, L_0x555775d20910;  1 drivers
v0x555775cef030_0 .net *"_ivl_108", 5 0, L_0x555775d206b0;  1 drivers
L_0x7f60325584e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555775cef110_0 .net *"_ivl_111", 0 0, L_0x7f60325584e8;  1 drivers
L_0x7f6032558530 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x555775cef1f0_0 .net/2u *"_ivl_112", 5 0, L_0x7f6032558530;  1 drivers
v0x555775cef2d0_0 .net *"_ivl_114", 0 0, L_0x555775d20b30;  1 drivers
L_0x7f6032558578 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x555775cef390_0 .net/2u *"_ivl_116", 5 0, L_0x7f6032558578;  1 drivers
v0x555775cef470_0 .net *"_ivl_118", 0 0, L_0x555775d20d60;  1 drivers
L_0x7f60325585c0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x555775cef530_0 .net/2u *"_ivl_120", 5 0, L_0x7f60325585c0;  1 drivers
v0x555775cef610_0 .net *"_ivl_122", 0 0, L_0x555775d20ed0;  1 drivers
v0x555775cef6d0_0 .net *"_ivl_125", 0 0, L_0x555775cd5500;  1 drivers
v0x555775cef790_0 .net *"_ivl_127", 0 0, L_0x555775cd5a70;  1 drivers
L_0x7f6032558608 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x555775cef850_0 .net/2u *"_ivl_128", 5 0, L_0x7f6032558608;  1 drivers
v0x555775cef930_0 .net *"_ivl_130", 0 0, L_0x555775d21280;  1 drivers
v0x555775cef9f0_0 .net *"_ivl_133", 0 0, L_0x555775bf1540;  1 drivers
L_0x7f6032558650 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v0x555775cefab0_0 .net/2u *"_ivl_134", 5 0, L_0x7f6032558650;  1 drivers
v0x555775cefb90_0 .net *"_ivl_137", 4 0, L_0x555775d21410;  1 drivers
v0x555775cefe80_0 .net *"_ivl_138", 5 0, L_0x555775d21610;  1 drivers
L_0x7f6032558698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555775ceff60_0 .net *"_ivl_141", 0 0, L_0x7f6032558698;  1 drivers
v0x555775cf0040_0 .net *"_ivl_142", 5 0, L_0x555775d21750;  1 drivers
L_0x7f60325586e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x555775cf0120_0 .net/2u *"_ivl_146", 5 0, L_0x7f60325586e0;  1 drivers
v0x555775cf0200_0 .net *"_ivl_148", 0 0, L_0x555775d21be0;  1 drivers
v0x555775cf02c0_0 .net *"_ivl_15", 2 0, L_0x555775d1dec0;  1 drivers
L_0x7f6032558728 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x555775cf03a0_0 .net/2u *"_ivl_150", 5 0, L_0x7f6032558728;  1 drivers
v0x555775cf0480_0 .net *"_ivl_152", 0 0, L_0x555775d21e50;  1 drivers
v0x555775cf0540_0 .net *"_ivl_155", 0 0, L_0x555775d21f40;  1 drivers
L_0x7f6032558770 .functor BUFT 1, C4<011010>, C4<0>, C4<0>, C4<0>;
v0x555775cf0600_0 .net/2u *"_ivl_156", 5 0, L_0x7f6032558770;  1 drivers
v0x555775cf06e0_0 .net *"_ivl_158", 0 0, L_0x555775d22090;  1 drivers
L_0x7f6032558068 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555775cf07a0_0 .net/2u *"_ivl_16", 2 0, L_0x7f6032558068;  1 drivers
v0x555775cf0880_0 .net *"_ivl_161", 0 0, L_0x555775d22310;  1 drivers
L_0x7f60325587b8 .functor BUFT 1, C4<011011>, C4<0>, C4<0>, C4<0>;
v0x555775cf0940_0 .net/2u *"_ivl_162", 5 0, L_0x7f60325587b8;  1 drivers
v0x555775cf0a20_0 .net *"_ivl_164", 0 0, L_0x555775d22420;  1 drivers
v0x555775cf0ae0_0 .net *"_ivl_167", 0 0, L_0x555775d22510;  1 drivers
L_0x7f6032558800 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x555775cf0ba0_0 .net/2u *"_ivl_168", 5 0, L_0x7f6032558800;  1 drivers
v0x555775cf0c80_0 .net *"_ivl_170", 0 0, L_0x555775d22670;  1 drivers
v0x555775cf0d40_0 .net *"_ivl_173", 0 0, L_0x555775d22900;  1 drivers
L_0x7f6032558848 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x555775cf0e00_0 .net/2u *"_ivl_174", 5 0, L_0x7f6032558848;  1 drivers
v0x555775cf0ee0_0 .net *"_ivl_176", 0 0, L_0x555775d22a10;  1 drivers
v0x555775cf0fa0_0 .net *"_ivl_179", 0 0, L_0x555775d22b00;  1 drivers
v0x555775cf1060_0 .net *"_ivl_18", 0 0, L_0x555775d1e000;  1 drivers
L_0x7f6032558890 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x555775cf1120_0 .net/2u *"_ivl_180", 5 0, L_0x7f6032558890;  1 drivers
v0x555775cf1200_0 .net *"_ivl_182", 0 0, L_0x555775d22c70;  1 drivers
v0x555775cf12c0_0 .net *"_ivl_185", 0 0, L_0x555775d22ec0;  1 drivers
L_0x7f60325588d8 .functor BUFT 1, C4<011001>, C4<0>, C4<0>, C4<0>;
v0x555775cf1380_0 .net/2u *"_ivl_186", 5 0, L_0x7f60325588d8;  1 drivers
v0x555775cf1460_0 .net *"_ivl_188", 0 0, L_0x555775d22fd0;  1 drivers
v0x555775cf1520_0 .net *"_ivl_191", 0 0, L_0x555775d230c0;  1 drivers
L_0x7f6032558920 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x555775cf15e0_0 .net/2u *"_ivl_192", 2 0, L_0x7f6032558920;  1 drivers
v0x555775cf16c0_0 .net *"_ivl_194", 0 0, L_0x555775d23240;  1 drivers
v0x555775cf1780_0 .net *"_ivl_197", 0 0, L_0x555775d23540;  1 drivers
L_0x7f6032558968 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x555775cf1c50_0 .net/2u *"_ivl_198", 2 0, L_0x7f6032558968;  1 drivers
L_0x7f60325580b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555775cf1d30_0 .net/2s *"_ivl_20", 1 0, L_0x7f60325580b0;  1 drivers
v0x555775cf1e10_0 .net *"_ivl_200", 0 0, L_0x555775d23650;  1 drivers
v0x555775cf1ed0_0 .net *"_ivl_203", 0 0, L_0x555775d23740;  1 drivers
L_0x7f60325589b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x555775cf1f90_0 .net/2u *"_ivl_204", 5 0, L_0x7f60325589b0;  1 drivers
v0x555775cf2070_0 .net *"_ivl_206", 0 0, L_0x555775d238d0;  1 drivers
v0x555775cf2130_0 .net *"_ivl_209", 0 0, L_0x555775d231d0;  1 drivers
L_0x7f60325589f8 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x555775cf21f0_0 .net/2u *"_ivl_210", 5 0, L_0x7f60325589f8;  1 drivers
v0x555775cf22d0_0 .net *"_ivl_212", 0 0, L_0x555775d23c30;  1 drivers
L_0x7f6032558a40 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x555775cf2390_0 .net/2u *"_ivl_214", 5 0, L_0x7f6032558a40;  1 drivers
v0x555775cf2470_0 .net *"_ivl_216", 0 0, L_0x555775d23d20;  1 drivers
L_0x7f6032558a88 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x555775cf2530_0 .net/2u *"_ivl_218", 5 0, L_0x7f6032558a88;  1 drivers
L_0x7f60325580f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555775cf2610_0 .net/2s *"_ivl_22", 1 0, L_0x7f60325580f8;  1 drivers
v0x555775cf26f0_0 .net *"_ivl_220", 0 0, L_0x555775d23fa0;  1 drivers
v0x555775cf27b0_0 .net *"_ivl_223", 0 0, L_0x555775d24090;  1 drivers
v0x555775cf2870_0 .net *"_ivl_225", 0 0, L_0x555775d24230;  1 drivers
v0x555775cf2930_0 .net *"_ivl_227", 0 0, L_0x555775d24340;  1 drivers
L_0x7f6032558ad0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555775cf29f0_0 .net/2s *"_ivl_228", 1 0, L_0x7f6032558ad0;  1 drivers
L_0x7f6032558b18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555775cf2ad0_0 .net/2s *"_ivl_230", 1 0, L_0x7f6032558b18;  1 drivers
v0x555775cf2bb0_0 .net *"_ivl_232", 1 0, L_0x555775d244f0;  1 drivers
L_0x7f6032558b60 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x555775cf2c90_0 .net/2u *"_ivl_238", 5 0, L_0x7f6032558b60;  1 drivers
v0x555775cf2d70_0 .net *"_ivl_24", 1 0, L_0x555775d1e140;  1 drivers
v0x555775cf2e50_0 .net *"_ivl_240", 0 0, L_0x555775d24c00;  1 drivers
v0x555775cf2f10_0 .net *"_ivl_243", 0 0, L_0x555775d24cf0;  1 drivers
v0x555775cf2fd0_0 .net *"_ivl_245", 0 0, L_0x555775d24e00;  1 drivers
v0x555775cf3090_0 .net *"_ivl_247", 0 0, L_0x555775d25100;  1 drivers
L_0x7f6032558ba8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555775cf3150_0 .net/2u *"_ivl_248", 26 0, L_0x7f6032558ba8;  1 drivers
v0x555775cf3230_0 .net *"_ivl_250", 31 0, L_0x555775d24450;  1 drivers
v0x555775cf3310_0 .net *"_ivl_252", 31 0, L_0x555775d25360;  1 drivers
v0x555775cf33f0_0 .net *"_ivl_254", 6 0, L_0x555775d25620;  1 drivers
L_0x7f6032558bf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555775cf34d0_0 .net *"_ivl_257", 0 0, L_0x7f6032558bf0;  1 drivers
L_0x7f6032558c38 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x555775cf35b0_0 .net/2u *"_ivl_260", 5 0, L_0x7f6032558c38;  1 drivers
v0x555775cf3690_0 .net *"_ivl_262", 0 0, L_0x555775d25b70;  1 drivers
L_0x7f6032558c80 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x555775cf3750_0 .net/2u *"_ivl_264", 5 0, L_0x7f6032558c80;  1 drivers
v0x555775cf3830_0 .net *"_ivl_266", 0 0, L_0x555775d25c60;  1 drivers
v0x555775cf38f0_0 .net *"_ivl_269", 0 0, L_0x555775d25f90;  1 drivers
L_0x7f6032558cc8 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0x555775cf39b0_0 .net/2u *"_ivl_270", 5 0, L_0x7f6032558cc8;  1 drivers
v0x555775cf3a90_0 .net *"_ivl_272", 0 0, L_0x555775d260a0;  1 drivers
v0x555775cf3b50_0 .net *"_ivl_275", 0 0, L_0x555775d26190;  1 drivers
L_0x7f6032558d10 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x555775cf3c10_0 .net/2u *"_ivl_276", 5 0, L_0x7f6032558d10;  1 drivers
v0x555775cf3cf0_0 .net *"_ivl_278", 0 0, L_0x555775d26360;  1 drivers
v0x555775cf3db0_0 .net *"_ivl_281", 0 0, L_0x555775d266a0;  1 drivers
L_0x7f6032558d58 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x555775cf3e70_0 .net/2u *"_ivl_282", 5 0, L_0x7f6032558d58;  1 drivers
v0x555775cf3f50_0 .net *"_ivl_284", 0 0, L_0x555775d267b0;  1 drivers
v0x555775cf4010_0 .net *"_ivl_287", 0 0, L_0x555775d268a0;  1 drivers
L_0x7f6032558da0 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x555775cf40d0_0 .net/2u *"_ivl_288", 5 0, L_0x7f6032558da0;  1 drivers
v0x555775cf41b0_0 .net *"_ivl_290", 0 0, L_0x555775d26a80;  1 drivers
v0x555775cf4270_0 .net *"_ivl_293", 0 0, L_0x555775d26dd0;  1 drivers
L_0x7f6032558de8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x555775cf4330_0 .net/2u *"_ivl_294", 5 0, L_0x7f6032558de8;  1 drivers
v0x555775cf4410_0 .net *"_ivl_296", 0 0, L_0x555775d26ee0;  1 drivers
v0x555775cf44d0_0 .net *"_ivl_299", 0 0, L_0x555775d26fd0;  1 drivers
v0x555775cf4590_0 .net *"_ivl_3", 7 0, L_0x555775d1d930;  1 drivers
L_0x7f6032558e30 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0x555775cf4670_0 .net/2u *"_ivl_300", 5 0, L_0x7f6032558e30;  1 drivers
v0x555775cf4750_0 .net *"_ivl_302", 0 0, L_0x555775d271c0;  1 drivers
v0x555775cf4810_0 .net *"_ivl_305", 0 0, L_0x555775d27520;  1 drivers
L_0x7f6032558e78 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v0x555775cf48d0_0 .net/2u *"_ivl_306", 5 0, L_0x7f6032558e78;  1 drivers
v0x555775cf49b0_0 .net *"_ivl_308", 0 0, L_0x555775d27630;  1 drivers
v0x555775cf4a70_0 .net *"_ivl_311", 0 0, L_0x555775d27720;  1 drivers
L_0x7f6032558ec0 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0x555775cf4b30_0 .net/2u *"_ivl_312", 5 0, L_0x7f6032558ec0;  1 drivers
v0x555775cf4c10_0 .net *"_ivl_314", 0 0, L_0x555775d27920;  1 drivers
v0x555775cf4cd0_0 .net *"_ivl_317", 0 0, L_0x555775d27c90;  1 drivers
L_0x7f6032558f08 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x555775cf4d90_0 .net/2u *"_ivl_318", 5 0, L_0x7f6032558f08;  1 drivers
v0x555775cf4e70_0 .net *"_ivl_320", 0 0, L_0x555775d27da0;  1 drivers
v0x555775cf4f30_0 .net *"_ivl_323", 0 0, L_0x555775d27e90;  1 drivers
L_0x7f6032558f50 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x555775cf5800_0 .net/2u *"_ivl_324", 5 0, L_0x7f6032558f50;  1 drivers
v0x555775cf58e0_0 .net *"_ivl_326", 0 0, L_0x555775d280a0;  1 drivers
v0x555775cf59a0_0 .net *"_ivl_329", 0 0, L_0x555775d28420;  1 drivers
L_0x7f6032558f98 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x555775cf5a60_0 .net/2u *"_ivl_330", 5 0, L_0x7f6032558f98;  1 drivers
v0x555775cf5b40_0 .net *"_ivl_332", 0 0, L_0x555775d28530;  1 drivers
v0x555775cf5c00_0 .net *"_ivl_335", 0 0, L_0x555775d28620;  1 drivers
v0x555775cf5cc0_0 .net *"_ivl_336", 31 0, L_0x555775d28840;  1 drivers
v0x555775cf5da0_0 .net *"_ivl_338", 6 0, L_0x555775d28b80;  1 drivers
L_0x7f6032558140 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555775cf5e80_0 .net/2u *"_ivl_34", 31 0, L_0x7f6032558140;  1 drivers
L_0x7f6032558fe0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555775cf5f60_0 .net *"_ivl_341", 0 0, L_0x7f6032558fe0;  1 drivers
L_0x7f6032559028 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0x555775cf6040_0 .net/2u *"_ivl_342", 5 0, L_0x7f6032559028;  1 drivers
v0x555775cf6120_0 .net *"_ivl_344", 0 0, L_0x555775d28cc0;  1 drivers
L_0x7f6032559070 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x555775cf61e0_0 .net/2u *"_ivl_346", 5 0, L_0x7f6032559070;  1 drivers
v0x555775cf62c0_0 .net *"_ivl_348", 0 0, L_0x555775d29060;  1 drivers
v0x555775cf6380_0 .net *"_ivl_351", 0 0, L_0x555775d29150;  1 drivers
L_0x7f60325590b8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0x555775cf6440_0 .net/2u *"_ivl_352", 5 0, L_0x7f60325590b8;  1 drivers
v0x555775cf6520_0 .net *"_ivl_354", 0 0, L_0x555775d29260;  1 drivers
v0x555775cf65e0_0 .net *"_ivl_357", 0 0, L_0x555775d29610;  1 drivers
L_0x7f6032559100 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555775cf66a0_0 .net/2u *"_ivl_358", 15 0, L_0x7f6032559100;  1 drivers
v0x555775cf6780_0 .net *"_ivl_360", 31 0, L_0x555775d29840;  1 drivers
v0x555775cf6860_0 .net *"_ivl_363", 0 0, L_0x555775d29930;  1 drivers
v0x555775cf6940_0 .net *"_ivl_364", 15 0, L_0x555775d29ca0;  1 drivers
v0x555775cf6a20_0 .net *"_ivl_366", 31 0, L_0x555775d29d40;  1 drivers
v0x555775cf6b00_0 .net *"_ivl_368", 31 0, L_0x555775d2a0c0;  1 drivers
v0x555775cf6be0_0 .net/s *"_ivl_377", 17 0, L_0x555775d2a7e0;  1 drivers
L_0x7f6032559148 .functor BUFT 1, C4<000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555775cf6cc0_0 .net/2s *"_ivl_379", 17 0, L_0x7f6032559148;  1 drivers
v0x555775cf6da0_0 .net *"_ivl_384", 0 0, L_0x555775d2acc0;  1 drivers
v0x555775cf6e80_0 .net *"_ivl_385", 14 0, L_0x555775d2b0c0;  1 drivers
L_0x7f6032559190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555775cf6f60_0 .net/2u *"_ivl_389", 0 0, L_0x7f6032559190;  1 drivers
L_0x7f6032558188 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x555775cf7040_0 .net/2u *"_ivl_44", 5 0, L_0x7f6032558188;  1 drivers
v0x555775cf7120_0 .net *"_ivl_46", 0 0, L_0x555775d1eb30;  1 drivers
L_0x7f60325581d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555775cf71e0_0 .net/2s *"_ivl_48", 1 0, L_0x7f60325581d0;  1 drivers
v0x555775cf72c0_0 .net *"_ivl_5", 7 0, L_0x555775d1d9d0;  1 drivers
L_0x7f6032558218 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555775cf73a0_0 .net/2s *"_ivl_50", 1 0, L_0x7f6032558218;  1 drivers
v0x555775cf7480_0 .net *"_ivl_52", 1 0, L_0x555775d1f040;  1 drivers
L_0x7f6032558260 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x555775cf7560_0 .net/2u *"_ivl_56", 5 0, L_0x7f6032558260;  1 drivers
v0x555775cf7640_0 .net *"_ivl_58", 0 0, L_0x555775d1f2b0;  1 drivers
L_0x7f60325582a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x555775cf7700_0 .net/2u *"_ivl_60", 5 0, L_0x7f60325582a8;  1 drivers
v0x555775cf77e0_0 .net *"_ivl_62", 0 0, L_0x555775d1f460;  1 drivers
v0x555775cf78a0_0 .net *"_ivl_65", 0 0, L_0x555775d1e470;  1 drivers
L_0x7f60325582f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555775cf7960_0 .net/2s *"_ivl_66", 1 0, L_0x7f60325582f0;  1 drivers
L_0x7f6032558338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555775cf7a40_0 .net/2s *"_ivl_68", 1 0, L_0x7f6032558338;  1 drivers
v0x555775cf7b20_0 .net *"_ivl_7", 7 0, L_0x555775d1da70;  1 drivers
v0x555775cf7c00_0 .net *"_ivl_70", 1 0, L_0x555775d1f5f0;  1 drivers
v0x555775cf7ce0_0 .net *"_ivl_75", 0 0, L_0x555775d1f970;  1 drivers
v0x555775cf7da0_0 .net *"_ivl_77", 0 0, L_0x555775d1fb40;  1 drivers
v0x555775cf7e60_0 .net *"_ivl_79", 0 0, L_0x555775cd51a0;  1 drivers
L_0x7f6032558380 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555775cf7f20_0 .net/2s *"_ivl_80", 1 0, L_0x7f6032558380;  1 drivers
L_0x7f60325583c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555775cf8000_0 .net/2s *"_ivl_82", 1 0, L_0x7f60325583c8;  1 drivers
v0x555775cf80e0_0 .net *"_ivl_84", 1 0, L_0x555775d1fcd0;  1 drivers
v0x555775cf81c0_0 .net *"_ivl_91", 4 0, L_0x555775d20230;  1 drivers
L_0x7f6032558410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555775cf82a0_0 .net *"_ivl_95", 0 0, L_0x7f6032558410;  1 drivers
v0x555775cf8380_0 .net *"_ivl_97", 4 0, L_0x555775d20520;  1 drivers
v0x555775cf8460_0 .var "active", 0 0;
v0x555775cf8520_0 .net "astart", 15 0, L_0x555775d20040;  1 drivers
v0x555775cf8610_0 .var "branch_to", 32 0;
v0x555775cf86d0_0 .net "clk", 0 0, v0x555775d046c0_0;  1 drivers
v0x555775cf87a0_0 .net "clock_enable", 0 0, v0x555775d047b0_0;  1 drivers
v0x555775cf8840_0 .net "data", 31 0, L_0x555775d2ccf0;  1 drivers
v0x555775cf8930_0 .net "data_address", 31 0, L_0x555775d2c5d0;  alias, 1 drivers
v0x555775cf8a00_0 .var "data_read", 0 0;
v0x555775cf8aa0_0 .net "data_readdata", 31 0, L_0x555775d1c210;  alias, 1 drivers
v0x555775cf8b90_0 .var "data_write", 0 0;
v0x555775cf8c30_0 .var "data_writedata", 31 0;
v0x555775cf8d10_0 .var "destination", 31 0;
v0x555775cf8df0_0 .net "funct", 5 0, L_0x555775d1de20;  1 drivers
v0x555775cf8ed0_0 .net "funct_tail", 1 0, L_0x555775d1e3d0;  1 drivers
v0x555775cf8fb0_0 .net "instr", 31 0, L_0x555775d1db10;  1 drivers
v0x555775cf9090_0 .var "instr_address", 31 0;
v0x555775cf9170_0 .net "instr_address_next", 31 0, L_0x555775d1e6a0;  1 drivers
v0x555775cf9250_0 .net "instr_readdata", 31 0, L_0x555775d17c00;  alias, 1 drivers
v0x555775cf9330_0 .var "jump", 0 0;
v0x555775cf93f0_0 .var "jump_now", 0 0;
v0x555775cf94b0_0 .var "jump_to", 31 0;
v0x555775cf9590_0 .net "offset", 17 0, L_0x555775d2ab80;  1 drivers
v0x555775cf9670_0 .net "op_1", 31 0, L_0x555775d257b0;  1 drivers
v0x555775cf9730_0 .net "op_2", 31 0, L_0x555775d2a250;  1 drivers
v0x555775cf9840_0 .net "out", 31 0, v0x555775cec130_0;  1 drivers
v0x555775cf9900_0 .net "reg_addr1", 5 0, L_0x555775d202d0;  1 drivers
v0x555775cf99c0_0 .net "reg_addr2", 5 0, L_0x555775d205c0;  1 drivers
v0x555775cf9aa0_0 .net "reg_addrw", 5 0, L_0x555775d21a50;  1 drivers
v0x555775cf9b80 .array "reg_file", 0 31, 31 0;
v0x555775cfa040_0 .var "reg_write", 31 0;
v0x555775cfa120_0 .net "register_v0", 31 0, L_0x555775d2a770;  alias, 1 drivers
v0x555775cfa200_0 .net "reset", 0 0, v0x555775d04f70_0;  1 drivers
v0x555775cfa2c0_0 .var "reset_prev", 0 0;
v0x555775cfa380_0 .net "shamt", 4 0, L_0x555775d24960;  1 drivers
v0x555775cfa460_0 .net "shift", 0 0, L_0x555775d1e2e0;  1 drivers
v0x555775cfa520_0 .net "shift_op2", 0 0, L_0x555775d1e960;  1 drivers
v0x555775cfa5e0_0 .net "sign_ext_address", 32 0, L_0x555775d2b8a0;  1 drivers
v0x555775cfa6c0_0 .net "sign_ext_offset", 32 0, L_0x555775d2b4e0;  1 drivers
v0x555775cfa7a0_0 .var "stall", 0 0;
v0x555775cfa840_0 .var "stall_prev", 0 0;
v0x555775cfa8e0_0 .net "subtype", 2 0, L_0x555775d1e580;  1 drivers
v0x555775cfa9c0_0 .net "target", 25 0, L_0x555775d1e8c0;  1 drivers
v0x555775cfaaa0_0 .net "write_enable", 0 0, L_0x555775d24870;  1 drivers
E_0x555775be3760 .event posedge, v0x555775ced320_0;
E_0x555775be3ab0/0 .event anyedge, v0x555775cfa200_0, v0x555775cee000_0, v0x555775cf9090_0, v0x555775cf93f0_0;
E_0x555775be3ab0/1 .event anyedge, v0x555775cec770_0, v0x555775cf8df0_0, v0x555775cd5b90_0, v0x555775ceea50_0;
E_0x555775be3ab0/2 .event anyedge, v0x555775cfa9c0_0, v0x555775cfa5e0_0, v0x555775cfa6c0_0, v0x555775ceeb30_0;
E_0x555775be3ab0/3 .event anyedge, v0x555775cee4c0_0, v0x555775cf99c0_0, v0x555775cee700_0, v0x555775cec050_0;
E_0x555775be3ab0 .event/or E_0x555775be3ab0/0, E_0x555775be3ab0/1, E_0x555775be3ab0/2, E_0x555775be3ab0/3;
E_0x555775be3240/0 .event anyedge, v0x555775cec770_0, v0x555775cf9170_0, v0x555775cf99c0_0, v0x555775cecde0_0;
E_0x555775be3240/1 .event anyedge, v0x555775cf8df0_0, v0x555775cee360_0, v0x555775cee640_0, v0x555775cec130_0;
E_0x555775be3240/2 .event anyedge, v0x555775cfa8e0_0, v0x555775ced3e0_0;
E_0x555775be3240 .event/or E_0x555775be3240/0, E_0x555775be3240/1, E_0x555775be3240/2;
E_0x555775bab490 .event anyedge, v0x555775cec770_0, v0x555775cfa840_0, v0x555775cfa200_0;
E_0x555775bce6f0/0 .event anyedge, v0x555775cec770_0, v0x555775cfa460_0, v0x555775cf8ed0_0, v0x555775cf8df0_0;
E_0x555775bce6f0/1 .event anyedge, v0x555775cee8b0_0;
E_0x555775bce6f0 .event/or E_0x555775bce6f0/0, E_0x555775bce6f0/1;
L_0x555775d1d890 .part L_0x555775d17c00, 0, 8;
L_0x555775d1d930 .part L_0x555775d17c00, 8, 8;
L_0x555775d1d9d0 .part L_0x555775d17c00, 16, 8;
L_0x555775d1da70 .part L_0x555775d17c00, 24, 8;
L_0x555775d1db10 .concat [ 8 8 8 8], L_0x555775d1da70, L_0x555775d1d9d0, L_0x555775d1d930, L_0x555775d1d890;
L_0x555775d1dca0 .part L_0x555775d1db10, 26, 6;
L_0x555775d1de20 .part L_0x555775d1db10, 0, 6;
L_0x555775d1dec0 .part L_0x555775d1de20, 3, 3;
L_0x555775d1e000 .cmp/eq 3, L_0x555775d1dec0, L_0x7f6032558068;
L_0x555775d1e140 .functor MUXZ 2, L_0x7f60325580f8, L_0x7f60325580b0, L_0x555775d1e000, C4<>;
L_0x555775d1e2e0 .part L_0x555775d1e140, 0, 1;
L_0x555775d1e3d0 .part L_0x555775d1de20, 0, 2;
L_0x555775d1e4e0 .part L_0x555775d1dca0, 0, 3;
L_0x555775d1e580 .part L_0x555775d1db10, 29, 3;
L_0x555775d1e6a0 .arith/sum 32, v0x555775cf9090_0, L_0x7f6032558140;
L_0x555775d1e740 .part L_0x555775d1e6a0, 28, 4;
L_0x555775d1e8c0 .part L_0x555775d1db10, 0, 26;
L_0x555775d1e960 .part L_0x555775d1de20, 2, 1;
L_0x555775d1eb30 .cmp/eq 6, L_0x555775d1dca0, L_0x7f6032558188;
L_0x555775d1f040 .functor MUXZ 2, L_0x7f6032558218, L_0x7f60325581d0, L_0x555775d1eb30, C4<>;
L_0x555775d1ea90 .part L_0x555775d1f040, 0, 1;
L_0x555775d1f2b0 .cmp/eq 6, L_0x555775d1dca0, L_0x7f6032558260;
L_0x555775d1f460 .cmp/eq 6, L_0x555775d1dca0, L_0x7f60325582a8;
L_0x555775d1f5f0 .functor MUXZ 2, L_0x7f6032558338, L_0x7f60325582f0, L_0x555775d1e470, C4<>;
L_0x555775d1f880 .part L_0x555775d1f5f0, 0, 1;
L_0x555775d1f970 .reduce/nor L_0x555775d1f880;
L_0x555775d1fb40 .reduce/nor L_0x555775d1ea90;
L_0x555775d1fcd0 .functor MUXZ 2, L_0x7f60325583c8, L_0x7f6032558380, L_0x555775cd51a0, C4<>;
L_0x555775d1ff50 .part L_0x555775d1fcd0, 0, 1;
L_0x555775d20040 .part L_0x555775d1db10, 0, 16;
L_0x555775d20230 .part L_0x555775d1db10, 21, 5;
L_0x555775d202d0 .concat [ 5 1 0 0], L_0x555775d20230, L_0x7f6032558410;
L_0x555775d20520 .part L_0x555775d1db10, 16, 5;
L_0x555775d205c0 .concat [ 5 1 0 0], L_0x555775d20520, L_0x7f6032558458;
L_0x555775d20820 .cmp/eq 6, L_0x555775d1dca0, L_0x7f60325584a0;
L_0x555775d20910 .part L_0x555775d1db10, 11, 5;
L_0x555775d206b0 .concat [ 5 1 0 0], L_0x555775d20910, L_0x7f60325584e8;
L_0x555775d20b30 .cmp/eq 6, L_0x555775d1dca0, L_0x7f6032558530;
L_0x555775d20d60 .cmp/eq 6, L_0x555775d205c0, L_0x7f6032558578;
L_0x555775d20ed0 .cmp/eq 6, L_0x555775d205c0, L_0x7f60325585c0;
L_0x555775d21280 .cmp/eq 6, L_0x555775d1dca0, L_0x7f6032558608;
L_0x555775d21410 .part L_0x555775d1db10, 16, 5;
L_0x555775d21610 .concat [ 5 1 0 0], L_0x555775d21410, L_0x7f6032558698;
L_0x555775d21750 .functor MUXZ 6, L_0x555775d21610, L_0x7f6032558650, L_0x555775bf1540, C4<>;
L_0x555775d21a50 .functor MUXZ 6, L_0x555775d21750, L_0x555775d206b0, L_0x555775d20820, C4<>;
L_0x555775d21be0 .cmp/eq 6, L_0x555775d1dca0, L_0x7f60325586e0;
L_0x555775d21e50 .cmp/ne 6, L_0x555775d1de20, L_0x7f6032558728;
L_0x555775d22090 .cmp/ne 6, L_0x555775d1de20, L_0x7f6032558770;
L_0x555775d22420 .cmp/ne 6, L_0x555775d1de20, L_0x7f60325587b8;
L_0x555775d22670 .cmp/ne 6, L_0x555775d1de20, L_0x7f6032558800;
L_0x555775d22a10 .cmp/ne 6, L_0x555775d1de20, L_0x7f6032558848;
L_0x555775d22c70 .cmp/ne 6, L_0x555775d1de20, L_0x7f6032558890;
L_0x555775d22fd0 .cmp/ne 6, L_0x555775d1de20, L_0x7f60325588d8;
L_0x555775d23240 .cmp/eq 3, L_0x555775d1e580, L_0x7f6032558920;
L_0x555775d23650 .cmp/eq 3, L_0x555775d1e580, L_0x7f6032558968;
L_0x555775d238d0 .cmp/eq 6, L_0x555775d1dca0, L_0x7f60325589b0;
L_0x555775d23c30 .cmp/eq 6, L_0x555775d1dca0, L_0x7f60325589f8;
L_0x555775d23d20 .cmp/eq 6, L_0x555775d205c0, L_0x7f6032558a40;
L_0x555775d23fa0 .cmp/eq 6, L_0x555775d205c0, L_0x7f6032558a88;
L_0x555775d244f0 .functor MUXZ 2, L_0x7f6032558b18, L_0x7f6032558ad0, L_0x555775d24340, C4<>;
L_0x555775d24870 .part L_0x555775d244f0, 0, 1;
L_0x555775d24960 .part L_0x555775d1db10, 6, 5;
L_0x555775d24c00 .cmp/eq 6, L_0x555775d1dca0, L_0x7f6032558b60;
L_0x555775d24e00 .reduce/nor L_0x555775d1e960;
L_0x555775d24450 .concat [ 5 27 0 0], L_0x555775d24960, L_0x7f6032558ba8;
L_0x555775d25360 .array/port v0x555775cf9b80, L_0x555775d25620;
L_0x555775d25620 .concat [ 6 1 0 0], L_0x555775d202d0, L_0x7f6032558bf0;
L_0x555775d257b0 .functor MUXZ 32, L_0x555775d25360, L_0x555775d24450, L_0x555775d25100, C4<>;
L_0x555775d25b70 .cmp/eq 6, L_0x555775d1dca0, L_0x7f6032558c38;
L_0x555775d25c60 .cmp/eq 6, L_0x555775d1dca0, L_0x7f6032558c80;
L_0x555775d260a0 .cmp/eq 6, L_0x555775d1dca0, L_0x7f6032558cc8;
L_0x555775d26360 .cmp/eq 6, L_0x555775d1dca0, L_0x7f6032558d10;
L_0x555775d267b0 .cmp/eq 6, L_0x555775d1dca0, L_0x7f6032558d58;
L_0x555775d26a80 .cmp/eq 6, L_0x555775d1dca0, L_0x7f6032558da0;
L_0x555775d26ee0 .cmp/eq 6, L_0x555775d1dca0, L_0x7f6032558de8;
L_0x555775d271c0 .cmp/eq 6, L_0x555775d1dca0, L_0x7f6032558e30;
L_0x555775d27630 .cmp/eq 6, L_0x555775d1dca0, L_0x7f6032558e78;
L_0x555775d27920 .cmp/eq 6, L_0x555775d1dca0, L_0x7f6032558ec0;
L_0x555775d27da0 .cmp/eq 6, L_0x555775d1dca0, L_0x7f6032558f08;
L_0x555775d280a0 .cmp/eq 6, L_0x555775d1dca0, L_0x7f6032558f50;
L_0x555775d28530 .cmp/eq 6, L_0x555775d1dca0, L_0x7f6032558f98;
L_0x555775d28840 .array/port v0x555775cf9b80, L_0x555775d28b80;
L_0x555775d28b80 .concat [ 6 1 0 0], L_0x555775d205c0, L_0x7f6032558fe0;
L_0x555775d28cc0 .cmp/eq 6, L_0x555775d1dca0, L_0x7f6032559028;
L_0x555775d29060 .cmp/eq 6, L_0x555775d1dca0, L_0x7f6032559070;
L_0x555775d29260 .cmp/eq 6, L_0x555775d1dca0, L_0x7f60325590b8;
L_0x555775d29840 .concat [ 16 16 0 0], L_0x555775d20040, L_0x7f6032559100;
L_0x555775d29930 .part L_0x555775d20040, 15, 1;
LS_0x555775d29ca0_0_0 .concat [ 1 1 1 1], L_0x555775d29930, L_0x555775d29930, L_0x555775d29930, L_0x555775d29930;
LS_0x555775d29ca0_0_4 .concat [ 1 1 1 1], L_0x555775d29930, L_0x555775d29930, L_0x555775d29930, L_0x555775d29930;
LS_0x555775d29ca0_0_8 .concat [ 1 1 1 1], L_0x555775d29930, L_0x555775d29930, L_0x555775d29930, L_0x555775d29930;
LS_0x555775d29ca0_0_12 .concat [ 1 1 1 1], L_0x555775d29930, L_0x555775d29930, L_0x555775d29930, L_0x555775d29930;
L_0x555775d29ca0 .concat [ 4 4 4 4], LS_0x555775d29ca0_0_0, LS_0x555775d29ca0_0_4, LS_0x555775d29ca0_0_8, LS_0x555775d29ca0_0_12;
L_0x555775d29d40 .concat [ 16 16 0 0], L_0x555775d20040, L_0x555775d29ca0;
L_0x555775d2a0c0 .functor MUXZ 32, L_0x555775d29d40, L_0x555775d29840, L_0x555775d29610, C4<>;
L_0x555775d2a250 .functor MUXZ 32, L_0x555775d2a0c0, L_0x555775d28840, L_0x555775d28620, C4<>;
L_0x555775d2a6d0 .part L_0x555775d257b0, 31, 1;
L_0x555775d2a7e0 .extend/s 18, L_0x555775d20040;
L_0x555775d2ab80 .arith/mult 18, L_0x555775d2a7e0, L_0x7f6032559148;
L_0x555775d2acc0 .part L_0x555775d2ab80, 17, 1;
LS_0x555775d2b0c0_0_0 .concat [ 1 1 1 1], L_0x555775d2acc0, L_0x555775d2acc0, L_0x555775d2acc0, L_0x555775d2acc0;
LS_0x555775d2b0c0_0_4 .concat [ 1 1 1 1], L_0x555775d2acc0, L_0x555775d2acc0, L_0x555775d2acc0, L_0x555775d2acc0;
LS_0x555775d2b0c0_0_8 .concat [ 1 1 1 1], L_0x555775d2acc0, L_0x555775d2acc0, L_0x555775d2acc0, L_0x555775d2acc0;
LS_0x555775d2b0c0_0_12 .concat [ 1 1 1 0], L_0x555775d2acc0, L_0x555775d2acc0, L_0x555775d2acc0;
L_0x555775d2b0c0 .concat [ 4 4 4 3], LS_0x555775d2b0c0_0_0, LS_0x555775d2b0c0_0_4, LS_0x555775d2b0c0_0_8, LS_0x555775d2b0c0_0_12;
L_0x555775d2b4e0 .concat [ 18 15 0 0], L_0x555775d2ab80, L_0x555775d2b0c0;
L_0x555775d2b8a0 .concat [ 32 1 0 0], v0x555775cf9090_0, L_0x7f6032559190;
S_0x555775cb5bb0 .scope begin, "$unm_blk_41" "$unm_blk_41" 4 334, 4 334 0, S_0x555775cb8610;
 .timescale 0 0;
v0x555775cd82a0_0 .var/2s "i", 31 0;
S_0x555775cebc60 .scope module, "ALU" "mips_cpu_alu" 4 347, 5 1 0, S_0x555775cb8610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "low";
    .port_info 4 /OUTPUT 32 "high";
    .port_info 5 /OUTPUT 32 "out";
v0x555775ccd7a0_0 .net "alu_control", 3 0, v0x555775cee1e0_0;  1 drivers
v0x555775cd0cb0_0 .var "divmult_out", 63 0;
v0x555775cd52c0_0 .net "high", 0 31, L_0x555775d2bc90;  alias, 1 drivers
v0x555775cd5620_0 .net "low", 0 31, L_0x555775d2bba0;  alias, 1 drivers
v0x555775cd5b90_0 .net "op1", 31 0, L_0x555775d257b0;  alias, 1 drivers
v0x555775cec050_0 .net "op2", 31 0, L_0x555775d2a250;  alias, 1 drivers
v0x555775cec130_0 .var "out", 0 31;
E_0x555775cebe60 .event anyedge, v0x555775ccd7a0_0, v0x555775cd5b90_0, v0x555775cec050_0;
L_0x555775d2bba0 .part v0x555775cd0cb0_0, 0, 32;
L_0x555775d2bc90 .part v0x555775cd0cb0_0, 32, 32;
S_0x555775cec310 .scope module, "ls" "mips_cpu_loadstore" 4 350, 6 1 0, S_0x555775cb8610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op_1";
    .port_info 1 /INPUT 16 "astart";
    .port_info 2 /INPUT 32 "read_data";
    .port_info 3 /INPUT 32 "op_2";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 6 "OP";
    .port_info 6 /INPUT 1 "stall";
    .port_info 7 /OUTPUT 32 "data";
    .port_info 8 /OUTPUT 32 "data_address";
enum0x555775bd6630 .enum4 (6)
   "SW" 6'b101011,
   "LW" 6'b100011,
   "LB" 6'b100000,
   "LBU" 6'b100100,
   "LH" 6'b100001,
   "LHU" 6'b100101,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "LWL" 6'b100010,
   "LWR" 6'b100110
 ;
L_0x555775d2ccf0 .functor BUFZ 32, v0x555775ced680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555775cec770_0 .net "OP", 5 0, L_0x555775d1dca0;  alias, 1 drivers
v0x555775cec870_0 .net *"_ivl_1", 0 0, L_0x555775d2bdd0;  1 drivers
v0x555775cec950_0 .net *"_ivl_11", 29 0, L_0x555775d2c4f0;  1 drivers
L_0x7f60325591d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555775ceca10_0 .net/2u *"_ivl_12", 1 0, L_0x7f60325591d8;  1 drivers
v0x555775cecaf0_0 .net *"_ivl_2", 15 0, L_0x555775d2be70;  1 drivers
v0x555775cecc20_0 .net *"_ivl_4", 31 0, L_0x555775d2c200;  1 drivers
v0x555775cecd00_0 .net "address", 31 0, L_0x555775d2c2a0;  1 drivers
v0x555775cecde0_0 .net "astart", 15 0, L_0x555775d20040;  alias, 1 drivers
v0x555775cecec0_0 .net "byte0", 7 0, L_0x555775d2c920;  1 drivers
v0x555775cecfa0_0 .net "byte1", 7 0, L_0x555775d2ca10;  1 drivers
v0x555775ced080_0 .net "byte2", 7 0, L_0x555775d2cab0;  1 drivers
v0x555775ced160_0 .net "byte3", 7 0, L_0x555775d2cbb0;  1 drivers
v0x555775ced240_0 .net "byte_enable", 1 0, L_0x555775d2c400;  1 drivers
v0x555775ced320_0 .net "clk", 0 0, v0x555775d046c0_0;  alias, 1 drivers
v0x555775ced3e0_0 .net "data", 31 0, L_0x555775d2ccf0;  alias, 1 drivers
v0x555775ced4c0_0 .net "data_address", 31 0, L_0x555775d2c5d0;  alias, 1 drivers
v0x555775ced5a0_0 .var "data_prev", 31 0;
v0x555775ced680_0 .var "data_temp", 31 0;
v0x555775ced760_0 .net "op_1", 31 0, L_0x555775d257b0;  alias, 1 drivers
v0x555775ced820_0 .net "op_2", 31 0, L_0x555775d2a250;  alias, 1 drivers
v0x555775ced8c0_0 .net "op_2_b0", 7 0, L_0x555775d2cc50;  1 drivers
v0x555775ced980_0 .net "op_2_b1", 7 0, L_0x555775d2cd60;  1 drivers
v0x555775ceda60_0 .net "op_2_b2", 7 0, L_0x555775d2ce00;  1 drivers
v0x555775cedb40_0 .net "op_2_b3", 7 0, L_0x555775d2cf20;  1 drivers
v0x555775cedc20_0 .net "read_data", 31 0, L_0x555775d1c210;  alias, 1 drivers
v0x555775cedd00_0 .net "sign0", 0 0, L_0x555775d2cff0;  1 drivers
v0x555775ceddc0_0 .net "sign1", 0 0, L_0x555775d2d150;  1 drivers
v0x555775cede80_0 .net "sign2", 0 0, L_0x555775d2d1f0;  1 drivers
v0x555775cedf40_0 .net "sign3", 0 0, L_0x555775d2d380;  1 drivers
v0x555775cee000_0 .net "stall", 0 0, v0x555775cfa7a0_0;  1 drivers
E_0x555775cd8b70/0 .event anyedge, v0x555775cec770_0, v0x555775cedb40_0, v0x555775ceda60_0, v0x555775ced980_0;
E_0x555775cd8b70/1 .event anyedge, v0x555775ced8c0_0, v0x555775cee000_0, v0x555775ced240_0, v0x555775ced160_0;
E_0x555775cd8b70/2 .event anyedge, v0x555775ced080_0, v0x555775cecfa0_0, v0x555775cecec0_0, v0x555775ced5a0_0;
E_0x555775cd8b70 .event/or E_0x555775cd8b70/0, E_0x555775cd8b70/1, E_0x555775cd8b70/2;
E_0x555775cec690/0 .event anyedge, v0x555775cec770_0, v0x555775ced240_0, v0x555775cecec0_0, v0x555775cecfa0_0;
E_0x555775cec690/1 .event anyedge, v0x555775ced080_0, v0x555775ced160_0, v0x555775cedb40_0, v0x555775ceda60_0;
E_0x555775cec690/2 .event anyedge, v0x555775ced980_0, v0x555775cedd00_0, v0x555775ceddc0_0, v0x555775cede80_0;
E_0x555775cec690/3 .event anyedge, v0x555775cedf40_0, v0x555775ced8c0_0;
E_0x555775cec690 .event/or E_0x555775cec690/0, E_0x555775cec690/1, E_0x555775cec690/2, E_0x555775cec690/3;
L_0x555775d2bdd0 .part L_0x555775d20040, 15, 1;
LS_0x555775d2be70_0_0 .concat [ 1 1 1 1], L_0x555775d2bdd0, L_0x555775d2bdd0, L_0x555775d2bdd0, L_0x555775d2bdd0;
LS_0x555775d2be70_0_4 .concat [ 1 1 1 1], L_0x555775d2bdd0, L_0x555775d2bdd0, L_0x555775d2bdd0, L_0x555775d2bdd0;
LS_0x555775d2be70_0_8 .concat [ 1 1 1 1], L_0x555775d2bdd0, L_0x555775d2bdd0, L_0x555775d2bdd0, L_0x555775d2bdd0;
LS_0x555775d2be70_0_12 .concat [ 1 1 1 1], L_0x555775d2bdd0, L_0x555775d2bdd0, L_0x555775d2bdd0, L_0x555775d2bdd0;
L_0x555775d2be70 .concat [ 4 4 4 4], LS_0x555775d2be70_0_0, LS_0x555775d2be70_0_4, LS_0x555775d2be70_0_8, LS_0x555775d2be70_0_12;
L_0x555775d2c200 .concat [ 16 16 0 0], L_0x555775d20040, L_0x555775d2be70;
L_0x555775d2c2a0 .arith/sum 32, L_0x555775d257b0, L_0x555775d2c200;
L_0x555775d2c400 .part L_0x555775d2c2a0, 0, 2;
L_0x555775d2c4f0 .part L_0x555775d2c2a0, 2, 30;
L_0x555775d2c5d0 .concat [ 2 30 0 0], L_0x7f60325591d8, L_0x555775d2c4f0;
L_0x555775d2c920 .part L_0x555775d1c210, 0, 8;
L_0x555775d2ca10 .part L_0x555775d1c210, 8, 8;
L_0x555775d2cab0 .part L_0x555775d1c210, 16, 8;
L_0x555775d2cbb0 .part L_0x555775d1c210, 24, 8;
L_0x555775d2cc50 .part L_0x555775d2a250, 24, 8;
L_0x555775d2cd60 .part L_0x555775d2a250, 16, 8;
L_0x555775d2ce00 .part L_0x555775d2a250, 8, 8;
L_0x555775d2cf20 .part L_0x555775d2a250, 0, 8;
L_0x555775d2cff0 .part L_0x555775d2c920, 7, 1;
L_0x555775d2d150 .part L_0x555775d2ca10, 7, 1;
L_0x555775d2d1f0 .part L_0x555775d2cab0, 7, 1;
L_0x555775d2d380 .part L_0x555775d2cbb0, 7, 1;
S_0x555775cface0 .scope module, "MEM" "ROM_module" 3 84, 7 1 0, S_0x555775c8a110;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x555775cfaee0 .param/str "ROM_INIT_FILE" 0 7 11, "test/1-binary/lbu_2_instructions.mem";
v0x555775cfb100 .array "PRE_RESET_V", -1077936128 -1077936136, 7 0;
v0x555775cfb1e0 .array "ROM_RESET_V", -1077933128 -1077936128, 7 0;
v0x555775cfb2a0_0 .net *"_ivl_10", 7 0, L_0x555775d15250;  1 drivers
v0x555775cfb360_0 .net *"_ivl_100", 31 0, L_0x555775d17490;  1 drivers
v0x555775cfb440_0 .net *"_ivl_102", 32 0, L_0x555775d176a0;  1 drivers
L_0x7f60325575b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555775cfb520_0 .net *"_ivl_105", 0 0, L_0x7f60325575b8;  1 drivers
L_0x7f6032557600 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x555775cfb600_0 .net/2u *"_ivl_106", 32 0, L_0x7f6032557600;  1 drivers
v0x555775cfb6e0_0 .net *"_ivl_108", 32 0, L_0x555775d177e0;  1 drivers
v0x555775cfb7c0_0 .net *"_ivl_110", 7 0, L_0x555775d17a70;  1 drivers
v0x555775cfb8a0_0 .net *"_ivl_115", 32 0, L_0x555775d17ea0;  1 drivers
L_0x7f6032557648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555775cfb980_0 .net *"_ivl_118", 0 0, L_0x7f6032557648;  1 drivers
L_0x7f6032557690 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555775cfba60_0 .net/2u *"_ivl_119", 32 0, L_0x7f6032557690;  1 drivers
v0x555775cfbb40_0 .net *"_ivl_12", 32 0, L_0x555775d152f0;  1 drivers
v0x555775cfbc20_0 .net *"_ivl_121", 0 0, L_0x555775d17f90;  1 drivers
v0x555775cfbce0_0 .net *"_ivl_123", 7 0, L_0x555775d181f0;  1 drivers
L_0x7f60325576d8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x555775cfbdc0_0 .net/2u *"_ivl_125", 31 0, L_0x7f60325576d8;  1 drivers
v0x555775cfbea0_0 .net *"_ivl_127", 31 0, L_0x555775d18290;  1 drivers
v0x555775cfc090_0 .net *"_ivl_129", 32 0, L_0x555775d180d0;  1 drivers
L_0x7f6032557720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555775cfc170_0 .net *"_ivl_132", 0 0, L_0x7f6032557720;  1 drivers
L_0x7f6032557768 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555775cfc250_0 .net/2u *"_ivl_133", 32 0, L_0x7f6032557768;  1 drivers
v0x555775cfc330_0 .net *"_ivl_135", 32 0, L_0x555775d18500;  1 drivers
v0x555775cfc410_0 .net *"_ivl_137", 7 0, L_0x555775d187d0;  1 drivers
L_0x7f60325577b0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x555775cfc4f0_0 .net/2u *"_ivl_139", 31 0, L_0x7f60325577b0;  1 drivers
v0x555775cfc5d0_0 .net *"_ivl_141", 31 0, L_0x555775d18870;  1 drivers
v0x555775cfc6b0_0 .net *"_ivl_143", 32 0, L_0x555775d18ab0;  1 drivers
L_0x7f60325577f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555775cfc790_0 .net *"_ivl_146", 0 0, L_0x7f60325577f8;  1 drivers
L_0x7f6032557840 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x555775cfc870_0 .net/2u *"_ivl_147", 32 0, L_0x7f6032557840;  1 drivers
v0x555775cfc950_0 .net *"_ivl_149", 32 0, L_0x555775d18bf0;  1 drivers
L_0x7f60325570a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555775cfca30_0 .net *"_ivl_15", 0 0, L_0x7f60325570a8;  1 drivers
v0x555775cfcb10_0 .net *"_ivl_151", 7 0, L_0x555775d18ee0;  1 drivers
L_0x7f60325570f0 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555775cfcbf0_0 .net/2u *"_ivl_16", 32 0, L_0x7f60325570f0;  1 drivers
v0x555775cfccd0_0 .net *"_ivl_18", 32 0, L_0x555775d15450;  1 drivers
v0x555775cfcdb0_0 .net *"_ivl_2", 32 0, L_0x555775d05010;  1 drivers
v0x555775cfce90_0 .net *"_ivl_20", 7 0, L_0x555775d155e0;  1 drivers
v0x555775cfcf70_0 .net *"_ivl_22", 32 0, L_0x555775d156c0;  1 drivers
L_0x7f6032557138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555775cfd050_0 .net *"_ivl_25", 0 0, L_0x7f6032557138;  1 drivers
L_0x7f6032557180 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x555775cfd130_0 .net/2u *"_ivl_26", 32 0, L_0x7f6032557180;  1 drivers
v0x555775cfd210_0 .net *"_ivl_28", 32 0, L_0x555775d15800;  1 drivers
v0x555775cfd2f0_0 .net *"_ivl_30", 7 0, L_0x555775d159e0;  1 drivers
v0x555775cfd3d0_0 .net *"_ivl_34", 32 0, L_0x555775d15b70;  1 drivers
L_0x7f60325571c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555775cfd4b0_0 .net *"_ivl_37", 0 0, L_0x7f60325571c8;  1 drivers
L_0x7f6032557210 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555775cfd590_0 .net/2u *"_ivl_38", 32 0, L_0x7f6032557210;  1 drivers
v0x555775cfd670_0 .net *"_ivl_40", 0 0, L_0x555775d15c70;  1 drivers
v0x555775cfd730_0 .net *"_ivl_42", 7 0, L_0x555775d15db0;  1 drivers
L_0x7f6032557258 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555775cfd810_0 .net/2u *"_ivl_44", 31 0, L_0x7f6032557258;  1 drivers
v0x555775cfd8f0_0 .net *"_ivl_46", 31 0, L_0x555775d15ec0;  1 drivers
v0x555775cfd9d0_0 .net *"_ivl_48", 32 0, L_0x555775d15f60;  1 drivers
L_0x7f6032557018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555775cfdab0_0 .net *"_ivl_5", 0 0, L_0x7f6032557018;  1 drivers
L_0x7f60325572a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555775cfdb90_0 .net *"_ivl_51", 0 0, L_0x7f60325572a0;  1 drivers
L_0x7f60325572e8 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555775cfdc70_0 .net/2u *"_ivl_52", 32 0, L_0x7f60325572e8;  1 drivers
v0x555775cfdd50_0 .net *"_ivl_54", 32 0, L_0x555775d16120;  1 drivers
v0x555775cfde30_0 .net *"_ivl_56", 7 0, L_0x555775d162b0;  1 drivers
L_0x7f6032557330 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555775cfdf10_0 .net/2u *"_ivl_58", 31 0, L_0x7f6032557330;  1 drivers
L_0x7f6032557060 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555775cfdff0_0 .net/2u *"_ivl_6", 32 0, L_0x7f6032557060;  1 drivers
v0x555775cfe0d0_0 .net *"_ivl_60", 31 0, L_0x555775d163e0;  1 drivers
v0x555775cfe1b0_0 .net *"_ivl_62", 32 0, L_0x555775d164d0;  1 drivers
L_0x7f6032557378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555775cfe290_0 .net *"_ivl_65", 0 0, L_0x7f6032557378;  1 drivers
L_0x7f60325573c0 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x555775cfe370_0 .net/2u *"_ivl_66", 32 0, L_0x7f60325573c0;  1 drivers
v0x555775cfe450_0 .net *"_ivl_68", 32 0, L_0x555775d166b0;  1 drivers
v0x555775cfe530_0 .net *"_ivl_70", 7 0, L_0x555775d16840;  1 drivers
v0x555775cfe610_0 .net *"_ivl_74", 32 0, L_0x555775d165c0;  1 drivers
L_0x7f6032557408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555775cfe6f0_0 .net *"_ivl_77", 0 0, L_0x7f6032557408;  1 drivers
L_0x7f6032557450 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555775cfe7d0_0 .net/2u *"_ivl_78", 32 0, L_0x7f6032557450;  1 drivers
v0x555775cfe8b0_0 .net *"_ivl_8", 0 0, L_0x555775d15110;  1 drivers
v0x555775cfe970_0 .net *"_ivl_80", 0 0, L_0x555775d16ad0;  1 drivers
v0x555775cfea30_0 .net *"_ivl_82", 7 0, L_0x555775d16cd0;  1 drivers
L_0x7f6032557498 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555775cfeb10_0 .net/2u *"_ivl_84", 31 0, L_0x7f6032557498;  1 drivers
v0x555775cfebf0_0 .net *"_ivl_86", 31 0, L_0x555775d16e80;  1 drivers
v0x555775cfecd0_0 .net *"_ivl_88", 32 0, L_0x555775d17040;  1 drivers
L_0x7f60325574e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555775cfedb0_0 .net *"_ivl_91", 0 0, L_0x7f60325574e0;  1 drivers
L_0x7f6032557528 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555775cfee90_0 .net/2u *"_ivl_92", 32 0, L_0x7f6032557528;  1 drivers
v0x555775cfef70_0 .net *"_ivl_94", 32 0, L_0x555775d17180;  1 drivers
v0x555775cff050_0 .net *"_ivl_96", 7 0, L_0x555775d173f0;  1 drivers
L_0x7f6032557570 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555775cff130_0 .net/2u *"_ivl_98", 31 0, L_0x7f6032557570;  1 drivers
v0x555775cff210_0 .net "addr", 31 0, v0x555775cf9090_0;  alias, 1 drivers
v0x555775cff2d0_0 .net "instruction", 31 0, L_0x555775d17c00;  alias, 1 drivers
L_0x555775d05010 .concat [ 32 1 0 0], v0x555775cf9090_0, L_0x7f6032557018;
L_0x555775d15110 .cmp/ge 33, L_0x555775d05010, L_0x7f6032557060;
L_0x555775d15250 .array/port v0x555775cfb1e0, L_0x555775d15450;
L_0x555775d152f0 .concat [ 32 1 0 0], v0x555775cf9090_0, L_0x7f60325570a8;
L_0x555775d15450 .arith/sub 33, L_0x555775d152f0, L_0x7f60325570f0;
L_0x555775d155e0 .array/port v0x555775cfb100, L_0x555775d15800;
L_0x555775d156c0 .concat [ 32 1 0 0], v0x555775cf9090_0, L_0x7f6032557138;
L_0x555775d15800 .arith/sub 33, L_0x555775d156c0, L_0x7f6032557180;
L_0x555775d159e0 .functor MUXZ 8, L_0x555775d155e0, L_0x555775d15250, L_0x555775d15110, C4<>;
L_0x555775d15b70 .concat [ 32 1 0 0], v0x555775cf9090_0, L_0x7f60325571c8;
L_0x555775d15c70 .cmp/ge 33, L_0x555775d15b70, L_0x7f6032557210;
L_0x555775d15db0 .array/port v0x555775cfb1e0, L_0x555775d16120;
L_0x555775d15ec0 .arith/sum 32, v0x555775cf9090_0, L_0x7f6032557258;
L_0x555775d15f60 .concat [ 32 1 0 0], L_0x555775d15ec0, L_0x7f60325572a0;
L_0x555775d16120 .arith/sub 33, L_0x555775d15f60, L_0x7f60325572e8;
L_0x555775d162b0 .array/port v0x555775cfb100, L_0x555775d166b0;
L_0x555775d163e0 .arith/sum 32, v0x555775cf9090_0, L_0x7f6032557330;
L_0x555775d164d0 .concat [ 32 1 0 0], L_0x555775d163e0, L_0x7f6032557378;
L_0x555775d166b0 .arith/sub 33, L_0x555775d164d0, L_0x7f60325573c0;
L_0x555775d16840 .functor MUXZ 8, L_0x555775d162b0, L_0x555775d15db0, L_0x555775d15c70, C4<>;
L_0x555775d165c0 .concat [ 32 1 0 0], v0x555775cf9090_0, L_0x7f6032557408;
L_0x555775d16ad0 .cmp/ge 33, L_0x555775d165c0, L_0x7f6032557450;
L_0x555775d16cd0 .array/port v0x555775cfb1e0, L_0x555775d17180;
L_0x555775d16e80 .arith/sum 32, v0x555775cf9090_0, L_0x7f6032557498;
L_0x555775d17040 .concat [ 32 1 0 0], L_0x555775d16e80, L_0x7f60325574e0;
L_0x555775d17180 .arith/sub 33, L_0x555775d17040, L_0x7f6032557528;
L_0x555775d173f0 .array/port v0x555775cfb100, L_0x555775d177e0;
L_0x555775d17490 .arith/sum 32, v0x555775cf9090_0, L_0x7f6032557570;
L_0x555775d176a0 .concat [ 32 1 0 0], L_0x555775d17490, L_0x7f60325575b8;
L_0x555775d177e0 .arith/sub 33, L_0x555775d176a0, L_0x7f6032557600;
L_0x555775d17a70 .functor MUXZ 8, L_0x555775d173f0, L_0x555775d16cd0, L_0x555775d16ad0, C4<>;
L_0x555775d17c00 .concat8 [ 8 8 8 8], L_0x555775d159e0, L_0x555775d16840, L_0x555775d17a70, L_0x555775d18ee0;
L_0x555775d17ea0 .concat [ 32 1 0 0], v0x555775cf9090_0, L_0x7f6032557648;
L_0x555775d17f90 .cmp/ge 33, L_0x555775d17ea0, L_0x7f6032557690;
L_0x555775d181f0 .array/port v0x555775cfb1e0, L_0x555775d18500;
L_0x555775d18290 .arith/sum 32, v0x555775cf9090_0, L_0x7f60325576d8;
L_0x555775d180d0 .concat [ 32 1 0 0], L_0x555775d18290, L_0x7f6032557720;
L_0x555775d18500 .arith/sub 33, L_0x555775d180d0, L_0x7f6032557768;
L_0x555775d187d0 .array/port v0x555775cfb100, L_0x555775d18bf0;
L_0x555775d18870 .arith/sum 32, v0x555775cf9090_0, L_0x7f60325577b0;
L_0x555775d18ab0 .concat [ 32 1 0 0], L_0x555775d18870, L_0x7f60325577f8;
L_0x555775d18bf0 .arith/sub 33, L_0x555775d18ab0, L_0x7f6032557840;
L_0x555775d18ee0 .functor MUXZ 8, L_0x555775d187d0, L_0x555775d181f0, L_0x555775d17f90, C4<>;
S_0x555775cff3e0 .scope module, "ramx" "RAM_module" 3 90, 8 1 0, S_0x555775c8a110;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "data_in";
    .port_info 2 /INPUT 1 "data_read";
    .port_info 3 /INPUT 1 "data_write";
    .port_info 4 /OUTPUT 32 "data_out";
P_0x555775cfb060 .param/str "RAM_INIT_FILE" 0 8 17, "test/5-data/data_lbu_2.mem";
L_0x555775d15e50 .functor AND 1, v0x555775cf8a00_0, L_0x555775d19340, C4<1>, C4<1>;
L_0x555775d19b50 .functor AND 1, v0x555775cf8a00_0, L_0x555775d1a140, C4<1>, C4<1>;
L_0x555775cd8d70 .functor AND 1, v0x555775cf8a00_0, L_0x555775d1b100, C4<1>, C4<1>;
L_0x555775cd0b90 .functor AND 1, v0x555775cf8a00_0, L_0x555775d1c490, C4<1>, C4<1>;
v0x555775cff750 .array "RAM", 1000 0, 7 0;
v0x555775cff810 .array "RAM_big", -1356857244 -1356857344, 7 0;
v0x555775cff8d0_0 .net *"_ivl_100", 0 0, L_0x555775d1b3d0;  1 drivers
v0x555775cff9a0_0 .net *"_ivl_102", 7 0, L_0x555775d1b510;  1 drivers
L_0x7f6032557d08 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555775cffa80_0 .net/2u *"_ivl_104", 31 0, L_0x7f6032557d08;  1 drivers
v0x555775cffbb0_0 .net *"_ivl_106", 31 0, L_0x555775d1b6b0;  1 drivers
v0x555775cffc90_0 .net *"_ivl_108", 7 0, L_0x555775d1b7f0;  1 drivers
v0x555775cffd70_0 .net *"_ivl_11", 0 0, L_0x555775d19340;  1 drivers
L_0x7f6032557d50 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555775cffe30_0 .net/2u *"_ivl_110", 31 0, L_0x7f6032557d50;  1 drivers
v0x555775cfff10_0 .net *"_ivl_112", 31 0, L_0x555775d1b9a0;  1 drivers
v0x555775cffff0_0 .net *"_ivl_114", 32 0, L_0x555775d1bac0;  1 drivers
L_0x7f6032557d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555775d000d0_0 .net *"_ivl_117", 0 0, L_0x7f6032557d98;  1 drivers
L_0x7f6032557de0 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555775d001b0_0 .net/2u *"_ivl_118", 32 0, L_0x7f6032557de0;  1 drivers
v0x555775d00290_0 .net *"_ivl_120", 32 0, L_0x555775d1bd20;  1 drivers
v0x555775d00370_0 .net *"_ivl_122", 7 0, L_0x555775d1beb0;  1 drivers
L_0x7f6032557e28 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555775d00450_0 .net/2u *"_ivl_124", 7 0, L_0x7f6032557e28;  1 drivers
v0x555775d00530_0 .net *"_ivl_126", 7 0, L_0x555775d1c080;  1 drivers
v0x555775d00610_0 .net *"_ivl_13", 0 0, L_0x555775d15e50;  1 drivers
v0x555775d006d0_0 .net *"_ivl_132", 0 0, L_0x555775d1c490;  1 drivers
v0x555775d00790_0 .net *"_ivl_134", 0 0, L_0x555775cd0b90;  1 drivers
v0x555775d00850_0 .net *"_ivl_135", 32 0, L_0x555775d1c580;  1 drivers
L_0x7f6032557e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555775d00930_0 .net *"_ivl_138", 0 0, L_0x7f6032557e70;  1 drivers
L_0x7f6032557eb8 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555775d00a10_0 .net/2u *"_ivl_139", 32 0, L_0x7f6032557eb8;  1 drivers
v0x555775d00af0_0 .net *"_ivl_14", 32 0, L_0x555775d193e0;  1 drivers
v0x555775d00bd0_0 .net *"_ivl_141", 0 0, L_0x555775d1c7c0;  1 drivers
v0x555775d00c90_0 .net *"_ivl_143", 7 0, L_0x555775d1c900;  1 drivers
L_0x7f6032557f00 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x555775d00d70_0 .net/2u *"_ivl_145", 31 0, L_0x7f6032557f00;  1 drivers
v0x555775d00e50_0 .net *"_ivl_147", 31 0, L_0x555775d1cb00;  1 drivers
v0x555775d00f30_0 .net *"_ivl_149", 7 0, L_0x555775d1cc40;  1 drivers
L_0x7f6032557f48 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x555775d01010_0 .net/2u *"_ivl_151", 31 0, L_0x7f6032557f48;  1 drivers
v0x555775d010f0_0 .net *"_ivl_153", 31 0, L_0x555775d1ce50;  1 drivers
v0x555775d011d0_0 .net *"_ivl_155", 32 0, L_0x555775d1cf40;  1 drivers
L_0x7f6032557f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555775d012b0_0 .net *"_ivl_158", 0 0, L_0x7f6032557f90;  1 drivers
L_0x7f6032557fd8 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555775d01390_0 .net/2u *"_ivl_159", 32 0, L_0x7f6032557fd8;  1 drivers
v0x555775d01470_0 .net *"_ivl_161", 32 0, L_0x555775d1d200;  1 drivers
v0x555775d01550_0 .net *"_ivl_163", 7 0, L_0x555775d1d390;  1 drivers
L_0x7f6032558020 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555775d01630_0 .net/2u *"_ivl_165", 7 0, L_0x7f6032558020;  1 drivers
v0x555775d01710_0 .net *"_ivl_167", 7 0, L_0x555775d1d6b0;  1 drivers
L_0x7f6032557888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555775d017f0_0 .net *"_ivl_17", 0 0, L_0x7f6032557888;  1 drivers
L_0x7f60325578d0 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555775d018d0_0 .net/2u *"_ivl_18", 32 0, L_0x7f60325578d0;  1 drivers
v0x555775d019b0_0 .net *"_ivl_20", 0 0, L_0x555775d194c0;  1 drivers
v0x555775d01a70_0 .net *"_ivl_22", 7 0, L_0x555775d19600;  1 drivers
L_0x7f6032557918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555775d01b50_0 .net/2u *"_ivl_24", 31 0, L_0x7f6032557918;  1 drivers
v0x555775d01c30_0 .net *"_ivl_26", 31 0, L_0x555775d19720;  1 drivers
v0x555775d01d10_0 .net *"_ivl_28", 7 0, L_0x555775d19860;  1 drivers
L_0x7f6032557960 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555775d01df0_0 .net/2u *"_ivl_30", 31 0, L_0x7f6032557960;  1 drivers
v0x555775d01ed0_0 .net *"_ivl_32", 31 0, L_0x555775d19990;  1 drivers
v0x555775d01fb0_0 .net *"_ivl_34", 32 0, L_0x555775d19a60;  1 drivers
L_0x7f60325579a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555775d02090_0 .net *"_ivl_37", 0 0, L_0x7f60325579a8;  1 drivers
L_0x7f60325579f0 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555775d02170_0 .net/2u *"_ivl_38", 32 0, L_0x7f60325579f0;  1 drivers
v0x555775d02250_0 .net *"_ivl_40", 32 0, L_0x555775d19c10;  1 drivers
v0x555775d02330_0 .net *"_ivl_42", 7 0, L_0x555775d19da0;  1 drivers
L_0x7f6032557a38 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555775d02410_0 .net/2u *"_ivl_44", 7 0, L_0x7f6032557a38;  1 drivers
v0x555775d024f0_0 .net *"_ivl_46", 7 0, L_0x555775d19fb0;  1 drivers
v0x555775d025d0_0 .net *"_ivl_51", 0 0, L_0x555775d1a140;  1 drivers
v0x555775d02690_0 .net *"_ivl_53", 0 0, L_0x555775d19b50;  1 drivers
v0x555775d02750_0 .net *"_ivl_54", 32 0, L_0x555775d1a270;  1 drivers
L_0x7f6032557a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555775d02830_0 .net *"_ivl_57", 0 0, L_0x7f6032557a80;  1 drivers
L_0x7f6032557ac8 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555775d02910_0 .net/2u *"_ivl_58", 32 0, L_0x7f6032557ac8;  1 drivers
v0x555775d029f0_0 .net *"_ivl_60", 0 0, L_0x555775d1a310;  1 drivers
v0x555775d02ab0_0 .net *"_ivl_62", 7 0, L_0x555775d1a4f0;  1 drivers
L_0x7f6032557b10 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555775d02b90_0 .net/2u *"_ivl_64", 31 0, L_0x7f6032557b10;  1 drivers
v0x555775d02c70_0 .net *"_ivl_66", 31 0, L_0x555775d1a590;  1 drivers
v0x555775d02d50_0 .net *"_ivl_68", 7 0, L_0x555775d1a450;  1 drivers
L_0x7f6032557b58 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555775d02e30_0 .net/2u *"_ivl_70", 31 0, L_0x7f6032557b58;  1 drivers
v0x555775d03320_0 .net *"_ivl_72", 31 0, L_0x555775d1a780;  1 drivers
v0x555775d03400_0 .net *"_ivl_74", 32 0, L_0x555775d1a960;  1 drivers
L_0x7f6032557ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555775d034e0_0 .net *"_ivl_77", 0 0, L_0x7f6032557ba0;  1 drivers
L_0x7f6032557be8 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555775d035c0_0 .net/2u *"_ivl_78", 32 0, L_0x7f6032557be8;  1 drivers
v0x555775d036a0_0 .net *"_ivl_80", 32 0, L_0x555775d1aaa0;  1 drivers
v0x555775d03780_0 .net *"_ivl_82", 7 0, L_0x555775d1ad00;  1 drivers
L_0x7f6032557c30 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555775d03860_0 .net/2u *"_ivl_84", 7 0, L_0x7f6032557c30;  1 drivers
v0x555775d03940_0 .net *"_ivl_86", 7 0, L_0x555775d1ae90;  1 drivers
v0x555775d03a20_0 .net *"_ivl_91", 0 0, L_0x555775d1b100;  1 drivers
v0x555775d03ae0_0 .net *"_ivl_93", 0 0, L_0x555775cd8d70;  1 drivers
v0x555775d03ba0_0 .net *"_ivl_94", 32 0, L_0x555775d1b1f0;  1 drivers
L_0x7f6032557c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555775d03c80_0 .net *"_ivl_97", 0 0, L_0x7f6032557c78;  1 drivers
L_0x7f6032557cc0 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555775d03d60_0 .net/2u *"_ivl_98", 32 0, L_0x7f6032557cc0;  1 drivers
v0x555775d03e40_0 .net "addr", 31 0, L_0x555775d2c5d0;  alias, 1 drivers
v0x555775d03f00_0 .net "byte0_in", 7 0, L_0x555775d190c0;  1 drivers
v0x555775d03fe0_0 .net "byte1_in", 7 0, L_0x555775d19160;  1 drivers
v0x555775d040c0_0 .net "byte2_in", 7 0, L_0x555775d19200;  1 drivers
v0x555775d041a0_0 .net "byte3_in", 7 0, L_0x555775d192a0;  1 drivers
v0x555775d04280_0 .net "data_in", 31 0, v0x555775cf8c30_0;  alias, 1 drivers
v0x555775d04340_0 .net "data_out", 31 0, L_0x555775d1c210;  alias, 1 drivers
v0x555775d04430_0 .net "data_read", 0 0, v0x555775cf8a00_0;  alias, 1 drivers
v0x555775d044d0_0 .net "data_write", 0 0, v0x555775cf8b90_0;  alias, 1 drivers
E_0x555775cff650/0 .event anyedge, v0x555775cf8a00_0, v0x555775cf8b90_0, v0x555775ced4c0_0, v0x555775d03f00_0;
E_0x555775cff650/1 .event anyedge, v0x555775d03fe0_0, v0x555775d040c0_0, v0x555775d041a0_0;
E_0x555775cff650 .event/or E_0x555775cff650/0, E_0x555775cff650/1;
L_0x555775d190c0 .part v0x555775cf8c30_0, 0, 8;
L_0x555775d19160 .part v0x555775cf8c30_0, 8, 8;
L_0x555775d19200 .part v0x555775cf8c30_0, 16, 8;
L_0x555775d192a0 .part v0x555775cf8c30_0, 24, 8;
L_0x555775d19340 .reduce/nor v0x555775cf8b90_0;
L_0x555775d193e0 .concat [ 32 1 0 0], L_0x555775d2c5d0, L_0x7f6032557888;
L_0x555775d194c0 .cmp/gt 33, L_0x7f60325578d0, L_0x555775d193e0;
L_0x555775d19600 .array/port v0x555775cff750, L_0x555775d19720;
L_0x555775d19720 .arith/sum 32, L_0x555775d2c5d0, L_0x7f6032557918;
L_0x555775d19860 .array/port v0x555775cff810, L_0x555775d19c10;
L_0x555775d19990 .arith/sum 32, L_0x555775d2c5d0, L_0x7f6032557960;
L_0x555775d19a60 .concat [ 32 1 0 0], L_0x555775d19990, L_0x7f60325579a8;
L_0x555775d19c10 .arith/sub 33, L_0x555775d19a60, L_0x7f60325579f0;
L_0x555775d19da0 .functor MUXZ 8, L_0x555775d19860, L_0x555775d19600, L_0x555775d194c0, C4<>;
L_0x555775d19fb0 .functor MUXZ 8, L_0x7f6032557a38, L_0x555775d19da0, L_0x555775d15e50, C4<>;
L_0x555775d1a140 .reduce/nor v0x555775cf8b90_0;
L_0x555775d1a270 .concat [ 32 1 0 0], L_0x555775d2c5d0, L_0x7f6032557a80;
L_0x555775d1a310 .cmp/gt 33, L_0x7f6032557ac8, L_0x555775d1a270;
L_0x555775d1a4f0 .array/port v0x555775cff750, L_0x555775d1a590;
L_0x555775d1a590 .arith/sum 32, L_0x555775d2c5d0, L_0x7f6032557b10;
L_0x555775d1a450 .array/port v0x555775cff810, L_0x555775d1aaa0;
L_0x555775d1a780 .arith/sum 32, L_0x555775d2c5d0, L_0x7f6032557b58;
L_0x555775d1a960 .concat [ 32 1 0 0], L_0x555775d1a780, L_0x7f6032557ba0;
L_0x555775d1aaa0 .arith/sub 33, L_0x555775d1a960, L_0x7f6032557be8;
L_0x555775d1ad00 .functor MUXZ 8, L_0x555775d1a450, L_0x555775d1a4f0, L_0x555775d1a310, C4<>;
L_0x555775d1ae90 .functor MUXZ 8, L_0x7f6032557c30, L_0x555775d1ad00, L_0x555775d19b50, C4<>;
L_0x555775d1b100 .reduce/nor v0x555775cf8b90_0;
L_0x555775d1b1f0 .concat [ 32 1 0 0], L_0x555775d2c5d0, L_0x7f6032557c78;
L_0x555775d1b3d0 .cmp/gt 33, L_0x7f6032557cc0, L_0x555775d1b1f0;
L_0x555775d1b510 .array/port v0x555775cff750, L_0x555775d1b6b0;
L_0x555775d1b6b0 .arith/sum 32, L_0x555775d2c5d0, L_0x7f6032557d08;
L_0x555775d1b7f0 .array/port v0x555775cff810, L_0x555775d1bd20;
L_0x555775d1b9a0 .arith/sum 32, L_0x555775d2c5d0, L_0x7f6032557d50;
L_0x555775d1bac0 .concat [ 32 1 0 0], L_0x555775d1b9a0, L_0x7f6032557d98;
L_0x555775d1bd20 .arith/sub 33, L_0x555775d1bac0, L_0x7f6032557de0;
L_0x555775d1beb0 .functor MUXZ 8, L_0x555775d1b7f0, L_0x555775d1b510, L_0x555775d1b3d0, C4<>;
L_0x555775d1c080 .functor MUXZ 8, L_0x7f6032557e28, L_0x555775d1beb0, L_0x555775cd8d70, C4<>;
L_0x555775d1c210 .concat8 [ 8 8 8 8], L_0x555775d19fb0, L_0x555775d1ae90, L_0x555775d1c080, L_0x555775d1d6b0;
L_0x555775d1c490 .reduce/nor v0x555775cf8b90_0;
L_0x555775d1c580 .concat [ 32 1 0 0], L_0x555775d2c5d0, L_0x7f6032557e70;
L_0x555775d1c7c0 .cmp/gt 33, L_0x7f6032557eb8, L_0x555775d1c580;
L_0x555775d1c900 .array/port v0x555775cff750, L_0x555775d1cb00;
L_0x555775d1cb00 .arith/sum 32, L_0x555775d2c5d0, L_0x7f6032557f00;
L_0x555775d1cc40 .array/port v0x555775cff810, L_0x555775d1d200;
L_0x555775d1ce50 .arith/sum 32, L_0x555775d2c5d0, L_0x7f6032557f48;
L_0x555775d1cf40 .concat [ 32 1 0 0], L_0x555775d1ce50, L_0x7f6032557f90;
L_0x555775d1d200 .arith/sub 33, L_0x555775d1cf40, L_0x7f6032557fd8;
L_0x555775d1d390 .functor MUXZ 8, L_0x555775d1cc40, L_0x555775d1c900, L_0x555775d1c7c0, C4<>;
L_0x555775d1d6b0 .functor MUXZ 8, L_0x7f6032558020, L_0x555775d1d390, L_0x555775cd0b90, C4<>;
    .scope S_0x555775cface0;
T_0 ;
    %vpi_call/w 7 23 "$readmemh", P_0x555775cfaee0, v0x555775cfb1e0, 33'sb010111111110000000000000000000000 {0 0 0};
    %vpi_call/w 7 24 "$readmemh", "pre_reset_v.mem", v0x555775cfb100, 33'sb010111111101111111111111111111000 {0 0 0};
    %vpi_call/w 7 25 "$display", "Instruction = %h", &A<v0x555775cfb1e0, 0> {0 0 0};
    %vpi_call/w 7 26 "$display", "Instruction r = %h", &A<v0x555775cfb1e0, 0> {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x555775cff3e0;
T_1 ;
Ewait_0 .event/or E_0x555775cff650, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x555775d04430_0;
    %nor/r;
    %load/vec4 v0x555775d044d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x555775d03e40_0;
    %pad/u 33;
    %cmpi/u 2938109952, 0, 33;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0x555775d03f00_0;
    %ix/getv 4, v0x555775d03e40_0;
    %store/vec4a v0x555775cff750, 4, 0;
    %load/vec4 v0x555775d03fe0_0;
    %load/vec4 v0x555775d03e40_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x555775cff750, 4, 0;
    %load/vec4 v0x555775d040c0_0;
    %load/vec4 v0x555775d03e40_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x555775cff750, 4, 0;
    %load/vec4 v0x555775d041a0_0;
    %load/vec4 v0x555775d03e40_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x555775cff750, 4, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x555775d03f00_0;
    %load/vec4 v0x555775d03e40_0;
    %pad/u 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x555775cff810, 4, 0;
    %load/vec4 v0x555775d03fe0_0;
    %load/vec4 v0x555775d03e40_0;
    %addi 1, 0, 32;
    %pad/u 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x555775cff810, 4, 0;
    %load/vec4 v0x555775d040c0_0;
    %load/vec4 v0x555775d03e40_0;
    %addi 2, 0, 32;
    %pad/u 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x555775cff810, 4, 0;
    %load/vec4 v0x555775d041a0_0;
    %load/vec4 v0x555775d03e40_0;
    %addi 3, 0, 32;
    %pad/u 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x555775cff810, 4, 0;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x555775cff3e0;
T_2 ;
    %vpi_call/w 8 56 "$readmemh", P_0x555775cfb060, v0x555775cff750, 32'sb00000000000000000000000100000000 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x555775cebc60;
T_3 ;
Ewait_1 .event/or E_0x555775cebe60, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x555775ccd7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.15;
T_3.1 ;
    %load/vec4 v0x555775cd5b90_0;
    %pad/s 64;
    %load/vec4 v0x555775cec050_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x555775cd0cb0_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555775cec130_0, 0, 32;
    %jmp T_3.15;
T_3.2 ;
    %load/vec4 v0x555775cd5b90_0;
    %pad/u 64;
    %load/vec4 v0x555775cec050_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x555775cd0cb0_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555775cec130_0, 0, 32;
    %jmp T_3.15;
T_3.3 ;
    %load/vec4 v0x555775cd5b90_0;
    %load/vec4 v0x555775cec050_0;
    %div/s;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555775cd0cb0_0, 4, 32;
    %load/vec4 v0x555775cd5b90_0;
    %load/vec4 v0x555775cec050_0;
    %mod/s;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555775cd0cb0_0, 4, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555775cec130_0, 0, 32;
    %jmp T_3.15;
T_3.4 ;
    %load/vec4 v0x555775cd5b90_0;
    %load/vec4 v0x555775cec050_0;
    %div;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555775cd0cb0_0, 4, 32;
    %load/vec4 v0x555775cd5b90_0;
    %load/vec4 v0x555775cec050_0;
    %mod;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555775cd0cb0_0, 4, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555775cec130_0, 0, 32;
    %jmp T_3.15;
T_3.5 ;
    %load/vec4 v0x555775cd5b90_0;
    %load/vec4 v0x555775cec050_0;
    %add;
    %store/vec4 v0x555775cec130_0, 0, 32;
    %jmp T_3.15;
T_3.6 ;
    %load/vec4 v0x555775cd5b90_0;
    %load/vec4 v0x555775cec050_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x555775cec130_0, 0, 32;
    %jmp T_3.15;
T_3.7 ;
    %load/vec4 v0x555775cd5b90_0;
    %load/vec4 v0x555775cec050_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x555775cec130_0, 0, 32;
    %jmp T_3.15;
T_3.8 ;
    %load/vec4 v0x555775cd5b90_0;
    %load/vec4 v0x555775cec050_0;
    %and;
    %store/vec4 v0x555775cec130_0, 0, 32;
    %jmp T_3.15;
T_3.9 ;
    %load/vec4 v0x555775cd5b90_0;
    %load/vec4 v0x555775cec050_0;
    %or;
    %store/vec4 v0x555775cec130_0, 0, 32;
    %jmp T_3.15;
T_3.10 ;
    %load/vec4 v0x555775cd5b90_0;
    %load/vec4 v0x555775cec050_0;
    %xor;
    %store/vec4 v0x555775cec130_0, 0, 32;
    %jmp T_3.15;
T_3.11 ;
    %load/vec4 v0x555775cec050_0;
    %ix/getv 4, v0x555775cd5b90_0;
    %shiftl 4;
    %store/vec4 v0x555775cec130_0, 0, 32;
    %jmp T_3.15;
T_3.12 ;
    %load/vec4 v0x555775cec050_0;
    %ix/getv 4, v0x555775cd5b90_0;
    %shiftr 4;
    %store/vec4 v0x555775cec130_0, 0, 32;
    %jmp T_3.15;
T_3.13 ;
    %load/vec4 v0x555775cec050_0;
    %ix/getv 4, v0x555775cd5b90_0;
    %shiftr/s 4;
    %store/vec4 v0x555775cec130_0, 0, 32;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x555775cd5b90_0;
    %load/vec4 v0x555775cec050_0;
    %sub;
    %store/vec4 v0x555775cec130_0, 0, 32;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x555775cec310;
T_4 ;
Ewait_2 .event/or E_0x555775cec690, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x555775cec770_0;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x555775ced240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v0x555775cecec0_0;
    %load/vec4 v0x555775cecfa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775ced080_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775ced160_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555775ced680_0, 0, 32;
    %jmp T_4.12;
T_4.9 ;
    %load/vec4 v0x555775cecfa0_0;
    %load/vec4 v0x555775ced080_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775ced160_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775cedb40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555775ced680_0, 0, 32;
    %jmp T_4.12;
T_4.10 ;
    %load/vec4 v0x555775ced080_0;
    %load/vec4 v0x555775ced160_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775ceda60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775cedb40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555775ced680_0, 0, 32;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0x555775ced160_0;
    %load/vec4 v0x555775ced980_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775ceda60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775cedb40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555775ced680_0, 0, 32;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x555775ced240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %jmp T_4.17;
T_4.13 ;
    %load/vec4 v0x555775cedd00_0;
    %replicate 24;
    %load/vec4 v0x555775cecec0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555775ced680_0, 0, 32;
    %jmp T_4.17;
T_4.14 ;
    %load/vec4 v0x555775ceddc0_0;
    %replicate 24;
    %load/vec4 v0x555775cecfa0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555775ced680_0, 0, 32;
    %jmp T_4.17;
T_4.15 ;
    %load/vec4 v0x555775cede80_0;
    %replicate 24;
    %load/vec4 v0x555775ced080_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555775ced680_0, 0, 32;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0x555775cedf40_0;
    %replicate 24;
    %load/vec4 v0x555775ced160_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555775ced680_0, 0, 32;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x555775ced240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x555775cecec0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555775ced680_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x555775cecfa0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555775ced680_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x555775ced080_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555775ced680_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x555775ced160_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555775ced680_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x555775ced240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %jmp T_4.27;
T_4.23 ;
    %load/vec4 v0x555775ced8c0_0;
    %load/vec4 v0x555775ced980_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775ceda60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775cecec0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555775ced680_0, 0, 32;
    %jmp T_4.27;
T_4.24 ;
    %load/vec4 v0x555775ced8c0_0;
    %load/vec4 v0x555775ced980_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775cecec0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775cecfa0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555775ced680_0, 0, 32;
    %jmp T_4.27;
T_4.25 ;
    %load/vec4 v0x555775ced8c0_0;
    %load/vec4 v0x555775cecec0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775cecfa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775ced080_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555775ced680_0, 0, 32;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v0x555775cecec0_0;
    %load/vec4 v0x555775cecfa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775ced080_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775ced160_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555775ced680_0, 0, 32;
    %jmp T_4.27;
T_4.27 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x555775cecec0_0;
    %load/vec4 v0x555775cecfa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775ced080_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775ced160_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555775ced680_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x555775cede80_0;
    %replicate 16;
    %load/vec4 v0x555775ced080_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775ced160_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555775ced680_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555775ced080_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775ced160_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555775ced680_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555775cec310;
T_5 ;
Ewait_3 .event/or E_0x555775cd8b70, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x555775cec770_0;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x555775cedb40_0;
    %load/vec4 v0x555775ceda60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775ced980_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775ced8c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555775ced680_0, 0, 32;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x555775cee000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x555775ced240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x555775ced160_0;
    %load/vec4 v0x555775ced080_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775cecfa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775cedb40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555775ced5a0_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x555775ced160_0;
    %load/vec4 v0x555775ced080_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775cedb40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775cecec0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555775ced5a0_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x555775ced160_0;
    %load/vec4 v0x555775cedb40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775cecfa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775cecec0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555775ced5a0_0, 0, 32;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x555775cedb40_0;
    %load/vec4 v0x555775ced080_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775cecfa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775cecec0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555775ced5a0_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x555775ced5a0_0;
    %store/vec4 v0x555775ced680_0, 0, 32;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x555775cee000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x555775cedb40_0;
    %load/vec4 v0x555775ceda60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775cecfa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555775cecec0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555775ced5a0_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x555775ced5a0_0;
    %store/vec4 v0x555775ced680_0, 0, 32;
T_5.12 ;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x555775cb8610;
T_6 ;
Ewait_4 .event/or E_0x555775bce6f0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x555775cee7c0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x555775cfa460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x555775cf8ed0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555775cee1e0_0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x555775cf8df0_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %jmp T_6.15;
T_6.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555775cee1e0_0, 0, 4;
    %jmp T_6.15;
T_6.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555775cee1e0_0, 0, 4;
    %jmp T_6.15;
T_6.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555775cee1e0_0, 0, 4;
    %jmp T_6.15;
T_6.7 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555775cee1e0_0, 0, 4;
    %jmp T_6.15;
T_6.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x555775cee1e0_0, 0, 4;
    %jmp T_6.15;
T_6.9 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x555775cee1e0_0, 0, 4;
    %jmp T_6.15;
T_6.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x555775cee1e0_0, 0, 4;
    %jmp T_6.15;
T_6.11 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x555775cee1e0_0, 0, 4;
    %jmp T_6.15;
T_6.12 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x555775cee1e0_0, 0, 4;
    %jmp T_6.15;
T_6.13 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x555775cee1e0_0, 0, 4;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x555775cee1e0_0, 0, 4;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x555775cee8b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555775cee1e0_0, 0, 4;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x555775cb8610;
T_7 ;
Ewait_5 .event/or E_0x555775bab490, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x555775cee7c0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555775cee7c0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x555775cfa840_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %pad/s 1;
    %store/vec4 v0x555775cfa7a0_0, 0, 1;
    %load/vec4 v0x555775cfa200_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x555775cee7c0_0;
    %cmpi/e 35, 0, 6;
    %flag_mov 9, 4;
    %load/vec4 v0x555775cee7c0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555775cee7c0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x555775cfa7a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %load/vec4 v0x555775cee7c0_0;
    %cmpi/e 32, 0, 6;
    %flag_or 4, 10;
    %flag_mov 9, 4;
    %load/vec4 v0x555775cee7c0_0;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x555775cee7c0_0;
    %cmpi/e 34, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x555775cee7c0_0;
    %cmpi/e 38, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x555775cee7c0_0;
    %cmpi/e 33, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x555775cee7c0_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %jmp/0 T_7.4, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.5, 9;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.5, 9;
 ; End of false expr.
    %blend;
T_7.5;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/s 1;
    %store/vec4 v0x555775cf8a00_0, 0, 1;
    %load/vec4 v0x555775cfa200_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %load/vec4 v0x555775cee7c0_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555775cee7c0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x555775cee7c0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x555775cfa7a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_7.8, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.9, 9;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.9, 9;
 ; End of false expr.
    %blend;
T_7.9;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %pad/s 1;
    %store/vec4 v0x555775cf8b90_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x555775cb8610;
T_8 ;
    %wait E_0x555775be3760;
    %load/vec4 v0x555775cfa7a0_0;
    %assign/vec4 v0x555775cfa840_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x555775cb8610;
T_9 ;
Ewait_6 .event/or E_0x555775be3240, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x555775cee7c0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %load/vec4 v0x555775cfa8e0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x555775cf8840_0;
    %store/vec4 v0x555775cfa040_0, 0, 32;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x555775cfa8e0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x555775cf8840_0;
    %store/vec4 v0x555775cf8c30_0, 0, 32;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x555775cf9840_0;
    %store/vec4 v0x555775cfa040_0, 0, 32;
T_9.9 ;
T_9.7 ;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x555775cf9170_0;
    %addi 4, 0, 32;
    %store/vec4 v0x555775cfa040_0, 0, 32;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x555775cf99c0_0;
    %cmpi/e 17, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555775cf99c0_0;
    %cmpi/e 16, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_9.10, 4;
    %load/vec4 v0x555775cf9170_0;
    %addi 4, 0, 32;
    %store/vec4 v0x555775cfa040_0, 0, 32;
T_9.10 ;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x555775cf8520_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x555775cfa040_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x555775cf8df0_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v0x555775cf9170_0;
    %addi 4, 0, 32;
    %store/vec4 v0x555775cfa040_0, 0, 32;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x555775cf8df0_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_9.14, 4;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v0x555775cf8df0_0;
    %cmpi/e 16, 0, 6;
    %jmp/0xz  T_9.16, 4;
    %load/vec4 v0x555775cee360_0;
    %store/vec4 v0x555775cfa040_0, 0, 32;
    %jmp T_9.17;
T_9.16 ;
    %load/vec4 v0x555775cf8df0_0;
    %cmpi/e 18, 0, 6;
    %jmp/0xz  T_9.18, 4;
    %load/vec4 v0x555775cee640_0;
    %store/vec4 v0x555775cfa040_0, 0, 32;
    %jmp T_9.19;
T_9.18 ;
    %load/vec4 v0x555775cf9840_0;
    %store/vec4 v0x555775cfa040_0, 0, 32;
T_9.19 ;
T_9.17 ;
T_9.15 ;
T_9.13 ;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x555775cb8610;
T_10 ;
    %wait E_0x555775be3760;
    %load/vec4 v0x555775cee7c0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555775cf8df0_0;
    %pushi/vec4 24, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555775cf8df0_0;
    %pushi/vec4 25, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x555775cf8df0_0;
    %pushi/vec4 26, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x555775cf8df0_0;
    %pushi/vec4 27, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x555775cee2c0_0;
    %assign/vec4 v0x555775cee360_0, 0;
    %load/vec4 v0x555775cee580_0;
    %assign/vec4 v0x555775cee640_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x555775cee7c0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555775cf8df0_0;
    %pushi/vec4 19, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x555775cf9670_0;
    %assign/vec4 v0x555775cee640_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x555775cee7c0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555775cf8df0_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x555775cf9670_0;
    %assign/vec4 v0x555775cee360_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x555775cb8610;
T_11 ;
Ewait_7 .event/or E_0x555775be3ab0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x555775cfa200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x555775cee970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555775cf9330_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x555775cfa7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x555775cf9090_0;
    %store/vec4 v0x555775cee970_0, 0, 32;
    %load/vec4 v0x555775cf93f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555775cf9330_0, 0, 1;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555775cf9330_0, 0, 1;
T_11.5 ;
T_11.2 ;
T_11.1 ;
    %load/vec4 v0x555775cee7c0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555775cf8df0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555775cf8df0_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_11.6, 8;
    %load/vec4 v0x555775cf9670_0;
    %jmp/1 T_11.7, 8;
T_11.6 ; End of true expr.
    %load/vec4 v0x555775ceea50_0;
    %load/vec4 v0x555775cfa9c0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %jmp/0 T_11.7, 8;
 ; End of false expr.
    %blend;
T_11.7;
    %store/vec4 v0x555775cf94b0_0, 0, 32;
    %load/vec4 v0x555775cfa5e0_0;
    %load/vec4 v0x555775cfa6c0_0;
    %add;
    %addi 4, 0, 33;
    %store/vec4 v0x555775cf8610_0, 0, 33;
    %load/vec4 v0x555775ceeb30_0;
    %load/vec4 v0x555775cf8df0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555775cf8df0_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x555775cee4c0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x555775cee7c0_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555775cf99c0_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555775cf99c0_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x555775cee700_0;
    %nor/r;
    %and;
    %load/vec4 v0x555775cf99c0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555775cf99c0_0;
    %pushi/vec4 16, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x555775cee700_0;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x555775cee7c0_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555775cf9670_0;
    %load/vec4 v0x555775cf9730_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x555775cee7c0_0;
    %pushi/vec4 7, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555775cf9670_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x555775cee7c0_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555775cf9670_0;
    %load/vec4 v0x555775cf9730_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x555775cee7c0_0;
    %pushi/vec4 6, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555775cf9670_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0 T_11.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %pad/s 1;
    %store/vec4 v0x555775cf9330_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x555775cb8610;
T_12 ;
    %wait E_0x555775be3760;
    %load/vec4 v0x555775cfa7a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0x555775cf8d10_0;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x555775cee4c0_0;
    %flag_set/vec4 9;
    %load/vec4 v0x555775ceeb30_0;
    %load/vec4 v0x555775cf8df0_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555775cf8df0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %jmp/0 T_12.2, 10;
    %load/vec4 v0x555775cf94b0_0;
    %jmp/1 T_12.3, 10;
T_12.2 ; End of true expr.
    %load/vec4 v0x555775cf8610_0;
    %parti/s 32, 0, 2;
    %jmp/0 T_12.3, 10;
 ; End of false expr.
    %blend;
T_12.3;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %assign/vec4 v0x555775cf8d10_0, 0;
    %load/vec4 v0x555775cf9330_0;
    %assign/vec4 v0x555775cf93f0_0, 0;
    %load/vec4 v0x555775cf93f0_0;
    %load/vec4 v0x555775cfa7a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x555775cfa200_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x555775cf8d10_0;
    %assign/vec4 v0x555775cf9090_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x555775cfa200_0;
    %flag_set/vec4 8;
    %load/vec4 v0x555775cfa7a0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_12.6, 9;
    %load/vec4 v0x555775cee970_0;
    %jmp/1 T_12.7, 9;
T_12.6 ; End of true expr.
    %load/vec4 v0x555775cf9170_0;
    %jmp/0 T_12.7, 9;
 ; End of false expr.
    %blend;
T_12.7;
    %assign/vec4 v0x555775cf9090_0, 0;
T_12.5 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x555775cb8610;
T_13 ;
    %wait E_0x555775be3760;
    %load/vec4 v0x555775cfa200_0;
    %assign/vec4 v0x555775cfa2c0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x555775cb8610;
T_14 ;
    %wait E_0x555775be3760;
    %load/vec4 v0x555775cfa200_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0x555775cf9090_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_14.2, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.3, 9;
T_14.2 ; End of true expr.
    %load/vec4 v0x555775cf8460_0;
    %pad/u 2;
    %jmp/0 T_14.3, 9;
 ; End of false expr.
    %blend;
T_14.3;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %pad/u 1;
    %assign/vec4 v0x555775cf8460_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x555775cb8610;
T_15 ;
    %wait E_0x555775be3760;
    %load/vec4 v0x555775cfa200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %fork t_1, S_0x555775cb5bb0;
    %jmp t_0;
    .scope S_0x555775cb5bb0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555775cd82a0_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x555775cd82a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x555775cd82a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555775cf9b80, 0, 4;
    %load/vec4 v0x555775cd82a0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x555775cd82a0_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %end;
    .scope S_0x555775cb8610;
t_0 %join;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x555775cfaaa0_0;
    %load/vec4 v0x555775cf87a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x555775cfa040_0;
    %load/vec4 v0x555775cf9aa0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555775cf9b80, 0, 4;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x555775c8a110;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555775d046c0_0, 0, 1;
    %pushi/vec4 100000, 0, 32;
T_16.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.1, 5;
    %jmp/1 T_16.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v0x555775d046c0_0;
    %nor/r;
    %store/vec4 v0x555775d046c0_0, 0, 1;
    %jmp T_16.0;
T_16.1 ;
    %pop/vec4 1;
    %end;
    .thread T_16;
    .scope S_0x555775c8a110;
T_17 ;
    %vpi_call/w 3 39 "$dumpfile", "CPU_TB.vcd" {0 0 0};
    %vpi_call/w 3 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555775c8a110 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555775d047b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555775d04f70_0, 0, 1;
    %vpi_call/w 3 60 "$display", "ROM MODULE RESULTS:" {0 0 0};
    %wait E_0x555775be3760;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555775d04f70_0, 0, 1;
    %vpi_call/w 3 65 "$display", "CPU started" {0 0 0};
    %pushi/vec4 500, 0, 32;
T_17.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.1, 5;
    %jmp/1 T_17.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555775be3760;
    %load/vec4 v0x555775d04600_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.2, 4;
    %vpi_call/w 3 71 "$display", "RESULT = %h", v0x555775d04eb0_0 {0 0 0};
    %vpi_call/w 3 72 "$finish" {0 0 0};
T_17.2 ;
    %jmp T_17.0;
T_17.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 78 "$fatal" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "test/CPU_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu_alu.v";
    "rtl/mips_cpu_loadstore.v";
    "test/ROM.v";
    "test/RAM.v";
