0.7
2020.2
Oct 14 2022
05:20:55
g:/Github/Verilog_Module/IP/Uart_RX_Core/src/uart_bit_rx_module.v,1687971780,verilog,,,,uart_bit_rx_module,,,,,,,,
g:/Github/Verilog_Module/IP/Uart_RX_Core/src/uart_reg_rx_module.v,1687971780,verilog,,,,uart_reg_rx_module,,,,,,,,
