# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Homework2.srcs/sources_1/new/scancode_decoder.vhd" \
"../../../../Homework2.srcs/sources_1/new/scancode_decoder_tb.vhd" \

# Do not sort compile order
nosort
