
LAB4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000028a8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080029b4  080029b4  000129b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080029d8  080029d8  00020060  2**0
                  CONTENTS
  4 .ARM          00000000  080029d8  080029d8  00020060  2**0
                  CONTENTS
  5 .preinit_array 00000000  080029d8  080029d8  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080029d8  080029d8  000129d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080029dc  080029dc  000129dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  080029e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b0  20000060  08002a40  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000110  08002a40  00020110  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009329  00000000  00000000  00020089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ba1  00000000  00000000  000293b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a88  00000000  00000000  0002af58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000958  00000000  00000000  0002b9e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016b34  00000000  00000000  0002c338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b53e  00000000  00000000  00042e6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000823ca  00000000  00000000  0004e3aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d0774  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028c0  00000000  00000000  000d07c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000060 	.word	0x20000060
 8000128:	00000000 	.word	0x00000000
 800012c:	0800299c 	.word	0x0800299c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000064 	.word	0x20000064
 8000148:	0800299c 	.word	0x0800299c

0800014c <updateBuffer7SEG>:
#include "7SEG_led.h"
#include "main.h"

int buffer7SEG_led[4] = {0,0,0,0};

void updateBuffer7SEG(int index, int time){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	6039      	str	r1, [r7, #0]
	buffer7SEG_led[index*2] = time / 10;
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	005a      	lsls	r2, r3, #1
 800015a:	683b      	ldr	r3, [r7, #0]
 800015c:	490f      	ldr	r1, [pc, #60]	; (800019c <updateBuffer7SEG+0x50>)
 800015e:	fb81 0103 	smull	r0, r1, r1, r3
 8000162:	1089      	asrs	r1, r1, #2
 8000164:	17db      	asrs	r3, r3, #31
 8000166:	1acb      	subs	r3, r1, r3
 8000168:	490d      	ldr	r1, [pc, #52]	; (80001a0 <updateBuffer7SEG+0x54>)
 800016a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	buffer7SEG_led[index*2+1] = time % 10;
 800016e:	687b      	ldr	r3, [r7, #4]
 8000170:	005b      	lsls	r3, r3, #1
 8000172:	1c58      	adds	r0, r3, #1
 8000174:	6839      	ldr	r1, [r7, #0]
 8000176:	4b09      	ldr	r3, [pc, #36]	; (800019c <updateBuffer7SEG+0x50>)
 8000178:	fb83 2301 	smull	r2, r3, r3, r1
 800017c:	109a      	asrs	r2, r3, #2
 800017e:	17cb      	asrs	r3, r1, #31
 8000180:	1ad2      	subs	r2, r2, r3
 8000182:	4613      	mov	r3, r2
 8000184:	009b      	lsls	r3, r3, #2
 8000186:	4413      	add	r3, r2
 8000188:	005b      	lsls	r3, r3, #1
 800018a:	1aca      	subs	r2, r1, r3
 800018c:	4b04      	ldr	r3, [pc, #16]	; (80001a0 <updateBuffer7SEG+0x54>)
 800018e:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
}
 8000192:	bf00      	nop
 8000194:	370c      	adds	r7, #12
 8000196:	46bd      	mov	sp, r7
 8000198:	bc80      	pop	{r7}
 800019a:	4770      	bx	lr
 800019c:	66666667 	.word	0x66666667
 80001a0:	2000007c 	.word	0x2000007c

080001a4 <update7SEG>:

void update7SEG(int index){
 80001a4:	b580      	push	{r7, lr}
 80001a6:	b082      	sub	sp, #8
 80001a8:	af00      	add	r7, sp, #0
 80001aa:	6078      	str	r0, [r7, #4]
 80001ac:	687b      	ldr	r3, [r7, #4]
 80001ae:	2b03      	cmp	r3, #3
 80001b0:	d86a      	bhi.n	8000288 <update7SEG+0xe4>
 80001b2:	a201      	add	r2, pc, #4	; (adr r2, 80001b8 <update7SEG+0x14>)
 80001b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001b8:	080001c9 	.word	0x080001c9
 80001bc:	080001f9 	.word	0x080001f9
 80001c0:	08000229 	.word	0x08000229
 80001c4:	08000259 	.word	0x08000259

	switch (index){
	case 0:
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 80001c8:	2200      	movs	r2, #0
 80001ca:	2180      	movs	r1, #128	; 0x80
 80001cc:	4834      	ldr	r0, [pc, #208]	; (80002a0 <update7SEG+0xfc>)
 80001ce:	f001 fbd0 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 80001d2:	2201      	movs	r2, #1
 80001d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001d8:	4831      	ldr	r0, [pc, #196]	; (80002a0 <update7SEG+0xfc>)
 80001da:	f001 fbca 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 80001de:	2201      	movs	r2, #1
 80001e0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80001e4:	482e      	ldr	r0, [pc, #184]	; (80002a0 <update7SEG+0xfc>)
 80001e6:	f001 fbc4 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, SET);
 80001ea:	2201      	movs	r2, #1
 80001ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80001f0:	482b      	ldr	r0, [pc, #172]	; (80002a0 <update7SEG+0xfc>)
 80001f2:	f001 fbbe 	bl	8001972 <HAL_GPIO_WritePin>
		break;
 80001f6:	e048      	b.n	800028a <update7SEG+0xe6>
	case 1:
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 80001f8:	2201      	movs	r2, #1
 80001fa:	2180      	movs	r1, #128	; 0x80
 80001fc:	4828      	ldr	r0, [pc, #160]	; (80002a0 <update7SEG+0xfc>)
 80001fe:	f001 fbb8 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 8000202:	2200      	movs	r2, #0
 8000204:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000208:	4825      	ldr	r0, [pc, #148]	; (80002a0 <update7SEG+0xfc>)
 800020a:	f001 fbb2 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 800020e:	2201      	movs	r2, #1
 8000210:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000214:	4822      	ldr	r0, [pc, #136]	; (80002a0 <update7SEG+0xfc>)
 8000216:	f001 fbac 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, SET);
 800021a:	2201      	movs	r2, #1
 800021c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000220:	481f      	ldr	r0, [pc, #124]	; (80002a0 <update7SEG+0xfc>)
 8000222:	f001 fba6 	bl	8001972 <HAL_GPIO_WritePin>
		break;
 8000226:	e030      	b.n	800028a <update7SEG+0xe6>
	case 2:
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8000228:	2201      	movs	r2, #1
 800022a:	2180      	movs	r1, #128	; 0x80
 800022c:	481c      	ldr	r0, [pc, #112]	; (80002a0 <update7SEG+0xfc>)
 800022e:	f001 fba0 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8000232:	2201      	movs	r2, #1
 8000234:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000238:	4819      	ldr	r0, [pc, #100]	; (80002a0 <update7SEG+0xfc>)
 800023a:	f001 fb9a 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 800023e:	2200      	movs	r2, #0
 8000240:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000244:	4816      	ldr	r0, [pc, #88]	; (80002a0 <update7SEG+0xfc>)
 8000246:	f001 fb94 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, SET);
 800024a:	2201      	movs	r2, #1
 800024c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000250:	4813      	ldr	r0, [pc, #76]	; (80002a0 <update7SEG+0xfc>)
 8000252:	f001 fb8e 	bl	8001972 <HAL_GPIO_WritePin>
		break;
 8000256:	e018      	b.n	800028a <update7SEG+0xe6>
	case 3:
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8000258:	2201      	movs	r2, #1
 800025a:	2180      	movs	r1, #128	; 0x80
 800025c:	4810      	ldr	r0, [pc, #64]	; (80002a0 <update7SEG+0xfc>)
 800025e:	f001 fb88 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8000262:	2201      	movs	r2, #1
 8000264:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000268:	480d      	ldr	r0, [pc, #52]	; (80002a0 <update7SEG+0xfc>)
 800026a:	f001 fb82 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 800026e:	2201      	movs	r2, #1
 8000270:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000274:	480a      	ldr	r0, [pc, #40]	; (80002a0 <update7SEG+0xfc>)
 8000276:	f001 fb7c 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, RESET);
 800027a:	2200      	movs	r2, #0
 800027c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000280:	4807      	ldr	r0, [pc, #28]	; (80002a0 <update7SEG+0xfc>)
 8000282:	f001 fb76 	bl	8001972 <HAL_GPIO_WritePin>
		break;
 8000286:	e000      	b.n	800028a <update7SEG+0xe6>
	default:
		break;
 8000288:	bf00      	nop
	}
	display7SEG(buffer7SEG_led[index]);
 800028a:	4a06      	ldr	r2, [pc, #24]	; (80002a4 <update7SEG+0x100>)
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000292:	4618      	mov	r0, r3
 8000294:	f000 f808 	bl	80002a8 <display7SEG>
}
 8000298:	bf00      	nop
 800029a:	3708      	adds	r7, #8
 800029c:	46bd      	mov	sp, r7
 800029e:	bd80      	pop	{r7, pc}
 80002a0:	40010c00 	.word	0x40010c00
 80002a4:	2000007c 	.word	0x2000007c

080002a8 <display7SEG>:

void display7SEG(int num)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	b082      	sub	sp, #8
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	6078      	str	r0, [r7, #4]
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	2b09      	cmp	r3, #9
 80002b4:	f200 8180 	bhi.w	80005b8 <display7SEG+0x310>
 80002b8:	a201      	add	r2, pc, #4	; (adr r2, 80002c0 <display7SEG+0x18>)
 80002ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002be:	bf00      	nop
 80002c0:	080002e9 	.word	0x080002e9
 80002c4:	08000331 	.word	0x08000331
 80002c8:	08000379 	.word	0x08000379
 80002cc:	080003c1 	.word	0x080003c1
 80002d0:	08000409 	.word	0x08000409
 80002d4:	08000451 	.word	0x08000451
 80002d8:	08000499 	.word	0x08000499
 80002dc:	080004e1 	.word	0x080004e1
 80002e0:	08000529 	.word	0x08000529
 80002e4:	08000571 	.word	0x08000571
	switch (num){
	case 0:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80002e8:	2200      	movs	r2, #0
 80002ea:	2101      	movs	r1, #1
 80002ec:	48b5      	ldr	r0, [pc, #724]	; (80005c4 <display7SEG+0x31c>)
 80002ee:	f001 fb40 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 80002f2:	2200      	movs	r2, #0
 80002f4:	2102      	movs	r1, #2
 80002f6:	48b3      	ldr	r0, [pc, #716]	; (80005c4 <display7SEG+0x31c>)
 80002f8:	f001 fb3b 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80002fc:	2200      	movs	r2, #0
 80002fe:	2104      	movs	r1, #4
 8000300:	48b0      	ldr	r0, [pc, #704]	; (80005c4 <display7SEG+0x31c>)
 8000302:	f001 fb36 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000306:	2200      	movs	r2, #0
 8000308:	2108      	movs	r1, #8
 800030a:	48ae      	ldr	r0, [pc, #696]	; (80005c4 <display7SEG+0x31c>)
 800030c:	f001 fb31 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8000310:	2200      	movs	r2, #0
 8000312:	2110      	movs	r1, #16
 8000314:	48ab      	ldr	r0, [pc, #684]	; (80005c4 <display7SEG+0x31c>)
 8000316:	f001 fb2c 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 800031a:	2200      	movs	r2, #0
 800031c:	2120      	movs	r1, #32
 800031e:	48a9      	ldr	r0, [pc, #676]	; (80005c4 <display7SEG+0x31c>)
 8000320:	f001 fb27 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8000324:	2201      	movs	r2, #1
 8000326:	2140      	movs	r1, #64	; 0x40
 8000328:	48a6      	ldr	r0, [pc, #664]	; (80005c4 <display7SEG+0x31c>)
 800032a:	f001 fb22 	bl	8001972 <HAL_GPIO_WritePin>
		break;
 800032e:	e144      	b.n	80005ba <display7SEG+0x312>
	case 1:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 8000330:	2201      	movs	r2, #1
 8000332:	2101      	movs	r1, #1
 8000334:	48a3      	ldr	r0, [pc, #652]	; (80005c4 <display7SEG+0x31c>)
 8000336:	f001 fb1c 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 800033a:	2200      	movs	r2, #0
 800033c:	2102      	movs	r1, #2
 800033e:	48a1      	ldr	r0, [pc, #644]	; (80005c4 <display7SEG+0x31c>)
 8000340:	f001 fb17 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000344:	2200      	movs	r2, #0
 8000346:	2104      	movs	r1, #4
 8000348:	489e      	ldr	r0, [pc, #632]	; (80005c4 <display7SEG+0x31c>)
 800034a:	f001 fb12 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 800034e:	2201      	movs	r2, #1
 8000350:	2108      	movs	r1, #8
 8000352:	489c      	ldr	r0, [pc, #624]	; (80005c4 <display7SEG+0x31c>)
 8000354:	f001 fb0d 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000358:	2201      	movs	r2, #1
 800035a:	2110      	movs	r1, #16
 800035c:	4899      	ldr	r0, [pc, #612]	; (80005c4 <display7SEG+0x31c>)
 800035e:	f001 fb08 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8000362:	2201      	movs	r2, #1
 8000364:	2120      	movs	r1, #32
 8000366:	4897      	ldr	r0, [pc, #604]	; (80005c4 <display7SEG+0x31c>)
 8000368:	f001 fb03 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 800036c:	2201      	movs	r2, #1
 800036e:	2140      	movs	r1, #64	; 0x40
 8000370:	4894      	ldr	r0, [pc, #592]	; (80005c4 <display7SEG+0x31c>)
 8000372:	f001 fafe 	bl	8001972 <HAL_GPIO_WritePin>
		break;
 8000376:	e120      	b.n	80005ba <display7SEG+0x312>
	case 2:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000378:	2200      	movs	r2, #0
 800037a:	2101      	movs	r1, #1
 800037c:	4891      	ldr	r0, [pc, #580]	; (80005c4 <display7SEG+0x31c>)
 800037e:	f001 faf8 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000382:	2200      	movs	r2, #0
 8000384:	2102      	movs	r1, #2
 8000386:	488f      	ldr	r0, [pc, #572]	; (80005c4 <display7SEG+0x31c>)
 8000388:	f001 faf3 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, SET);
 800038c:	2201      	movs	r2, #1
 800038e:	2104      	movs	r1, #4
 8000390:	488c      	ldr	r0, [pc, #560]	; (80005c4 <display7SEG+0x31c>)
 8000392:	f001 faee 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000396:	2200      	movs	r2, #0
 8000398:	2108      	movs	r1, #8
 800039a:	488a      	ldr	r0, [pc, #552]	; (80005c4 <display7SEG+0x31c>)
 800039c:	f001 fae9 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 80003a0:	2200      	movs	r2, #0
 80003a2:	2110      	movs	r1, #16
 80003a4:	4887      	ldr	r0, [pc, #540]	; (80005c4 <display7SEG+0x31c>)
 80003a6:	f001 fae4 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 80003aa:	2201      	movs	r2, #1
 80003ac:	2120      	movs	r1, #32
 80003ae:	4885      	ldr	r0, [pc, #532]	; (80005c4 <display7SEG+0x31c>)
 80003b0:	f001 fadf 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 80003b4:	2200      	movs	r2, #0
 80003b6:	2140      	movs	r1, #64	; 0x40
 80003b8:	4882      	ldr	r0, [pc, #520]	; (80005c4 <display7SEG+0x31c>)
 80003ba:	f001 fada 	bl	8001972 <HAL_GPIO_WritePin>
		break;
 80003be:	e0fc      	b.n	80005ba <display7SEG+0x312>
	case 3:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80003c0:	2200      	movs	r2, #0
 80003c2:	2101      	movs	r1, #1
 80003c4:	487f      	ldr	r0, [pc, #508]	; (80005c4 <display7SEG+0x31c>)
 80003c6:	f001 fad4 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 80003ca:	2200      	movs	r2, #0
 80003cc:	2102      	movs	r1, #2
 80003ce:	487d      	ldr	r0, [pc, #500]	; (80005c4 <display7SEG+0x31c>)
 80003d0:	f001 facf 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80003d4:	2200      	movs	r2, #0
 80003d6:	2104      	movs	r1, #4
 80003d8:	487a      	ldr	r0, [pc, #488]	; (80005c4 <display7SEG+0x31c>)
 80003da:	f001 faca 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 80003de:	2200      	movs	r2, #0
 80003e0:	2108      	movs	r1, #8
 80003e2:	4878      	ldr	r0, [pc, #480]	; (80005c4 <display7SEG+0x31c>)
 80003e4:	f001 fac5 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80003e8:	2201      	movs	r2, #1
 80003ea:	2110      	movs	r1, #16
 80003ec:	4875      	ldr	r0, [pc, #468]	; (80005c4 <display7SEG+0x31c>)
 80003ee:	f001 fac0 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 80003f2:	2201      	movs	r2, #1
 80003f4:	2120      	movs	r1, #32
 80003f6:	4873      	ldr	r0, [pc, #460]	; (80005c4 <display7SEG+0x31c>)
 80003f8:	f001 fabb 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 80003fc:	2200      	movs	r2, #0
 80003fe:	2140      	movs	r1, #64	; 0x40
 8000400:	4870      	ldr	r0, [pc, #448]	; (80005c4 <display7SEG+0x31c>)
 8000402:	f001 fab6 	bl	8001972 <HAL_GPIO_WritePin>
		break;
 8000406:	e0d8      	b.n	80005ba <display7SEG+0x312>
	case 4:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 8000408:	2201      	movs	r2, #1
 800040a:	2101      	movs	r1, #1
 800040c:	486d      	ldr	r0, [pc, #436]	; (80005c4 <display7SEG+0x31c>)
 800040e:	f001 fab0 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000412:	2200      	movs	r2, #0
 8000414:	2102      	movs	r1, #2
 8000416:	486b      	ldr	r0, [pc, #428]	; (80005c4 <display7SEG+0x31c>)
 8000418:	f001 faab 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 800041c:	2200      	movs	r2, #0
 800041e:	2104      	movs	r1, #4
 8000420:	4868      	ldr	r0, [pc, #416]	; (80005c4 <display7SEG+0x31c>)
 8000422:	f001 faa6 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 8000426:	2201      	movs	r2, #1
 8000428:	2108      	movs	r1, #8
 800042a:	4866      	ldr	r0, [pc, #408]	; (80005c4 <display7SEG+0x31c>)
 800042c:	f001 faa1 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000430:	2201      	movs	r2, #1
 8000432:	2110      	movs	r1, #16
 8000434:	4863      	ldr	r0, [pc, #396]	; (80005c4 <display7SEG+0x31c>)
 8000436:	f001 fa9c 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 800043a:	2200      	movs	r2, #0
 800043c:	2120      	movs	r1, #32
 800043e:	4861      	ldr	r0, [pc, #388]	; (80005c4 <display7SEG+0x31c>)
 8000440:	f001 fa97 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000444:	2200      	movs	r2, #0
 8000446:	2140      	movs	r1, #64	; 0x40
 8000448:	485e      	ldr	r0, [pc, #376]	; (80005c4 <display7SEG+0x31c>)
 800044a:	f001 fa92 	bl	8001972 <HAL_GPIO_WritePin>
		break;
 800044e:	e0b4      	b.n	80005ba <display7SEG+0x312>
	case 5:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000450:	2200      	movs	r2, #0
 8000452:	2101      	movs	r1, #1
 8000454:	485b      	ldr	r0, [pc, #364]	; (80005c4 <display7SEG+0x31c>)
 8000456:	f001 fa8c 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 800045a:	2201      	movs	r2, #1
 800045c:	2102      	movs	r1, #2
 800045e:	4859      	ldr	r0, [pc, #356]	; (80005c4 <display7SEG+0x31c>)
 8000460:	f001 fa87 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000464:	2200      	movs	r2, #0
 8000466:	2104      	movs	r1, #4
 8000468:	4856      	ldr	r0, [pc, #344]	; (80005c4 <display7SEG+0x31c>)
 800046a:	f001 fa82 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 800046e:	2200      	movs	r2, #0
 8000470:	2108      	movs	r1, #8
 8000472:	4854      	ldr	r0, [pc, #336]	; (80005c4 <display7SEG+0x31c>)
 8000474:	f001 fa7d 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000478:	2201      	movs	r2, #1
 800047a:	2110      	movs	r1, #16
 800047c:	4851      	ldr	r0, [pc, #324]	; (80005c4 <display7SEG+0x31c>)
 800047e:	f001 fa78 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000482:	2200      	movs	r2, #0
 8000484:	2120      	movs	r1, #32
 8000486:	484f      	ldr	r0, [pc, #316]	; (80005c4 <display7SEG+0x31c>)
 8000488:	f001 fa73 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 800048c:	2200      	movs	r2, #0
 800048e:	2140      	movs	r1, #64	; 0x40
 8000490:	484c      	ldr	r0, [pc, #304]	; (80005c4 <display7SEG+0x31c>)
 8000492:	f001 fa6e 	bl	8001972 <HAL_GPIO_WritePin>
		break;
 8000496:	e090      	b.n	80005ba <display7SEG+0x312>
	case 6:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000498:	2200      	movs	r2, #0
 800049a:	2101      	movs	r1, #1
 800049c:	4849      	ldr	r0, [pc, #292]	; (80005c4 <display7SEG+0x31c>)
 800049e:	f001 fa68 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 80004a2:	2201      	movs	r2, #1
 80004a4:	2102      	movs	r1, #2
 80004a6:	4847      	ldr	r0, [pc, #284]	; (80005c4 <display7SEG+0x31c>)
 80004a8:	f001 fa63 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80004ac:	2200      	movs	r2, #0
 80004ae:	2104      	movs	r1, #4
 80004b0:	4844      	ldr	r0, [pc, #272]	; (80005c4 <display7SEG+0x31c>)
 80004b2:	f001 fa5e 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 80004b6:	2200      	movs	r2, #0
 80004b8:	2108      	movs	r1, #8
 80004ba:	4842      	ldr	r0, [pc, #264]	; (80005c4 <display7SEG+0x31c>)
 80004bc:	f001 fa59 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 80004c0:	2200      	movs	r2, #0
 80004c2:	2110      	movs	r1, #16
 80004c4:	483f      	ldr	r0, [pc, #252]	; (80005c4 <display7SEG+0x31c>)
 80004c6:	f001 fa54 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 80004ca:	2200      	movs	r2, #0
 80004cc:	2120      	movs	r1, #32
 80004ce:	483d      	ldr	r0, [pc, #244]	; (80005c4 <display7SEG+0x31c>)
 80004d0:	f001 fa4f 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 80004d4:	2200      	movs	r2, #0
 80004d6:	2140      	movs	r1, #64	; 0x40
 80004d8:	483a      	ldr	r0, [pc, #232]	; (80005c4 <display7SEG+0x31c>)
 80004da:	f001 fa4a 	bl	8001972 <HAL_GPIO_WritePin>
		break;
 80004de:	e06c      	b.n	80005ba <display7SEG+0x312>
	case 7:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80004e0:	2200      	movs	r2, #0
 80004e2:	2101      	movs	r1, #1
 80004e4:	4837      	ldr	r0, [pc, #220]	; (80005c4 <display7SEG+0x31c>)
 80004e6:	f001 fa44 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 80004ea:	2200      	movs	r2, #0
 80004ec:	2102      	movs	r1, #2
 80004ee:	4835      	ldr	r0, [pc, #212]	; (80005c4 <display7SEG+0x31c>)
 80004f0:	f001 fa3f 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80004f4:	2200      	movs	r2, #0
 80004f6:	2104      	movs	r1, #4
 80004f8:	4832      	ldr	r0, [pc, #200]	; (80005c4 <display7SEG+0x31c>)
 80004fa:	f001 fa3a 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 80004fe:	2201      	movs	r2, #1
 8000500:	2108      	movs	r1, #8
 8000502:	4830      	ldr	r0, [pc, #192]	; (80005c4 <display7SEG+0x31c>)
 8000504:	f001 fa35 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000508:	2201      	movs	r2, #1
 800050a:	2110      	movs	r1, #16
 800050c:	482d      	ldr	r0, [pc, #180]	; (80005c4 <display7SEG+0x31c>)
 800050e:	f001 fa30 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8000512:	2201      	movs	r2, #1
 8000514:	2120      	movs	r1, #32
 8000516:	482b      	ldr	r0, [pc, #172]	; (80005c4 <display7SEG+0x31c>)
 8000518:	f001 fa2b 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 800051c:	2201      	movs	r2, #1
 800051e:	2140      	movs	r1, #64	; 0x40
 8000520:	4828      	ldr	r0, [pc, #160]	; (80005c4 <display7SEG+0x31c>)
 8000522:	f001 fa26 	bl	8001972 <HAL_GPIO_WritePin>
		break;
 8000526:	e048      	b.n	80005ba <display7SEG+0x312>
	case 8:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000528:	2200      	movs	r2, #0
 800052a:	2101      	movs	r1, #1
 800052c:	4825      	ldr	r0, [pc, #148]	; (80005c4 <display7SEG+0x31c>)
 800052e:	f001 fa20 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000532:	2200      	movs	r2, #0
 8000534:	2102      	movs	r1, #2
 8000536:	4823      	ldr	r0, [pc, #140]	; (80005c4 <display7SEG+0x31c>)
 8000538:	f001 fa1b 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 800053c:	2200      	movs	r2, #0
 800053e:	2104      	movs	r1, #4
 8000540:	4820      	ldr	r0, [pc, #128]	; (80005c4 <display7SEG+0x31c>)
 8000542:	f001 fa16 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000546:	2200      	movs	r2, #0
 8000548:	2108      	movs	r1, #8
 800054a:	481e      	ldr	r0, [pc, #120]	; (80005c4 <display7SEG+0x31c>)
 800054c:	f001 fa11 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8000550:	2200      	movs	r2, #0
 8000552:	2110      	movs	r1, #16
 8000554:	481b      	ldr	r0, [pc, #108]	; (80005c4 <display7SEG+0x31c>)
 8000556:	f001 fa0c 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 800055a:	2200      	movs	r2, #0
 800055c:	2120      	movs	r1, #32
 800055e:	4819      	ldr	r0, [pc, #100]	; (80005c4 <display7SEG+0x31c>)
 8000560:	f001 fa07 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000564:	2200      	movs	r2, #0
 8000566:	2140      	movs	r1, #64	; 0x40
 8000568:	4816      	ldr	r0, [pc, #88]	; (80005c4 <display7SEG+0x31c>)
 800056a:	f001 fa02 	bl	8001972 <HAL_GPIO_WritePin>
		break;
 800056e:	e024      	b.n	80005ba <display7SEG+0x312>
	case 9:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000570:	2200      	movs	r2, #0
 8000572:	2101      	movs	r1, #1
 8000574:	4813      	ldr	r0, [pc, #76]	; (80005c4 <display7SEG+0x31c>)
 8000576:	f001 f9fc 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 800057a:	2200      	movs	r2, #0
 800057c:	2102      	movs	r1, #2
 800057e:	4811      	ldr	r0, [pc, #68]	; (80005c4 <display7SEG+0x31c>)
 8000580:	f001 f9f7 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000584:	2200      	movs	r2, #0
 8000586:	2104      	movs	r1, #4
 8000588:	480e      	ldr	r0, [pc, #56]	; (80005c4 <display7SEG+0x31c>)
 800058a:	f001 f9f2 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 800058e:	2200      	movs	r2, #0
 8000590:	2108      	movs	r1, #8
 8000592:	480c      	ldr	r0, [pc, #48]	; (80005c4 <display7SEG+0x31c>)
 8000594:	f001 f9ed 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000598:	2201      	movs	r2, #1
 800059a:	2110      	movs	r1, #16
 800059c:	4809      	ldr	r0, [pc, #36]	; (80005c4 <display7SEG+0x31c>)
 800059e:	f001 f9e8 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 80005a2:	2200      	movs	r2, #0
 80005a4:	2120      	movs	r1, #32
 80005a6:	4807      	ldr	r0, [pc, #28]	; (80005c4 <display7SEG+0x31c>)
 80005a8:	f001 f9e3 	bl	8001972 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 80005ac:	2200      	movs	r2, #0
 80005ae:	2140      	movs	r1, #64	; 0x40
 80005b0:	4804      	ldr	r0, [pc, #16]	; (80005c4 <display7SEG+0x31c>)
 80005b2:	f001 f9de 	bl	8001972 <HAL_GPIO_WritePin>
		break;
 80005b6:	e000      	b.n	80005ba <display7SEG+0x312>
	default:
		break;
 80005b8:	bf00      	nop
	}
}
 80005ba:	bf00      	nop
 80005bc:	3708      	adds	r7, #8
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	40010c00 	.word	0x40010c00

080005c8 <isButton1Pressed>:
int TimerForKeyPress3 = 200;
int button1_flag = 0;
int button2_flag = 0;
int button3_flag = 0;

int isButton1Pressed(){
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0
	if(button1_flag ==1){
 80005cc:	4b06      	ldr	r3, [pc, #24]	; (80005e8 <isButton1Pressed+0x20>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	2b01      	cmp	r3, #1
 80005d2:	d104      	bne.n	80005de <isButton1Pressed+0x16>
		button1_flag = 0;
 80005d4:	4b04      	ldr	r3, [pc, #16]	; (80005e8 <isButton1Pressed+0x20>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	601a      	str	r2, [r3, #0]
		return 1;
 80005da:	2301      	movs	r3, #1
 80005dc:	e000      	b.n	80005e0 <isButton1Pressed+0x18>
	}
	return 0;
 80005de:	2300      	movs	r3, #0
}
 80005e0:	4618      	mov	r0, r3
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bc80      	pop	{r7}
 80005e6:	4770      	bx	lr
 80005e8:	2000008c 	.word	0x2000008c

080005ec <isButton2Pressed>:

int isButton2Pressed(){
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
	if(button2_flag == 1){
 80005f0:	4b06      	ldr	r3, [pc, #24]	; (800060c <isButton2Pressed+0x20>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	2b01      	cmp	r3, #1
 80005f6:	d104      	bne.n	8000602 <isButton2Pressed+0x16>
		button2_flag = 0;
 80005f8:	4b04      	ldr	r3, [pc, #16]	; (800060c <isButton2Pressed+0x20>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	601a      	str	r2, [r3, #0]
		return 1;
 80005fe:	2301      	movs	r3, #1
 8000600:	e000      	b.n	8000604 <isButton2Pressed+0x18>
	}
	return 0;
 8000602:	2300      	movs	r3, #0
}
 8000604:	4618      	mov	r0, r3
 8000606:	46bd      	mov	sp, r7
 8000608:	bc80      	pop	{r7}
 800060a:	4770      	bx	lr
 800060c:	20000090 	.word	0x20000090

08000610 <isButton3Pressed>:

int isButton3Pressed(){
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
	if(button3_flag == 1){
 8000614:	4b06      	ldr	r3, [pc, #24]	; (8000630 <isButton3Pressed+0x20>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	2b01      	cmp	r3, #1
 800061a:	d104      	bne.n	8000626 <isButton3Pressed+0x16>
		button3_flag = 0;
 800061c:	4b04      	ldr	r3, [pc, #16]	; (8000630 <isButton3Pressed+0x20>)
 800061e:	2200      	movs	r2, #0
 8000620:	601a      	str	r2, [r3, #0]
		return 1;
 8000622:	2301      	movs	r3, #1
 8000624:	e000      	b.n	8000628 <isButton3Pressed+0x18>
	}
	return 0;
 8000626:	2300      	movs	r3, #0
}
 8000628:	4618      	mov	r0, r3
 800062a:	46bd      	mov	sp, r7
 800062c:	bc80      	pop	{r7}
 800062e:	4770      	bx	lr
 8000630:	20000094 	.word	0x20000094

08000634 <getKeyInput>:

void getKeyInput(){
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
	Key1Reg[0] = Key1Reg[1];
 8000638:	4b5d      	ldr	r3, [pc, #372]	; (80007b0 <getKeyInput+0x17c>)
 800063a:	685b      	ldr	r3, [r3, #4]
 800063c:	4a5c      	ldr	r2, [pc, #368]	; (80007b0 <getKeyInput+0x17c>)
 800063e:	6013      	str	r3, [r2, #0]
	Key1Reg[1] = Key1Reg[2];
 8000640:	4b5b      	ldr	r3, [pc, #364]	; (80007b0 <getKeyInput+0x17c>)
 8000642:	689b      	ldr	r3, [r3, #8]
 8000644:	4a5a      	ldr	r2, [pc, #360]	; (80007b0 <getKeyInput+0x17c>)
 8000646:	6053      	str	r3, [r2, #4]
	Key1Reg[2] = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 8000648:	f44f 7180 	mov.w	r1, #256	; 0x100
 800064c:	4859      	ldr	r0, [pc, #356]	; (80007b4 <getKeyInput+0x180>)
 800064e:	f001 f979 	bl	8001944 <HAL_GPIO_ReadPin>
 8000652:	4603      	mov	r3, r0
 8000654:	461a      	mov	r2, r3
 8000656:	4b56      	ldr	r3, [pc, #344]	; (80007b0 <getKeyInput+0x17c>)
 8000658:	609a      	str	r2, [r3, #8]
	if ((Key1Reg[0] == Key1Reg[1]) && (Key1Reg[1] == Key1Reg[2])){
 800065a:	4b55      	ldr	r3, [pc, #340]	; (80007b0 <getKeyInput+0x17c>)
 800065c:	681a      	ldr	r2, [r3, #0]
 800065e:	4b54      	ldr	r3, [pc, #336]	; (80007b0 <getKeyInput+0x17c>)
 8000660:	685b      	ldr	r3, [r3, #4]
 8000662:	429a      	cmp	r2, r3
 8000664:	d126      	bne.n	80006b4 <getKeyInput+0x80>
 8000666:	4b52      	ldr	r3, [pc, #328]	; (80007b0 <getKeyInput+0x17c>)
 8000668:	685a      	ldr	r2, [r3, #4]
 800066a:	4b51      	ldr	r3, [pc, #324]	; (80007b0 <getKeyInput+0x17c>)
 800066c:	689b      	ldr	r3, [r3, #8]
 800066e:	429a      	cmp	r2, r3
 8000670:	d120      	bne.n	80006b4 <getKeyInput+0x80>
		if (Key1Reg[3] != Key1Reg[2]){
 8000672:	4b4f      	ldr	r3, [pc, #316]	; (80007b0 <getKeyInput+0x17c>)
 8000674:	68da      	ldr	r2, [r3, #12]
 8000676:	4b4e      	ldr	r3, [pc, #312]	; (80007b0 <getKeyInput+0x17c>)
 8000678:	689b      	ldr	r3, [r3, #8]
 800067a:	429a      	cmp	r2, r3
 800067c:	d00e      	beq.n	800069c <getKeyInput+0x68>
			Key1Reg[3] = Key1Reg[2];
 800067e:	4b4c      	ldr	r3, [pc, #304]	; (80007b0 <getKeyInput+0x17c>)
 8000680:	689b      	ldr	r3, [r3, #8]
 8000682:	4a4b      	ldr	r2, [pc, #300]	; (80007b0 <getKeyInput+0x17c>)
 8000684:	60d3      	str	r3, [r2, #12]
			if (Key1Reg[2] == PRESSED_STATE){
 8000686:	4b4a      	ldr	r3, [pc, #296]	; (80007b0 <getKeyInput+0x17c>)
 8000688:	689b      	ldr	r3, [r3, #8]
 800068a:	2b00      	cmp	r3, #0
 800068c:	d112      	bne.n	80006b4 <getKeyInput+0x80>
				button1_flag = 1;
 800068e:	4b4a      	ldr	r3, [pc, #296]	; (80007b8 <getKeyInput+0x184>)
 8000690:	2201      	movs	r2, #1
 8000692:	601a      	str	r2, [r3, #0]
				TimerForKeyPress1 = 200;
 8000694:	4b49      	ldr	r3, [pc, #292]	; (80007bc <getKeyInput+0x188>)
 8000696:	22c8      	movs	r2, #200	; 0xc8
 8000698:	601a      	str	r2, [r3, #0]
 800069a:	e00b      	b.n	80006b4 <getKeyInput+0x80>
			}
		}
		else{
			TimerForKeyPress1--;
 800069c:	4b47      	ldr	r3, [pc, #284]	; (80007bc <getKeyInput+0x188>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	3b01      	subs	r3, #1
 80006a2:	4a46      	ldr	r2, [pc, #280]	; (80007bc <getKeyInput+0x188>)
 80006a4:	6013      	str	r3, [r2, #0]
			if (TimerForKeyPress1 <= 0){
 80006a6:	4b45      	ldr	r3, [pc, #276]	; (80007bc <getKeyInput+0x188>)
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	dc02      	bgt.n	80006b4 <getKeyInput+0x80>
				Key1Reg[3] = NORMAL_STATE;
 80006ae:	4b40      	ldr	r3, [pc, #256]	; (80007b0 <getKeyInput+0x17c>)
 80006b0:	2201      	movs	r2, #1
 80006b2:	60da      	str	r2, [r3, #12]
			}
		}
	}

	Key2Reg[0] = Key2Reg[1];
 80006b4:	4b42      	ldr	r3, [pc, #264]	; (80007c0 <getKeyInput+0x18c>)
 80006b6:	685b      	ldr	r3, [r3, #4]
 80006b8:	4a41      	ldr	r2, [pc, #260]	; (80007c0 <getKeyInput+0x18c>)
 80006ba:	6013      	str	r3, [r2, #0]
	Key2Reg[1] = Key2Reg[2];
 80006bc:	4b40      	ldr	r3, [pc, #256]	; (80007c0 <getKeyInput+0x18c>)
 80006be:	689b      	ldr	r3, [r3, #8]
 80006c0:	4a3f      	ldr	r2, [pc, #252]	; (80007c0 <getKeyInput+0x18c>)
 80006c2:	6053      	str	r3, [r2, #4]
	Key2Reg[2] = HAL_GPIO_ReadPin(B2_GPIO_Port, B2_Pin);
 80006c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006c8:	483a      	ldr	r0, [pc, #232]	; (80007b4 <getKeyInput+0x180>)
 80006ca:	f001 f93b 	bl	8001944 <HAL_GPIO_ReadPin>
 80006ce:	4603      	mov	r3, r0
 80006d0:	461a      	mov	r2, r3
 80006d2:	4b3b      	ldr	r3, [pc, #236]	; (80007c0 <getKeyInput+0x18c>)
 80006d4:	609a      	str	r2, [r3, #8]
	if ((Key2Reg[0] == Key2Reg[1]) && (Key2Reg[1] == Key2Reg[2])){
 80006d6:	4b3a      	ldr	r3, [pc, #232]	; (80007c0 <getKeyInput+0x18c>)
 80006d8:	681a      	ldr	r2, [r3, #0]
 80006da:	4b39      	ldr	r3, [pc, #228]	; (80007c0 <getKeyInput+0x18c>)
 80006dc:	685b      	ldr	r3, [r3, #4]
 80006de:	429a      	cmp	r2, r3
 80006e0:	d126      	bne.n	8000730 <getKeyInput+0xfc>
 80006e2:	4b37      	ldr	r3, [pc, #220]	; (80007c0 <getKeyInput+0x18c>)
 80006e4:	685a      	ldr	r2, [r3, #4]
 80006e6:	4b36      	ldr	r3, [pc, #216]	; (80007c0 <getKeyInput+0x18c>)
 80006e8:	689b      	ldr	r3, [r3, #8]
 80006ea:	429a      	cmp	r2, r3
 80006ec:	d120      	bne.n	8000730 <getKeyInput+0xfc>
		if (Key2Reg[3] != Key2Reg[2]){
 80006ee:	4b34      	ldr	r3, [pc, #208]	; (80007c0 <getKeyInput+0x18c>)
 80006f0:	68da      	ldr	r2, [r3, #12]
 80006f2:	4b33      	ldr	r3, [pc, #204]	; (80007c0 <getKeyInput+0x18c>)
 80006f4:	689b      	ldr	r3, [r3, #8]
 80006f6:	429a      	cmp	r2, r3
 80006f8:	d00e      	beq.n	8000718 <getKeyInput+0xe4>
			Key2Reg[3] = Key2Reg[2];
 80006fa:	4b31      	ldr	r3, [pc, #196]	; (80007c0 <getKeyInput+0x18c>)
 80006fc:	689b      	ldr	r3, [r3, #8]
 80006fe:	4a30      	ldr	r2, [pc, #192]	; (80007c0 <getKeyInput+0x18c>)
 8000700:	60d3      	str	r3, [r2, #12]
			if (Key2Reg[2] == PRESSED_STATE){
 8000702:	4b2f      	ldr	r3, [pc, #188]	; (80007c0 <getKeyInput+0x18c>)
 8000704:	689b      	ldr	r3, [r3, #8]
 8000706:	2b00      	cmp	r3, #0
 8000708:	d112      	bne.n	8000730 <getKeyInput+0xfc>
				button2_flag = 1;
 800070a:	4b2e      	ldr	r3, [pc, #184]	; (80007c4 <getKeyInput+0x190>)
 800070c:	2201      	movs	r2, #1
 800070e:	601a      	str	r2, [r3, #0]
				TimerForKeyPress2 = 200;
 8000710:	4b2d      	ldr	r3, [pc, #180]	; (80007c8 <getKeyInput+0x194>)
 8000712:	22c8      	movs	r2, #200	; 0xc8
 8000714:	601a      	str	r2, [r3, #0]
 8000716:	e00b      	b.n	8000730 <getKeyInput+0xfc>
			}
		}
		else{
			TimerForKeyPress2--;
 8000718:	4b2b      	ldr	r3, [pc, #172]	; (80007c8 <getKeyInput+0x194>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	3b01      	subs	r3, #1
 800071e:	4a2a      	ldr	r2, [pc, #168]	; (80007c8 <getKeyInput+0x194>)
 8000720:	6013      	str	r3, [r2, #0]
			if (TimerForKeyPress2 <= 0){
 8000722:	4b29      	ldr	r3, [pc, #164]	; (80007c8 <getKeyInput+0x194>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	2b00      	cmp	r3, #0
 8000728:	dc02      	bgt.n	8000730 <getKeyInput+0xfc>
				Key2Reg[3] = NORMAL_STATE;
 800072a:	4b25      	ldr	r3, [pc, #148]	; (80007c0 <getKeyInput+0x18c>)
 800072c:	2201      	movs	r2, #1
 800072e:	60da      	str	r2, [r3, #12]
			}
		}
	}

	Key3Reg[0] = Key3Reg[1];
 8000730:	4b26      	ldr	r3, [pc, #152]	; (80007cc <getKeyInput+0x198>)
 8000732:	685b      	ldr	r3, [r3, #4]
 8000734:	4a25      	ldr	r2, [pc, #148]	; (80007cc <getKeyInput+0x198>)
 8000736:	6013      	str	r3, [r2, #0]
	Key3Reg[1] = Key3Reg[2];
 8000738:	4b24      	ldr	r3, [pc, #144]	; (80007cc <getKeyInput+0x198>)
 800073a:	689b      	ldr	r3, [r3, #8]
 800073c:	4a23      	ldr	r2, [pc, #140]	; (80007cc <getKeyInput+0x198>)
 800073e:	6053      	str	r3, [r2, #4]
	Key3Reg[2] = HAL_GPIO_ReadPin(B3_GPIO_Port, B3_Pin);
 8000740:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000744:	481b      	ldr	r0, [pc, #108]	; (80007b4 <getKeyInput+0x180>)
 8000746:	f001 f8fd 	bl	8001944 <HAL_GPIO_ReadPin>
 800074a:	4603      	mov	r3, r0
 800074c:	461a      	mov	r2, r3
 800074e:	4b1f      	ldr	r3, [pc, #124]	; (80007cc <getKeyInput+0x198>)
 8000750:	609a      	str	r2, [r3, #8]
	if ((Key3Reg[0] == Key3Reg[1]) && (Key3Reg[1] == Key3Reg[2])){
 8000752:	4b1e      	ldr	r3, [pc, #120]	; (80007cc <getKeyInput+0x198>)
 8000754:	681a      	ldr	r2, [r3, #0]
 8000756:	4b1d      	ldr	r3, [pc, #116]	; (80007cc <getKeyInput+0x198>)
 8000758:	685b      	ldr	r3, [r3, #4]
 800075a:	429a      	cmp	r2, r3
 800075c:	d126      	bne.n	80007ac <getKeyInput+0x178>
 800075e:	4b1b      	ldr	r3, [pc, #108]	; (80007cc <getKeyInput+0x198>)
 8000760:	685a      	ldr	r2, [r3, #4]
 8000762:	4b1a      	ldr	r3, [pc, #104]	; (80007cc <getKeyInput+0x198>)
 8000764:	689b      	ldr	r3, [r3, #8]
 8000766:	429a      	cmp	r2, r3
 8000768:	d120      	bne.n	80007ac <getKeyInput+0x178>
		if (Key3Reg[3] != Key3Reg[2]){
 800076a:	4b18      	ldr	r3, [pc, #96]	; (80007cc <getKeyInput+0x198>)
 800076c:	68da      	ldr	r2, [r3, #12]
 800076e:	4b17      	ldr	r3, [pc, #92]	; (80007cc <getKeyInput+0x198>)
 8000770:	689b      	ldr	r3, [r3, #8]
 8000772:	429a      	cmp	r2, r3
 8000774:	d00e      	beq.n	8000794 <getKeyInput+0x160>
			Key3Reg[3] = Key3Reg[2];
 8000776:	4b15      	ldr	r3, [pc, #84]	; (80007cc <getKeyInput+0x198>)
 8000778:	689b      	ldr	r3, [r3, #8]
 800077a:	4a14      	ldr	r2, [pc, #80]	; (80007cc <getKeyInput+0x198>)
 800077c:	60d3      	str	r3, [r2, #12]
			if (Key3Reg[2] == PRESSED_STATE){
 800077e:	4b13      	ldr	r3, [pc, #76]	; (80007cc <getKeyInput+0x198>)
 8000780:	689b      	ldr	r3, [r3, #8]
 8000782:	2b00      	cmp	r3, #0
 8000784:	d112      	bne.n	80007ac <getKeyInput+0x178>
				button3_flag = 1;
 8000786:	4b12      	ldr	r3, [pc, #72]	; (80007d0 <getKeyInput+0x19c>)
 8000788:	2201      	movs	r2, #1
 800078a:	601a      	str	r2, [r3, #0]
				TimerForKeyPress3 = 200;
 800078c:	4b11      	ldr	r3, [pc, #68]	; (80007d4 <getKeyInput+0x1a0>)
 800078e:	22c8      	movs	r2, #200	; 0xc8
 8000790:	601a      	str	r2, [r3, #0]
				Key3Reg[3] = NORMAL_STATE;
			}
		}
	}

}
 8000792:	e00b      	b.n	80007ac <getKeyInput+0x178>
			TimerForKeyPress3--;
 8000794:	4b0f      	ldr	r3, [pc, #60]	; (80007d4 <getKeyInput+0x1a0>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	3b01      	subs	r3, #1
 800079a:	4a0e      	ldr	r2, [pc, #56]	; (80007d4 <getKeyInput+0x1a0>)
 800079c:	6013      	str	r3, [r2, #0]
			if (TimerForKeyPress3 <= 0){
 800079e:	4b0d      	ldr	r3, [pc, #52]	; (80007d4 <getKeyInput+0x1a0>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	dc02      	bgt.n	80007ac <getKeyInput+0x178>
				Key3Reg[3] = NORMAL_STATE;
 80007a6:	4b09      	ldr	r3, [pc, #36]	; (80007cc <getKeyInput+0x198>)
 80007a8:	2201      	movs	r2, #1
 80007aa:	60da      	str	r2, [r3, #12]
}
 80007ac:	bf00      	nop
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	20000000 	.word	0x20000000
 80007b4:	40010800 	.word	0x40010800
 80007b8:	2000008c 	.word	0x2000008c
 80007bc:	20000010 	.word	0x20000010
 80007c0:	20000014 	.word	0x20000014
 80007c4:	20000090 	.word	0x20000090
 80007c8:	20000024 	.word	0x20000024
 80007cc:	20000028 	.word	0x20000028
 80007d0:	20000094 	.word	0x20000094
 80007d4:	20000038 	.word	0x20000038

080007d8 <fsm_automatic_run>:
#include "global.h"
#include "software_timer.h"
#include "traffic_light.h"
#include "7SEG_led.h"

void fsm_automatic_run(){
 80007d8:	b580      	push	{r7, lr}
 80007da:	b082      	sub	sp, #8
 80007dc:	af00      	add	r7, sp, #0
	for(int i = 0; i < 2; i++){
 80007de:	2300      	movs	r3, #0
 80007e0:	607b      	str	r3, [r7, #4]
 80007e2:	e0ad      	b.n	8000940 <fsm_automatic_run+0x168>
		switch(status[i]){
 80007e4:	4a5b      	ldr	r2, [pc, #364]	; (8000954 <fsm_automatic_run+0x17c>)
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007ec:	2b03      	cmp	r3, #3
 80007ee:	f200 809d 	bhi.w	800092c <fsm_automatic_run+0x154>
 80007f2:	a201      	add	r2, pc, #4	; (adr r2, 80007f8 <fsm_automatic_run+0x20>)
 80007f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007f8:	08000809 	.word	0x08000809
 80007fc:	08000867 	.word	0x08000867
 8000800:	080008a9 	.word	0x080008a9
 8000804:	080008eb 	.word	0x080008eb
		case INIT:
			if(i == 0){
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	2b00      	cmp	r3, #0
 800080c:	d104      	bne.n	8000818 <fsm_automatic_run+0x40>
				status[i] = AUTO_RED;
 800080e:	4a51      	ldr	r2, [pc, #324]	; (8000954 <fsm_automatic_run+0x17c>)
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	2101      	movs	r1, #1
 8000814:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			}
			if(i == 1){
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	2b01      	cmp	r3, #1
 800081c:	d104      	bne.n	8000828 <fsm_automatic_run+0x50>
				status[i] = AUTO_GREEN;
 800081e:	4a4d      	ldr	r2, [pc, #308]	; (8000954 <fsm_automatic_run+0x17c>)
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	2102      	movs	r1, #2
 8000824:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			}
			setTimer(i, timerLed[status[i] - 1]);
 8000828:	4a4a      	ldr	r2, [pc, #296]	; (8000954 <fsm_automatic_run+0x17c>)
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000830:	3b01      	subs	r3, #1
 8000832:	4a49      	ldr	r2, [pc, #292]	; (8000958 <fsm_automatic_run+0x180>)
 8000834:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000838:	4619      	mov	r1, r3
 800083a:	6878      	ldr	r0, [r7, #4]
 800083c:	f000 fb6a 	bl	8000f14 <setTimer>
			updateBuffer7SEG(i, timerLed[status[i] - 1] / 1000);
 8000840:	4a44      	ldr	r2, [pc, #272]	; (8000954 <fsm_automatic_run+0x17c>)
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000848:	3b01      	subs	r3, #1
 800084a:	4a43      	ldr	r2, [pc, #268]	; (8000958 <fsm_automatic_run+0x180>)
 800084c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000850:	4a42      	ldr	r2, [pc, #264]	; (800095c <fsm_automatic_run+0x184>)
 8000852:	fb82 1203 	smull	r1, r2, r2, r3
 8000856:	1192      	asrs	r2, r2, #6
 8000858:	17db      	asrs	r3, r3, #31
 800085a:	1ad3      	subs	r3, r2, r3
 800085c:	4619      	mov	r1, r3
 800085e:	6878      	ldr	r0, [r7, #4]
 8000860:	f7ff fc74 	bl	800014c <updateBuffer7SEG>
			break;
 8000864:	e069      	b.n	800093a <fsm_automatic_run+0x162>
		case AUTO_RED:
			setRed(i);
 8000866:	6878      	ldr	r0, [r7, #4]
 8000868:	f000 fc56 	bl	8001118 <setRed>
			if(timer_flag[i] == 1){
 800086c:	4a3c      	ldr	r2, [pc, #240]	; (8000960 <fsm_automatic_run+0x188>)
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000874:	2b01      	cmp	r3, #1
 8000876:	d15b      	bne.n	8000930 <fsm_automatic_run+0x158>
				status[i] = AUTO_GREEN;
 8000878:	4a36      	ldr	r2, [pc, #216]	; (8000954 <fsm_automatic_run+0x17c>)
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	2102      	movs	r1, #2
 800087e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				setTimer(i, timerLed[1]);
 8000882:	4b35      	ldr	r3, [pc, #212]	; (8000958 <fsm_automatic_run+0x180>)
 8000884:	685b      	ldr	r3, [r3, #4]
 8000886:	4619      	mov	r1, r3
 8000888:	6878      	ldr	r0, [r7, #4]
 800088a:	f000 fb43 	bl	8000f14 <setTimer>
				updateBuffer7SEG(i, timerLed[1] / 1000);
 800088e:	4b32      	ldr	r3, [pc, #200]	; (8000958 <fsm_automatic_run+0x180>)
 8000890:	685b      	ldr	r3, [r3, #4]
 8000892:	4a32      	ldr	r2, [pc, #200]	; (800095c <fsm_automatic_run+0x184>)
 8000894:	fb82 1203 	smull	r1, r2, r2, r3
 8000898:	1192      	asrs	r2, r2, #6
 800089a:	17db      	asrs	r3, r3, #31
 800089c:	1ad3      	subs	r3, r2, r3
 800089e:	4619      	mov	r1, r3
 80008a0:	6878      	ldr	r0, [r7, #4]
 80008a2:	f7ff fc53 	bl	800014c <updateBuffer7SEG>
			}
			break;
 80008a6:	e043      	b.n	8000930 <fsm_automatic_run+0x158>
		case AUTO_GREEN:
			setGreen(i);
 80008a8:	6878      	ldr	r0, [r7, #4]
 80008aa:	f000 fc69 	bl	8001180 <setGreen>
			if(timer_flag[i] == 1){
 80008ae:	4a2c      	ldr	r2, [pc, #176]	; (8000960 <fsm_automatic_run+0x188>)
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008b6:	2b01      	cmp	r3, #1
 80008b8:	d13c      	bne.n	8000934 <fsm_automatic_run+0x15c>
				status[i] = AUTO_YELLOW;
 80008ba:	4a26      	ldr	r2, [pc, #152]	; (8000954 <fsm_automatic_run+0x17c>)
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	2103      	movs	r1, #3
 80008c0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				setTimer(i, timerLed[2]);
 80008c4:	4b24      	ldr	r3, [pc, #144]	; (8000958 <fsm_automatic_run+0x180>)
 80008c6:	689b      	ldr	r3, [r3, #8]
 80008c8:	4619      	mov	r1, r3
 80008ca:	6878      	ldr	r0, [r7, #4]
 80008cc:	f000 fb22 	bl	8000f14 <setTimer>
				updateBuffer7SEG(i, timerLed[2] / 1000);
 80008d0:	4b21      	ldr	r3, [pc, #132]	; (8000958 <fsm_automatic_run+0x180>)
 80008d2:	689b      	ldr	r3, [r3, #8]
 80008d4:	4a21      	ldr	r2, [pc, #132]	; (800095c <fsm_automatic_run+0x184>)
 80008d6:	fb82 1203 	smull	r1, r2, r2, r3
 80008da:	1192      	asrs	r2, r2, #6
 80008dc:	17db      	asrs	r3, r3, #31
 80008de:	1ad3      	subs	r3, r2, r3
 80008e0:	4619      	mov	r1, r3
 80008e2:	6878      	ldr	r0, [r7, #4]
 80008e4:	f7ff fc32 	bl	800014c <updateBuffer7SEG>
			}
			break;
 80008e8:	e024      	b.n	8000934 <fsm_automatic_run+0x15c>
		case AUTO_YELLOW:
			setYellow(i);
 80008ea:	6878      	ldr	r0, [r7, #4]
 80008ec:	f000 fc7c 	bl	80011e8 <setYellow>
			if(timer_flag[i] == 1){
 80008f0:	4a1b      	ldr	r2, [pc, #108]	; (8000960 <fsm_automatic_run+0x188>)
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008f8:	2b01      	cmp	r3, #1
 80008fa:	d11d      	bne.n	8000938 <fsm_automatic_run+0x160>
				status[i] = AUTO_RED;
 80008fc:	4a15      	ldr	r2, [pc, #84]	; (8000954 <fsm_automatic_run+0x17c>)
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	2101      	movs	r1, #1
 8000902:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				setTimer(i, timerLed[0]);
 8000906:	4b14      	ldr	r3, [pc, #80]	; (8000958 <fsm_automatic_run+0x180>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	4619      	mov	r1, r3
 800090c:	6878      	ldr	r0, [r7, #4]
 800090e:	f000 fb01 	bl	8000f14 <setTimer>
				updateBuffer7SEG(i, timerLed[0] / 1000);
 8000912:	4b11      	ldr	r3, [pc, #68]	; (8000958 <fsm_automatic_run+0x180>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	4a11      	ldr	r2, [pc, #68]	; (800095c <fsm_automatic_run+0x184>)
 8000918:	fb82 1203 	smull	r1, r2, r2, r3
 800091c:	1192      	asrs	r2, r2, #6
 800091e:	17db      	asrs	r3, r3, #31
 8000920:	1ad3      	subs	r3, r2, r3
 8000922:	4619      	mov	r1, r3
 8000924:	6878      	ldr	r0, [r7, #4]
 8000926:	f7ff fc11 	bl	800014c <updateBuffer7SEG>
			}
			break;
 800092a:	e005      	b.n	8000938 <fsm_automatic_run+0x160>
		default:
			break;
 800092c:	bf00      	nop
 800092e:	e004      	b.n	800093a <fsm_automatic_run+0x162>
			break;
 8000930:	bf00      	nop
 8000932:	e002      	b.n	800093a <fsm_automatic_run+0x162>
			break;
 8000934:	bf00      	nop
 8000936:	e000      	b.n	800093a <fsm_automatic_run+0x162>
			break;
 8000938:	bf00      	nop
	for(int i = 0; i < 2; i++){
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	3301      	adds	r3, #1
 800093e:	607b      	str	r3, [r7, #4]
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	2b01      	cmp	r3, #1
 8000944:	f77f af4e 	ble.w	80007e4 <fsm_automatic_run+0xc>
		}
	}
}
 8000948:	bf00      	nop
 800094a:	bf00      	nop
 800094c:	3708      	adds	r7, #8
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	2000009c 	.word	0x2000009c
 8000958:	20000048 	.word	0x20000048
 800095c:	10624dd3 	.word	0x10624dd3
 8000960:	200000a4 	.word	0x200000a4

08000964 <fsm_manual_run>:
#include "fsm_manual.h"
#include "traffic_light.h"
#include "software_timer.h"
#include "global.h"

void fsm_manual_run(){
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
	switch (status[0]){
 8000968:	4b1a      	ldr	r3, [pc, #104]	; (80009d4 <fsm_manual_run+0x70>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	2b0d      	cmp	r3, #13
 800096e:	d01c      	beq.n	80009aa <fsm_manual_run+0x46>
 8000970:	2b0d      	cmp	r3, #13
 8000972:	dc25      	bgt.n	80009c0 <fsm_manual_run+0x5c>
 8000974:	2b0b      	cmp	r3, #11
 8000976:	d002      	beq.n	800097e <fsm_manual_run+0x1a>
 8000978:	2b0c      	cmp	r3, #12
 800097a:	d00b      	beq.n	8000994 <fsm_manual_run+0x30>
			blinkYellow();
			setTimer(0, 250);
		}
		break;
	default:
		break;
 800097c:	e020      	b.n	80009c0 <fsm_manual_run+0x5c>
		if(timer_flag[0] == 1){
 800097e:	4b16      	ldr	r3, [pc, #88]	; (80009d8 <fsm_manual_run+0x74>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	2b01      	cmp	r3, #1
 8000984:	d11e      	bne.n	80009c4 <fsm_manual_run+0x60>
			blinkRed();
 8000986:	f000 fc63 	bl	8001250 <blinkRed>
			setTimer(0, 250);
 800098a:	21fa      	movs	r1, #250	; 0xfa
 800098c:	2000      	movs	r0, #0
 800098e:	f000 fac1 	bl	8000f14 <setTimer>
		break;
 8000992:	e017      	b.n	80009c4 <fsm_manual_run+0x60>
		if(timer_flag[0] == 1){
 8000994:	4b10      	ldr	r3, [pc, #64]	; (80009d8 <fsm_manual_run+0x74>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	2b01      	cmp	r3, #1
 800099a:	d115      	bne.n	80009c8 <fsm_manual_run+0x64>
			blinkGreen();
 800099c:	f000 fc9c 	bl	80012d8 <blinkGreen>
			setTimer(0, 250);
 80009a0:	21fa      	movs	r1, #250	; 0xfa
 80009a2:	2000      	movs	r0, #0
 80009a4:	f000 fab6 	bl	8000f14 <setTimer>
		break;
 80009a8:	e00e      	b.n	80009c8 <fsm_manual_run+0x64>
		if(timer_flag[0] == 1){
 80009aa:	4b0b      	ldr	r3, [pc, #44]	; (80009d8 <fsm_manual_run+0x74>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	2b01      	cmp	r3, #1
 80009b0:	d10c      	bne.n	80009cc <fsm_manual_run+0x68>
			blinkYellow();
 80009b2:	f000 fc6f 	bl	8001294 <blinkYellow>
			setTimer(0, 250);
 80009b6:	21fa      	movs	r1, #250	; 0xfa
 80009b8:	2000      	movs	r0, #0
 80009ba:	f000 faab 	bl	8000f14 <setTimer>
		break;
 80009be:	e005      	b.n	80009cc <fsm_manual_run+0x68>
		break;
 80009c0:	bf00      	nop
 80009c2:	e004      	b.n	80009ce <fsm_manual_run+0x6a>
		break;
 80009c4:	bf00      	nop
 80009c6:	e002      	b.n	80009ce <fsm_manual_run+0x6a>
		break;
 80009c8:	bf00      	nop
 80009ca:	e000      	b.n	80009ce <fsm_manual_run+0x6a>
		break;
 80009cc:	bf00      	nop
	}
}
 80009ce:	bf00      	nop
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	2000009c 	.word	0x2000009c
 80009d8:	200000a4 	.word	0x200000a4

080009dc <fsm_setting_run>:
#include "traffic_light.h"

int led_index = 0;
int tmp[3] = {500, 300, 200};

void fsm_setting_run(){
 80009dc:	b580      	push	{r7, lr}
 80009de:	b084      	sub	sp, #16
 80009e0:	af00      	add	r7, sp, #0
	if(timer_flag[2] == 1){
 80009e2:	4bb3      	ldr	r3, [pc, #716]	; (8000cb0 <fsm_setting_run+0x2d4>)
 80009e4:	689b      	ldr	r3, [r3, #8]
 80009e6:	2b01      	cmp	r3, #1
 80009e8:	d112      	bne.n	8000a10 <fsm_setting_run+0x34>
		update7SEG(led_index++);
 80009ea:	4bb2      	ldr	r3, [pc, #712]	; (8000cb4 <fsm_setting_run+0x2d8>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	1c5a      	adds	r2, r3, #1
 80009f0:	49b0      	ldr	r1, [pc, #704]	; (8000cb4 <fsm_setting_run+0x2d8>)
 80009f2:	600a      	str	r2, [r1, #0]
 80009f4:	4618      	mov	r0, r3
 80009f6:	f7ff fbd5 	bl	80001a4 <update7SEG>
		if(led_index >= 4) led_index = 0;
 80009fa:	4bae      	ldr	r3, [pc, #696]	; (8000cb4 <fsm_setting_run+0x2d8>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	2b03      	cmp	r3, #3
 8000a00:	dd02      	ble.n	8000a08 <fsm_setting_run+0x2c>
 8000a02:	4bac      	ldr	r3, [pc, #688]	; (8000cb4 <fsm_setting_run+0x2d8>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	601a      	str	r2, [r3, #0]
		setTimer(2, 250);
 8000a08:	21fa      	movs	r1, #250	; 0xfa
 8000a0a:	2002      	movs	r0, #2
 8000a0c:	f000 fa82 	bl	8000f14 <setTimer>
	}
	if(status[0] < 10){
 8000a10:	4ba9      	ldr	r3, [pc, #676]	; (8000cb8 <fsm_setting_run+0x2dc>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	2b09      	cmp	r3, #9
 8000a16:	dc27      	bgt.n	8000a68 <fsm_setting_run+0x8c>
		if(timer_flag[3] == 1){
 8000a18:	4ba5      	ldr	r3, [pc, #660]	; (8000cb0 <fsm_setting_run+0x2d4>)
 8000a1a:	68db      	ldr	r3, [r3, #12]
 8000a1c:	2b01      	cmp	r3, #1
 8000a1e:	d123      	bne.n	8000a68 <fsm_setting_run+0x8c>
			for(int i = 0; i < 2; i++){
 8000a20:	2300      	movs	r3, #0
 8000a22:	60fb      	str	r3, [r7, #12]
 8000a24:	e018      	b.n	8000a58 <fsm_setting_run+0x7c>
				updateBuffer7SEG(i, buffer7SEG_led[i*2]*10+buffer7SEG_led[i*2+1]-1);
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	005b      	lsls	r3, r3, #1
 8000a2a:	4aa4      	ldr	r2, [pc, #656]	; (8000cbc <fsm_setting_run+0x2e0>)
 8000a2c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a30:	4613      	mov	r3, r2
 8000a32:	009b      	lsls	r3, r3, #2
 8000a34:	4413      	add	r3, r2
 8000a36:	005b      	lsls	r3, r3, #1
 8000a38:	4619      	mov	r1, r3
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	005b      	lsls	r3, r3, #1
 8000a3e:	3301      	adds	r3, #1
 8000a40:	4a9e      	ldr	r2, [pc, #632]	; (8000cbc <fsm_setting_run+0x2e0>)
 8000a42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a46:	440b      	add	r3, r1
 8000a48:	3b01      	subs	r3, #1
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	68f8      	ldr	r0, [r7, #12]
 8000a4e:	f7ff fb7d 	bl	800014c <updateBuffer7SEG>
			for(int i = 0; i < 2; i++){
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	3301      	adds	r3, #1
 8000a56:	60fb      	str	r3, [r7, #12]
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	2b01      	cmp	r3, #1
 8000a5c:	dde3      	ble.n	8000a26 <fsm_setting_run+0x4a>
			}
			setTimer(3, 1000);
 8000a5e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000a62:	2003      	movs	r0, #3
 8000a64:	f000 fa56 	bl	8000f14 <setTimer>
		}
	}
	if(status[0] > 10){
 8000a68:	4b93      	ldr	r3, [pc, #588]	; (8000cb8 <fsm_setting_run+0x2dc>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	2b0a      	cmp	r3, #10
 8000a6e:	dd70      	ble.n	8000b52 <fsm_setting_run+0x176>
		if(isButton2Pressed()){
 8000a70:	f7ff fdbc 	bl	80005ec <isButton2Pressed>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d052      	beq.n	8000b20 <fsm_setting_run+0x144>
			switch(status[0]){
 8000a7a:	4b8f      	ldr	r3, [pc, #572]	; (8000cb8 <fsm_setting_run+0x2dc>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	2b0d      	cmp	r3, #13
 8000a80:	d036      	beq.n	8000af0 <fsm_setting_run+0x114>
 8000a82:	2b0d      	cmp	r3, #13
 8000a84:	dc4e      	bgt.n	8000b24 <fsm_setting_run+0x148>
 8000a86:	2b0b      	cmp	r3, #11
 8000a88:	d002      	beq.n	8000a90 <fsm_setting_run+0xb4>
 8000a8a:	2b0c      	cmp	r3, #12
 8000a8c:	d018      	beq.n	8000ac0 <fsm_setting_run+0xe4>
			case MANUAL_YELLOW:
				if(tmp[2] < 99*1000) tmp[2] = tmp[2] + 1000;
				updateBuffer7SEG(0, tmp[2] / 1000);
				break;
			default:
				break;
 8000a8e:	e049      	b.n	8000b24 <fsm_setting_run+0x148>
				if(tmp[0] < 99*1000) tmp[0] = tmp[0] + 1000;
 8000a90:	4b8b      	ldr	r3, [pc, #556]	; (8000cc0 <fsm_setting_run+0x2e4>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4a8b      	ldr	r2, [pc, #556]	; (8000cc4 <fsm_setting_run+0x2e8>)
 8000a96:	4293      	cmp	r3, r2
 8000a98:	dc05      	bgt.n	8000aa6 <fsm_setting_run+0xca>
 8000a9a:	4b89      	ldr	r3, [pc, #548]	; (8000cc0 <fsm_setting_run+0x2e4>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8000aa2:	4a87      	ldr	r2, [pc, #540]	; (8000cc0 <fsm_setting_run+0x2e4>)
 8000aa4:	6013      	str	r3, [r2, #0]
				updateBuffer7SEG(0, tmp[0] / 1000);
 8000aa6:	4b86      	ldr	r3, [pc, #536]	; (8000cc0 <fsm_setting_run+0x2e4>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	4a87      	ldr	r2, [pc, #540]	; (8000cc8 <fsm_setting_run+0x2ec>)
 8000aac:	fb82 1203 	smull	r1, r2, r2, r3
 8000ab0:	1192      	asrs	r2, r2, #6
 8000ab2:	17db      	asrs	r3, r3, #31
 8000ab4:	1ad3      	subs	r3, r2, r3
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	2000      	movs	r0, #0
 8000aba:	f7ff fb47 	bl	800014c <updateBuffer7SEG>
				break;
 8000abe:	e032      	b.n	8000b26 <fsm_setting_run+0x14a>
				if(tmp[1] < 99*1000) tmp[1] = tmp[1] + 1000;
 8000ac0:	4b7f      	ldr	r3, [pc, #508]	; (8000cc0 <fsm_setting_run+0x2e4>)
 8000ac2:	685b      	ldr	r3, [r3, #4]
 8000ac4:	4a7f      	ldr	r2, [pc, #508]	; (8000cc4 <fsm_setting_run+0x2e8>)
 8000ac6:	4293      	cmp	r3, r2
 8000ac8:	dc05      	bgt.n	8000ad6 <fsm_setting_run+0xfa>
 8000aca:	4b7d      	ldr	r3, [pc, #500]	; (8000cc0 <fsm_setting_run+0x2e4>)
 8000acc:	685b      	ldr	r3, [r3, #4]
 8000ace:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8000ad2:	4a7b      	ldr	r2, [pc, #492]	; (8000cc0 <fsm_setting_run+0x2e4>)
 8000ad4:	6053      	str	r3, [r2, #4]
				updateBuffer7SEG(0, tmp[1] / 1000);
 8000ad6:	4b7a      	ldr	r3, [pc, #488]	; (8000cc0 <fsm_setting_run+0x2e4>)
 8000ad8:	685b      	ldr	r3, [r3, #4]
 8000ada:	4a7b      	ldr	r2, [pc, #492]	; (8000cc8 <fsm_setting_run+0x2ec>)
 8000adc:	fb82 1203 	smull	r1, r2, r2, r3
 8000ae0:	1192      	asrs	r2, r2, #6
 8000ae2:	17db      	asrs	r3, r3, #31
 8000ae4:	1ad3      	subs	r3, r2, r3
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	2000      	movs	r0, #0
 8000aea:	f7ff fb2f 	bl	800014c <updateBuffer7SEG>
				break;
 8000aee:	e01a      	b.n	8000b26 <fsm_setting_run+0x14a>
				if(tmp[2] < 99*1000) tmp[2] = tmp[2] + 1000;
 8000af0:	4b73      	ldr	r3, [pc, #460]	; (8000cc0 <fsm_setting_run+0x2e4>)
 8000af2:	689b      	ldr	r3, [r3, #8]
 8000af4:	4a73      	ldr	r2, [pc, #460]	; (8000cc4 <fsm_setting_run+0x2e8>)
 8000af6:	4293      	cmp	r3, r2
 8000af8:	dc05      	bgt.n	8000b06 <fsm_setting_run+0x12a>
 8000afa:	4b71      	ldr	r3, [pc, #452]	; (8000cc0 <fsm_setting_run+0x2e4>)
 8000afc:	689b      	ldr	r3, [r3, #8]
 8000afe:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8000b02:	4a6f      	ldr	r2, [pc, #444]	; (8000cc0 <fsm_setting_run+0x2e4>)
 8000b04:	6093      	str	r3, [r2, #8]
				updateBuffer7SEG(0, tmp[2] / 1000);
 8000b06:	4b6e      	ldr	r3, [pc, #440]	; (8000cc0 <fsm_setting_run+0x2e4>)
 8000b08:	689b      	ldr	r3, [r3, #8]
 8000b0a:	4a6f      	ldr	r2, [pc, #444]	; (8000cc8 <fsm_setting_run+0x2ec>)
 8000b0c:	fb82 1203 	smull	r1, r2, r2, r3
 8000b10:	1192      	asrs	r2, r2, #6
 8000b12:	17db      	asrs	r3, r3, #31
 8000b14:	1ad3      	subs	r3, r2, r3
 8000b16:	4619      	mov	r1, r3
 8000b18:	2000      	movs	r0, #0
 8000b1a:	f7ff fb17 	bl	800014c <updateBuffer7SEG>
				break;
 8000b1e:	e002      	b.n	8000b26 <fsm_setting_run+0x14a>
			}
		}
 8000b20:	bf00      	nop
 8000b22:	e000      	b.n	8000b26 <fsm_setting_run+0x14a>
				break;
 8000b24:	bf00      	nop
		if(isButton3Pressed()){
 8000b26:	f7ff fd73 	bl	8000610 <isButton3Pressed>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d010      	beq.n	8000b52 <fsm_setting_run+0x176>
			for(int i = 0; i < 3; i++){
 8000b30:	2300      	movs	r3, #0
 8000b32:	60bb      	str	r3, [r7, #8]
 8000b34:	e00a      	b.n	8000b4c <fsm_setting_run+0x170>
				timerLed[i] = tmp[i];
 8000b36:	4a62      	ldr	r2, [pc, #392]	; (8000cc0 <fsm_setting_run+0x2e4>)
 8000b38:	68bb      	ldr	r3, [r7, #8]
 8000b3a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b3e:	4963      	ldr	r1, [pc, #396]	; (8000ccc <fsm_setting_run+0x2f0>)
 8000b40:	68bb      	ldr	r3, [r7, #8]
 8000b42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			for(int i = 0; i < 3; i++){
 8000b46:	68bb      	ldr	r3, [r7, #8]
 8000b48:	3301      	adds	r3, #1
 8000b4a:	60bb      	str	r3, [r7, #8]
 8000b4c:	68bb      	ldr	r3, [r7, #8]
 8000b4e:	2b02      	cmp	r3, #2
 8000b50:	ddf1      	ble.n	8000b36 <fsm_setting_run+0x15a>
			}
		}
	}
	if (isButton1Pressed()){
 8000b52:	f7ff fd39 	bl	80005c8 <isButton1Pressed>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	f000 80ba 	beq.w	8000cd2 <fsm_setting_run+0x2f6>
		if (status[0] > 10){
 8000b5e:	4b56      	ldr	r3, [pc, #344]	; (8000cb8 <fsm_setting_run+0x2dc>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	2b0a      	cmp	r3, #10
 8000b64:	dd71      	ble.n	8000c4a <fsm_setting_run+0x26e>
			switch (status[0]){
 8000b66:	4b54      	ldr	r3, [pc, #336]	; (8000cb8 <fsm_setting_run+0x2dc>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	2b0d      	cmp	r3, #13
 8000b6c:	d03d      	beq.n	8000bea <fsm_setting_run+0x20e>
 8000b6e:	2b0d      	cmp	r3, #13
 8000b70:	f300 80ae 	bgt.w	8000cd0 <fsm_setting_run+0x2f4>
 8000b74:	2b0b      	cmp	r3, #11
 8000b76:	d002      	beq.n	8000b7e <fsm_setting_run+0x1a2>
 8000b78:	2b0c      	cmp	r3, #12
 8000b7a:	d01b      	beq.n	8000bb4 <fsm_setting_run+0x1d8>
				setTimer(0, timerLed[0]);
				setTimer(1, timerLed[1]);
				setTimer(3, 1000);
				break;
			default:
				break;
 8000b7c:	e0a8      	b.n	8000cd0 <fsm_setting_run+0x2f4>
				status[0] = MANUAL_GREEN;
 8000b7e:	4b4e      	ldr	r3, [pc, #312]	; (8000cb8 <fsm_setting_run+0x2dc>)
 8000b80:	220c      	movs	r2, #12
 8000b82:	601a      	str	r2, [r3, #0]
				status[1] = MANUAL_GREEN;
 8000b84:	4b4c      	ldr	r3, [pc, #304]	; (8000cb8 <fsm_setting_run+0x2dc>)
 8000b86:	220c      	movs	r2, #12
 8000b88:	605a      	str	r2, [r3, #4]
				updateBuffer7SEG(0, tmp[1] / 1000);
 8000b8a:	4b4d      	ldr	r3, [pc, #308]	; (8000cc0 <fsm_setting_run+0x2e4>)
 8000b8c:	685b      	ldr	r3, [r3, #4]
 8000b8e:	4a4e      	ldr	r2, [pc, #312]	; (8000cc8 <fsm_setting_run+0x2ec>)
 8000b90:	fb82 1203 	smull	r1, r2, r2, r3
 8000b94:	1192      	asrs	r2, r2, #6
 8000b96:	17db      	asrs	r3, r3, #31
 8000b98:	1ad3      	subs	r3, r2, r3
 8000b9a:	4619      	mov	r1, r3
 8000b9c:	2000      	movs	r0, #0
 8000b9e:	f7ff fad5 	bl	800014c <updateBuffer7SEG>
				updateBuffer7SEG(1, 3);
 8000ba2:	2103      	movs	r1, #3
 8000ba4:	2001      	movs	r0, #1
 8000ba6:	f7ff fad1 	bl	800014c <updateBuffer7SEG>
				setTimer(0, 250);
 8000baa:	21fa      	movs	r1, #250	; 0xfa
 8000bac:	2000      	movs	r0, #0
 8000bae:	f000 f9b1 	bl	8000f14 <setTimer>
				break;
 8000bb2:	e08e      	b.n	8000cd2 <fsm_setting_run+0x2f6>
				status[0] = MANUAL_YELLOW;
 8000bb4:	4b40      	ldr	r3, [pc, #256]	; (8000cb8 <fsm_setting_run+0x2dc>)
 8000bb6:	220d      	movs	r2, #13
 8000bb8:	601a      	str	r2, [r3, #0]
				status[1] = MANUAL_YELLOW;
 8000bba:	4b3f      	ldr	r3, [pc, #252]	; (8000cb8 <fsm_setting_run+0x2dc>)
 8000bbc:	220d      	movs	r2, #13
 8000bbe:	605a      	str	r2, [r3, #4]
				updateBuffer7SEG(0, tmp[2] / 1000);
 8000bc0:	4b3f      	ldr	r3, [pc, #252]	; (8000cc0 <fsm_setting_run+0x2e4>)
 8000bc2:	689b      	ldr	r3, [r3, #8]
 8000bc4:	4a40      	ldr	r2, [pc, #256]	; (8000cc8 <fsm_setting_run+0x2ec>)
 8000bc6:	fb82 1203 	smull	r1, r2, r2, r3
 8000bca:	1192      	asrs	r2, r2, #6
 8000bcc:	17db      	asrs	r3, r3, #31
 8000bce:	1ad3      	subs	r3, r2, r3
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	2000      	movs	r0, #0
 8000bd4:	f7ff faba 	bl	800014c <updateBuffer7SEG>
				updateBuffer7SEG(1, 4);
 8000bd8:	2104      	movs	r1, #4
 8000bda:	2001      	movs	r0, #1
 8000bdc:	f7ff fab6 	bl	800014c <updateBuffer7SEG>
				setTimer(0, 250);
 8000be0:	21fa      	movs	r1, #250	; 0xfa
 8000be2:	2000      	movs	r0, #0
 8000be4:	f000 f996 	bl	8000f14 <setTimer>
				break;
 8000be8:	e073      	b.n	8000cd2 <fsm_setting_run+0x2f6>
				status[0] = AUTO_RED;
 8000bea:	4b33      	ldr	r3, [pc, #204]	; (8000cb8 <fsm_setting_run+0x2dc>)
 8000bec:	2201      	movs	r2, #1
 8000bee:	601a      	str	r2, [r3, #0]
				status[1] = AUTO_GREEN;
 8000bf0:	4b31      	ldr	r3, [pc, #196]	; (8000cb8 <fsm_setting_run+0x2dc>)
 8000bf2:	2202      	movs	r2, #2
 8000bf4:	605a      	str	r2, [r3, #4]
				updateBuffer7SEG(0, timerLed[0] / 1000);
 8000bf6:	4b35      	ldr	r3, [pc, #212]	; (8000ccc <fsm_setting_run+0x2f0>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	4a33      	ldr	r2, [pc, #204]	; (8000cc8 <fsm_setting_run+0x2ec>)
 8000bfc:	fb82 1203 	smull	r1, r2, r2, r3
 8000c00:	1192      	asrs	r2, r2, #6
 8000c02:	17db      	asrs	r3, r3, #31
 8000c04:	1ad3      	subs	r3, r2, r3
 8000c06:	4619      	mov	r1, r3
 8000c08:	2000      	movs	r0, #0
 8000c0a:	f7ff fa9f 	bl	800014c <updateBuffer7SEG>
				updateBuffer7SEG(1, timerLed[1] / 1000);
 8000c0e:	4b2f      	ldr	r3, [pc, #188]	; (8000ccc <fsm_setting_run+0x2f0>)
 8000c10:	685b      	ldr	r3, [r3, #4]
 8000c12:	4a2d      	ldr	r2, [pc, #180]	; (8000cc8 <fsm_setting_run+0x2ec>)
 8000c14:	fb82 1203 	smull	r1, r2, r2, r3
 8000c18:	1192      	asrs	r2, r2, #6
 8000c1a:	17db      	asrs	r3, r3, #31
 8000c1c:	1ad3      	subs	r3, r2, r3
 8000c1e:	4619      	mov	r1, r3
 8000c20:	2001      	movs	r0, #1
 8000c22:	f7ff fa93 	bl	800014c <updateBuffer7SEG>
				setTimer(0, timerLed[0]);
 8000c26:	4b29      	ldr	r3, [pc, #164]	; (8000ccc <fsm_setting_run+0x2f0>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	4619      	mov	r1, r3
 8000c2c:	2000      	movs	r0, #0
 8000c2e:	f000 f971 	bl	8000f14 <setTimer>
				setTimer(1, timerLed[1]);
 8000c32:	4b26      	ldr	r3, [pc, #152]	; (8000ccc <fsm_setting_run+0x2f0>)
 8000c34:	685b      	ldr	r3, [r3, #4]
 8000c36:	4619      	mov	r1, r3
 8000c38:	2001      	movs	r0, #1
 8000c3a:	f000 f96b 	bl	8000f14 <setTimer>
				setTimer(3, 1000);
 8000c3e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000c42:	2003      	movs	r0, #3
 8000c44:	f000 f966 	bl	8000f14 <setTimer>
				break;
 8000c48:	e043      	b.n	8000cd2 <fsm_setting_run+0x2f6>
			}
		}
		else if (status[0] < 10 ){
 8000c4a:	4b1b      	ldr	r3, [pc, #108]	; (8000cb8 <fsm_setting_run+0x2dc>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	2b09      	cmp	r3, #9
 8000c50:	dc3f      	bgt.n	8000cd2 <fsm_setting_run+0x2f6>
			for (int i = 0; i < 3; i++){
 8000c52:	2300      	movs	r3, #0
 8000c54:	607b      	str	r3, [r7, #4]
 8000c56:	e00a      	b.n	8000c6e <fsm_setting_run+0x292>
				tmp[i] = timerLed[i];
 8000c58:	4a1c      	ldr	r2, [pc, #112]	; (8000ccc <fsm_setting_run+0x2f0>)
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000c60:	4917      	ldr	r1, [pc, #92]	; (8000cc0 <fsm_setting_run+0x2e4>)
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			for (int i = 0; i < 3; i++){
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	3301      	adds	r3, #1
 8000c6c:	607b      	str	r3, [r7, #4]
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	2b02      	cmp	r3, #2
 8000c72:	ddf1      	ble.n	8000c58 <fsm_setting_run+0x27c>
			}
			status[0] = MANUAL_RED;
 8000c74:	4b10      	ldr	r3, [pc, #64]	; (8000cb8 <fsm_setting_run+0x2dc>)
 8000c76:	220b      	movs	r2, #11
 8000c78:	601a      	str	r2, [r3, #0]
			status[1] = MANUAL_RED;
 8000c7a:	4b0f      	ldr	r3, [pc, #60]	; (8000cb8 <fsm_setting_run+0x2dc>)
 8000c7c:	220b      	movs	r2, #11
 8000c7e:	605a      	str	r2, [r3, #4]
			setInit();
 8000c80:	f000 fa26 	bl	80010d0 <setInit>
			updateBuffer7SEG(0, tmp[0] / 1000);
 8000c84:	4b0e      	ldr	r3, [pc, #56]	; (8000cc0 <fsm_setting_run+0x2e4>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4a0f      	ldr	r2, [pc, #60]	; (8000cc8 <fsm_setting_run+0x2ec>)
 8000c8a:	fb82 1203 	smull	r1, r2, r2, r3
 8000c8e:	1192      	asrs	r2, r2, #6
 8000c90:	17db      	asrs	r3, r3, #31
 8000c92:	1ad3      	subs	r3, r2, r3
 8000c94:	4619      	mov	r1, r3
 8000c96:	2000      	movs	r0, #0
 8000c98:	f7ff fa58 	bl	800014c <updateBuffer7SEG>
			updateBuffer7SEG(1, 2);
 8000c9c:	2102      	movs	r1, #2
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	f7ff fa54 	bl	800014c <updateBuffer7SEG>
			setTimer(0, 250);
 8000ca4:	21fa      	movs	r1, #250	; 0xfa
 8000ca6:	2000      	movs	r0, #0
 8000ca8:	f000 f934 	bl	8000f14 <setTimer>
		}
	}
}
 8000cac:	e011      	b.n	8000cd2 <fsm_setting_run+0x2f6>
 8000cae:	bf00      	nop
 8000cb0:	200000a4 	.word	0x200000a4
 8000cb4:	20000098 	.word	0x20000098
 8000cb8:	2000009c 	.word	0x2000009c
 8000cbc:	2000007c 	.word	0x2000007c
 8000cc0:	2000003c 	.word	0x2000003c
 8000cc4:	000182b7 	.word	0x000182b7
 8000cc8:	10624dd3 	.word	0x10624dd3
 8000ccc:	20000048 	.word	0x20000048
				break;
 8000cd0:	bf00      	nop
}
 8000cd2:	bf00      	nop
 8000cd4:	3710      	adds	r7, #16
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop

08000cdc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ce0:	f000 fb46 	bl	8001370 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ce4:	f000 f81a 	bl	8000d1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ce8:	f000 f8a0 	bl	8000e2c <MX_GPIO_Init>
  MX_TIM2_Init();
 8000cec:	f000 f852 	bl	8000d94 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000cf0:	4809      	ldr	r0, [pc, #36]	; (8000d18 <main+0x3c>)
 8000cf2:	f001 fa9b 	bl	800222c <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setTimer(2, 250);
 8000cf6:	21fa      	movs	r1, #250	; 0xfa
 8000cf8:	2002      	movs	r0, #2
 8000cfa:	f000 f90b 	bl	8000f14 <setTimer>
  setTimer(3, 1000);
 8000cfe:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000d02:	2003      	movs	r0, #3
 8000d04:	f000 f906 	bl	8000f14 <setTimer>
  while (1)
  {
	  fsm_automatic_run();
 8000d08:	f7ff fd66 	bl	80007d8 <fsm_automatic_run>
	  fsm_manual_run();
 8000d0c:	f7ff fe2a 	bl	8000964 <fsm_manual_run>
	  fsm_setting_run();
 8000d10:	f7ff fe64 	bl	80009dc <fsm_setting_run>
	  fsm_automatic_run();
 8000d14:	e7f8      	b.n	8000d08 <main+0x2c>
 8000d16:	bf00      	nop
 8000d18:	200000c4 	.word	0x200000c4

08000d1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b090      	sub	sp, #64	; 0x40
 8000d20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d22:	f107 0318 	add.w	r3, r7, #24
 8000d26:	2228      	movs	r2, #40	; 0x28
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f001 fe2e 	bl	800298c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d30:	1d3b      	adds	r3, r7, #4
 8000d32:	2200      	movs	r2, #0
 8000d34:	601a      	str	r2, [r3, #0]
 8000d36:	605a      	str	r2, [r3, #4]
 8000d38:	609a      	str	r2, [r3, #8]
 8000d3a:	60da      	str	r2, [r3, #12]
 8000d3c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d3e:	2302      	movs	r3, #2
 8000d40:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d42:	2301      	movs	r3, #1
 8000d44:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d46:	2310      	movs	r3, #16
 8000d48:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d4e:	f107 0318 	add.w	r3, r7, #24
 8000d52:	4618      	mov	r0, r3
 8000d54:	f000 fe3e 	bl	80019d4 <HAL_RCC_OscConfig>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d001      	beq.n	8000d62 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000d5e:	f000 f8d3 	bl	8000f08 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d62:	230f      	movs	r3, #15
 8000d64:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d66:	2300      	movs	r3, #0
 8000d68:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d72:	2300      	movs	r3, #0
 8000d74:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d76:	1d3b      	adds	r3, r7, #4
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f001 f8aa 	bl	8001ed4 <HAL_RCC_ClockConfig>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000d86:	f000 f8bf 	bl	8000f08 <Error_Handler>
  }
}
 8000d8a:	bf00      	nop
 8000d8c:	3740      	adds	r7, #64	; 0x40
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
	...

08000d94 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b086      	sub	sp, #24
 8000d98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d9a:	f107 0308 	add.w	r3, r7, #8
 8000d9e:	2200      	movs	r2, #0
 8000da0:	601a      	str	r2, [r3, #0]
 8000da2:	605a      	str	r2, [r3, #4]
 8000da4:	609a      	str	r2, [r3, #8]
 8000da6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000da8:	463b      	mov	r3, r7
 8000daa:	2200      	movs	r2, #0
 8000dac:	601a      	str	r2, [r3, #0]
 8000dae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000db0:	4b1d      	ldr	r3, [pc, #116]	; (8000e28 <MX_TIM2_Init+0x94>)
 8000db2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000db6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000db8:	4b1b      	ldr	r3, [pc, #108]	; (8000e28 <MX_TIM2_Init+0x94>)
 8000dba:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000dbe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dc0:	4b19      	ldr	r3, [pc, #100]	; (8000e28 <MX_TIM2_Init+0x94>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000dc6:	4b18      	ldr	r3, [pc, #96]	; (8000e28 <MX_TIM2_Init+0x94>)
 8000dc8:	2209      	movs	r2, #9
 8000dca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dcc:	4b16      	ldr	r3, [pc, #88]	; (8000e28 <MX_TIM2_Init+0x94>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dd2:	4b15      	ldr	r3, [pc, #84]	; (8000e28 <MX_TIM2_Init+0x94>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000dd8:	4813      	ldr	r0, [pc, #76]	; (8000e28 <MX_TIM2_Init+0x94>)
 8000dda:	f001 f9d7 	bl	800218c <HAL_TIM_Base_Init>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d001      	beq.n	8000de8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000de4:	f000 f890 	bl	8000f08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000de8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000dec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000dee:	f107 0308 	add.w	r3, r7, #8
 8000df2:	4619      	mov	r1, r3
 8000df4:	480c      	ldr	r0, [pc, #48]	; (8000e28 <MX_TIM2_Init+0x94>)
 8000df6:	f001 fb55 	bl	80024a4 <HAL_TIM_ConfigClockSource>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d001      	beq.n	8000e04 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000e00:	f000 f882 	bl	8000f08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e04:	2300      	movs	r3, #0
 8000e06:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e0c:	463b      	mov	r3, r7
 8000e0e:	4619      	mov	r1, r3
 8000e10:	4805      	ldr	r0, [pc, #20]	; (8000e28 <MX_TIM2_Init+0x94>)
 8000e12:	f001 fd2d 	bl	8002870 <HAL_TIMEx_MasterConfigSynchronization>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d001      	beq.n	8000e20 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000e1c:	f000 f874 	bl	8000f08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000e20:	bf00      	nop
 8000e22:	3718      	adds	r7, #24
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	200000c4 	.word	0x200000c4

08000e2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b086      	sub	sp, #24
 8000e30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e32:	f107 0308 	add.w	r3, r7, #8
 8000e36:	2200      	movs	r2, #0
 8000e38:	601a      	str	r2, [r3, #0]
 8000e3a:	605a      	str	r2, [r3, #4]
 8000e3c:	609a      	str	r2, [r3, #8]
 8000e3e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e40:	4b28      	ldr	r3, [pc, #160]	; (8000ee4 <MX_GPIO_Init+0xb8>)
 8000e42:	699b      	ldr	r3, [r3, #24]
 8000e44:	4a27      	ldr	r2, [pc, #156]	; (8000ee4 <MX_GPIO_Init+0xb8>)
 8000e46:	f043 0304 	orr.w	r3, r3, #4
 8000e4a:	6193      	str	r3, [r2, #24]
 8000e4c:	4b25      	ldr	r3, [pc, #148]	; (8000ee4 <MX_GPIO_Init+0xb8>)
 8000e4e:	699b      	ldr	r3, [r3, #24]
 8000e50:	f003 0304 	and.w	r3, r3, #4
 8000e54:	607b      	str	r3, [r7, #4]
 8000e56:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e58:	4b22      	ldr	r3, [pc, #136]	; (8000ee4 <MX_GPIO_Init+0xb8>)
 8000e5a:	699b      	ldr	r3, [r3, #24]
 8000e5c:	4a21      	ldr	r2, [pc, #132]	; (8000ee4 <MX_GPIO_Init+0xb8>)
 8000e5e:	f043 0308 	orr.w	r3, r3, #8
 8000e62:	6193      	str	r3, [r2, #24]
 8000e64:	4b1f      	ldr	r3, [pc, #124]	; (8000ee4 <MX_GPIO_Init+0xb8>)
 8000e66:	699b      	ldr	r3, [r3, #24]
 8000e68:	f003 0308 	and.w	r3, r3, #8
 8000e6c:	603b      	str	r3, [r7, #0]
 8000e6e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin
 8000e70:	2200      	movs	r2, #0
 8000e72:	21fc      	movs	r1, #252	; 0xfc
 8000e74:	481c      	ldr	r0, [pc, #112]	; (8000ee8 <MX_GPIO_Init+0xbc>)
 8000e76:	f000 fd7c 	bl	8001972 <HAL_GPIO_WritePin>
                          |LED5_Pin|LED6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|EN4_Pin
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8000e80:	481a      	ldr	r0, [pc, #104]	; (8000eec <MX_GPIO_Init+0xc0>)
 8000e82:	f000 fd76 	bl	8001972 <HAL_GPIO_WritePin>
                          |SEG3_Pin|SEG4_Pin|SEG5_Pin|SEG6_Pin
                          |EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED1_Pin LED2_Pin LED3_Pin LED4_Pin
                           LED5_Pin LED6_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin
 8000e86:	23fc      	movs	r3, #252	; 0xfc
 8000e88:	60bb      	str	r3, [r7, #8]
                          |LED5_Pin|LED6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e92:	2302      	movs	r3, #2
 8000e94:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e96:	f107 0308 	add.w	r3, r7, #8
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	4812      	ldr	r0, [pc, #72]	; (8000ee8 <MX_GPIO_Init+0xbc>)
 8000e9e:	f000 fbd7 	bl	8001650 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin EN4_Pin
                           SEG3_Pin SEG4_Pin SEG5_Pin SEG6_Pin
                           EN1_Pin EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|EN4_Pin
 8000ea2:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000ea6:	60bb      	str	r3, [r7, #8]
                          |SEG3_Pin|SEG4_Pin|SEG5_Pin|SEG6_Pin
                          |EN1_Pin|EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eac:	2300      	movs	r3, #0
 8000eae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb0:	2302      	movs	r3, #2
 8000eb2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eb4:	f107 0308 	add.w	r3, r7, #8
 8000eb8:	4619      	mov	r1, r3
 8000eba:	480c      	ldr	r0, [pc, #48]	; (8000eec <MX_GPIO_Init+0xc0>)
 8000ebc:	f000 fbc8 	bl	8001650 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin B2_Pin B3_Pin */
  GPIO_InitStruct.Pin = B1_Pin|B2_Pin|B3_Pin;
 8000ec0:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8000ec4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ece:	f107 0308 	add.w	r3, r7, #8
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	4804      	ldr	r0, [pc, #16]	; (8000ee8 <MX_GPIO_Init+0xbc>)
 8000ed6:	f000 fbbb 	bl	8001650 <HAL_GPIO_Init>

}
 8000eda:	bf00      	nop
 8000edc:	3718      	adds	r7, #24
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	40021000 	.word	0x40021000
 8000ee8:	40010800 	.word	0x40010800
 8000eec:	40010c00 	.word	0x40010c00

08000ef0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
	timerRun();
 8000ef8:	f000 f82c 	bl	8000f54 <timerRun>
	getKeyInput();
 8000efc:	f7ff fb9a 	bl	8000634 <getKeyInput>
}
 8000f00:	bf00      	nop
 8000f02:	3708      	adds	r7, #8
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}

08000f08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f0c:	b672      	cpsid	i
}
 8000f0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f10:	e7fe      	b.n	8000f10 <Error_Handler+0x8>
	...

08000f14 <setTimer>:

int timer_flag[4] = {0,0,0,0};
int timer_counter[4] = {0,0,0,0};


void setTimer(int index, int duration){
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	6039      	str	r1, [r7, #0]
	timer_flag[index] = 0;
 8000f1e:	4a0a      	ldr	r2, [pc, #40]	; (8000f48 <setTimer+0x34>)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	2100      	movs	r1, #0
 8000f24:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	timer_counter[index] = duration / 10;
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	4a08      	ldr	r2, [pc, #32]	; (8000f4c <setTimer+0x38>)
 8000f2c:	fb82 1203 	smull	r1, r2, r2, r3
 8000f30:	1092      	asrs	r2, r2, #2
 8000f32:	17db      	asrs	r3, r3, #31
 8000f34:	1ad2      	subs	r2, r2, r3
 8000f36:	4906      	ldr	r1, [pc, #24]	; (8000f50 <setTimer+0x3c>)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000f3e:	bf00      	nop
 8000f40:	370c      	adds	r7, #12
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bc80      	pop	{r7}
 8000f46:	4770      	bx	lr
 8000f48:	200000a4 	.word	0x200000a4
 8000f4c:	66666667 	.word	0x66666667
 8000f50:	200000b4 	.word	0x200000b4

08000f54 <timerRun>:


void timerRun(){
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
	for(int i = 0; i < NUMBER_TIMER; i++){
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	607b      	str	r3, [r7, #4]
 8000f5e:	e01c      	b.n	8000f9a <timerRun+0x46>
		if(timer_counter[i] > 0){
 8000f60:	4a12      	ldr	r2, [pc, #72]	; (8000fac <timerRun+0x58>)
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	dd13      	ble.n	8000f94 <timerRun+0x40>
			timer_counter[i]--;
 8000f6c:	4a0f      	ldr	r2, [pc, #60]	; (8000fac <timerRun+0x58>)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f74:	1e5a      	subs	r2, r3, #1
 8000f76:	490d      	ldr	r1, [pc, #52]	; (8000fac <timerRun+0x58>)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(timer_counter[i] <= 0){
 8000f7e:	4a0b      	ldr	r2, [pc, #44]	; (8000fac <timerRun+0x58>)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	dc04      	bgt.n	8000f94 <timerRun+0x40>
				timer_flag[i] = 1;
 8000f8a:	4a09      	ldr	r2, [pc, #36]	; (8000fb0 <timerRun+0x5c>)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	2101      	movs	r1, #1
 8000f90:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < NUMBER_TIMER; i++){
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	3301      	adds	r3, #1
 8000f98:	607b      	str	r3, [r7, #4]
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2b03      	cmp	r3, #3
 8000f9e:	dddf      	ble.n	8000f60 <timerRun+0xc>
			}
		}
	}
}
 8000fa0:	bf00      	nop
 8000fa2:	bf00      	nop
 8000fa4:	370c      	adds	r7, #12
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bc80      	pop	{r7}
 8000faa:	4770      	bx	lr
 8000fac:	200000b4 	.word	0x200000b4
 8000fb0:	200000a4 	.word	0x200000a4

08000fb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b085      	sub	sp, #20
 8000fb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000fba:	4b15      	ldr	r3, [pc, #84]	; (8001010 <HAL_MspInit+0x5c>)
 8000fbc:	699b      	ldr	r3, [r3, #24]
 8000fbe:	4a14      	ldr	r2, [pc, #80]	; (8001010 <HAL_MspInit+0x5c>)
 8000fc0:	f043 0301 	orr.w	r3, r3, #1
 8000fc4:	6193      	str	r3, [r2, #24]
 8000fc6:	4b12      	ldr	r3, [pc, #72]	; (8001010 <HAL_MspInit+0x5c>)
 8000fc8:	699b      	ldr	r3, [r3, #24]
 8000fca:	f003 0301 	and.w	r3, r3, #1
 8000fce:	60bb      	str	r3, [r7, #8]
 8000fd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fd2:	4b0f      	ldr	r3, [pc, #60]	; (8001010 <HAL_MspInit+0x5c>)
 8000fd4:	69db      	ldr	r3, [r3, #28]
 8000fd6:	4a0e      	ldr	r2, [pc, #56]	; (8001010 <HAL_MspInit+0x5c>)
 8000fd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fdc:	61d3      	str	r3, [r2, #28]
 8000fde:	4b0c      	ldr	r3, [pc, #48]	; (8001010 <HAL_MspInit+0x5c>)
 8000fe0:	69db      	ldr	r3, [r3, #28]
 8000fe2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fe6:	607b      	str	r3, [r7, #4]
 8000fe8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000fea:	4b0a      	ldr	r3, [pc, #40]	; (8001014 <HAL_MspInit+0x60>)
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	60fb      	str	r3, [r7, #12]
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000ff6:	60fb      	str	r3, [r7, #12]
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000ffe:	60fb      	str	r3, [r7, #12]
 8001000:	4a04      	ldr	r2, [pc, #16]	; (8001014 <HAL_MspInit+0x60>)
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001006:	bf00      	nop
 8001008:	3714      	adds	r7, #20
 800100a:	46bd      	mov	sp, r7
 800100c:	bc80      	pop	{r7}
 800100e:	4770      	bx	lr
 8001010:	40021000 	.word	0x40021000
 8001014:	40010000 	.word	0x40010000

08001018 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b084      	sub	sp, #16
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001028:	d113      	bne.n	8001052 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800102a:	4b0c      	ldr	r3, [pc, #48]	; (800105c <HAL_TIM_Base_MspInit+0x44>)
 800102c:	69db      	ldr	r3, [r3, #28]
 800102e:	4a0b      	ldr	r2, [pc, #44]	; (800105c <HAL_TIM_Base_MspInit+0x44>)
 8001030:	f043 0301 	orr.w	r3, r3, #1
 8001034:	61d3      	str	r3, [r2, #28]
 8001036:	4b09      	ldr	r3, [pc, #36]	; (800105c <HAL_TIM_Base_MspInit+0x44>)
 8001038:	69db      	ldr	r3, [r3, #28]
 800103a:	f003 0301 	and.w	r3, r3, #1
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001042:	2200      	movs	r2, #0
 8001044:	2100      	movs	r1, #0
 8001046:	201c      	movs	r0, #28
 8001048:	f000 facb 	bl	80015e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800104c:	201c      	movs	r0, #28
 800104e:	f000 fae4 	bl	800161a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001052:	bf00      	nop
 8001054:	3710      	adds	r7, #16
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	40021000 	.word	0x40021000

08001060 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001064:	e7fe      	b.n	8001064 <NMI_Handler+0x4>

08001066 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001066:	b480      	push	{r7}
 8001068:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800106a:	e7fe      	b.n	800106a <HardFault_Handler+0x4>

0800106c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001070:	e7fe      	b.n	8001070 <MemManage_Handler+0x4>

08001072 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001072:	b480      	push	{r7}
 8001074:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001076:	e7fe      	b.n	8001076 <BusFault_Handler+0x4>

08001078 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800107c:	e7fe      	b.n	800107c <UsageFault_Handler+0x4>

0800107e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800107e:	b480      	push	{r7}
 8001080:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001082:	bf00      	nop
 8001084:	46bd      	mov	sp, r7
 8001086:	bc80      	pop	{r7}
 8001088:	4770      	bx	lr

0800108a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800108a:	b480      	push	{r7}
 800108c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800108e:	bf00      	nop
 8001090:	46bd      	mov	sp, r7
 8001092:	bc80      	pop	{r7}
 8001094:	4770      	bx	lr

08001096 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001096:	b480      	push	{r7}
 8001098:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800109a:	bf00      	nop
 800109c:	46bd      	mov	sp, r7
 800109e:	bc80      	pop	{r7}
 80010a0:	4770      	bx	lr

080010a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010a2:	b580      	push	{r7, lr}
 80010a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010a6:	f000 f9a9 	bl	80013fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010aa:	bf00      	nop
 80010ac:	bd80      	pop	{r7, pc}
	...

080010b0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80010b4:	4802      	ldr	r0, [pc, #8]	; (80010c0 <TIM2_IRQHandler+0x10>)
 80010b6:	f001 f905 	bl	80022c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80010ba:	bf00      	nop
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	200000c4 	.word	0x200000c4

080010c4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010c8:	bf00      	nop
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bc80      	pop	{r7}
 80010ce:	4770      	bx	lr

080010d0 <setInit>:
 */

#include "traffic_light.h"
#include "main.h"

void setInit(){
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, RESET);
 80010d4:	2200      	movs	r2, #0
 80010d6:	2104      	movs	r1, #4
 80010d8:	480e      	ldr	r0, [pc, #56]	; (8001114 <setInit+0x44>)
 80010da:	f000 fc4a 	bl	8001972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, RESET);
 80010de:	2200      	movs	r2, #0
 80010e0:	2108      	movs	r1, #8
 80010e2:	480c      	ldr	r0, [pc, #48]	; (8001114 <setInit+0x44>)
 80010e4:	f000 fc45 	bl	8001972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, RESET);
 80010e8:	2200      	movs	r2, #0
 80010ea:	2110      	movs	r1, #16
 80010ec:	4809      	ldr	r0, [pc, #36]	; (8001114 <setInit+0x44>)
 80010ee:	f000 fc40 	bl	8001972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, RESET);
 80010f2:	2200      	movs	r2, #0
 80010f4:	2120      	movs	r1, #32
 80010f6:	4807      	ldr	r0, [pc, #28]	; (8001114 <setInit+0x44>)
 80010f8:	f000 fc3b 	bl	8001972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, RESET);
 80010fc:	2200      	movs	r2, #0
 80010fe:	2140      	movs	r1, #64	; 0x40
 8001100:	4804      	ldr	r0, [pc, #16]	; (8001114 <setInit+0x44>)
 8001102:	f000 fc36 	bl	8001972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, RESET);
 8001106:	2200      	movs	r2, #0
 8001108:	2180      	movs	r1, #128	; 0x80
 800110a:	4802      	ldr	r0, [pc, #8]	; (8001114 <setInit+0x44>)
 800110c:	f000 fc31 	bl	8001972 <HAL_GPIO_WritePin>
}
 8001110:	bf00      	nop
 8001112:	bd80      	pop	{r7, pc}
 8001114:	40010800 	.word	0x40010800

08001118 <setRed>:

void setRed(int index){
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOA, 0x4<<(index*3), SET);
 8001120:	687a      	ldr	r2, [r7, #4]
 8001122:	4613      	mov	r3, r2
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	4413      	add	r3, r2
 8001128:	2204      	movs	r2, #4
 800112a:	fa02 f303 	lsl.w	r3, r2, r3
 800112e:	b29b      	uxth	r3, r3
 8001130:	2201      	movs	r2, #1
 8001132:	4619      	mov	r1, r3
 8001134:	4811      	ldr	r0, [pc, #68]	; (800117c <setRed+0x64>)
 8001136:	f000 fc1c 	bl	8001972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, 0x4<<(index*3+1), RESET);
 800113a:	687a      	ldr	r2, [r7, #4]
 800113c:	4613      	mov	r3, r2
 800113e:	005b      	lsls	r3, r3, #1
 8001140:	4413      	add	r3, r2
 8001142:	3301      	adds	r3, #1
 8001144:	2204      	movs	r2, #4
 8001146:	fa02 f303 	lsl.w	r3, r2, r3
 800114a:	b29b      	uxth	r3, r3
 800114c:	2200      	movs	r2, #0
 800114e:	4619      	mov	r1, r3
 8001150:	480a      	ldr	r0, [pc, #40]	; (800117c <setRed+0x64>)
 8001152:	f000 fc0e 	bl	8001972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, 0x4<<(index*3+2), RESET);
 8001156:	687a      	ldr	r2, [r7, #4]
 8001158:	4613      	mov	r3, r2
 800115a:	005b      	lsls	r3, r3, #1
 800115c:	4413      	add	r3, r2
 800115e:	3302      	adds	r3, #2
 8001160:	2204      	movs	r2, #4
 8001162:	fa02 f303 	lsl.w	r3, r2, r3
 8001166:	b29b      	uxth	r3, r3
 8001168:	2200      	movs	r2, #0
 800116a:	4619      	mov	r1, r3
 800116c:	4803      	ldr	r0, [pc, #12]	; (800117c <setRed+0x64>)
 800116e:	f000 fc00 	bl	8001972 <HAL_GPIO_WritePin>
}
 8001172:	bf00      	nop
 8001174:	3708      	adds	r7, #8
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	40010800 	.word	0x40010800

08001180 <setGreen>:


void setGreen(int index){
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOA, 0x4<<(index*3), RESET);
 8001188:	687a      	ldr	r2, [r7, #4]
 800118a:	4613      	mov	r3, r2
 800118c:	005b      	lsls	r3, r3, #1
 800118e:	4413      	add	r3, r2
 8001190:	2204      	movs	r2, #4
 8001192:	fa02 f303 	lsl.w	r3, r2, r3
 8001196:	b29b      	uxth	r3, r3
 8001198:	2200      	movs	r2, #0
 800119a:	4619      	mov	r1, r3
 800119c:	4811      	ldr	r0, [pc, #68]	; (80011e4 <setGreen+0x64>)
 800119e:	f000 fbe8 	bl	8001972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, 0x4<<(index*3+1), RESET);
 80011a2:	687a      	ldr	r2, [r7, #4]
 80011a4:	4613      	mov	r3, r2
 80011a6:	005b      	lsls	r3, r3, #1
 80011a8:	4413      	add	r3, r2
 80011aa:	3301      	adds	r3, #1
 80011ac:	2204      	movs	r2, #4
 80011ae:	fa02 f303 	lsl.w	r3, r2, r3
 80011b2:	b29b      	uxth	r3, r3
 80011b4:	2200      	movs	r2, #0
 80011b6:	4619      	mov	r1, r3
 80011b8:	480a      	ldr	r0, [pc, #40]	; (80011e4 <setGreen+0x64>)
 80011ba:	f000 fbda 	bl	8001972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, 0x4<<(index*3+2), SET);
 80011be:	687a      	ldr	r2, [r7, #4]
 80011c0:	4613      	mov	r3, r2
 80011c2:	005b      	lsls	r3, r3, #1
 80011c4:	4413      	add	r3, r2
 80011c6:	3302      	adds	r3, #2
 80011c8:	2204      	movs	r2, #4
 80011ca:	fa02 f303 	lsl.w	r3, r2, r3
 80011ce:	b29b      	uxth	r3, r3
 80011d0:	2201      	movs	r2, #1
 80011d2:	4619      	mov	r1, r3
 80011d4:	4803      	ldr	r0, [pc, #12]	; (80011e4 <setGreen+0x64>)
 80011d6:	f000 fbcc 	bl	8001972 <HAL_GPIO_WritePin>
}
 80011da:	bf00      	nop
 80011dc:	3708      	adds	r7, #8
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	40010800 	.word	0x40010800

080011e8 <setYellow>:

void setYellow(int index){
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOA, 0x4<<(index*3), RESET);
 80011f0:	687a      	ldr	r2, [r7, #4]
 80011f2:	4613      	mov	r3, r2
 80011f4:	005b      	lsls	r3, r3, #1
 80011f6:	4413      	add	r3, r2
 80011f8:	2204      	movs	r2, #4
 80011fa:	fa02 f303 	lsl.w	r3, r2, r3
 80011fe:	b29b      	uxth	r3, r3
 8001200:	2200      	movs	r2, #0
 8001202:	4619      	mov	r1, r3
 8001204:	4811      	ldr	r0, [pc, #68]	; (800124c <setYellow+0x64>)
 8001206:	f000 fbb4 	bl	8001972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, 0x4<<(index*3+1), SET);
 800120a:	687a      	ldr	r2, [r7, #4]
 800120c:	4613      	mov	r3, r2
 800120e:	005b      	lsls	r3, r3, #1
 8001210:	4413      	add	r3, r2
 8001212:	3301      	adds	r3, #1
 8001214:	2204      	movs	r2, #4
 8001216:	fa02 f303 	lsl.w	r3, r2, r3
 800121a:	b29b      	uxth	r3, r3
 800121c:	2201      	movs	r2, #1
 800121e:	4619      	mov	r1, r3
 8001220:	480a      	ldr	r0, [pc, #40]	; (800124c <setYellow+0x64>)
 8001222:	f000 fba6 	bl	8001972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, 0x4<<(index*3+2), RESET);
 8001226:	687a      	ldr	r2, [r7, #4]
 8001228:	4613      	mov	r3, r2
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	4413      	add	r3, r2
 800122e:	3302      	adds	r3, #2
 8001230:	2204      	movs	r2, #4
 8001232:	fa02 f303 	lsl.w	r3, r2, r3
 8001236:	b29b      	uxth	r3, r3
 8001238:	2200      	movs	r2, #0
 800123a:	4619      	mov	r1, r3
 800123c:	4803      	ldr	r0, [pc, #12]	; (800124c <setYellow+0x64>)
 800123e:	f000 fb98 	bl	8001972 <HAL_GPIO_WritePin>
}
 8001242:	bf00      	nop
 8001244:	3708      	adds	r7, #8
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	40010800 	.word	0x40010800

08001250 <blinkRed>:


void blinkRed(){
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8001254:	2104      	movs	r1, #4
 8001256:	480e      	ldr	r0, [pc, #56]	; (8001290 <blinkRed+0x40>)
 8001258:	f000 fba3 	bl	80019a2 <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, RESET);
 800125c:	2200      	movs	r2, #0
 800125e:	2108      	movs	r1, #8
 8001260:	480b      	ldr	r0, [pc, #44]	; (8001290 <blinkRed+0x40>)
 8001262:	f000 fb86 	bl	8001972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, RESET);
 8001266:	2200      	movs	r2, #0
 8001268:	2110      	movs	r1, #16
 800126a:	4809      	ldr	r0, [pc, #36]	; (8001290 <blinkRed+0x40>)
 800126c:	f000 fb81 	bl	8001972 <HAL_GPIO_WritePin>
	HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 8001270:	2120      	movs	r1, #32
 8001272:	4807      	ldr	r0, [pc, #28]	; (8001290 <blinkRed+0x40>)
 8001274:	f000 fb95 	bl	80019a2 <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, RESET);
 8001278:	2200      	movs	r2, #0
 800127a:	2140      	movs	r1, #64	; 0x40
 800127c:	4804      	ldr	r0, [pc, #16]	; (8001290 <blinkRed+0x40>)
 800127e:	f000 fb78 	bl	8001972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, RESET);
 8001282:	2200      	movs	r2, #0
 8001284:	2180      	movs	r1, #128	; 0x80
 8001286:	4802      	ldr	r0, [pc, #8]	; (8001290 <blinkRed+0x40>)
 8001288:	f000 fb73 	bl	8001972 <HAL_GPIO_WritePin>
}
 800128c:	bf00      	nop
 800128e:	bd80      	pop	{r7, pc}
 8001290:	40010800 	.word	0x40010800

08001294 <blinkYellow>:

void blinkYellow(){
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, RESET);
 8001298:	2200      	movs	r2, #0
 800129a:	2104      	movs	r1, #4
 800129c:	480d      	ldr	r0, [pc, #52]	; (80012d4 <blinkYellow+0x40>)
 800129e:	f000 fb68 	bl	8001972 <HAL_GPIO_WritePin>
	HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 80012a2:	2108      	movs	r1, #8
 80012a4:	480b      	ldr	r0, [pc, #44]	; (80012d4 <blinkYellow+0x40>)
 80012a6:	f000 fb7c 	bl	80019a2 <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, RESET);
 80012aa:	2200      	movs	r2, #0
 80012ac:	2110      	movs	r1, #16
 80012ae:	4809      	ldr	r0, [pc, #36]	; (80012d4 <blinkYellow+0x40>)
 80012b0:	f000 fb5f 	bl	8001972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, RESET);
 80012b4:	2200      	movs	r2, #0
 80012b6:	2120      	movs	r1, #32
 80012b8:	4806      	ldr	r0, [pc, #24]	; (80012d4 <blinkYellow+0x40>)
 80012ba:	f000 fb5a 	bl	8001972 <HAL_GPIO_WritePin>
	HAL_GPIO_TogglePin(LED5_GPIO_Port, LED5_Pin);
 80012be:	2140      	movs	r1, #64	; 0x40
 80012c0:	4804      	ldr	r0, [pc, #16]	; (80012d4 <blinkYellow+0x40>)
 80012c2:	f000 fb6e 	bl	80019a2 <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, RESET);
 80012c6:	2200      	movs	r2, #0
 80012c8:	2180      	movs	r1, #128	; 0x80
 80012ca:	4802      	ldr	r0, [pc, #8]	; (80012d4 <blinkYellow+0x40>)
 80012cc:	f000 fb51 	bl	8001972 <HAL_GPIO_WritePin>
}
 80012d0:	bf00      	nop
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	40010800 	.word	0x40010800

080012d8 <blinkGreen>:

void blinkGreen(int index){
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, RESET);
 80012e0:	2200      	movs	r2, #0
 80012e2:	2104      	movs	r1, #4
 80012e4:	480e      	ldr	r0, [pc, #56]	; (8001320 <blinkGreen+0x48>)
 80012e6:	f000 fb44 	bl	8001972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, RESET);
 80012ea:	2200      	movs	r2, #0
 80012ec:	2108      	movs	r1, #8
 80012ee:	480c      	ldr	r0, [pc, #48]	; (8001320 <blinkGreen+0x48>)
 80012f0:	f000 fb3f 	bl	8001972 <HAL_GPIO_WritePin>
	HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 80012f4:	2110      	movs	r1, #16
 80012f6:	480a      	ldr	r0, [pc, #40]	; (8001320 <blinkGreen+0x48>)
 80012f8:	f000 fb53 	bl	80019a2 <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, RESET);
 80012fc:	2200      	movs	r2, #0
 80012fe:	2120      	movs	r1, #32
 8001300:	4807      	ldr	r0, [pc, #28]	; (8001320 <blinkGreen+0x48>)
 8001302:	f000 fb36 	bl	8001972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, RESET);
 8001306:	2200      	movs	r2, #0
 8001308:	2140      	movs	r1, #64	; 0x40
 800130a:	4805      	ldr	r0, [pc, #20]	; (8001320 <blinkGreen+0x48>)
 800130c:	f000 fb31 	bl	8001972 <HAL_GPIO_WritePin>
	HAL_GPIO_TogglePin(LED6_GPIO_Port, LED6_Pin);
 8001310:	2180      	movs	r1, #128	; 0x80
 8001312:	4803      	ldr	r0, [pc, #12]	; (8001320 <blinkGreen+0x48>)
 8001314:	f000 fb45 	bl	80019a2 <HAL_GPIO_TogglePin>
}
 8001318:	bf00      	nop
 800131a:	3708      	adds	r7, #8
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	40010800 	.word	0x40010800

08001324 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001324:	f7ff fece 	bl	80010c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001328:	480b      	ldr	r0, [pc, #44]	; (8001358 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800132a:	490c      	ldr	r1, [pc, #48]	; (800135c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800132c:	4a0c      	ldr	r2, [pc, #48]	; (8001360 <LoopFillZerobss+0x16>)
  movs r3, #0
 800132e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001330:	e002      	b.n	8001338 <LoopCopyDataInit>

08001332 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001332:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001334:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001336:	3304      	adds	r3, #4

08001338 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001338:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800133a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800133c:	d3f9      	bcc.n	8001332 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800133e:	4a09      	ldr	r2, [pc, #36]	; (8001364 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001340:	4c09      	ldr	r4, [pc, #36]	; (8001368 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001342:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001344:	e001      	b.n	800134a <LoopFillZerobss>

08001346 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001346:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001348:	3204      	adds	r2, #4

0800134a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800134a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800134c:	d3fb      	bcc.n	8001346 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800134e:	f001 faf9 	bl	8002944 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001352:	f7ff fcc3 	bl	8000cdc <main>
  bx lr
 8001356:	4770      	bx	lr
  ldr r0, =_sdata
 8001358:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800135c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001360:	080029e0 	.word	0x080029e0
  ldr r2, =_sbss
 8001364:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001368:	20000110 	.word	0x20000110

0800136c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800136c:	e7fe      	b.n	800136c <ADC1_2_IRQHandler>
	...

08001370 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001374:	4b08      	ldr	r3, [pc, #32]	; (8001398 <HAL_Init+0x28>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a07      	ldr	r2, [pc, #28]	; (8001398 <HAL_Init+0x28>)
 800137a:	f043 0310 	orr.w	r3, r3, #16
 800137e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001380:	2003      	movs	r0, #3
 8001382:	f000 f923 	bl	80015cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001386:	200f      	movs	r0, #15
 8001388:	f000 f808 	bl	800139c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800138c:	f7ff fe12 	bl	8000fb4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001390:	2300      	movs	r3, #0
}
 8001392:	4618      	mov	r0, r3
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	40022000 	.word	0x40022000

0800139c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013a4:	4b12      	ldr	r3, [pc, #72]	; (80013f0 <HAL_InitTick+0x54>)
 80013a6:	681a      	ldr	r2, [r3, #0]
 80013a8:	4b12      	ldr	r3, [pc, #72]	; (80013f4 <HAL_InitTick+0x58>)
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	4619      	mov	r1, r3
 80013ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80013b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80013ba:	4618      	mov	r0, r3
 80013bc:	f000 f93b 	bl	8001636 <HAL_SYSTICK_Config>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013c6:	2301      	movs	r3, #1
 80013c8:	e00e      	b.n	80013e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	2b0f      	cmp	r3, #15
 80013ce:	d80a      	bhi.n	80013e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013d0:	2200      	movs	r2, #0
 80013d2:	6879      	ldr	r1, [r7, #4]
 80013d4:	f04f 30ff 	mov.w	r0, #4294967295
 80013d8:	f000 f903 	bl	80015e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013dc:	4a06      	ldr	r2, [pc, #24]	; (80013f8 <HAL_InitTick+0x5c>)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013e2:	2300      	movs	r3, #0
 80013e4:	e000      	b.n	80013e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80013e6:	2301      	movs	r3, #1
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	3708      	adds	r7, #8
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	20000054 	.word	0x20000054
 80013f4:	2000005c 	.word	0x2000005c
 80013f8:	20000058 	.word	0x20000058

080013fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001400:	4b05      	ldr	r3, [pc, #20]	; (8001418 <HAL_IncTick+0x1c>)
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	461a      	mov	r2, r3
 8001406:	4b05      	ldr	r3, [pc, #20]	; (800141c <HAL_IncTick+0x20>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4413      	add	r3, r2
 800140c:	4a03      	ldr	r2, [pc, #12]	; (800141c <HAL_IncTick+0x20>)
 800140e:	6013      	str	r3, [r2, #0]
}
 8001410:	bf00      	nop
 8001412:	46bd      	mov	sp, r7
 8001414:	bc80      	pop	{r7}
 8001416:	4770      	bx	lr
 8001418:	2000005c 	.word	0x2000005c
 800141c:	2000010c 	.word	0x2000010c

08001420 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  return uwTick;
 8001424:	4b02      	ldr	r3, [pc, #8]	; (8001430 <HAL_GetTick+0x10>)
 8001426:	681b      	ldr	r3, [r3, #0]
}
 8001428:	4618      	mov	r0, r3
 800142a:	46bd      	mov	sp, r7
 800142c:	bc80      	pop	{r7}
 800142e:	4770      	bx	lr
 8001430:	2000010c 	.word	0x2000010c

08001434 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001434:	b480      	push	{r7}
 8001436:	b085      	sub	sp, #20
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	f003 0307 	and.w	r3, r3, #7
 8001442:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001444:	4b0c      	ldr	r3, [pc, #48]	; (8001478 <__NVIC_SetPriorityGrouping+0x44>)
 8001446:	68db      	ldr	r3, [r3, #12]
 8001448:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800144a:	68ba      	ldr	r2, [r7, #8]
 800144c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001450:	4013      	ands	r3, r2
 8001452:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800145c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001460:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001464:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001466:	4a04      	ldr	r2, [pc, #16]	; (8001478 <__NVIC_SetPriorityGrouping+0x44>)
 8001468:	68bb      	ldr	r3, [r7, #8]
 800146a:	60d3      	str	r3, [r2, #12]
}
 800146c:	bf00      	nop
 800146e:	3714      	adds	r7, #20
 8001470:	46bd      	mov	sp, r7
 8001472:	bc80      	pop	{r7}
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop
 8001478:	e000ed00 	.word	0xe000ed00

0800147c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001480:	4b04      	ldr	r3, [pc, #16]	; (8001494 <__NVIC_GetPriorityGrouping+0x18>)
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	0a1b      	lsrs	r3, r3, #8
 8001486:	f003 0307 	and.w	r3, r3, #7
}
 800148a:	4618      	mov	r0, r3
 800148c:	46bd      	mov	sp, r7
 800148e:	bc80      	pop	{r7}
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	e000ed00 	.word	0xe000ed00

08001498 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001498:	b480      	push	{r7}
 800149a:	b083      	sub	sp, #12
 800149c:	af00      	add	r7, sp, #0
 800149e:	4603      	mov	r3, r0
 80014a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	db0b      	blt.n	80014c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014aa:	79fb      	ldrb	r3, [r7, #7]
 80014ac:	f003 021f 	and.w	r2, r3, #31
 80014b0:	4906      	ldr	r1, [pc, #24]	; (80014cc <__NVIC_EnableIRQ+0x34>)
 80014b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014b6:	095b      	lsrs	r3, r3, #5
 80014b8:	2001      	movs	r0, #1
 80014ba:	fa00 f202 	lsl.w	r2, r0, r2
 80014be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80014c2:	bf00      	nop
 80014c4:	370c      	adds	r7, #12
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bc80      	pop	{r7}
 80014ca:	4770      	bx	lr
 80014cc:	e000e100 	.word	0xe000e100

080014d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b083      	sub	sp, #12
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	4603      	mov	r3, r0
 80014d8:	6039      	str	r1, [r7, #0]
 80014da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	db0a      	blt.n	80014fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	b2da      	uxtb	r2, r3
 80014e8:	490c      	ldr	r1, [pc, #48]	; (800151c <__NVIC_SetPriority+0x4c>)
 80014ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ee:	0112      	lsls	r2, r2, #4
 80014f0:	b2d2      	uxtb	r2, r2
 80014f2:	440b      	add	r3, r1
 80014f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014f8:	e00a      	b.n	8001510 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	b2da      	uxtb	r2, r3
 80014fe:	4908      	ldr	r1, [pc, #32]	; (8001520 <__NVIC_SetPriority+0x50>)
 8001500:	79fb      	ldrb	r3, [r7, #7]
 8001502:	f003 030f 	and.w	r3, r3, #15
 8001506:	3b04      	subs	r3, #4
 8001508:	0112      	lsls	r2, r2, #4
 800150a:	b2d2      	uxtb	r2, r2
 800150c:	440b      	add	r3, r1
 800150e:	761a      	strb	r2, [r3, #24]
}
 8001510:	bf00      	nop
 8001512:	370c      	adds	r7, #12
 8001514:	46bd      	mov	sp, r7
 8001516:	bc80      	pop	{r7}
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	e000e100 	.word	0xe000e100
 8001520:	e000ed00 	.word	0xe000ed00

08001524 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001524:	b480      	push	{r7}
 8001526:	b089      	sub	sp, #36	; 0x24
 8001528:	af00      	add	r7, sp, #0
 800152a:	60f8      	str	r0, [r7, #12]
 800152c:	60b9      	str	r1, [r7, #8]
 800152e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	f003 0307 	and.w	r3, r3, #7
 8001536:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001538:	69fb      	ldr	r3, [r7, #28]
 800153a:	f1c3 0307 	rsb	r3, r3, #7
 800153e:	2b04      	cmp	r3, #4
 8001540:	bf28      	it	cs
 8001542:	2304      	movcs	r3, #4
 8001544:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001546:	69fb      	ldr	r3, [r7, #28]
 8001548:	3304      	adds	r3, #4
 800154a:	2b06      	cmp	r3, #6
 800154c:	d902      	bls.n	8001554 <NVIC_EncodePriority+0x30>
 800154e:	69fb      	ldr	r3, [r7, #28]
 8001550:	3b03      	subs	r3, #3
 8001552:	e000      	b.n	8001556 <NVIC_EncodePriority+0x32>
 8001554:	2300      	movs	r3, #0
 8001556:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001558:	f04f 32ff 	mov.w	r2, #4294967295
 800155c:	69bb      	ldr	r3, [r7, #24]
 800155e:	fa02 f303 	lsl.w	r3, r2, r3
 8001562:	43da      	mvns	r2, r3
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	401a      	ands	r2, r3
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800156c:	f04f 31ff 	mov.w	r1, #4294967295
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	fa01 f303 	lsl.w	r3, r1, r3
 8001576:	43d9      	mvns	r1, r3
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800157c:	4313      	orrs	r3, r2
         );
}
 800157e:	4618      	mov	r0, r3
 8001580:	3724      	adds	r7, #36	; 0x24
 8001582:	46bd      	mov	sp, r7
 8001584:	bc80      	pop	{r7}
 8001586:	4770      	bx	lr

08001588 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	3b01      	subs	r3, #1
 8001594:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001598:	d301      	bcc.n	800159e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800159a:	2301      	movs	r3, #1
 800159c:	e00f      	b.n	80015be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800159e:	4a0a      	ldr	r2, [pc, #40]	; (80015c8 <SysTick_Config+0x40>)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	3b01      	subs	r3, #1
 80015a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015a6:	210f      	movs	r1, #15
 80015a8:	f04f 30ff 	mov.w	r0, #4294967295
 80015ac:	f7ff ff90 	bl	80014d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015b0:	4b05      	ldr	r3, [pc, #20]	; (80015c8 <SysTick_Config+0x40>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015b6:	4b04      	ldr	r3, [pc, #16]	; (80015c8 <SysTick_Config+0x40>)
 80015b8:	2207      	movs	r2, #7
 80015ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015bc:	2300      	movs	r3, #0
}
 80015be:	4618      	mov	r0, r3
 80015c0:	3708      	adds	r7, #8
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	e000e010 	.word	0xe000e010

080015cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015d4:	6878      	ldr	r0, [r7, #4]
 80015d6:	f7ff ff2d 	bl	8001434 <__NVIC_SetPriorityGrouping>
}
 80015da:	bf00      	nop
 80015dc:	3708      	adds	r7, #8
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}

080015e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015e2:	b580      	push	{r7, lr}
 80015e4:	b086      	sub	sp, #24
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	4603      	mov	r3, r0
 80015ea:	60b9      	str	r1, [r7, #8]
 80015ec:	607a      	str	r2, [r7, #4]
 80015ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015f0:	2300      	movs	r3, #0
 80015f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015f4:	f7ff ff42 	bl	800147c <__NVIC_GetPriorityGrouping>
 80015f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015fa:	687a      	ldr	r2, [r7, #4]
 80015fc:	68b9      	ldr	r1, [r7, #8]
 80015fe:	6978      	ldr	r0, [r7, #20]
 8001600:	f7ff ff90 	bl	8001524 <NVIC_EncodePriority>
 8001604:	4602      	mov	r2, r0
 8001606:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800160a:	4611      	mov	r1, r2
 800160c:	4618      	mov	r0, r3
 800160e:	f7ff ff5f 	bl	80014d0 <__NVIC_SetPriority>
}
 8001612:	bf00      	nop
 8001614:	3718      	adds	r7, #24
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}

0800161a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800161a:	b580      	push	{r7, lr}
 800161c:	b082      	sub	sp, #8
 800161e:	af00      	add	r7, sp, #0
 8001620:	4603      	mov	r3, r0
 8001622:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001624:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001628:	4618      	mov	r0, r3
 800162a:	f7ff ff35 	bl	8001498 <__NVIC_EnableIRQ>
}
 800162e:	bf00      	nop
 8001630:	3708      	adds	r7, #8
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}

08001636 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001636:	b580      	push	{r7, lr}
 8001638:	b082      	sub	sp, #8
 800163a:	af00      	add	r7, sp, #0
 800163c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800163e:	6878      	ldr	r0, [r7, #4]
 8001640:	f7ff ffa2 	bl	8001588 <SysTick_Config>
 8001644:	4603      	mov	r3, r0
}
 8001646:	4618      	mov	r0, r3
 8001648:	3708      	adds	r7, #8
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
	...

08001650 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001650:	b480      	push	{r7}
 8001652:	b08b      	sub	sp, #44	; 0x2c
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800165a:	2300      	movs	r3, #0
 800165c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800165e:	2300      	movs	r3, #0
 8001660:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001662:	e148      	b.n	80018f6 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001664:	2201      	movs	r2, #1
 8001666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001668:	fa02 f303 	lsl.w	r3, r2, r3
 800166c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	69fa      	ldr	r2, [r7, #28]
 8001674:	4013      	ands	r3, r2
 8001676:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001678:	69ba      	ldr	r2, [r7, #24]
 800167a:	69fb      	ldr	r3, [r7, #28]
 800167c:	429a      	cmp	r2, r3
 800167e:	f040 8137 	bne.w	80018f0 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	4aa3      	ldr	r2, [pc, #652]	; (8001914 <HAL_GPIO_Init+0x2c4>)
 8001688:	4293      	cmp	r3, r2
 800168a:	d05e      	beq.n	800174a <HAL_GPIO_Init+0xfa>
 800168c:	4aa1      	ldr	r2, [pc, #644]	; (8001914 <HAL_GPIO_Init+0x2c4>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d875      	bhi.n	800177e <HAL_GPIO_Init+0x12e>
 8001692:	4aa1      	ldr	r2, [pc, #644]	; (8001918 <HAL_GPIO_Init+0x2c8>)
 8001694:	4293      	cmp	r3, r2
 8001696:	d058      	beq.n	800174a <HAL_GPIO_Init+0xfa>
 8001698:	4a9f      	ldr	r2, [pc, #636]	; (8001918 <HAL_GPIO_Init+0x2c8>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d86f      	bhi.n	800177e <HAL_GPIO_Init+0x12e>
 800169e:	4a9f      	ldr	r2, [pc, #636]	; (800191c <HAL_GPIO_Init+0x2cc>)
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d052      	beq.n	800174a <HAL_GPIO_Init+0xfa>
 80016a4:	4a9d      	ldr	r2, [pc, #628]	; (800191c <HAL_GPIO_Init+0x2cc>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d869      	bhi.n	800177e <HAL_GPIO_Init+0x12e>
 80016aa:	4a9d      	ldr	r2, [pc, #628]	; (8001920 <HAL_GPIO_Init+0x2d0>)
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d04c      	beq.n	800174a <HAL_GPIO_Init+0xfa>
 80016b0:	4a9b      	ldr	r2, [pc, #620]	; (8001920 <HAL_GPIO_Init+0x2d0>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d863      	bhi.n	800177e <HAL_GPIO_Init+0x12e>
 80016b6:	4a9b      	ldr	r2, [pc, #620]	; (8001924 <HAL_GPIO_Init+0x2d4>)
 80016b8:	4293      	cmp	r3, r2
 80016ba:	d046      	beq.n	800174a <HAL_GPIO_Init+0xfa>
 80016bc:	4a99      	ldr	r2, [pc, #612]	; (8001924 <HAL_GPIO_Init+0x2d4>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d85d      	bhi.n	800177e <HAL_GPIO_Init+0x12e>
 80016c2:	2b12      	cmp	r3, #18
 80016c4:	d82a      	bhi.n	800171c <HAL_GPIO_Init+0xcc>
 80016c6:	2b12      	cmp	r3, #18
 80016c8:	d859      	bhi.n	800177e <HAL_GPIO_Init+0x12e>
 80016ca:	a201      	add	r2, pc, #4	; (adr r2, 80016d0 <HAL_GPIO_Init+0x80>)
 80016cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016d0:	0800174b 	.word	0x0800174b
 80016d4:	08001725 	.word	0x08001725
 80016d8:	08001737 	.word	0x08001737
 80016dc:	08001779 	.word	0x08001779
 80016e0:	0800177f 	.word	0x0800177f
 80016e4:	0800177f 	.word	0x0800177f
 80016e8:	0800177f 	.word	0x0800177f
 80016ec:	0800177f 	.word	0x0800177f
 80016f0:	0800177f 	.word	0x0800177f
 80016f4:	0800177f 	.word	0x0800177f
 80016f8:	0800177f 	.word	0x0800177f
 80016fc:	0800177f 	.word	0x0800177f
 8001700:	0800177f 	.word	0x0800177f
 8001704:	0800177f 	.word	0x0800177f
 8001708:	0800177f 	.word	0x0800177f
 800170c:	0800177f 	.word	0x0800177f
 8001710:	0800177f 	.word	0x0800177f
 8001714:	0800172d 	.word	0x0800172d
 8001718:	08001741 	.word	0x08001741
 800171c:	4a82      	ldr	r2, [pc, #520]	; (8001928 <HAL_GPIO_Init+0x2d8>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d013      	beq.n	800174a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001722:	e02c      	b.n	800177e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	68db      	ldr	r3, [r3, #12]
 8001728:	623b      	str	r3, [r7, #32]
          break;
 800172a:	e029      	b.n	8001780 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	68db      	ldr	r3, [r3, #12]
 8001730:	3304      	adds	r3, #4
 8001732:	623b      	str	r3, [r7, #32]
          break;
 8001734:	e024      	b.n	8001780 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	68db      	ldr	r3, [r3, #12]
 800173a:	3308      	adds	r3, #8
 800173c:	623b      	str	r3, [r7, #32]
          break;
 800173e:	e01f      	b.n	8001780 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	68db      	ldr	r3, [r3, #12]
 8001744:	330c      	adds	r3, #12
 8001746:	623b      	str	r3, [r7, #32]
          break;
 8001748:	e01a      	b.n	8001780 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	689b      	ldr	r3, [r3, #8]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d102      	bne.n	8001758 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001752:	2304      	movs	r3, #4
 8001754:	623b      	str	r3, [r7, #32]
          break;
 8001756:	e013      	b.n	8001780 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	689b      	ldr	r3, [r3, #8]
 800175c:	2b01      	cmp	r3, #1
 800175e:	d105      	bne.n	800176c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001760:	2308      	movs	r3, #8
 8001762:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	69fa      	ldr	r2, [r7, #28]
 8001768:	611a      	str	r2, [r3, #16]
          break;
 800176a:	e009      	b.n	8001780 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800176c:	2308      	movs	r3, #8
 800176e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	69fa      	ldr	r2, [r7, #28]
 8001774:	615a      	str	r2, [r3, #20]
          break;
 8001776:	e003      	b.n	8001780 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001778:	2300      	movs	r3, #0
 800177a:	623b      	str	r3, [r7, #32]
          break;
 800177c:	e000      	b.n	8001780 <HAL_GPIO_Init+0x130>
          break;
 800177e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001780:	69bb      	ldr	r3, [r7, #24]
 8001782:	2bff      	cmp	r3, #255	; 0xff
 8001784:	d801      	bhi.n	800178a <HAL_GPIO_Init+0x13a>
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	e001      	b.n	800178e <HAL_GPIO_Init+0x13e>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	3304      	adds	r3, #4
 800178e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001790:	69bb      	ldr	r3, [r7, #24]
 8001792:	2bff      	cmp	r3, #255	; 0xff
 8001794:	d802      	bhi.n	800179c <HAL_GPIO_Init+0x14c>
 8001796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001798:	009b      	lsls	r3, r3, #2
 800179a:	e002      	b.n	80017a2 <HAL_GPIO_Init+0x152>
 800179c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800179e:	3b08      	subs	r3, #8
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	210f      	movs	r1, #15
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	fa01 f303 	lsl.w	r3, r1, r3
 80017b0:	43db      	mvns	r3, r3
 80017b2:	401a      	ands	r2, r3
 80017b4:	6a39      	ldr	r1, [r7, #32]
 80017b6:	693b      	ldr	r3, [r7, #16]
 80017b8:	fa01 f303 	lsl.w	r3, r1, r3
 80017bc:	431a      	orrs	r2, r3
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	f000 8090 	beq.w	80018f0 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80017d0:	4b56      	ldr	r3, [pc, #344]	; (800192c <HAL_GPIO_Init+0x2dc>)
 80017d2:	699b      	ldr	r3, [r3, #24]
 80017d4:	4a55      	ldr	r2, [pc, #340]	; (800192c <HAL_GPIO_Init+0x2dc>)
 80017d6:	f043 0301 	orr.w	r3, r3, #1
 80017da:	6193      	str	r3, [r2, #24]
 80017dc:	4b53      	ldr	r3, [pc, #332]	; (800192c <HAL_GPIO_Init+0x2dc>)
 80017de:	699b      	ldr	r3, [r3, #24]
 80017e0:	f003 0301 	and.w	r3, r3, #1
 80017e4:	60bb      	str	r3, [r7, #8]
 80017e6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80017e8:	4a51      	ldr	r2, [pc, #324]	; (8001930 <HAL_GPIO_Init+0x2e0>)
 80017ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ec:	089b      	lsrs	r3, r3, #2
 80017ee:	3302      	adds	r3, #2
 80017f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017f4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80017f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017f8:	f003 0303 	and.w	r3, r3, #3
 80017fc:	009b      	lsls	r3, r3, #2
 80017fe:	220f      	movs	r2, #15
 8001800:	fa02 f303 	lsl.w	r3, r2, r3
 8001804:	43db      	mvns	r3, r3
 8001806:	68fa      	ldr	r2, [r7, #12]
 8001808:	4013      	ands	r3, r2
 800180a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	4a49      	ldr	r2, [pc, #292]	; (8001934 <HAL_GPIO_Init+0x2e4>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d00d      	beq.n	8001830 <HAL_GPIO_Init+0x1e0>
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	4a48      	ldr	r2, [pc, #288]	; (8001938 <HAL_GPIO_Init+0x2e8>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d007      	beq.n	800182c <HAL_GPIO_Init+0x1dc>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	4a47      	ldr	r2, [pc, #284]	; (800193c <HAL_GPIO_Init+0x2ec>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d101      	bne.n	8001828 <HAL_GPIO_Init+0x1d8>
 8001824:	2302      	movs	r3, #2
 8001826:	e004      	b.n	8001832 <HAL_GPIO_Init+0x1e2>
 8001828:	2303      	movs	r3, #3
 800182a:	e002      	b.n	8001832 <HAL_GPIO_Init+0x1e2>
 800182c:	2301      	movs	r3, #1
 800182e:	e000      	b.n	8001832 <HAL_GPIO_Init+0x1e2>
 8001830:	2300      	movs	r3, #0
 8001832:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001834:	f002 0203 	and.w	r2, r2, #3
 8001838:	0092      	lsls	r2, r2, #2
 800183a:	4093      	lsls	r3, r2
 800183c:	68fa      	ldr	r2, [r7, #12]
 800183e:	4313      	orrs	r3, r2
 8001840:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001842:	493b      	ldr	r1, [pc, #236]	; (8001930 <HAL_GPIO_Init+0x2e0>)
 8001844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001846:	089b      	lsrs	r3, r3, #2
 8001848:	3302      	adds	r3, #2
 800184a:	68fa      	ldr	r2, [r7, #12]
 800184c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001858:	2b00      	cmp	r3, #0
 800185a:	d006      	beq.n	800186a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800185c:	4b38      	ldr	r3, [pc, #224]	; (8001940 <HAL_GPIO_Init+0x2f0>)
 800185e:	689a      	ldr	r2, [r3, #8]
 8001860:	4937      	ldr	r1, [pc, #220]	; (8001940 <HAL_GPIO_Init+0x2f0>)
 8001862:	69bb      	ldr	r3, [r7, #24]
 8001864:	4313      	orrs	r3, r2
 8001866:	608b      	str	r3, [r1, #8]
 8001868:	e006      	b.n	8001878 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800186a:	4b35      	ldr	r3, [pc, #212]	; (8001940 <HAL_GPIO_Init+0x2f0>)
 800186c:	689a      	ldr	r2, [r3, #8]
 800186e:	69bb      	ldr	r3, [r7, #24]
 8001870:	43db      	mvns	r3, r3
 8001872:	4933      	ldr	r1, [pc, #204]	; (8001940 <HAL_GPIO_Init+0x2f0>)
 8001874:	4013      	ands	r3, r2
 8001876:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001880:	2b00      	cmp	r3, #0
 8001882:	d006      	beq.n	8001892 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001884:	4b2e      	ldr	r3, [pc, #184]	; (8001940 <HAL_GPIO_Init+0x2f0>)
 8001886:	68da      	ldr	r2, [r3, #12]
 8001888:	492d      	ldr	r1, [pc, #180]	; (8001940 <HAL_GPIO_Init+0x2f0>)
 800188a:	69bb      	ldr	r3, [r7, #24]
 800188c:	4313      	orrs	r3, r2
 800188e:	60cb      	str	r3, [r1, #12]
 8001890:	e006      	b.n	80018a0 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001892:	4b2b      	ldr	r3, [pc, #172]	; (8001940 <HAL_GPIO_Init+0x2f0>)
 8001894:	68da      	ldr	r2, [r3, #12]
 8001896:	69bb      	ldr	r3, [r7, #24]
 8001898:	43db      	mvns	r3, r3
 800189a:	4929      	ldr	r1, [pc, #164]	; (8001940 <HAL_GPIO_Init+0x2f0>)
 800189c:	4013      	ands	r3, r2
 800189e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d006      	beq.n	80018ba <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80018ac:	4b24      	ldr	r3, [pc, #144]	; (8001940 <HAL_GPIO_Init+0x2f0>)
 80018ae:	685a      	ldr	r2, [r3, #4]
 80018b0:	4923      	ldr	r1, [pc, #140]	; (8001940 <HAL_GPIO_Init+0x2f0>)
 80018b2:	69bb      	ldr	r3, [r7, #24]
 80018b4:	4313      	orrs	r3, r2
 80018b6:	604b      	str	r3, [r1, #4]
 80018b8:	e006      	b.n	80018c8 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80018ba:	4b21      	ldr	r3, [pc, #132]	; (8001940 <HAL_GPIO_Init+0x2f0>)
 80018bc:	685a      	ldr	r2, [r3, #4]
 80018be:	69bb      	ldr	r3, [r7, #24]
 80018c0:	43db      	mvns	r3, r3
 80018c2:	491f      	ldr	r1, [pc, #124]	; (8001940 <HAL_GPIO_Init+0x2f0>)
 80018c4:	4013      	ands	r3, r2
 80018c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d006      	beq.n	80018e2 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80018d4:	4b1a      	ldr	r3, [pc, #104]	; (8001940 <HAL_GPIO_Init+0x2f0>)
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	4919      	ldr	r1, [pc, #100]	; (8001940 <HAL_GPIO_Init+0x2f0>)
 80018da:	69bb      	ldr	r3, [r7, #24]
 80018dc:	4313      	orrs	r3, r2
 80018de:	600b      	str	r3, [r1, #0]
 80018e0:	e006      	b.n	80018f0 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80018e2:	4b17      	ldr	r3, [pc, #92]	; (8001940 <HAL_GPIO_Init+0x2f0>)
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	69bb      	ldr	r3, [r7, #24]
 80018e8:	43db      	mvns	r3, r3
 80018ea:	4915      	ldr	r1, [pc, #84]	; (8001940 <HAL_GPIO_Init+0x2f0>)
 80018ec:	4013      	ands	r3, r2
 80018ee:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80018f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018f2:	3301      	adds	r3, #1
 80018f4:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018fc:	fa22 f303 	lsr.w	r3, r2, r3
 8001900:	2b00      	cmp	r3, #0
 8001902:	f47f aeaf 	bne.w	8001664 <HAL_GPIO_Init+0x14>
  }
}
 8001906:	bf00      	nop
 8001908:	bf00      	nop
 800190a:	372c      	adds	r7, #44	; 0x2c
 800190c:	46bd      	mov	sp, r7
 800190e:	bc80      	pop	{r7}
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop
 8001914:	10320000 	.word	0x10320000
 8001918:	10310000 	.word	0x10310000
 800191c:	10220000 	.word	0x10220000
 8001920:	10210000 	.word	0x10210000
 8001924:	10120000 	.word	0x10120000
 8001928:	10110000 	.word	0x10110000
 800192c:	40021000 	.word	0x40021000
 8001930:	40010000 	.word	0x40010000
 8001934:	40010800 	.word	0x40010800
 8001938:	40010c00 	.word	0x40010c00
 800193c:	40011000 	.word	0x40011000
 8001940:	40010400 	.word	0x40010400

08001944 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001944:	b480      	push	{r7}
 8001946:	b085      	sub	sp, #20
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 800194c:	460b      	mov	r3, r1
 800194e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	689a      	ldr	r2, [r3, #8]
 8001954:	887b      	ldrh	r3, [r7, #2]
 8001956:	4013      	ands	r3, r2
 8001958:	2b00      	cmp	r3, #0
 800195a:	d002      	beq.n	8001962 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800195c:	2301      	movs	r3, #1
 800195e:	73fb      	strb	r3, [r7, #15]
 8001960:	e001      	b.n	8001966 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001962:	2300      	movs	r3, #0
 8001964:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001966:	7bfb      	ldrb	r3, [r7, #15]
}
 8001968:	4618      	mov	r0, r3
 800196a:	3714      	adds	r7, #20
 800196c:	46bd      	mov	sp, r7
 800196e:	bc80      	pop	{r7}
 8001970:	4770      	bx	lr

08001972 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001972:	b480      	push	{r7}
 8001974:	b083      	sub	sp, #12
 8001976:	af00      	add	r7, sp, #0
 8001978:	6078      	str	r0, [r7, #4]
 800197a:	460b      	mov	r3, r1
 800197c:	807b      	strh	r3, [r7, #2]
 800197e:	4613      	mov	r3, r2
 8001980:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001982:	787b      	ldrb	r3, [r7, #1]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d003      	beq.n	8001990 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001988:	887a      	ldrh	r2, [r7, #2]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800198e:	e003      	b.n	8001998 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001990:	887b      	ldrh	r3, [r7, #2]
 8001992:	041a      	lsls	r2, r3, #16
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	611a      	str	r2, [r3, #16]
}
 8001998:	bf00      	nop
 800199a:	370c      	adds	r7, #12
 800199c:	46bd      	mov	sp, r7
 800199e:	bc80      	pop	{r7}
 80019a0:	4770      	bx	lr

080019a2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80019a2:	b480      	push	{r7}
 80019a4:	b085      	sub	sp, #20
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	6078      	str	r0, [r7, #4]
 80019aa:	460b      	mov	r3, r1
 80019ac:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	68db      	ldr	r3, [r3, #12]
 80019b2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80019b4:	887a      	ldrh	r2, [r7, #2]
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	4013      	ands	r3, r2
 80019ba:	041a      	lsls	r2, r3, #16
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	43d9      	mvns	r1, r3
 80019c0:	887b      	ldrh	r3, [r7, #2]
 80019c2:	400b      	ands	r3, r1
 80019c4:	431a      	orrs	r2, r3
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	611a      	str	r2, [r3, #16]
}
 80019ca:	bf00      	nop
 80019cc:	3714      	adds	r7, #20
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bc80      	pop	{r7}
 80019d2:	4770      	bx	lr

080019d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b086      	sub	sp, #24
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d101      	bne.n	80019e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019e2:	2301      	movs	r3, #1
 80019e4:	e26c      	b.n	8001ec0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 0301 	and.w	r3, r3, #1
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	f000 8087 	beq.w	8001b02 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80019f4:	4b92      	ldr	r3, [pc, #584]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	f003 030c 	and.w	r3, r3, #12
 80019fc:	2b04      	cmp	r3, #4
 80019fe:	d00c      	beq.n	8001a1a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a00:	4b8f      	ldr	r3, [pc, #572]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	f003 030c 	and.w	r3, r3, #12
 8001a08:	2b08      	cmp	r3, #8
 8001a0a:	d112      	bne.n	8001a32 <HAL_RCC_OscConfig+0x5e>
 8001a0c:	4b8c      	ldr	r3, [pc, #560]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a18:	d10b      	bne.n	8001a32 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a1a:	4b89      	ldr	r3, [pc, #548]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d06c      	beq.n	8001b00 <HAL_RCC_OscConfig+0x12c>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d168      	bne.n	8001b00 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e246      	b.n	8001ec0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a3a:	d106      	bne.n	8001a4a <HAL_RCC_OscConfig+0x76>
 8001a3c:	4b80      	ldr	r3, [pc, #512]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a7f      	ldr	r2, [pc, #508]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 8001a42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a46:	6013      	str	r3, [r2, #0]
 8001a48:	e02e      	b.n	8001aa8 <HAL_RCC_OscConfig+0xd4>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d10c      	bne.n	8001a6c <HAL_RCC_OscConfig+0x98>
 8001a52:	4b7b      	ldr	r3, [pc, #492]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a7a      	ldr	r2, [pc, #488]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 8001a58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a5c:	6013      	str	r3, [r2, #0]
 8001a5e:	4b78      	ldr	r3, [pc, #480]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4a77      	ldr	r2, [pc, #476]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 8001a64:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a68:	6013      	str	r3, [r2, #0]
 8001a6a:	e01d      	b.n	8001aa8 <HAL_RCC_OscConfig+0xd4>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a74:	d10c      	bne.n	8001a90 <HAL_RCC_OscConfig+0xbc>
 8001a76:	4b72      	ldr	r3, [pc, #456]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a71      	ldr	r2, [pc, #452]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 8001a7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a80:	6013      	str	r3, [r2, #0]
 8001a82:	4b6f      	ldr	r3, [pc, #444]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4a6e      	ldr	r2, [pc, #440]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 8001a88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a8c:	6013      	str	r3, [r2, #0]
 8001a8e:	e00b      	b.n	8001aa8 <HAL_RCC_OscConfig+0xd4>
 8001a90:	4b6b      	ldr	r3, [pc, #428]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a6a      	ldr	r2, [pc, #424]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 8001a96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a9a:	6013      	str	r3, [r2, #0]
 8001a9c:	4b68      	ldr	r3, [pc, #416]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a67      	ldr	r2, [pc, #412]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 8001aa2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001aa6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d013      	beq.n	8001ad8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ab0:	f7ff fcb6 	bl	8001420 <HAL_GetTick>
 8001ab4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ab6:	e008      	b.n	8001aca <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ab8:	f7ff fcb2 	bl	8001420 <HAL_GetTick>
 8001abc:	4602      	mov	r2, r0
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	1ad3      	subs	r3, r2, r3
 8001ac2:	2b64      	cmp	r3, #100	; 0x64
 8001ac4:	d901      	bls.n	8001aca <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	e1fa      	b.n	8001ec0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aca:	4b5d      	ldr	r3, [pc, #372]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d0f0      	beq.n	8001ab8 <HAL_RCC_OscConfig+0xe4>
 8001ad6:	e014      	b.n	8001b02 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ad8:	f7ff fca2 	bl	8001420 <HAL_GetTick>
 8001adc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ade:	e008      	b.n	8001af2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ae0:	f7ff fc9e 	bl	8001420 <HAL_GetTick>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	693b      	ldr	r3, [r7, #16]
 8001ae8:	1ad3      	subs	r3, r2, r3
 8001aea:	2b64      	cmp	r3, #100	; 0x64
 8001aec:	d901      	bls.n	8001af2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001aee:	2303      	movs	r3, #3
 8001af0:	e1e6      	b.n	8001ec0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001af2:	4b53      	ldr	r3, [pc, #332]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d1f0      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x10c>
 8001afe:	e000      	b.n	8001b02 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 0302 	and.w	r3, r3, #2
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d063      	beq.n	8001bd6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b0e:	4b4c      	ldr	r3, [pc, #304]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	f003 030c 	and.w	r3, r3, #12
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d00b      	beq.n	8001b32 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001b1a:	4b49      	ldr	r3, [pc, #292]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	f003 030c 	and.w	r3, r3, #12
 8001b22:	2b08      	cmp	r3, #8
 8001b24:	d11c      	bne.n	8001b60 <HAL_RCC_OscConfig+0x18c>
 8001b26:	4b46      	ldr	r3, [pc, #280]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d116      	bne.n	8001b60 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b32:	4b43      	ldr	r3, [pc, #268]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f003 0302 	and.w	r3, r3, #2
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d005      	beq.n	8001b4a <HAL_RCC_OscConfig+0x176>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	691b      	ldr	r3, [r3, #16]
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	d001      	beq.n	8001b4a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e1ba      	b.n	8001ec0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b4a:	4b3d      	ldr	r3, [pc, #244]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	695b      	ldr	r3, [r3, #20]
 8001b56:	00db      	lsls	r3, r3, #3
 8001b58:	4939      	ldr	r1, [pc, #228]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b5e:	e03a      	b.n	8001bd6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	691b      	ldr	r3, [r3, #16]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d020      	beq.n	8001baa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b68:	4b36      	ldr	r3, [pc, #216]	; (8001c44 <HAL_RCC_OscConfig+0x270>)
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b6e:	f7ff fc57 	bl	8001420 <HAL_GetTick>
 8001b72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b74:	e008      	b.n	8001b88 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b76:	f7ff fc53 	bl	8001420 <HAL_GetTick>
 8001b7a:	4602      	mov	r2, r0
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	1ad3      	subs	r3, r2, r3
 8001b80:	2b02      	cmp	r3, #2
 8001b82:	d901      	bls.n	8001b88 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001b84:	2303      	movs	r3, #3
 8001b86:	e19b      	b.n	8001ec0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b88:	4b2d      	ldr	r3, [pc, #180]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f003 0302 	and.w	r3, r3, #2
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d0f0      	beq.n	8001b76 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b94:	4b2a      	ldr	r3, [pc, #168]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	695b      	ldr	r3, [r3, #20]
 8001ba0:	00db      	lsls	r3, r3, #3
 8001ba2:	4927      	ldr	r1, [pc, #156]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 8001ba4:	4313      	orrs	r3, r2
 8001ba6:	600b      	str	r3, [r1, #0]
 8001ba8:	e015      	b.n	8001bd6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001baa:	4b26      	ldr	r3, [pc, #152]	; (8001c44 <HAL_RCC_OscConfig+0x270>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bb0:	f7ff fc36 	bl	8001420 <HAL_GetTick>
 8001bb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bb6:	e008      	b.n	8001bca <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bb8:	f7ff fc32 	bl	8001420 <HAL_GetTick>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	1ad3      	subs	r3, r2, r3
 8001bc2:	2b02      	cmp	r3, #2
 8001bc4:	d901      	bls.n	8001bca <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	e17a      	b.n	8001ec0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bca:	4b1d      	ldr	r3, [pc, #116]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f003 0302 	and.w	r3, r3, #2
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d1f0      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f003 0308 	and.w	r3, r3, #8
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d03a      	beq.n	8001c58 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	699b      	ldr	r3, [r3, #24]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d019      	beq.n	8001c1e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bea:	4b17      	ldr	r3, [pc, #92]	; (8001c48 <HAL_RCC_OscConfig+0x274>)
 8001bec:	2201      	movs	r2, #1
 8001bee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bf0:	f7ff fc16 	bl	8001420 <HAL_GetTick>
 8001bf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bf6:	e008      	b.n	8001c0a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bf8:	f7ff fc12 	bl	8001420 <HAL_GetTick>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	1ad3      	subs	r3, r2, r3
 8001c02:	2b02      	cmp	r3, #2
 8001c04:	d901      	bls.n	8001c0a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001c06:	2303      	movs	r3, #3
 8001c08:	e15a      	b.n	8001ec0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c0a:	4b0d      	ldr	r3, [pc, #52]	; (8001c40 <HAL_RCC_OscConfig+0x26c>)
 8001c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c0e:	f003 0302 	and.w	r3, r3, #2
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d0f0      	beq.n	8001bf8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001c16:	2001      	movs	r0, #1
 8001c18:	f000 fa9a 	bl	8002150 <RCC_Delay>
 8001c1c:	e01c      	b.n	8001c58 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c1e:	4b0a      	ldr	r3, [pc, #40]	; (8001c48 <HAL_RCC_OscConfig+0x274>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c24:	f7ff fbfc 	bl	8001420 <HAL_GetTick>
 8001c28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c2a:	e00f      	b.n	8001c4c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c2c:	f7ff fbf8 	bl	8001420 <HAL_GetTick>
 8001c30:	4602      	mov	r2, r0
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	1ad3      	subs	r3, r2, r3
 8001c36:	2b02      	cmp	r3, #2
 8001c38:	d908      	bls.n	8001c4c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	e140      	b.n	8001ec0 <HAL_RCC_OscConfig+0x4ec>
 8001c3e:	bf00      	nop
 8001c40:	40021000 	.word	0x40021000
 8001c44:	42420000 	.word	0x42420000
 8001c48:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c4c:	4b9e      	ldr	r3, [pc, #632]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c50:	f003 0302 	and.w	r3, r3, #2
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d1e9      	bne.n	8001c2c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f003 0304 	and.w	r3, r3, #4
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	f000 80a6 	beq.w	8001db2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c66:	2300      	movs	r3, #0
 8001c68:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c6a:	4b97      	ldr	r3, [pc, #604]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001c6c:	69db      	ldr	r3, [r3, #28]
 8001c6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d10d      	bne.n	8001c92 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c76:	4b94      	ldr	r3, [pc, #592]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001c78:	69db      	ldr	r3, [r3, #28]
 8001c7a:	4a93      	ldr	r2, [pc, #588]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001c7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c80:	61d3      	str	r3, [r2, #28]
 8001c82:	4b91      	ldr	r3, [pc, #580]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001c84:	69db      	ldr	r3, [r3, #28]
 8001c86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c8a:	60bb      	str	r3, [r7, #8]
 8001c8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c92:	4b8e      	ldr	r3, [pc, #568]	; (8001ecc <HAL_RCC_OscConfig+0x4f8>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d118      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c9e:	4b8b      	ldr	r3, [pc, #556]	; (8001ecc <HAL_RCC_OscConfig+0x4f8>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4a8a      	ldr	r2, [pc, #552]	; (8001ecc <HAL_RCC_OscConfig+0x4f8>)
 8001ca4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ca8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001caa:	f7ff fbb9 	bl	8001420 <HAL_GetTick>
 8001cae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cb0:	e008      	b.n	8001cc4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cb2:	f7ff fbb5 	bl	8001420 <HAL_GetTick>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	693b      	ldr	r3, [r7, #16]
 8001cba:	1ad3      	subs	r3, r2, r3
 8001cbc:	2b64      	cmp	r3, #100	; 0x64
 8001cbe:	d901      	bls.n	8001cc4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	e0fd      	b.n	8001ec0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cc4:	4b81      	ldr	r3, [pc, #516]	; (8001ecc <HAL_RCC_OscConfig+0x4f8>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d0f0      	beq.n	8001cb2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d106      	bne.n	8001ce6 <HAL_RCC_OscConfig+0x312>
 8001cd8:	4b7b      	ldr	r3, [pc, #492]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001cda:	6a1b      	ldr	r3, [r3, #32]
 8001cdc:	4a7a      	ldr	r2, [pc, #488]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001cde:	f043 0301 	orr.w	r3, r3, #1
 8001ce2:	6213      	str	r3, [r2, #32]
 8001ce4:	e02d      	b.n	8001d42 <HAL_RCC_OscConfig+0x36e>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	68db      	ldr	r3, [r3, #12]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d10c      	bne.n	8001d08 <HAL_RCC_OscConfig+0x334>
 8001cee:	4b76      	ldr	r3, [pc, #472]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001cf0:	6a1b      	ldr	r3, [r3, #32]
 8001cf2:	4a75      	ldr	r2, [pc, #468]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001cf4:	f023 0301 	bic.w	r3, r3, #1
 8001cf8:	6213      	str	r3, [r2, #32]
 8001cfa:	4b73      	ldr	r3, [pc, #460]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001cfc:	6a1b      	ldr	r3, [r3, #32]
 8001cfe:	4a72      	ldr	r2, [pc, #456]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001d00:	f023 0304 	bic.w	r3, r3, #4
 8001d04:	6213      	str	r3, [r2, #32]
 8001d06:	e01c      	b.n	8001d42 <HAL_RCC_OscConfig+0x36e>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	68db      	ldr	r3, [r3, #12]
 8001d0c:	2b05      	cmp	r3, #5
 8001d0e:	d10c      	bne.n	8001d2a <HAL_RCC_OscConfig+0x356>
 8001d10:	4b6d      	ldr	r3, [pc, #436]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001d12:	6a1b      	ldr	r3, [r3, #32]
 8001d14:	4a6c      	ldr	r2, [pc, #432]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001d16:	f043 0304 	orr.w	r3, r3, #4
 8001d1a:	6213      	str	r3, [r2, #32]
 8001d1c:	4b6a      	ldr	r3, [pc, #424]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001d1e:	6a1b      	ldr	r3, [r3, #32]
 8001d20:	4a69      	ldr	r2, [pc, #420]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001d22:	f043 0301 	orr.w	r3, r3, #1
 8001d26:	6213      	str	r3, [r2, #32]
 8001d28:	e00b      	b.n	8001d42 <HAL_RCC_OscConfig+0x36e>
 8001d2a:	4b67      	ldr	r3, [pc, #412]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001d2c:	6a1b      	ldr	r3, [r3, #32]
 8001d2e:	4a66      	ldr	r2, [pc, #408]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001d30:	f023 0301 	bic.w	r3, r3, #1
 8001d34:	6213      	str	r3, [r2, #32]
 8001d36:	4b64      	ldr	r3, [pc, #400]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001d38:	6a1b      	ldr	r3, [r3, #32]
 8001d3a:	4a63      	ldr	r2, [pc, #396]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001d3c:	f023 0304 	bic.w	r3, r3, #4
 8001d40:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	68db      	ldr	r3, [r3, #12]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d015      	beq.n	8001d76 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d4a:	f7ff fb69 	bl	8001420 <HAL_GetTick>
 8001d4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d50:	e00a      	b.n	8001d68 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d52:	f7ff fb65 	bl	8001420 <HAL_GetTick>
 8001d56:	4602      	mov	r2, r0
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d901      	bls.n	8001d68 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001d64:	2303      	movs	r3, #3
 8001d66:	e0ab      	b.n	8001ec0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d68:	4b57      	ldr	r3, [pc, #348]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001d6a:	6a1b      	ldr	r3, [r3, #32]
 8001d6c:	f003 0302 	and.w	r3, r3, #2
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d0ee      	beq.n	8001d52 <HAL_RCC_OscConfig+0x37e>
 8001d74:	e014      	b.n	8001da0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d76:	f7ff fb53 	bl	8001420 <HAL_GetTick>
 8001d7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d7c:	e00a      	b.n	8001d94 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d7e:	f7ff fb4f 	bl	8001420 <HAL_GetTick>
 8001d82:	4602      	mov	r2, r0
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	1ad3      	subs	r3, r2, r3
 8001d88:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d901      	bls.n	8001d94 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001d90:	2303      	movs	r3, #3
 8001d92:	e095      	b.n	8001ec0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d94:	4b4c      	ldr	r3, [pc, #304]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001d96:	6a1b      	ldr	r3, [r3, #32]
 8001d98:	f003 0302 	and.w	r3, r3, #2
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d1ee      	bne.n	8001d7e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001da0:	7dfb      	ldrb	r3, [r7, #23]
 8001da2:	2b01      	cmp	r3, #1
 8001da4:	d105      	bne.n	8001db2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001da6:	4b48      	ldr	r3, [pc, #288]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001da8:	69db      	ldr	r3, [r3, #28]
 8001daa:	4a47      	ldr	r2, [pc, #284]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001dac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001db0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	69db      	ldr	r3, [r3, #28]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	f000 8081 	beq.w	8001ebe <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001dbc:	4b42      	ldr	r3, [pc, #264]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f003 030c 	and.w	r3, r3, #12
 8001dc4:	2b08      	cmp	r3, #8
 8001dc6:	d061      	beq.n	8001e8c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	69db      	ldr	r3, [r3, #28]
 8001dcc:	2b02      	cmp	r3, #2
 8001dce:	d146      	bne.n	8001e5e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dd0:	4b3f      	ldr	r3, [pc, #252]	; (8001ed0 <HAL_RCC_OscConfig+0x4fc>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dd6:	f7ff fb23 	bl	8001420 <HAL_GetTick>
 8001dda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ddc:	e008      	b.n	8001df0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dde:	f7ff fb1f 	bl	8001420 <HAL_GetTick>
 8001de2:	4602      	mov	r2, r0
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	1ad3      	subs	r3, r2, r3
 8001de8:	2b02      	cmp	r3, #2
 8001dea:	d901      	bls.n	8001df0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001dec:	2303      	movs	r3, #3
 8001dee:	e067      	b.n	8001ec0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001df0:	4b35      	ldr	r3, [pc, #212]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d1f0      	bne.n	8001dde <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6a1b      	ldr	r3, [r3, #32]
 8001e00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e04:	d108      	bne.n	8001e18 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001e06:	4b30      	ldr	r3, [pc, #192]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	492d      	ldr	r1, [pc, #180]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001e14:	4313      	orrs	r3, r2
 8001e16:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e18:	4b2b      	ldr	r3, [pc, #172]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6a19      	ldr	r1, [r3, #32]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e28:	430b      	orrs	r3, r1
 8001e2a:	4927      	ldr	r1, [pc, #156]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e30:	4b27      	ldr	r3, [pc, #156]	; (8001ed0 <HAL_RCC_OscConfig+0x4fc>)
 8001e32:	2201      	movs	r2, #1
 8001e34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e36:	f7ff faf3 	bl	8001420 <HAL_GetTick>
 8001e3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e3c:	e008      	b.n	8001e50 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e3e:	f7ff faef 	bl	8001420 <HAL_GetTick>
 8001e42:	4602      	mov	r2, r0
 8001e44:	693b      	ldr	r3, [r7, #16]
 8001e46:	1ad3      	subs	r3, r2, r3
 8001e48:	2b02      	cmp	r3, #2
 8001e4a:	d901      	bls.n	8001e50 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001e4c:	2303      	movs	r3, #3
 8001e4e:	e037      	b.n	8001ec0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e50:	4b1d      	ldr	r3, [pc, #116]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d0f0      	beq.n	8001e3e <HAL_RCC_OscConfig+0x46a>
 8001e5c:	e02f      	b.n	8001ebe <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e5e:	4b1c      	ldr	r3, [pc, #112]	; (8001ed0 <HAL_RCC_OscConfig+0x4fc>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e64:	f7ff fadc 	bl	8001420 <HAL_GetTick>
 8001e68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e6a:	e008      	b.n	8001e7e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e6c:	f7ff fad8 	bl	8001420 <HAL_GetTick>
 8001e70:	4602      	mov	r2, r0
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	1ad3      	subs	r3, r2, r3
 8001e76:	2b02      	cmp	r3, #2
 8001e78:	d901      	bls.n	8001e7e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	e020      	b.n	8001ec0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e7e:	4b12      	ldr	r3, [pc, #72]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d1f0      	bne.n	8001e6c <HAL_RCC_OscConfig+0x498>
 8001e8a:	e018      	b.n	8001ebe <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	69db      	ldr	r3, [r3, #28]
 8001e90:	2b01      	cmp	r3, #1
 8001e92:	d101      	bne.n	8001e98 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001e94:	2301      	movs	r3, #1
 8001e96:	e013      	b.n	8001ec0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e98:	4b0b      	ldr	r3, [pc, #44]	; (8001ec8 <HAL_RCC_OscConfig+0x4f4>)
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6a1b      	ldr	r3, [r3, #32]
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	d106      	bne.n	8001eba <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eb6:	429a      	cmp	r2, r3
 8001eb8:	d001      	beq.n	8001ebe <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e000      	b.n	8001ec0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001ebe:	2300      	movs	r3, #0
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3718      	adds	r7, #24
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	40021000 	.word	0x40021000
 8001ecc:	40007000 	.word	0x40007000
 8001ed0:	42420060 	.word	0x42420060

08001ed4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b084      	sub	sp, #16
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
 8001edc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d101      	bne.n	8001ee8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	e0d0      	b.n	800208a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ee8:	4b6a      	ldr	r3, [pc, #424]	; (8002094 <HAL_RCC_ClockConfig+0x1c0>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f003 0307 	and.w	r3, r3, #7
 8001ef0:	683a      	ldr	r2, [r7, #0]
 8001ef2:	429a      	cmp	r2, r3
 8001ef4:	d910      	bls.n	8001f18 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ef6:	4b67      	ldr	r3, [pc, #412]	; (8002094 <HAL_RCC_ClockConfig+0x1c0>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f023 0207 	bic.w	r2, r3, #7
 8001efe:	4965      	ldr	r1, [pc, #404]	; (8002094 <HAL_RCC_ClockConfig+0x1c0>)
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	4313      	orrs	r3, r2
 8001f04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f06:	4b63      	ldr	r3, [pc, #396]	; (8002094 <HAL_RCC_ClockConfig+0x1c0>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f003 0307 	and.w	r3, r3, #7
 8001f0e:	683a      	ldr	r2, [r7, #0]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d001      	beq.n	8001f18 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	e0b8      	b.n	800208a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f003 0302 	and.w	r3, r3, #2
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d020      	beq.n	8001f66 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f003 0304 	and.w	r3, r3, #4
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d005      	beq.n	8001f3c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f30:	4b59      	ldr	r3, [pc, #356]	; (8002098 <HAL_RCC_ClockConfig+0x1c4>)
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	4a58      	ldr	r2, [pc, #352]	; (8002098 <HAL_RCC_ClockConfig+0x1c4>)
 8001f36:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001f3a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f003 0308 	and.w	r3, r3, #8
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d005      	beq.n	8001f54 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f48:	4b53      	ldr	r3, [pc, #332]	; (8002098 <HAL_RCC_ClockConfig+0x1c4>)
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	4a52      	ldr	r2, [pc, #328]	; (8002098 <HAL_RCC_ClockConfig+0x1c4>)
 8001f4e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001f52:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f54:	4b50      	ldr	r3, [pc, #320]	; (8002098 <HAL_RCC_ClockConfig+0x1c4>)
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	494d      	ldr	r1, [pc, #308]	; (8002098 <HAL_RCC_ClockConfig+0x1c4>)
 8001f62:	4313      	orrs	r3, r2
 8001f64:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0301 	and.w	r3, r3, #1
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d040      	beq.n	8001ff4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d107      	bne.n	8001f8a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f7a:	4b47      	ldr	r3, [pc, #284]	; (8002098 <HAL_RCC_ClockConfig+0x1c4>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d115      	bne.n	8001fb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	e07f      	b.n	800208a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	d107      	bne.n	8001fa2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f92:	4b41      	ldr	r3, [pc, #260]	; (8002098 <HAL_RCC_ClockConfig+0x1c4>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d109      	bne.n	8001fb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e073      	b.n	800208a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fa2:	4b3d      	ldr	r3, [pc, #244]	; (8002098 <HAL_RCC_ClockConfig+0x1c4>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 0302 	and.w	r3, r3, #2
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d101      	bne.n	8001fb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e06b      	b.n	800208a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fb2:	4b39      	ldr	r3, [pc, #228]	; (8002098 <HAL_RCC_ClockConfig+0x1c4>)
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	f023 0203 	bic.w	r2, r3, #3
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	4936      	ldr	r1, [pc, #216]	; (8002098 <HAL_RCC_ClockConfig+0x1c4>)
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fc4:	f7ff fa2c 	bl	8001420 <HAL_GetTick>
 8001fc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fca:	e00a      	b.n	8001fe2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fcc:	f7ff fa28 	bl	8001420 <HAL_GetTick>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d901      	bls.n	8001fe2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	e053      	b.n	800208a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fe2:	4b2d      	ldr	r3, [pc, #180]	; (8002098 <HAL_RCC_ClockConfig+0x1c4>)
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	f003 020c 	and.w	r2, r3, #12
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	009b      	lsls	r3, r3, #2
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d1eb      	bne.n	8001fcc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ff4:	4b27      	ldr	r3, [pc, #156]	; (8002094 <HAL_RCC_ClockConfig+0x1c0>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f003 0307 	and.w	r3, r3, #7
 8001ffc:	683a      	ldr	r2, [r7, #0]
 8001ffe:	429a      	cmp	r2, r3
 8002000:	d210      	bcs.n	8002024 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002002:	4b24      	ldr	r3, [pc, #144]	; (8002094 <HAL_RCC_ClockConfig+0x1c0>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f023 0207 	bic.w	r2, r3, #7
 800200a:	4922      	ldr	r1, [pc, #136]	; (8002094 <HAL_RCC_ClockConfig+0x1c0>)
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	4313      	orrs	r3, r2
 8002010:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002012:	4b20      	ldr	r3, [pc, #128]	; (8002094 <HAL_RCC_ClockConfig+0x1c0>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 0307 	and.w	r3, r3, #7
 800201a:	683a      	ldr	r2, [r7, #0]
 800201c:	429a      	cmp	r2, r3
 800201e:	d001      	beq.n	8002024 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002020:	2301      	movs	r3, #1
 8002022:	e032      	b.n	800208a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f003 0304 	and.w	r3, r3, #4
 800202c:	2b00      	cmp	r3, #0
 800202e:	d008      	beq.n	8002042 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002030:	4b19      	ldr	r3, [pc, #100]	; (8002098 <HAL_RCC_ClockConfig+0x1c4>)
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	4916      	ldr	r1, [pc, #88]	; (8002098 <HAL_RCC_ClockConfig+0x1c4>)
 800203e:	4313      	orrs	r3, r2
 8002040:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0308 	and.w	r3, r3, #8
 800204a:	2b00      	cmp	r3, #0
 800204c:	d009      	beq.n	8002062 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800204e:	4b12      	ldr	r3, [pc, #72]	; (8002098 <HAL_RCC_ClockConfig+0x1c4>)
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	691b      	ldr	r3, [r3, #16]
 800205a:	00db      	lsls	r3, r3, #3
 800205c:	490e      	ldr	r1, [pc, #56]	; (8002098 <HAL_RCC_ClockConfig+0x1c4>)
 800205e:	4313      	orrs	r3, r2
 8002060:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002062:	f000 f821 	bl	80020a8 <HAL_RCC_GetSysClockFreq>
 8002066:	4602      	mov	r2, r0
 8002068:	4b0b      	ldr	r3, [pc, #44]	; (8002098 <HAL_RCC_ClockConfig+0x1c4>)
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	091b      	lsrs	r3, r3, #4
 800206e:	f003 030f 	and.w	r3, r3, #15
 8002072:	490a      	ldr	r1, [pc, #40]	; (800209c <HAL_RCC_ClockConfig+0x1c8>)
 8002074:	5ccb      	ldrb	r3, [r1, r3]
 8002076:	fa22 f303 	lsr.w	r3, r2, r3
 800207a:	4a09      	ldr	r2, [pc, #36]	; (80020a0 <HAL_RCC_ClockConfig+0x1cc>)
 800207c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800207e:	4b09      	ldr	r3, [pc, #36]	; (80020a4 <HAL_RCC_ClockConfig+0x1d0>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4618      	mov	r0, r3
 8002084:	f7ff f98a 	bl	800139c <HAL_InitTick>

  return HAL_OK;
 8002088:	2300      	movs	r3, #0
}
 800208a:	4618      	mov	r0, r3
 800208c:	3710      	adds	r7, #16
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	40022000 	.word	0x40022000
 8002098:	40021000 	.word	0x40021000
 800209c:	080029b4 	.word	0x080029b4
 80020a0:	20000054 	.word	0x20000054
 80020a4:	20000058 	.word	0x20000058

080020a8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b087      	sub	sp, #28
 80020ac:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80020ae:	2300      	movs	r3, #0
 80020b0:	60fb      	str	r3, [r7, #12]
 80020b2:	2300      	movs	r3, #0
 80020b4:	60bb      	str	r3, [r7, #8]
 80020b6:	2300      	movs	r3, #0
 80020b8:	617b      	str	r3, [r7, #20]
 80020ba:	2300      	movs	r3, #0
 80020bc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80020be:	2300      	movs	r3, #0
 80020c0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80020c2:	4b1e      	ldr	r3, [pc, #120]	; (800213c <HAL_RCC_GetSysClockFreq+0x94>)
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	f003 030c 	and.w	r3, r3, #12
 80020ce:	2b04      	cmp	r3, #4
 80020d0:	d002      	beq.n	80020d8 <HAL_RCC_GetSysClockFreq+0x30>
 80020d2:	2b08      	cmp	r3, #8
 80020d4:	d003      	beq.n	80020de <HAL_RCC_GetSysClockFreq+0x36>
 80020d6:	e027      	b.n	8002128 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80020d8:	4b19      	ldr	r3, [pc, #100]	; (8002140 <HAL_RCC_GetSysClockFreq+0x98>)
 80020da:	613b      	str	r3, [r7, #16]
      break;
 80020dc:	e027      	b.n	800212e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	0c9b      	lsrs	r3, r3, #18
 80020e2:	f003 030f 	and.w	r3, r3, #15
 80020e6:	4a17      	ldr	r2, [pc, #92]	; (8002144 <HAL_RCC_GetSysClockFreq+0x9c>)
 80020e8:	5cd3      	ldrb	r3, [r2, r3]
 80020ea:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d010      	beq.n	8002118 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80020f6:	4b11      	ldr	r3, [pc, #68]	; (800213c <HAL_RCC_GetSysClockFreq+0x94>)
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	0c5b      	lsrs	r3, r3, #17
 80020fc:	f003 0301 	and.w	r3, r3, #1
 8002100:	4a11      	ldr	r2, [pc, #68]	; (8002148 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002102:	5cd3      	ldrb	r3, [r2, r3]
 8002104:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4a0d      	ldr	r2, [pc, #52]	; (8002140 <HAL_RCC_GetSysClockFreq+0x98>)
 800210a:	fb02 f203 	mul.w	r2, r2, r3
 800210e:	68bb      	ldr	r3, [r7, #8]
 8002110:	fbb2 f3f3 	udiv	r3, r2, r3
 8002114:	617b      	str	r3, [r7, #20]
 8002116:	e004      	b.n	8002122 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	4a0c      	ldr	r2, [pc, #48]	; (800214c <HAL_RCC_GetSysClockFreq+0xa4>)
 800211c:	fb02 f303 	mul.w	r3, r2, r3
 8002120:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	613b      	str	r3, [r7, #16]
      break;
 8002126:	e002      	b.n	800212e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002128:	4b05      	ldr	r3, [pc, #20]	; (8002140 <HAL_RCC_GetSysClockFreq+0x98>)
 800212a:	613b      	str	r3, [r7, #16]
      break;
 800212c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800212e:	693b      	ldr	r3, [r7, #16]
}
 8002130:	4618      	mov	r0, r3
 8002132:	371c      	adds	r7, #28
 8002134:	46bd      	mov	sp, r7
 8002136:	bc80      	pop	{r7}
 8002138:	4770      	bx	lr
 800213a:	bf00      	nop
 800213c:	40021000 	.word	0x40021000
 8002140:	007a1200 	.word	0x007a1200
 8002144:	080029c4 	.word	0x080029c4
 8002148:	080029d4 	.word	0x080029d4
 800214c:	003d0900 	.word	0x003d0900

08002150 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002150:	b480      	push	{r7}
 8002152:	b085      	sub	sp, #20
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002158:	4b0a      	ldr	r3, [pc, #40]	; (8002184 <RCC_Delay+0x34>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a0a      	ldr	r2, [pc, #40]	; (8002188 <RCC_Delay+0x38>)
 800215e:	fba2 2303 	umull	r2, r3, r2, r3
 8002162:	0a5b      	lsrs	r3, r3, #9
 8002164:	687a      	ldr	r2, [r7, #4]
 8002166:	fb02 f303 	mul.w	r3, r2, r3
 800216a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800216c:	bf00      	nop
  }
  while (Delay --);
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	1e5a      	subs	r2, r3, #1
 8002172:	60fa      	str	r2, [r7, #12]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d1f9      	bne.n	800216c <RCC_Delay+0x1c>
}
 8002178:	bf00      	nop
 800217a:	bf00      	nop
 800217c:	3714      	adds	r7, #20
 800217e:	46bd      	mov	sp, r7
 8002180:	bc80      	pop	{r7}
 8002182:	4770      	bx	lr
 8002184:	20000054 	.word	0x20000054
 8002188:	10624dd3 	.word	0x10624dd3

0800218c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d101      	bne.n	800219e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	e041      	b.n	8002222 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d106      	bne.n	80021b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2200      	movs	r2, #0
 80021ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	f7fe ff30 	bl	8001018 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2202      	movs	r2, #2
 80021bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	3304      	adds	r3, #4
 80021c8:	4619      	mov	r1, r3
 80021ca:	4610      	mov	r0, r2
 80021cc:	f000 fa56 	bl	800267c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2201      	movs	r2, #1
 80021d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2201      	movs	r2, #1
 80021dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2201      	movs	r2, #1
 80021e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2201      	movs	r2, #1
 80021ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2201      	movs	r2, #1
 80021f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2201      	movs	r2, #1
 80021fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2201      	movs	r2, #1
 8002204:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2201      	movs	r2, #1
 800220c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2201      	movs	r2, #1
 8002214:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2201      	movs	r2, #1
 800221c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002220:	2300      	movs	r3, #0
}
 8002222:	4618      	mov	r0, r3
 8002224:	3708      	adds	r7, #8
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
	...

0800222c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800222c:	b480      	push	{r7}
 800222e:	b085      	sub	sp, #20
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800223a:	b2db      	uxtb	r3, r3
 800223c:	2b01      	cmp	r3, #1
 800223e:	d001      	beq.n	8002244 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002240:	2301      	movs	r3, #1
 8002242:	e035      	b.n	80022b0 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2202      	movs	r2, #2
 8002248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	68da      	ldr	r2, [r3, #12]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f042 0201 	orr.w	r2, r2, #1
 800225a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a16      	ldr	r2, [pc, #88]	; (80022bc <HAL_TIM_Base_Start_IT+0x90>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d009      	beq.n	800227a <HAL_TIM_Base_Start_IT+0x4e>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800226e:	d004      	beq.n	800227a <HAL_TIM_Base_Start_IT+0x4e>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a12      	ldr	r2, [pc, #72]	; (80022c0 <HAL_TIM_Base_Start_IT+0x94>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d111      	bne.n	800229e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	689b      	ldr	r3, [r3, #8]
 8002280:	f003 0307 	and.w	r3, r3, #7
 8002284:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	2b06      	cmp	r3, #6
 800228a:	d010      	beq.n	80022ae <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f042 0201 	orr.w	r2, r2, #1
 800229a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800229c:	e007      	b.n	80022ae <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f042 0201 	orr.w	r2, r2, #1
 80022ac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80022ae:	2300      	movs	r3, #0
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	3714      	adds	r7, #20
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bc80      	pop	{r7}
 80022b8:	4770      	bx	lr
 80022ba:	bf00      	nop
 80022bc:	40012c00 	.word	0x40012c00
 80022c0:	40000400 	.word	0x40000400

080022c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b084      	sub	sp, #16
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	68db      	ldr	r3, [r3, #12]
 80022d2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	691b      	ldr	r3, [r3, #16]
 80022da:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	f003 0302 	and.w	r3, r3, #2
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d020      	beq.n	8002328 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	f003 0302 	and.w	r3, r3, #2
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d01b      	beq.n	8002328 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f06f 0202 	mvn.w	r2, #2
 80022f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2201      	movs	r2, #1
 80022fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	699b      	ldr	r3, [r3, #24]
 8002306:	f003 0303 	and.w	r3, r3, #3
 800230a:	2b00      	cmp	r3, #0
 800230c:	d003      	beq.n	8002316 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f000 f998 	bl	8002644 <HAL_TIM_IC_CaptureCallback>
 8002314:	e005      	b.n	8002322 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	f000 f98b 	bl	8002632 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800231c:	6878      	ldr	r0, [r7, #4]
 800231e:	f000 f99a 	bl	8002656 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2200      	movs	r2, #0
 8002326:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	f003 0304 	and.w	r3, r3, #4
 800232e:	2b00      	cmp	r3, #0
 8002330:	d020      	beq.n	8002374 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	f003 0304 	and.w	r3, r3, #4
 8002338:	2b00      	cmp	r3, #0
 800233a:	d01b      	beq.n	8002374 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f06f 0204 	mvn.w	r2, #4
 8002344:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2202      	movs	r2, #2
 800234a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	699b      	ldr	r3, [r3, #24]
 8002352:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002356:	2b00      	cmp	r3, #0
 8002358:	d003      	beq.n	8002362 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800235a:	6878      	ldr	r0, [r7, #4]
 800235c:	f000 f972 	bl	8002644 <HAL_TIM_IC_CaptureCallback>
 8002360:	e005      	b.n	800236e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f000 f965 	bl	8002632 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002368:	6878      	ldr	r0, [r7, #4]
 800236a:	f000 f974 	bl	8002656 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2200      	movs	r2, #0
 8002372:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	f003 0308 	and.w	r3, r3, #8
 800237a:	2b00      	cmp	r3, #0
 800237c:	d020      	beq.n	80023c0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	f003 0308 	and.w	r3, r3, #8
 8002384:	2b00      	cmp	r3, #0
 8002386:	d01b      	beq.n	80023c0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f06f 0208 	mvn.w	r2, #8
 8002390:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2204      	movs	r2, #4
 8002396:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	69db      	ldr	r3, [r3, #28]
 800239e:	f003 0303 	and.w	r3, r3, #3
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d003      	beq.n	80023ae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023a6:	6878      	ldr	r0, [r7, #4]
 80023a8:	f000 f94c 	bl	8002644 <HAL_TIM_IC_CaptureCallback>
 80023ac:	e005      	b.n	80023ba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023ae:	6878      	ldr	r0, [r7, #4]
 80023b0:	f000 f93f 	bl	8002632 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023b4:	6878      	ldr	r0, [r7, #4]
 80023b6:	f000 f94e 	bl	8002656 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2200      	movs	r2, #0
 80023be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	f003 0310 	and.w	r3, r3, #16
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d020      	beq.n	800240c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	f003 0310 	and.w	r3, r3, #16
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d01b      	beq.n	800240c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f06f 0210 	mvn.w	r2, #16
 80023dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2208      	movs	r2, #8
 80023e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	69db      	ldr	r3, [r3, #28]
 80023ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d003      	beq.n	80023fa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023f2:	6878      	ldr	r0, [r7, #4]
 80023f4:	f000 f926 	bl	8002644 <HAL_TIM_IC_CaptureCallback>
 80023f8:	e005      	b.n	8002406 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	f000 f919 	bl	8002632 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002400:	6878      	ldr	r0, [r7, #4]
 8002402:	f000 f928 	bl	8002656 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2200      	movs	r2, #0
 800240a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	f003 0301 	and.w	r3, r3, #1
 8002412:	2b00      	cmp	r3, #0
 8002414:	d00c      	beq.n	8002430 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	f003 0301 	and.w	r3, r3, #1
 800241c:	2b00      	cmp	r3, #0
 800241e:	d007      	beq.n	8002430 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f06f 0201 	mvn.w	r2, #1
 8002428:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800242a:	6878      	ldr	r0, [r7, #4]
 800242c:	f7fe fd60 	bl	8000ef0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002436:	2b00      	cmp	r3, #0
 8002438:	d00c      	beq.n	8002454 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002440:	2b00      	cmp	r3, #0
 8002442:	d007      	beq.n	8002454 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800244c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f000 fa6f 	bl	8002932 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800245a:	2b00      	cmp	r3, #0
 800245c:	d00c      	beq.n	8002478 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002464:	2b00      	cmp	r3, #0
 8002466:	d007      	beq.n	8002478 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002470:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002472:	6878      	ldr	r0, [r7, #4]
 8002474:	f000 f8f8 	bl	8002668 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	f003 0320 	and.w	r3, r3, #32
 800247e:	2b00      	cmp	r3, #0
 8002480:	d00c      	beq.n	800249c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	f003 0320 	and.w	r3, r3, #32
 8002488:	2b00      	cmp	r3, #0
 800248a:	d007      	beq.n	800249c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f06f 0220 	mvn.w	r2, #32
 8002494:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002496:	6878      	ldr	r0, [r7, #4]
 8002498:	f000 fa42 	bl	8002920 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800249c:	bf00      	nop
 800249e:	3710      	adds	r7, #16
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}

080024a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b084      	sub	sp, #16
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024ae:	2300      	movs	r3, #0
 80024b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	d101      	bne.n	80024c0 <HAL_TIM_ConfigClockSource+0x1c>
 80024bc:	2302      	movs	r3, #2
 80024be:	e0b4      	b.n	800262a <HAL_TIM_ConfigClockSource+0x186>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2201      	movs	r2, #1
 80024c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2202      	movs	r2, #2
 80024cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80024de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80024e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	68ba      	ldr	r2, [r7, #8]
 80024ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80024f8:	d03e      	beq.n	8002578 <HAL_TIM_ConfigClockSource+0xd4>
 80024fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80024fe:	f200 8087 	bhi.w	8002610 <HAL_TIM_ConfigClockSource+0x16c>
 8002502:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002506:	f000 8086 	beq.w	8002616 <HAL_TIM_ConfigClockSource+0x172>
 800250a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800250e:	d87f      	bhi.n	8002610 <HAL_TIM_ConfigClockSource+0x16c>
 8002510:	2b70      	cmp	r3, #112	; 0x70
 8002512:	d01a      	beq.n	800254a <HAL_TIM_ConfigClockSource+0xa6>
 8002514:	2b70      	cmp	r3, #112	; 0x70
 8002516:	d87b      	bhi.n	8002610 <HAL_TIM_ConfigClockSource+0x16c>
 8002518:	2b60      	cmp	r3, #96	; 0x60
 800251a:	d050      	beq.n	80025be <HAL_TIM_ConfigClockSource+0x11a>
 800251c:	2b60      	cmp	r3, #96	; 0x60
 800251e:	d877      	bhi.n	8002610 <HAL_TIM_ConfigClockSource+0x16c>
 8002520:	2b50      	cmp	r3, #80	; 0x50
 8002522:	d03c      	beq.n	800259e <HAL_TIM_ConfigClockSource+0xfa>
 8002524:	2b50      	cmp	r3, #80	; 0x50
 8002526:	d873      	bhi.n	8002610 <HAL_TIM_ConfigClockSource+0x16c>
 8002528:	2b40      	cmp	r3, #64	; 0x40
 800252a:	d058      	beq.n	80025de <HAL_TIM_ConfigClockSource+0x13a>
 800252c:	2b40      	cmp	r3, #64	; 0x40
 800252e:	d86f      	bhi.n	8002610 <HAL_TIM_ConfigClockSource+0x16c>
 8002530:	2b30      	cmp	r3, #48	; 0x30
 8002532:	d064      	beq.n	80025fe <HAL_TIM_ConfigClockSource+0x15a>
 8002534:	2b30      	cmp	r3, #48	; 0x30
 8002536:	d86b      	bhi.n	8002610 <HAL_TIM_ConfigClockSource+0x16c>
 8002538:	2b20      	cmp	r3, #32
 800253a:	d060      	beq.n	80025fe <HAL_TIM_ConfigClockSource+0x15a>
 800253c:	2b20      	cmp	r3, #32
 800253e:	d867      	bhi.n	8002610 <HAL_TIM_ConfigClockSource+0x16c>
 8002540:	2b00      	cmp	r3, #0
 8002542:	d05c      	beq.n	80025fe <HAL_TIM_ConfigClockSource+0x15a>
 8002544:	2b10      	cmp	r3, #16
 8002546:	d05a      	beq.n	80025fe <HAL_TIM_ConfigClockSource+0x15a>
 8002548:	e062      	b.n	8002610 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6818      	ldr	r0, [r3, #0]
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	6899      	ldr	r1, [r3, #8]
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	685a      	ldr	r2, [r3, #4]
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	68db      	ldr	r3, [r3, #12]
 800255a:	f000 f96a 	bl	8002832 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	689b      	ldr	r3, [r3, #8]
 8002564:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002566:	68bb      	ldr	r3, [r7, #8]
 8002568:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800256c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	68ba      	ldr	r2, [r7, #8]
 8002574:	609a      	str	r2, [r3, #8]
      break;
 8002576:	e04f      	b.n	8002618 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6818      	ldr	r0, [r3, #0]
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	6899      	ldr	r1, [r3, #8]
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	685a      	ldr	r2, [r3, #4]
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	68db      	ldr	r3, [r3, #12]
 8002588:	f000 f953 	bl	8002832 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	689a      	ldr	r2, [r3, #8]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800259a:	609a      	str	r2, [r3, #8]
      break;
 800259c:	e03c      	b.n	8002618 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6818      	ldr	r0, [r3, #0]
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	6859      	ldr	r1, [r3, #4]
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	68db      	ldr	r3, [r3, #12]
 80025aa:	461a      	mov	r2, r3
 80025ac:	f000 f8ca 	bl	8002744 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	2150      	movs	r1, #80	; 0x50
 80025b6:	4618      	mov	r0, r3
 80025b8:	f000 f921 	bl	80027fe <TIM_ITRx_SetConfig>
      break;
 80025bc:	e02c      	b.n	8002618 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6818      	ldr	r0, [r3, #0]
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	6859      	ldr	r1, [r3, #4]
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	68db      	ldr	r3, [r3, #12]
 80025ca:	461a      	mov	r2, r3
 80025cc:	f000 f8e8 	bl	80027a0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	2160      	movs	r1, #96	; 0x60
 80025d6:	4618      	mov	r0, r3
 80025d8:	f000 f911 	bl	80027fe <TIM_ITRx_SetConfig>
      break;
 80025dc:	e01c      	b.n	8002618 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6818      	ldr	r0, [r3, #0]
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	6859      	ldr	r1, [r3, #4]
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	68db      	ldr	r3, [r3, #12]
 80025ea:	461a      	mov	r2, r3
 80025ec:	f000 f8aa 	bl	8002744 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	2140      	movs	r1, #64	; 0x40
 80025f6:	4618      	mov	r0, r3
 80025f8:	f000 f901 	bl	80027fe <TIM_ITRx_SetConfig>
      break;
 80025fc:	e00c      	b.n	8002618 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4619      	mov	r1, r3
 8002608:	4610      	mov	r0, r2
 800260a:	f000 f8f8 	bl	80027fe <TIM_ITRx_SetConfig>
      break;
 800260e:	e003      	b.n	8002618 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002610:	2301      	movs	r3, #1
 8002612:	73fb      	strb	r3, [r7, #15]
      break;
 8002614:	e000      	b.n	8002618 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002616:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2201      	movs	r2, #1
 800261c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2200      	movs	r2, #0
 8002624:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002628:	7bfb      	ldrb	r3, [r7, #15]
}
 800262a:	4618      	mov	r0, r3
 800262c:	3710      	adds	r7, #16
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}

08002632 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002632:	b480      	push	{r7}
 8002634:	b083      	sub	sp, #12
 8002636:	af00      	add	r7, sp, #0
 8002638:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800263a:	bf00      	nop
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	bc80      	pop	{r7}
 8002642:	4770      	bx	lr

08002644 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800264c:	bf00      	nop
 800264e:	370c      	adds	r7, #12
 8002650:	46bd      	mov	sp, r7
 8002652:	bc80      	pop	{r7}
 8002654:	4770      	bx	lr

08002656 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002656:	b480      	push	{r7}
 8002658:	b083      	sub	sp, #12
 800265a:	af00      	add	r7, sp, #0
 800265c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800265e:	bf00      	nop
 8002660:	370c      	adds	r7, #12
 8002662:	46bd      	mov	sp, r7
 8002664:	bc80      	pop	{r7}
 8002666:	4770      	bx	lr

08002668 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002670:	bf00      	nop
 8002672:	370c      	adds	r7, #12
 8002674:	46bd      	mov	sp, r7
 8002676:	bc80      	pop	{r7}
 8002678:	4770      	bx	lr
	...

0800267c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800267c:	b480      	push	{r7}
 800267e:	b085      	sub	sp, #20
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
 8002684:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	4a2b      	ldr	r2, [pc, #172]	; (800273c <TIM_Base_SetConfig+0xc0>)
 8002690:	4293      	cmp	r3, r2
 8002692:	d007      	beq.n	80026a4 <TIM_Base_SetConfig+0x28>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800269a:	d003      	beq.n	80026a4 <TIM_Base_SetConfig+0x28>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	4a28      	ldr	r2, [pc, #160]	; (8002740 <TIM_Base_SetConfig+0xc4>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d108      	bne.n	80026b6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	68fa      	ldr	r2, [r7, #12]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	4a20      	ldr	r2, [pc, #128]	; (800273c <TIM_Base_SetConfig+0xc0>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d007      	beq.n	80026ce <TIM_Base_SetConfig+0x52>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026c4:	d003      	beq.n	80026ce <TIM_Base_SetConfig+0x52>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	4a1d      	ldr	r2, [pc, #116]	; (8002740 <TIM_Base_SetConfig+0xc4>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d108      	bne.n	80026e0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	68db      	ldr	r3, [r3, #12]
 80026da:	68fa      	ldr	r2, [r7, #12]
 80026dc:	4313      	orrs	r3, r2
 80026de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	695b      	ldr	r3, [r3, #20]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	68fa      	ldr	r2, [r7, #12]
 80026f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	689a      	ldr	r2, [r3, #8]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	4a0d      	ldr	r2, [pc, #52]	; (800273c <TIM_Base_SetConfig+0xc0>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d103      	bne.n	8002714 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	691a      	ldr	r2, [r3, #16]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2201      	movs	r2, #1
 8002718:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	691b      	ldr	r3, [r3, #16]
 800271e:	f003 0301 	and.w	r3, r3, #1
 8002722:	2b00      	cmp	r3, #0
 8002724:	d005      	beq.n	8002732 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	691b      	ldr	r3, [r3, #16]
 800272a:	f023 0201 	bic.w	r2, r3, #1
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	611a      	str	r2, [r3, #16]
  }
}
 8002732:	bf00      	nop
 8002734:	3714      	adds	r7, #20
 8002736:	46bd      	mov	sp, r7
 8002738:	bc80      	pop	{r7}
 800273a:	4770      	bx	lr
 800273c:	40012c00 	.word	0x40012c00
 8002740:	40000400 	.word	0x40000400

08002744 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002744:	b480      	push	{r7}
 8002746:	b087      	sub	sp, #28
 8002748:	af00      	add	r7, sp, #0
 800274a:	60f8      	str	r0, [r7, #12]
 800274c:	60b9      	str	r1, [r7, #8]
 800274e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	6a1b      	ldr	r3, [r3, #32]
 8002754:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	6a1b      	ldr	r3, [r3, #32]
 800275a:	f023 0201 	bic.w	r2, r3, #1
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	699b      	ldr	r3, [r3, #24]
 8002766:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002768:	693b      	ldr	r3, [r7, #16]
 800276a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800276e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	011b      	lsls	r3, r3, #4
 8002774:	693a      	ldr	r2, [r7, #16]
 8002776:	4313      	orrs	r3, r2
 8002778:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	f023 030a 	bic.w	r3, r3, #10
 8002780:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002782:	697a      	ldr	r2, [r7, #20]
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	4313      	orrs	r3, r2
 8002788:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	693a      	ldr	r2, [r7, #16]
 800278e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	697a      	ldr	r2, [r7, #20]
 8002794:	621a      	str	r2, [r3, #32]
}
 8002796:	bf00      	nop
 8002798:	371c      	adds	r7, #28
 800279a:	46bd      	mov	sp, r7
 800279c:	bc80      	pop	{r7}
 800279e:	4770      	bx	lr

080027a0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b087      	sub	sp, #28
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	60f8      	str	r0, [r7, #12]
 80027a8:	60b9      	str	r1, [r7, #8]
 80027aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	6a1b      	ldr	r3, [r3, #32]
 80027b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	6a1b      	ldr	r3, [r3, #32]
 80027b6:	f023 0210 	bic.w	r2, r3, #16
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	699b      	ldr	r3, [r3, #24]
 80027c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80027c4:	693b      	ldr	r3, [r7, #16]
 80027c6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80027ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	031b      	lsls	r3, r3, #12
 80027d0:	693a      	ldr	r2, [r7, #16]
 80027d2:	4313      	orrs	r3, r2
 80027d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80027dc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	011b      	lsls	r3, r3, #4
 80027e2:	697a      	ldr	r2, [r7, #20]
 80027e4:	4313      	orrs	r3, r2
 80027e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	693a      	ldr	r2, [r7, #16]
 80027ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	697a      	ldr	r2, [r7, #20]
 80027f2:	621a      	str	r2, [r3, #32]
}
 80027f4:	bf00      	nop
 80027f6:	371c      	adds	r7, #28
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bc80      	pop	{r7}
 80027fc:	4770      	bx	lr

080027fe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80027fe:	b480      	push	{r7}
 8002800:	b085      	sub	sp, #20
 8002802:	af00      	add	r7, sp, #0
 8002804:	6078      	str	r0, [r7, #4]
 8002806:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002814:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002816:	683a      	ldr	r2, [r7, #0]
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	4313      	orrs	r3, r2
 800281c:	f043 0307 	orr.w	r3, r3, #7
 8002820:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	68fa      	ldr	r2, [r7, #12]
 8002826:	609a      	str	r2, [r3, #8]
}
 8002828:	bf00      	nop
 800282a:	3714      	adds	r7, #20
 800282c:	46bd      	mov	sp, r7
 800282e:	bc80      	pop	{r7}
 8002830:	4770      	bx	lr

08002832 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002832:	b480      	push	{r7}
 8002834:	b087      	sub	sp, #28
 8002836:	af00      	add	r7, sp, #0
 8002838:	60f8      	str	r0, [r7, #12]
 800283a:	60b9      	str	r1, [r7, #8]
 800283c:	607a      	str	r2, [r7, #4]
 800283e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800284c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	021a      	lsls	r2, r3, #8
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	431a      	orrs	r2, r3
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	4313      	orrs	r3, r2
 800285a:	697a      	ldr	r2, [r7, #20]
 800285c:	4313      	orrs	r3, r2
 800285e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	697a      	ldr	r2, [r7, #20]
 8002864:	609a      	str	r2, [r3, #8]
}
 8002866:	bf00      	nop
 8002868:	371c      	adds	r7, #28
 800286a:	46bd      	mov	sp, r7
 800286c:	bc80      	pop	{r7}
 800286e:	4770      	bx	lr

08002870 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002870:	b480      	push	{r7}
 8002872:	b085      	sub	sp, #20
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
 8002878:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002880:	2b01      	cmp	r3, #1
 8002882:	d101      	bne.n	8002888 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002884:	2302      	movs	r3, #2
 8002886:	e041      	b.n	800290c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2201      	movs	r2, #1
 800288c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2202      	movs	r2, #2
 8002894:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	68fa      	ldr	r2, [r7, #12]
 80028b6:	4313      	orrs	r3, r2
 80028b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	68fa      	ldr	r2, [r7, #12]
 80028c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a14      	ldr	r2, [pc, #80]	; (8002918 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d009      	beq.n	80028e0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028d4:	d004      	beq.n	80028e0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a10      	ldr	r2, [pc, #64]	; (800291c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d10c      	bne.n	80028fa <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80028e6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	68ba      	ldr	r2, [r7, #8]
 80028ee:	4313      	orrs	r3, r2
 80028f0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	68ba      	ldr	r2, [r7, #8]
 80028f8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2201      	movs	r2, #1
 80028fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2200      	movs	r2, #0
 8002906:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800290a:	2300      	movs	r3, #0
}
 800290c:	4618      	mov	r0, r3
 800290e:	3714      	adds	r7, #20
 8002910:	46bd      	mov	sp, r7
 8002912:	bc80      	pop	{r7}
 8002914:	4770      	bx	lr
 8002916:	bf00      	nop
 8002918:	40012c00 	.word	0x40012c00
 800291c:	40000400 	.word	0x40000400

08002920 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002928:	bf00      	nop
 800292a:	370c      	adds	r7, #12
 800292c:	46bd      	mov	sp, r7
 800292e:	bc80      	pop	{r7}
 8002930:	4770      	bx	lr

08002932 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002932:	b480      	push	{r7}
 8002934:	b083      	sub	sp, #12
 8002936:	af00      	add	r7, sp, #0
 8002938:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800293a:	bf00      	nop
 800293c:	370c      	adds	r7, #12
 800293e:	46bd      	mov	sp, r7
 8002940:	bc80      	pop	{r7}
 8002942:	4770      	bx	lr

08002944 <__libc_init_array>:
 8002944:	b570      	push	{r4, r5, r6, lr}
 8002946:	2600      	movs	r6, #0
 8002948:	4d0c      	ldr	r5, [pc, #48]	; (800297c <__libc_init_array+0x38>)
 800294a:	4c0d      	ldr	r4, [pc, #52]	; (8002980 <__libc_init_array+0x3c>)
 800294c:	1b64      	subs	r4, r4, r5
 800294e:	10a4      	asrs	r4, r4, #2
 8002950:	42a6      	cmp	r6, r4
 8002952:	d109      	bne.n	8002968 <__libc_init_array+0x24>
 8002954:	f000 f822 	bl	800299c <_init>
 8002958:	2600      	movs	r6, #0
 800295a:	4d0a      	ldr	r5, [pc, #40]	; (8002984 <__libc_init_array+0x40>)
 800295c:	4c0a      	ldr	r4, [pc, #40]	; (8002988 <__libc_init_array+0x44>)
 800295e:	1b64      	subs	r4, r4, r5
 8002960:	10a4      	asrs	r4, r4, #2
 8002962:	42a6      	cmp	r6, r4
 8002964:	d105      	bne.n	8002972 <__libc_init_array+0x2e>
 8002966:	bd70      	pop	{r4, r5, r6, pc}
 8002968:	f855 3b04 	ldr.w	r3, [r5], #4
 800296c:	4798      	blx	r3
 800296e:	3601      	adds	r6, #1
 8002970:	e7ee      	b.n	8002950 <__libc_init_array+0xc>
 8002972:	f855 3b04 	ldr.w	r3, [r5], #4
 8002976:	4798      	blx	r3
 8002978:	3601      	adds	r6, #1
 800297a:	e7f2      	b.n	8002962 <__libc_init_array+0x1e>
 800297c:	080029d8 	.word	0x080029d8
 8002980:	080029d8 	.word	0x080029d8
 8002984:	080029d8 	.word	0x080029d8
 8002988:	080029dc 	.word	0x080029dc

0800298c <memset>:
 800298c:	4603      	mov	r3, r0
 800298e:	4402      	add	r2, r0
 8002990:	4293      	cmp	r3, r2
 8002992:	d100      	bne.n	8002996 <memset+0xa>
 8002994:	4770      	bx	lr
 8002996:	f803 1b01 	strb.w	r1, [r3], #1
 800299a:	e7f9      	b.n	8002990 <memset+0x4>

0800299c <_init>:
 800299c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800299e:	bf00      	nop
 80029a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029a2:	bc08      	pop	{r3}
 80029a4:	469e      	mov	lr, r3
 80029a6:	4770      	bx	lr

080029a8 <_fini>:
 80029a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029aa:	bf00      	nop
 80029ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029ae:	bc08      	pop	{r3}
 80029b0:	469e      	mov	lr, r3
 80029b2:	4770      	bx	lr
