-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cabac_top_sao_top_Pipeline_VITIS_LOOP_201_5 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read5 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read9 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read10 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read11 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read12 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read13 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read14 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read15 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read16 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read17 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read18 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read19 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read23 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read24 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read25 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read20 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read21 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read22 : IN STD_LOGIC_VECTOR (7 downto 0);
    out_SaoOffsetVal_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_SaoOffsetVal_ce0 : OUT STD_LOGIC;
    out_SaoOffsetVal_we0 : OUT STD_LOGIC;
    out_SaoOffsetVal_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_SaoOffsetVal_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_SaoOffsetVal_ce1 : OUT STD_LOGIC;
    out_SaoOffsetVal_we1 : OUT STD_LOGIC;
    out_SaoOffsetVal_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (7 downto 0);
    out_SaoTypeIdx_3_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_SaoTypeIdx_3_out_ap_vld : OUT STD_LOGIC;
    out_SaoTypeIdx33_3_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_SaoTypeIdx33_3_out_ap_vld : OUT STD_LOGIC;
    out_SaoTypeIdx34_3_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_SaoTypeIdx34_3_out_ap_vld : OUT STD_LOGIC;
    out_SaoEOClass35_3_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_SaoEOClass35_3_out_ap_vld : OUT STD_LOGIC;
    out_SaoEOClass36_3_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_SaoEOClass36_3_out_ap_vld : OUT STD_LOGIC;
    out_sao_band_position_3_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_sao_band_position_3_out_ap_vld : OUT STD_LOGIC;
    out_SaoEOClass_3_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_SaoEOClass_3_out_ap_vld : OUT STD_LOGIC;
    out_sao_band_position37_3_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_sao_band_position37_3_out_ap_vld : OUT STD_LOGIC;
    out_sao_band_position38_3_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_sao_band_position38_3_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of cabac_top_sao_top_Pipeline_VITIS_LOOP_201_5 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln201_fu_418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal i_2_reg_729 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln201_fu_424_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln201_reg_736 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln204_fu_442_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln204_reg_741 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_464_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_reg_748 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_476_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_reg_755 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_514_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_762 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_fu_526_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_reg_767 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_fu_538_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_reg_772 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_fu_550_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_777 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln204_1_fu_448_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln205_fu_459_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln206_fu_567_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal zext_ln207_fu_577_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln208_fu_587_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_114 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_2 : STD_LOGIC_VECTOR (1 downto 0);
    signal out_sao_band_position38_3_fu_118 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_sao_band_position37_3_fu_122 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_SaoEOClass_3_fu_126 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_sao_band_position_3_fu_130 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_SaoEOClass36_3_fu_134 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_SaoEOClass35_3_fu_138 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_SaoTypeIdx34_3_fu_142 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_SaoTypeIdx33_3_fu_146 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_SaoTypeIdx_3_fu_150 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_488_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_fu_501_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal tmp_s_fu_434_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln204_fu_430_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln205_fu_453_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln206_fu_562_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln207_fu_572_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln208_fu_582_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component cabac_top_mux_32_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component cabac_top_mux_32_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cabac_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_32_8_1_1_U110 : component cabac_top_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => p_read2,
        din1 => p_read3,
        din2 => p_read4,
        din3 => ap_sig_allocacmp_i_2,
        dout => tmp_fu_464_p5);

    mux_32_8_1_1_U111 : component cabac_top_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => p_read20,
        din1 => p_read21,
        din2 => p_read22,
        din3 => ap_sig_allocacmp_i_2,
        dout => tmp_1_fu_476_p5);

    mux_32_16_1_1_U112 : component cabac_top_mux_32_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_read5,
        din1 => p_read6,
        din2 => p_read7,
        din3 => ap_sig_allocacmp_i_2,
        dout => tmp_4_fu_488_p5);

    mux_32_16_1_1_U113 : component cabac_top_mux_32_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_read8,
        din1 => p_read9,
        din2 => p_read10,
        din3 => ap_sig_allocacmp_i_2,
        dout => tmp_5_fu_501_p5);

    mux_32_16_1_1_U114 : component cabac_top_mux_32_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_read11,
        din1 => p_read12,
        din2 => p_read13,
        din3 => ap_sig_allocacmp_i_2,
        dout => tmp_6_fu_514_p5);

    mux_32_16_1_1_U115 : component cabac_top_mux_32_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_read14,
        din1 => p_read15,
        din2 => p_read16,
        din3 => ap_sig_allocacmp_i_2,
        dout => tmp_7_fu_526_p5);

    mux_32_16_1_1_U116 : component cabac_top_mux_32_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_read17,
        din1 => p_read18,
        din2 => p_read19,
        din3 => ap_sig_allocacmp_i_2,
        dout => tmp_8_fu_538_p5);

    mux_32_8_1_1_U117 : component cabac_top_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => p_read23,
        din1 => p_read24,
        din2 => p_read25,
        din3 => ap_sig_allocacmp_i_2,
        dout => tmp_9_fu_550_p5);

    flow_control_loop_pipe_sequential_init_U : component cabac_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    i_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
                i_fu_114 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                i_fu_114 <= add_ln201_reg_736;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                add_ln201_reg_736 <= add_ln201_fu_424_p2;
                i_2_reg_729 <= ap_sig_allocacmp_i_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (icmp_ln201_fu_418_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                add_ln204_reg_741 <= add_ln204_fu_442_p2;
                tmp_1_reg_755 <= tmp_1_fu_476_p5;
                tmp_6_reg_762 <= tmp_6_fu_514_p5;
                tmp_7_reg_767 <= tmp_7_fu_526_p5;
                tmp_8_reg_772 <= tmp_8_fu_538_p5;
                tmp_9_reg_777 <= tmp_9_fu_550_p5;
                tmp_reg_748 <= tmp_fu_464_p5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((i_2_reg_729 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                out_SaoEOClass35_3_fu_138 <= tmp_1_reg_755;
                out_SaoTypeIdx33_3_fu_146 <= tmp_reg_748;
                out_sao_band_position37_3_fu_122 <= tmp_9_reg_777;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((i_2_reg_729 = ap_const_lv2_1)) and not((i_2_reg_729 = ap_const_lv2_0)) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                out_SaoEOClass36_3_fu_134 <= tmp_1_reg_755;
                out_SaoTypeIdx34_3_fu_142 <= tmp_reg_748;
                out_sao_band_position38_3_fu_118 <= tmp_9_reg_777;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((i_2_reg_729 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                out_SaoEOClass_3_fu_126 <= tmp_1_reg_755;
                out_SaoTypeIdx_3_fu_150 <= tmp_reg_748;
                out_sao_band_position_3_fu_130 <= tmp_9_reg_777;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, icmp_ln201_fu_418_p2, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start_int = ap_const_logic_1) and (icmp_ln201_fu_418_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln201_fu_424_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_2) + unsigned(ap_const_lv2_1));
    add_ln204_fu_442_p2 <= std_logic_vector(unsigned(tmp_s_fu_434_p3) + unsigned(zext_ln204_fu_430_p1));
    add_ln205_fu_453_p2 <= std_logic_vector(unsigned(add_ln204_fu_442_p2) + unsigned(ap_const_lv4_1));
    add_ln206_fu_562_p2 <= std_logic_vector(unsigned(add_ln204_reg_741) + unsigned(ap_const_lv4_2));
    add_ln207_fu_572_p2 <= std_logic_vector(unsigned(add_ln204_reg_741) + unsigned(ap_const_lv4_3));
    add_ln208_fu_582_p2 <= std_logic_vector(unsigned(add_ln204_reg_741) + unsigned(ap_const_lv4_4));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start_int)
    begin
        if ((ap_start_int = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start_int = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, icmp_ln201_fu_418_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln201_fu_418_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_state1, ap_loop_exit_ready, ap_done_reg, ap_start_int)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_2_assign_proc : process(ap_CS_fsm_state1, i_fu_114, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_2 <= ap_const_lv2_0;
        else 
            ap_sig_allocacmp_i_2 <= i_fu_114;
        end if; 
    end process;

    icmp_ln201_fu_418_p2 <= "1" when (ap_sig_allocacmp_i_2 = ap_const_lv2_3) else "0";
    out_SaoEOClass35_3_out <= out_SaoEOClass35_3_fu_138;

    out_SaoEOClass35_3_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln201_fu_418_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln201_fu_418_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            out_SaoEOClass35_3_out_ap_vld <= ap_const_logic_1;
        else 
            out_SaoEOClass35_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    out_SaoEOClass36_3_out <= out_SaoEOClass36_3_fu_134;

    out_SaoEOClass36_3_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln201_fu_418_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln201_fu_418_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            out_SaoEOClass36_3_out_ap_vld <= ap_const_logic_1;
        else 
            out_SaoEOClass36_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    out_SaoEOClass_3_out <= out_SaoEOClass_3_fu_126;

    out_SaoEOClass_3_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln201_fu_418_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln201_fu_418_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            out_SaoEOClass_3_out_ap_vld <= ap_const_logic_1;
        else 
            out_SaoEOClass_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    out_SaoOffsetVal_address0_assign_proc : process(ap_CS_fsm_state1, icmp_ln201_fu_418_p2, ap_CS_fsm_state3, zext_ln205_fu_459_p1, ap_CS_fsm_state2, zext_ln207_fu_577_p1, zext_ln208_fu_587_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            out_SaoOffsetVal_address0 <= zext_ln208_fu_587_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            out_SaoOffsetVal_address0 <= zext_ln207_fu_577_p1(4 - 1 downto 0);
        elsif (((icmp_ln201_fu_418_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            out_SaoOffsetVal_address0 <= zext_ln205_fu_459_p1(4 - 1 downto 0);
        else 
            out_SaoOffsetVal_address0 <= "XXXX";
        end if; 
    end process;


    out_SaoOffsetVal_address1_assign_proc : process(ap_CS_fsm_state1, icmp_ln201_fu_418_p2, zext_ln204_1_fu_448_p1, zext_ln206_fu_567_p1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            out_SaoOffsetVal_address1 <= zext_ln206_fu_567_p1(4 - 1 downto 0);
        elsif (((icmp_ln201_fu_418_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            out_SaoOffsetVal_address1 <= zext_ln204_1_fu_448_p1(4 - 1 downto 0);
        else 
            out_SaoOffsetVal_address1 <= "XXXX";
        end if; 
    end process;


    out_SaoOffsetVal_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln201_fu_418_p2, ap_CS_fsm_state3, ap_CS_fsm_state2, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start_int = ap_const_logic_1) and (icmp_ln201_fu_418_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            out_SaoOffsetVal_ce0 <= ap_const_logic_1;
        else 
            out_SaoOffsetVal_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_SaoOffsetVal_ce1_assign_proc : process(ap_CS_fsm_state1, icmp_ln201_fu_418_p2, ap_CS_fsm_state2, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start_int = ap_const_logic_1) and (icmp_ln201_fu_418_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            out_SaoOffsetVal_ce1 <= ap_const_logic_1;
        else 
            out_SaoOffsetVal_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    out_SaoOffsetVal_d0_assign_proc : process(ap_CS_fsm_state1, icmp_ln201_fu_418_p2, ap_CS_fsm_state3, tmp_7_reg_767, tmp_8_reg_772, ap_CS_fsm_state2, tmp_5_fu_501_p5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            out_SaoOffsetVal_d0 <= tmp_8_reg_772;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            out_SaoOffsetVal_d0 <= tmp_7_reg_767;
        elsif (((icmp_ln201_fu_418_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            out_SaoOffsetVal_d0 <= tmp_5_fu_501_p5;
        else 
            out_SaoOffsetVal_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_SaoOffsetVal_d1_assign_proc : process(ap_CS_fsm_state1, icmp_ln201_fu_418_p2, tmp_6_reg_762, ap_CS_fsm_state2, tmp_4_fu_488_p5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            out_SaoOffsetVal_d1 <= tmp_6_reg_762;
        elsif (((icmp_ln201_fu_418_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            out_SaoOffsetVal_d1 <= tmp_4_fu_488_p5;
        else 
            out_SaoOffsetVal_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_SaoOffsetVal_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln201_fu_418_p2, ap_CS_fsm_state3, ap_CS_fsm_state2, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start_int = ap_const_logic_1) and (icmp_ln201_fu_418_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            out_SaoOffsetVal_we0 <= ap_const_logic_1;
        else 
            out_SaoOffsetVal_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_SaoOffsetVal_we1_assign_proc : process(ap_CS_fsm_state1, icmp_ln201_fu_418_p2, ap_CS_fsm_state2, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start_int = ap_const_logic_1) and (icmp_ln201_fu_418_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            out_SaoOffsetVal_we1 <= ap_const_logic_1;
        else 
            out_SaoOffsetVal_we1 <= ap_const_logic_0;
        end if; 
    end process;

    out_SaoTypeIdx33_3_out <= out_SaoTypeIdx33_3_fu_146;

    out_SaoTypeIdx33_3_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln201_fu_418_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln201_fu_418_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            out_SaoTypeIdx33_3_out_ap_vld <= ap_const_logic_1;
        else 
            out_SaoTypeIdx33_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    out_SaoTypeIdx34_3_out <= out_SaoTypeIdx34_3_fu_142;

    out_SaoTypeIdx34_3_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln201_fu_418_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln201_fu_418_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            out_SaoTypeIdx34_3_out_ap_vld <= ap_const_logic_1;
        else 
            out_SaoTypeIdx34_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    out_SaoTypeIdx_3_out <= out_SaoTypeIdx_3_fu_150;

    out_SaoTypeIdx_3_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln201_fu_418_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln201_fu_418_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            out_SaoTypeIdx_3_out_ap_vld <= ap_const_logic_1;
        else 
            out_SaoTypeIdx_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    out_sao_band_position37_3_out <= out_sao_band_position37_3_fu_122;

    out_sao_band_position37_3_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln201_fu_418_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln201_fu_418_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            out_sao_band_position37_3_out_ap_vld <= ap_const_logic_1;
        else 
            out_sao_band_position37_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    out_sao_band_position38_3_out <= out_sao_band_position38_3_fu_118;

    out_sao_band_position38_3_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln201_fu_418_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln201_fu_418_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            out_sao_band_position38_3_out_ap_vld <= ap_const_logic_1;
        else 
            out_sao_band_position38_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    out_sao_band_position_3_out <= out_sao_band_position_3_fu_130;

    out_sao_band_position_3_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln201_fu_418_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln201_fu_418_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            out_sao_band_position_3_out_ap_vld <= ap_const_logic_1;
        else 
            out_sao_band_position_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_s_fu_434_p3 <= (ap_sig_allocacmp_i_2 & ap_const_lv2_0);
    zext_ln204_1_fu_448_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln204_fu_442_p2),64));
    zext_ln204_fu_430_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_2),4));
    zext_ln205_fu_459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln205_fu_453_p2),64));
    zext_ln206_fu_567_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln206_fu_562_p2),64));
    zext_ln207_fu_577_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln207_fu_572_p2),64));
    zext_ln208_fu_587_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln208_fu_582_p2),64));
end behav;
