# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Multiplier_4bit.v" \
"../../../../../OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Multiplier_4bit_t.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
