// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Fast Corner delays for the design using part EP4CE115F29C7,
// with speed grade M, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "reg16_pc_interface")
  (DATE "10/22/2020 16:30:03")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (696:696:696) (781:781:781))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (696:696:696) (781:781:781))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (696:696:696) (781:781:781))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (696:696:696) (781:781:781))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (775:775:775) (847:847:847))
        (PORT ena (671:671:671) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (775:775:775) (847:847:847))
        (PORT ena (671:671:671) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (775:775:775) (847:847:847))
        (PORT ena (671:671:671) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (775:775:775) (847:847:847))
        (PORT ena (671:671:671) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (982:982:982) (1100:1100:1100))
        (PORT ena (781:781:781) (850:850:850))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (982:982:982) (1100:1100:1100))
        (PORT ena (781:781:781) (850:850:850))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (676:676:676) (763:763:763))
        (PORT ena (492:492:492) (527:527:527))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (676:676:676) (763:763:763))
        (PORT ena (492:492:492) (527:527:527))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (676:676:676) (763:763:763))
        (PORT ena (492:492:492) (527:527:527))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (676:676:676) (763:763:763))
        (PORT ena (492:492:492) (527:527:527))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (858:858:858) (972:972:972))
        (PORT ena (488:488:488) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (275:275:275))
        (PORT datac (499:499:499) (595:595:595))
        (PORT datad (565:565:565) (674:674:674))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (858:858:858) (972:972:972))
        (PORT ena (488:488:488) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (276:276:276))
        (PORT datac (515:515:515) (612:612:612))
        (PORT datad (561:561:561) (668:668:668))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (858:858:858) (972:972:972))
        (PORT ena (488:488:488) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (280:280:280))
        (PORT datac (596:596:596) (688:688:688))
        (PORT datad (561:561:561) (669:669:669))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (858:858:858) (972:972:972))
        (PORT ena (488:488:488) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (269:269:269))
        (PORT datac (495:495:495) (589:589:589))
        (PORT datad (559:559:559) (667:667:667))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (858:858:858) (972:972:972))
        (PORT ena (505:505:505) (547:547:547))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (200:200:200) (256:256:256))
        (PORT datac (364:364:364) (443:443:443))
        (PORT datad (752:752:752) (888:888:888))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (858:858:858) (972:972:972))
        (PORT ena (505:505:505) (547:547:547))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (274:274:274))
        (PORT datac (472:472:472) (546:546:546))
        (PORT datad (759:759:759) (895:895:895))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (858:858:858) (972:972:972))
        (PORT ena (505:505:505) (547:547:547))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (273:273:273))
        (PORT datac (478:478:478) (562:562:562))
        (PORT datad (758:758:758) (893:893:893))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (858:858:858) (972:972:972))
        (PORT ena (505:505:505) (547:547:547))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (259:259:259))
        (PORT datac (366:366:366) (448:448:448))
        (PORT datad (755:755:755) (890:890:890))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (847:847:847) (946:946:946))
        (PORT ena (993:993:993) (1095:1095:1095))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (411:411:411))
        (PORT datab (407:407:407) (496:496:496))
        (PORT datad (570:570:570) (678:678:678))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (982:982:982) (1100:1100:1100))
        (PORT ena (808:808:808) (884:884:884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (462:462:462))
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (570:570:570) (677:677:677))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (676:676:676) (763:763:763))
        (PORT ena (657:657:657) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (378:378:378) (464:464:464))
        (PORT datad (363:363:363) (441:441:441))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (676:676:676) (763:763:763))
        (PORT ena (657:657:657) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datac (393:393:393) (473:473:473))
        (PORT datad (367:367:367) (445:445:445))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (676:676:676) (763:763:763))
        (PORT ena (657:657:657) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (471:471:471))
        (PORT datab (405:405:405) (496:496:496))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (676:676:676) (763:763:763))
        (PORT ena (657:657:657) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (487:487:487))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (370:370:370) (449:449:449))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (215:215:215) (271:271:271))
        (PORT datac (580:580:580) (703:703:703))
        (PORT datad (498:498:498) (596:596:596))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (273:273:273))
        (PORT datab (498:498:498) (584:584:584))
        (PORT datac (579:579:579) (702:702:702))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (259:259:259))
        (PORT datab (601:601:601) (724:724:724))
        (PORT datac (362:362:362) (433:433:433))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (257:257:257))
        (PORT datab (601:601:601) (725:725:725))
        (PORT datac (359:359:359) (437:437:437))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (604:604:604) (727:727:727))
        (PORT datac (606:606:606) (710:710:710))
        (PORT datad (193:193:193) (242:242:242))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (496:496:496) (582:582:582))
        (PORT datac (578:578:578) (701:701:701))
        (PORT datad (200:200:200) (251:251:251))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (602:602:602) (725:725:725))
        (PORT datac (363:363:363) (434:434:434))
        (PORT datad (190:190:190) (239:239:239))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (701:701:701))
        (PORT datab (602:602:602) (725:725:725))
        (PORT datac (188:188:188) (240:240:240))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (485:485:485))
        (PORT datac (203:203:203) (258:258:258))
        (PORT datad (596:596:596) (708:708:708))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (364:364:364) (438:438:438))
        (PORT datad (573:573:573) (677:677:677))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (393:393:393) (486:486:486))
        (PORT datac (633:633:633) (749:749:749))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (769:769:769))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (392:392:392) (471:471:471))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (771:771:771))
        (PORT datac (118:118:118) (160:160:160))
        (PORT datad (390:390:390) (470:470:470))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (770:770:770))
        (PORT datab (399:399:399) (487:487:487))
        (PORT datac (117:117:117) (158:158:158))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_EN\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1769:1769:1769) (2006:2006:2006))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_RS\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1644:1644:1644) (1844:1844:1844))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX0\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2855:2855:2855) (3241:3241:3241))
        (IOPATH i o (1535:1535:1535) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX0\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3239:3239:3239) (2850:2850:2850))
        (IOPATH i o (2517:2517:2517) (2456:2456:2456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX0\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3086:3086:3086) (2711:2711:2711))
        (IOPATH i o (1595:1595:1595) (1592:1592:1592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1912:1912:1912) (2141:2141:2141))
        (IOPATH i o (2466:2466:2466) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2106:2106:2106) (1885:1885:1885))
        (IOPATH i o (1624:1624:1624) (1599:1599:1599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2152:2152:2152) (1922:1922:1922))
        (IOPATH i o (1614:1614:1614) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1988:1988:1988) (1779:1779:1779))
        (IOPATH i o (1585:1585:1585) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1999:1999:1999) (2224:2224:2224))
        (IOPATH i o (1562:1562:1562) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1836:1836:1836) (2055:2055:2055))
        (IOPATH i o (2515:2515:2515) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2053:2053:2053) (2292:2292:2292))
        (IOPATH i o (1535:1535:1535) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDG\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2150:2150:2150) (2405:2405:2405))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDG\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2277:2277:2277) (2559:2559:2559))
        (IOPATH i o (1642:1642:1642) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDG\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2219:2219:2219) (2483:2483:2483))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[23\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (230:230:230) (250:250:250))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[22\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1733:1733:1733) (1535:1535:1535))
        (IOPATH i o (1655:1655:1655) (1652:1652:1652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[21\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (530:530:530) (593:593:593))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[20\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1487:1487:1487) (1315:1315:1315))
        (IOPATH i o (1615:1615:1615) (1612:1612:1612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[17\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2634:2634:2634) (2890:2890:2890))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[16\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (713:713:713) (813:813:813))
        (IOPATH i o (1662:1662:1662) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1645:1645:1645) (1870:1870:1870))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1093:1093:1093) (1283:1283:1283))
        (IOPATH i o (1652:1652:1652) (1655:1655:1655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1379:1379:1379) (1558:1558:1558))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1289:1289:1289) (1458:1458:1458))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1276:1276:1276) (1432:1432:1432))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1490:1490:1490) (1689:1689:1689))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1878:1878:1878) (2097:2097:2097))
        (IOPATH i o (2466:2466:2466) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2065:2065:2065) (2321:2321:2321))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1348:1348:1348) (1562:1562:1562))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2127:2127:2127) (2429:2429:2429))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2050:2050:2050) (2295:2295:2295))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1076:1076:1076) (1233:1233:1233))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1276:1276:1276) (1444:1444:1444))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2090:2090:2090) (2352:2352:2352))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\altera_reserved_tdo\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1691:1691:1691) (2151:2151:2151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CLOCK_50\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (358:358:358) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\CLOCK_50\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (99:99:99) (85:85:85))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tms\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tck\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tdi\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (678:678:678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (193:193:193))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2113:2113:2113) (1903:1903:1903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (482:482:482))
        (PORT datac (2030:2030:2030) (1757:1757:1757))
        (PORT datad (228:228:228) (285:285:285))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (216:216:216) (272:272:272))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2113:2113:2113) (1903:1903:1903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1918:1918:1918) (1652:1652:1652))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1918:1918:1918) (1653:1653:1653))
        (PORT datac (124:124:124) (169:169:169))
        (PORT datad (217:217:217) (273:273:273))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1918:1918:1918) (1653:1653:1653))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2048:2048:2048) (1774:1774:1774))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1983:1983:1983) (2290:2290:2290))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1983:1983:1983) (2290:2290:2290))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (411:411:411))
        (PORT datab (2045:2045:2045) (1772:1772:1772))
        (PORT datad (188:188:188) (236:236:236))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1918:1918:1918) (1653:1653:1653))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2113:2113:2113) (1903:1903:1903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1917:1917:1917) (1651:1651:1651))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (137:137:137) (187:187:187))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2113:2113:2113) (1903:1903:1903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (1917:1917:1917) (1651:1651:1651))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_dr_scan_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (1916:1916:1916) (1651:1651:1651))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (265:265:265))
        (PORT datab (142:142:142) (191:191:191))
        (PORT datad (199:199:199) (251:251:251))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2113:2113:2113) (1903:1903:1903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (291:291:291))
        (PORT datab (1919:1919:1919) (1654:1654:1654))
        (PORT datac (313:313:313) (373:373:373))
        (PORT datad (198:198:198) (250:250:250))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1917:1917:1917) (1652:1652:1652))
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1625:1625:1625) (1371:1371:1371))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datac (377:377:377) (464:464:464))
        (PORT datad (230:230:230) (287:287:287))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (155:155:155))
        (PORT datab (193:193:193) (232:232:232))
        (PORT datac (178:178:178) (211:211:211))
        (PORT datad (109:109:109) (129:129:129))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (373:373:373) (460:460:460))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT asdata (1605:1605:1605) (1377:1377:1377))
        (PORT clrn (719:719:719) (641:641:641))
        (PORT ena (691:691:691) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (186:186:186) (231:231:231))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (719:719:719) (641:641:641))
        (PORT ena (691:691:691) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT asdata (300:300:300) (342:342:342))
        (PORT clrn (719:719:719) (641:641:641))
        (PORT ena (691:691:691) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (719:719:719) (641:641:641))
        (PORT ena (691:691:691) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT asdata (307:307:307) (346:346:346))
        (PORT clrn (719:719:719) (641:641:641))
        (PORT ena (691:691:691) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT asdata (295:295:295) (334:334:334))
        (PORT clrn (719:719:719) (641:641:641))
        (PORT ena (691:691:691) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (719:719:719) (641:641:641))
        (PORT ena (691:691:691) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (719:719:719) (641:641:641))
        (PORT ena (691:691:691) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (719:719:719) (641:641:641))
        (PORT ena (691:691:691) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (719:719:719) (641:641:641))
        (PORT ena (691:691:691) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datad (199:199:199) (245:245:245))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (141:141:141) (193:193:193))
        (PORT datac (262:262:262) (300:300:300))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_scan_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (719:719:719) (641:641:641))
        (PORT ena (637:637:637) (684:684:684))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (485:485:485))
        (PORT datab (1916:1916:1916) (1650:1650:1650))
        (PORT datac (127:127:127) (172:172:172))
        (PORT datad (215:215:215) (271:271:271))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (458:458:458))
        (PORT datab (2417:2417:2417) (2800:2800:2800))
        (PORT datac (339:339:339) (400:400:400))
        (PORT datad (2401:2401:2401) (2774:2774:2774))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (412:412:412) (501:501:501))
        (PORT datac (309:309:309) (370:370:370))
        (PORT datad (593:593:593) (704:704:704))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (505:505:505))
        (PORT datab (642:642:642) (760:760:760))
        (PORT datac (873:873:873) (1008:1008:1008))
        (PORT datad (570:570:570) (676:676:676))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[9\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (639:639:639))
        (PORT datab (550:550:550) (654:654:654))
        (PORT datad (509:509:509) (599:599:599))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT asdata (408:408:408) (465:465:465))
        (PORT clrn (684:684:684) (768:768:768))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (481:481:481) (565:565:565))
        (PORT datac (471:471:471) (555:555:555))
        (PORT datad (485:485:485) (574:574:574))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (666:666:666))
        (PORT datac (609:609:609) (703:703:703))
        (PORT datad (464:464:464) (529:529:529))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (226:226:226))
        (PORT datad (165:165:165) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (773:773:773) (856:856:856))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (782:782:782))
        (PORT datac (625:625:625) (735:735:735))
        (PORT datad (752:752:752) (887:887:887))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (787:787:787))
        (PORT datab (455:455:455) (525:525:525))
        (PORT datac (628:628:628) (738:738:738))
        (PORT datad (761:761:761) (897:897:897))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|ret\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (920:920:920))
        (PORT datac (464:464:464) (546:546:546))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[0\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (580:580:580))
        (PORT datab (120:120:120) (156:156:156))
        (PORT datac (103:103:103) (133:133:133))
        (PORT datad (337:337:337) (392:392:392))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (847:847:847) (946:946:946))
        (PORT ena (993:993:993) (1095:1095:1095))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (383:383:383) (465:465:465))
        (PORT datac (304:304:304) (364:364:364))
        (PORT datad (570:570:570) (677:677:677))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (668:668:668))
        (PORT datab (624:624:624) (725:725:725))
        (PORT datac (605:605:605) (712:712:712))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (485:485:485))
        (PORT datac (487:487:487) (575:575:575))
        (PORT datad (557:557:557) (663:663:663))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (505:505:505))
        (PORT datab (645:645:645) (763:763:763))
        (PORT datad (468:468:468) (533:533:533))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (146:146:146))
        (PORT datab (891:891:891) (1031:1031:1031))
        (PORT datad (568:568:568) (673:673:673))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[0\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (570:570:570))
        (PORT datab (107:107:107) (138:138:138))
        (PORT datac (574:574:574) (660:660:660))
        (PORT datad (493:493:493) (561:561:561))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (982:982:982) (1100:1100:1100))
        (PORT ena (781:781:781) (850:850:850))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1861:1861:1861) (1608:1608:1608))
        (PORT datab (509:509:509) (611:611:611))
        (PORT datad (505:505:505) (594:594:594))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (516:516:516))
        (PORT datab (160:160:160) (214:214:214))
        (PORT datac (227:227:227) (285:285:285))
        (PORT datad (97:97:97) (118:118:118))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1865:1865:1865) (1612:1612:1612))
        (PORT datac (524:524:524) (628:628:628))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (514:514:514))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (1627:1627:1627) (1364:1364:1364))
        (PORT datad (599:599:599) (690:690:690))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (189:189:189))
        (PORT datab (140:140:140) (191:191:191))
        (PORT datac (263:263:263) (301:301:301))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_dr_scan_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (719:719:719) (641:641:641))
        (PORT ena (637:637:637) (684:684:684))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (524:524:524))
        (PORT datab (386:386:386) (465:465:465))
        (PORT datac (203:203:203) (260:260:260))
        (PORT datad (169:169:169) (198:198:198))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (287:287:287))
        (PORT datab (423:423:423) (517:517:517))
        (PORT datac (430:430:430) (492:492:492))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_2\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (684:684:684) (768:768:768))
        (PORT ena (760:760:760) (819:819:819))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (461:461:461))
        (PORT datab (2415:2415:2415) (2797:2797:2797))
        (PORT datac (339:339:339) (400:400:400))
        (PORT datad (2399:2399:2399) (2772:2772:2772))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (298:298:298))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (272:272:272))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (275:275:275))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (214:214:214) (279:279:279))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (275:275:275))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (276:276:276))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (278:278:278))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[11\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (200:200:200))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[12\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (282:282:282))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[13\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[14\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (273:273:273))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[15\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (200:200:200))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (504:504:504))
        (PORT datac (215:215:215) (272:272:272))
        (PORT datad (592:592:592) (703:703:703))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (847:847:847) (946:946:946))
        (PORT ena (993:993:993) (1095:1095:1095))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (262:262:262))
        (PORT datac (377:377:377) (448:448:448))
        (PORT datad (569:569:569) (677:677:677))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (982:982:982) (1100:1100:1100))
        (PORT ena (781:781:781) (850:850:850))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|sdr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (422:422:422) (524:524:524))
        (PORT datac (499:499:499) (584:584:584))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (215:215:215))
        (PORT datab (757:757:757) (889:889:889))
        (PORT datad (577:577:577) (682:682:682))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (982:982:982) (1100:1100:1100))
        (PORT ena (808:808:808) (884:884:884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (758:758:758) (890:890:890))
        (PORT datad (571:571:571) (678:678:678))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (982:982:982) (1100:1100:1100))
        (PORT ena (781:781:781) (850:850:850))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (295:295:295))
        (PORT datab (201:201:201) (245:245:245))
        (PORT datac (865:865:865) (1017:1017:1017))
        (PORT datad (208:208:208) (256:256:256))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (376:376:376) (441:441:441))
        (PORT datac (113:113:113) (143:143:143))
        (PORT datad (145:145:145) (190:190:190))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (376:376:376) (442:442:442))
        (PORT datac (114:114:114) (144:144:144))
        (PORT datad (146:146:146) (190:190:190))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (240:240:240))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datad (102:102:102) (125:125:125))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (679:679:679) (759:759:759))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (156:156:156) (209:209:209))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (241:241:241))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (103:103:103) (126:126:126))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (679:679:679) (759:759:759))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (241:241:241))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datad (103:103:103) (126:126:126))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (679:679:679) (759:759:759))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (137:137:137) (188:188:188))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (115:115:115) (144:144:144))
        (PORT datad (102:102:102) (125:125:125))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (679:679:679) (759:759:759))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (214:214:214) (271:271:271))
        (PORT datac (123:123:123) (167:167:167))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (162:162:162))
        (PORT datab (373:373:373) (438:438:438))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (679:679:679) (759:759:759))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (217:217:217))
        (PORT datab (414:414:414) (471:471:471))
        (PORT datac (183:183:183) (215:215:215))
        (PORT datad (539:539:539) (634:634:634))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (273:273:273))
        (PORT datab (406:406:406) (491:491:491))
        (PORT datac (114:114:114) (144:144:144))
        (PORT datad (341:341:341) (397:397:397))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1531:1531:1531) (1309:1309:1309))
        (PORT clrn (617:617:617) (677:677:677))
        (PORT sload (598:598:598) (659:659:659))
        (PORT ena (747:747:747) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (310:310:310) (352:352:352))
        (PORT clrn (617:617:617) (677:677:677))
        (PORT sload (598:598:598) (659:659:659))
        (PORT ena (747:747:747) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (374:374:374) (424:424:424))
        (PORT clrn (617:617:617) (677:677:677))
        (PORT sload (598:598:598) (659:659:659))
        (PORT ena (747:747:747) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (311:311:311) (352:352:352))
        (PORT clrn (617:617:617) (677:677:677))
        (PORT sload (598:598:598) (659:659:659))
        (PORT ena (747:747:747) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (380:380:380) (433:433:433))
        (PORT clrn (617:617:617) (677:677:677))
        (PORT sload (598:598:598) (659:659:659))
        (PORT ena (747:747:747) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (311:311:311) (351:351:351))
        (PORT clrn (617:617:617) (677:677:677))
        (PORT sload (598:598:598) (659:659:659))
        (PORT ena (747:747:747) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (379:379:379) (430:430:430))
        (PORT clrn (617:617:617) (677:677:677))
        (PORT sload (598:598:598) (659:659:659))
        (PORT ena (747:747:747) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (373:373:373) (428:428:428))
        (PORT clrn (617:617:617) (677:677:677))
        (PORT sload (598:598:598) (659:659:659))
        (PORT ena (747:747:747) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (381:381:381) (427:427:427))
        (PORT clrn (617:617:617) (677:677:677))
        (PORT sload (598:598:598) (659:659:659))
        (PORT ena (747:747:747) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (310:310:310) (351:351:351))
        (PORT clrn (617:617:617) (677:677:677))
        (PORT sload (598:598:598) (659:659:659))
        (PORT ena (747:747:747) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (377:377:377) (433:433:433))
        (PORT clrn (617:617:617) (677:677:677))
        (PORT sload (598:598:598) (659:659:659))
        (PORT ena (747:747:747) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (383:383:383) (429:429:429))
        (PORT clrn (617:617:617) (677:677:677))
        (PORT sload (598:598:598) (659:659:659))
        (PORT ena (747:747:747) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (310:310:310) (351:351:351))
        (PORT clrn (617:617:617) (677:677:677))
        (PORT sload (598:598:598) (659:659:659))
        (PORT ena (747:747:747) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (381:381:381) (427:427:427))
        (PORT clrn (617:617:617) (677:677:677))
        (PORT sload (598:598:598) (659:659:659))
        (PORT ena (747:747:747) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (306:306:306) (367:367:367))
        (PORT datad (207:207:207) (261:261:261))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (442:442:442))
        (PORT datab (550:550:550) (653:653:653))
        (PORT datac (129:129:129) (170:170:170))
        (PORT datad (366:366:366) (442:442:442))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT asdata (950:950:950) (1065:1065:1065))
        (PORT clrn (770:770:770) (830:830:830))
        (PORT ena (661:661:661) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (217:217:217) (275:275:275))
        (PORT datac (2359:2359:2359) (2721:2721:2721))
        (PORT datad (359:359:359) (434:434:434))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (322:322:322) (373:373:373))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (226:226:226))
        (PORT datab (153:153:153) (205:205:205))
        (PORT datac (149:149:149) (194:194:194))
        (PORT datad (312:312:312) (358:358:358))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (683:683:683) (765:765:765))
        (PORT ena (771:771:771) (843:843:843))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (201:201:201))
        (PORT datab (935:935:935) (1083:1083:1083))
        (PORT datac (156:156:156) (205:205:205))
        (PORT datad (326:326:326) (391:391:391))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (200:200:200))
        (PORT datab (331:331:331) (383:383:383))
        (PORT datac (161:161:161) (193:193:193))
        (PORT datad (625:625:625) (726:726:726))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (648:648:648))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (384:384:384) (469:469:469))
        (PORT datad (626:626:626) (727:727:727))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1097:1097:1097) (1237:1237:1237))
        (PORT clrn (683:683:683) (765:765:765))
        (PORT sload (1074:1074:1074) (972:972:972))
        (PORT ena (491:491:491) (523:523:523))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (586:586:586))
        (PORT datac (213:213:213) (275:275:275))
        (PORT datad (595:595:595) (706:706:706))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (847:847:847) (946:946:946))
        (PORT ena (993:993:993) (1095:1095:1095))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (257:257:257))
        (PORT datac (356:356:356) (427:427:427))
        (PORT datad (571:571:571) (679:679:679))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (982:982:982) (1100:1100:1100))
        (PORT ena (781:781:781) (850:850:850))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (629:629:629))
        (PORT datab (518:518:518) (611:611:611))
        (PORT datac (217:217:217) (279:279:279))
        (PORT datad (847:847:847) (992:992:992))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (396:396:396) (450:450:450))
        (PORT clrn (617:617:617) (677:677:677))
        (PORT sload (598:598:598) (659:659:659))
        (PORT ena (747:747:747) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (310:310:310) (351:351:351))
        (PORT clrn (617:617:617) (677:677:677))
        (PORT sload (598:598:598) (659:659:659))
        (PORT ena (747:747:747) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT asdata (824:824:824) (927:927:927))
        (PORT clrn (770:770:770) (830:830:830))
        (PORT ena (661:661:661) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (229:229:229))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (2261:2261:2261) (2627:2627:2627))
        (PORT datad (368:368:368) (437:437:437))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (446:446:446) (512:512:512))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (932:932:932) (1058:1058:1058))
        (PORT clrn (683:683:683) (765:765:765))
        (PORT sload (1074:1074:1074) (972:972:972))
        (PORT ena (491:491:491) (523:523:523))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (196:196:196))
        (PORT datac (628:628:628) (743:743:743))
        (PORT datad (394:394:394) (474:474:474))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[0\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (161:161:161))
        (PORT datab (508:508:508) (605:605:605))
        (PORT datac (102:102:102) (130:130:130))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (676:676:676) (763:763:763))
        (PORT ena (657:657:657) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (496:496:496))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datad (365:365:365) (442:442:442))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[0\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (591:591:591))
        (PORT datab (119:119:119) (148:148:148))
        (PORT datac (871:871:871) (1006:1006:1006))
        (PORT datad (108:108:108) (127:127:127))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (676:676:676) (763:763:763))
        (PORT ena (492:492:492) (527:527:527))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (514:514:514))
        (PORT datab (156:156:156) (210:210:210))
        (PORT datac (230:230:230) (289:289:289))
        (PORT datad (101:101:101) (123:123:123))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (514:514:514))
        (PORT datab (103:103:103) (130:130:130))
        (PORT datac (1627:1627:1627) (1364:1364:1364))
        (PORT datad (599:599:599) (689:689:689))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_3\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (684:684:684) (768:768:768))
        (PORT ena (760:760:760) (819:819:819))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|process_1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (610:610:610))
        (PORT datab (422:422:422) (516:516:516))
        (PORT datad (325:325:325) (383:383:383))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (634:634:634) (750:750:750))
        (PORT datad (381:381:381) (447:447:447))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (676:676:676) (763:763:763))
        (PORT ena (657:657:657) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datac (392:392:392) (473:473:473))
        (PORT datad (362:362:362) (439:439:439))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (676:676:676) (763:763:763))
        (PORT ena (492:492:492) (527:527:527))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|ir_loaded_address_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (298:298:298))
        (PORT datab (351:351:351) (417:417:417))
        (PORT datad (216:216:216) (269:269:269))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (194:194:194))
        (PORT datac (630:630:630) (745:745:745))
        (PORT datad (509:509:509) (606:606:606))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (676:676:676) (763:763:763))
        (PORT ena (657:657:657) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (365:365:365) (444:444:444))
        (PORT datad (362:362:362) (439:439:439))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (676:676:676) (763:763:763))
        (PORT ena (492:492:492) (527:527:527))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (775:775:775))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (516:516:516) (610:610:610))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (676:676:676) (763:763:763))
        (PORT ena (657:657:657) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (518:518:518) (612:612:612))
        (PORT datad (367:367:367) (444:444:444))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (676:676:676) (763:763:763))
        (PORT ena (492:492:492) (527:527:527))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|process_1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (290:290:290))
        (PORT datac (208:208:208) (258:258:258))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|ir_loaded_address_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (392:392:392) (413:413:413))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (435:435:435))
        (PORT datab (603:603:603) (727:727:727))
        (PORT datac (367:367:367) (442:442:442))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (511:511:511))
        (PORT datac (231:231:231) (289:289:289))
        (PORT datad (139:139:139) (183:183:183))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (158:158:158))
        (PORT datac (105:105:105) (134:134:134))
        (PORT datad (424:424:424) (478:478:478))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (858:858:858) (972:972:972))
        (PORT ena (505:505:505) (547:547:547))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (375:375:375) (454:454:454))
        (PORT datac (197:197:197) (249:249:249))
        (PORT datad (756:756:756) (892:892:892))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (358:358:358))
        (PORT datab (606:606:606) (696:696:696))
        (PORT datac (873:873:873) (1008:1008:1008))
        (PORT datad (106:106:106) (125:125:125))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (775:775:775) (847:847:847))
        (PORT ena (671:671:671) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (515:515:515))
        (PORT datab (246:246:246) (308:308:308))
        (PORT datac (1625:1625:1625) (1362:1362:1362))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (110:110:110) (142:142:142))
        (PORT datac (105:105:105) (128:128:128))
        (PORT datad (602:602:602) (693:693:693))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_1\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (684:684:684) (768:768:768))
        (PORT ena (760:760:760) (819:819:819))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|process_1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (560:560:560))
        (PORT datab (550:550:550) (658:658:658))
        (PORT datac (665:665:665) (782:782:782))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (739:739:739))
        (PORT datab (603:603:603) (726:726:726))
        (PORT datac (216:216:216) (270:270:270))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (858:858:858) (972:972:972))
        (PORT ena (505:505:505) (547:547:547))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (214:214:214) (270:270:270))
        (PORT datac (362:362:362) (428:428:428))
        (PORT datad (754:754:754) (890:890:890))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (775:775:775) (847:847:847))
        (PORT ena (671:671:671) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|ir_loaded_address_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (276:276:276))
        (PORT datab (111:111:111) (142:142:142))
        (PORT datad (205:205:205) (251:251:251))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (602:602:602) (726:726:726))
        (PORT datac (482:482:482) (569:569:569))
        (PORT datad (201:201:201) (247:247:247))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (858:858:858) (972:972:972))
        (PORT ena (505:505:505) (547:547:547))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (892:892:892))
        (PORT datac (189:189:189) (236:236:236))
        (PORT datad (761:761:761) (898:898:898))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (775:775:775) (847:847:847))
        (PORT ena (671:671:671) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (452:452:452))
        (PORT datab (241:241:241) (297:297:297))
        (PORT datac (578:578:578) (701:701:701))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (858:858:858) (972:972:972))
        (PORT ena (505:505:505) (547:547:547))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (259:259:259))
        (PORT datac (792:792:792) (926:926:926))
        (PORT datad (755:755:755) (891:891:891))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (775:775:775) (847:847:847))
        (PORT ena (671:671:671) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|process_1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (197:197:197))
        (PORT datad (147:147:147) (185:185:185))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|ir_loaded_address_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (577:577:577) (614:614:614))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (459:459:459))
        (PORT datab (505:505:505) (602:602:602))
        (PORT datac (339:339:339) (400:400:400))
        (PORT datad (459:459:459) (542:542:542))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1643:1643:1643) (1380:1380:1380))
        (PORT datac (228:228:228) (286:286:286))
        (PORT datad (145:145:145) (190:190:190))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1864:1864:1864) (1610:1610:1610))
        (PORT datab (541:541:541) (648:648:648))
        (PORT datac (229:229:229) (287:287:287))
        (PORT datad (494:494:494) (586:586:586))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (513:513:513))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (500:500:500) (589:589:589))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_0\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (684:684:684) (768:768:768))
        (PORT ena (760:760:760) (819:819:819))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|process_1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (585:585:585) (696:696:696))
        (PORT datac (376:376:376) (461:461:461))
        (PORT datad (639:639:639) (743:743:743))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (738:738:738))
        (PORT datab (214:214:214) (270:270:270))
        (PORT datac (580:580:580) (703:703:703))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (581:581:581))
        (PORT datab (121:121:121) (157:157:157))
        (PORT datac (102:102:102) (132:132:132))
        (PORT datad (337:337:337) (392:392:392))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (858:858:858) (972:972:972))
        (PORT ena (488:488:488) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (205:205:205) (265:265:265))
        (PORT datac (1025:1025:1025) (1181:1181:1181))
        (PORT datad (567:567:567) (676:676:676))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (571:571:571))
        (PORT datab (110:110:110) (141:141:141))
        (PORT datac (572:572:572) (657:657:657))
        (PORT datad (489:489:489) (558:558:558))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (696:696:696) (781:781:781))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (469:469:469))
        (PORT datab (213:213:213) (270:270:270))
        (PORT datac (578:578:578) (700:700:700))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (858:858:858) (972:972:972))
        (PORT ena (488:488:488) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (265:265:265))
        (PORT datab (509:509:509) (604:604:604))
        (PORT datad (558:558:558) (665:665:665))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (696:696:696) (781:781:781))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|ir_loaded_address_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (406:406:406))
        (PORT datab (342:342:342) (411:411:411))
        (PORT datad (353:353:353) (423:423:423))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (280:280:280))
        (PORT datab (600:600:600) (724:724:724))
        (PORT datac (484:484:484) (571:571:571))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (858:858:858) (972:972:972))
        (PORT ena (488:488:488) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (984:984:984))
        (PORT datab (333:333:333) (401:401:401))
        (PORT datad (560:560:560) (667:667:667))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (696:696:696) (781:781:781))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (285:285:285))
        (PORT datac (580:580:580) (703:703:703))
        (PORT datad (359:359:359) (428:428:428))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (858:858:858) (972:972:972))
        (PORT ena (488:488:488) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (276:276:276))
        (PORT datac (488:488:488) (574:574:574))
        (PORT datad (566:566:566) (674:674:674))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (696:696:696) (781:781:781))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|process_1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (365:365:365) (448:448:448))
        (PORT datad (464:464:464) (550:550:550))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|ir_loaded_address_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (393:393:393) (415:415:415))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT asdata (1400:1400:1400) (1626:1626:1626))
        (PORT clrn (770:770:770) (830:830:830))
        (PORT ena (661:661:661) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (321:321:321) (389:389:389))
        (PORT datad (360:360:360) (434:434:434))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (325:325:325) (379:379:379))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (329:329:329) (375:375:375))
        (PORT clrn (683:683:683) (765:765:765))
        (PORT sload (1074:1074:1074) (972:972:972))
        (PORT ena (491:491:491) (523:523:523))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (505:505:505))
        (PORT datab (641:641:641) (759:759:759))
        (PORT datac (872:872:872) (1007:1007:1007))
        (PORT datad (571:571:571) (676:676:676))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (187:187:187))
        (PORT datab (354:354:354) (421:421:421))
        (PORT datad (487:487:487) (557:557:557))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (769:769:769) (684:684:684))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (283:283:283))
        (PORT datac (325:325:325) (386:386:386))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (430:430:430) (468:468:468))
        (PORT ena (710:710:710) (801:801:801))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT asdata (577:577:577) (665:665:665))
        (PORT clrn (684:684:684) (768:768:768))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|ret\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (462:462:462) (546:546:546))
        (PORT datac (769:769:769) (895:895:895))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (225:225:225))
        (PORT datab (935:935:935) (1083:1083:1083))
        (PORT datac (187:187:187) (221:221:221))
        (PORT datad (132:132:132) (177:177:177))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (460:460:460))
        (PORT datab (2416:2416:2416) (2798:2798:2798))
        (PORT datac (339:339:339) (400:400:400))
        (PORT datad (2400:2400:2400) (2773:2773:2773))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (655:655:655) (751:751:751))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (770:770:770) (830:830:830))
        (PORT ena (661:661:661) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (210:210:210))
        (PORT datab (2279:2279:2279) (2646:2646:2646))
        (PORT datac (341:341:341) (404:404:404))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (347:347:347) (408:408:408))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2371:2371:2371) (2743:2743:2743))
        (PORT datab (2278:2278:2278) (2644:2644:2644))
        (PORT datac (339:339:339) (402:402:402))
        (PORT datad (365:365:365) (434:434:434))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT asdata (836:836:836) (931:931:931))
        (PORT clrn (770:770:770) (830:830:830))
        (PORT ena (661:661:661) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (2259:2259:2259) (2624:2624:2624))
        (PORT datad (365:365:365) (434:434:434))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (328:328:328) (384:384:384))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT asdata (2317:2317:2317) (2644:2644:2644))
        (PORT clrn (770:770:770) (830:830:830))
        (PORT ena (661:661:661) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (460:460:460))
        (PORT datab (2415:2415:2415) (2798:2798:2798))
        (PORT datac (339:339:339) (400:400:400))
        (PORT datad (2400:2400:2400) (2772:2772:2772))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (267:267:267))
        (PORT datab (2411:2411:2411) (2793:2793:2793))
        (PORT datac (162:162:162) (191:191:191))
        (PORT datad (360:360:360) (435:435:435))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (447:447:447) (514:514:514))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (546:546:546) (621:621:621))
        (PORT clrn (683:683:683) (765:765:765))
        (PORT sload (1074:1074:1074) (972:972:972))
        (PORT ena (491:491:491) (523:523:523))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (497:497:497) (560:560:560))
        (PORT clrn (683:683:683) (765:765:765))
        (PORT sload (1074:1074:1074) (972:972:972))
        (PORT ena (491:491:491) (523:523:523))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (306:306:306) (345:345:345))
        (PORT clrn (683:683:683) (765:765:765))
        (PORT sload (1074:1074:1074) (972:972:972))
        (PORT ena (491:491:491) (523:523:523))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (226:226:226))
        (PORT datab (732:732:732) (857:857:857))
        (PORT datac (296:296:296) (339:339:339))
        (PORT datad (132:132:132) (176:176:176))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2370:2370:2370) (2742:2742:2742))
        (PORT datab (2281:2281:2281) (2648:2648:2648))
        (PORT datac (343:343:343) (407:407:407))
        (PORT datad (368:368:368) (437:437:437))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT asdata (1518:1518:1518) (1744:1744:1744))
        (PORT clrn (770:770:770) (830:830:830))
        (PORT ena (661:661:661) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (2260:2260:2260) (2625:2625:2625))
        (PORT datad (366:366:366) (435:435:435))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (318:318:318) (368:368:368))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (335:335:335) (382:382:382))
        (PORT clrn (683:683:683) (765:765:765))
        (PORT sload (1074:1074:1074) (972:972:972))
        (PORT ena (491:491:491) (523:523:523))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (493:493:493))
        (PORT datab (230:230:230) (292:292:292))
        (PORT datad (597:597:597) (709:709:709))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (847:847:847) (946:946:946))
        (PORT ena (993:993:993) (1095:1095:1095))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (274:274:274))
        (PORT datac (790:790:790) (917:917:917))
        (PORT datad (569:569:569) (676:676:676))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (982:982:982) (1100:1100:1100))
        (PORT ena (781:781:781) (850:850:850))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (262:262:262))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (865:865:865) (974:974:974))
        (PORT sload (623:623:623) (704:704:704))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|is_in_use_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (202:202:202))
        (PORT datad (146:146:146) (184:184:184))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|is_in_use_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (790:790:790) (872:872:872))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|is_in_use_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (465:465:465))
        (PORT datad (344:344:344) (414:414:414))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|is_in_use_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (839:839:839) (937:937:937))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|is_in_use_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (468:468:468))
        (PORT datad (365:365:365) (438:438:438))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|is_in_use_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (780:780:780) (862:862:862))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (464:464:464))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (338:338:338) (401:401:401))
        (PORT datad (353:353:353) (425:425:425))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (619:619:619))
        (PORT datab (354:354:354) (438:438:438))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (367:367:367) (437:437:437))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (320:320:320) (371:371:371))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (327:327:327) (371:371:371))
        (PORT clrn (683:683:683) (765:765:765))
        (PORT sload (1074:1074:1074) (972:972:972))
        (PORT ena (491:491:491) (523:523:523))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1627:1627:1627) (1373:1373:1373))
        (PORT datad (229:229:229) (287:287:287))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (990:990:990))
        (PORT datab (344:344:344) (408:408:408))
        (PORT datac (485:485:485) (577:577:577))
        (PORT datad (320:320:320) (374:374:374))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (557:557:557) (664:664:664))
        (PORT datac (1621:1621:1621) (1363:1363:1363))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_tdo_mux\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (787:787:787))
        (PORT datac (532:532:532) (637:637:637))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (515:515:515) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (538:538:538) (644:644:644))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (515:515:515) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (538:538:538) (644:644:644))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (515:515:515) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (539:539:539) (645:645:645))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (515:515:515) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (213:213:213))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (157:157:157) (211:211:211))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|clear_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (673:673:673))
        (PORT datac (540:540:540) (650:650:650))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (617:617:617))
        (PORT datab (546:546:546) (645:645:645))
        (PORT datac (120:120:120) (150:150:150))
        (PORT datad (412:412:412) (504:504:504))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (321:321:321) (375:375:375))
        (PORT ena (643:643:643) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (205:205:205))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (321:321:321) (375:375:375))
        (PORT ena (643:643:643) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (210:210:210))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (321:321:321) (375:375:375))
        (PORT ena (643:643:643) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (200:200:200))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (321:321:321) (375:375:375))
        (PORT ena (643:643:643) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[5\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (173:173:173))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (321:321:321) (375:375:375))
        (PORT ena (643:643:643) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (212:212:212))
        (PORT datab (145:145:145) (198:198:198))
        (PORT datac (130:130:130) (178:178:178))
        (PORT datad (138:138:138) (179:179:179))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (210:210:210))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (141:141:141) (189:189:189))
        (PORT datad (339:339:339) (388:388:388))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (321:321:321) (375:375:375))
        (PORT ena (643:643:643) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (131:131:131) (179:179:179))
        (PORT datad (130:130:130) (173:173:173))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (214:214:214))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (145:145:145) (193:193:193))
        (PORT datad (146:146:146) (191:191:191))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (670:670:670))
        (PORT datab (331:331:331) (386:386:386))
        (PORT datac (542:542:542) (652:652:652))
        (PORT datad (411:411:411) (503:503:503))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (214:214:214))
        (PORT datab (144:144:144) (197:197:197))
        (PORT datac (131:131:131) (179:179:179))
        (PORT datad (146:146:146) (191:191:191))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (395:395:395))
        (PORT datab (365:365:365) (432:432:432))
        (PORT datac (363:363:363) (427:427:427))
        (PORT datad (360:360:360) (424:424:424))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (215:215:215))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (145:145:145) (194:194:194))
        (PORT datad (140:140:140) (182:182:182))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (449:449:449))
        (PORT datab (342:342:342) (398:398:398))
        (PORT datac (126:126:126) (156:156:156))
        (PORT datad (405:405:405) (495:495:495))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (182:182:182))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (1601:1601:1601) (1351:1351:1351))
        (PORT datad (406:406:406) (497:497:497))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (618:618:618))
        (PORT datab (546:546:546) (645:645:645))
        (PORT datac (121:121:121) (151:151:151))
        (PORT datad (412:412:412) (503:503:503))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (406:406:406) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (451:451:451))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (351:351:351) (411:411:411))
        (PORT datad (409:409:409) (500:500:500))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (672:672:672))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (541:541:541) (651:651:651))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (406:406:406) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (119:119:119) (148:148:148))
        (PORT datad (414:414:414) (505:505:505))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (406:406:406) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (554:554:554) (664:664:664))
        (PORT datac (541:541:541) (651:651:651))
        (PORT datad (414:414:414) (506:506:506))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (450:450:450))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (363:363:363) (427:427:427))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (406:406:406) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (547:547:547))
        (PORT datab (368:368:368) (445:445:445))
        (PORT datac (152:152:152) (200:200:200))
        (PORT datad (139:139:139) (181:181:181))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (158:158:158) (218:218:218))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (318:318:318) (372:372:372))
        (PORT datad (210:210:210) (259:259:259))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (147:147:147) (203:203:203))
        (PORT datad (160:160:160) (212:212:212))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (343:343:343))
        (PORT datab (209:209:209) (248:248:248))
        (PORT datac (97:97:97) (121:121:121))
        (PORT datad (149:149:149) (192:192:192))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (764:764:764))
        (PORT datab (832:832:832) (975:975:975))
        (PORT datac (615:615:615) (722:722:722))
        (PORT datad (536:536:536) (633:633:633))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (404:404:404) (442:442:442))
        (PORT ena (489:489:489) (520:520:520))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (232:232:232))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (404:404:404) (442:442:442))
        (PORT ena (489:489:489) (520:520:520))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (167:167:167) (224:224:224))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (404:404:404) (442:442:442))
        (PORT ena (489:489:489) (520:520:520))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (220:220:220))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (404:404:404) (442:442:442))
        (PORT ena (489:489:489) (520:520:520))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (191:191:191))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (404:404:404) (442:442:442))
        (PORT ena (489:489:489) (520:520:520))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (140:140:140) (194:194:194))
        (PORT datad (154:154:154) (205:205:205))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (237:237:237))
        (PORT datab (163:163:163) (223:223:223))
        (PORT datac (152:152:152) (206:206:206))
        (PORT datad (149:149:149) (194:194:194))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (289:289:289))
        (PORT datab (276:276:276) (320:320:320))
        (PORT datac (163:163:163) (192:192:192))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (290:290:290))
        (PORT datab (279:279:279) (323:323:323))
        (PORT datac (318:318:318) (371:371:371))
        (PORT datad (211:211:211) (260:260:260))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1918:1918:1918) (1635:1635:1635))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (598:598:598))
        (PORT datab (648:648:648) (760:760:760))
        (PORT datac (819:819:819) (955:955:955))
        (PORT datad (322:322:322) (368:368:368))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT asdata (301:301:301) (343:343:343))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT asdata (300:300:300) (342:342:342))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (650:650:650) (762:762:762))
        (PORT datad (481:481:481) (566:566:566))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (752:752:752))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (822:822:822) (959:959:959))
        (PORT datad (321:321:321) (367:367:367))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (407:407:407) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (119:119:119) (152:152:152))
        (PORT datad (198:198:198) (249:249:249))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (239:239:239))
        (PORT datab (165:165:165) (225:225:225))
        (PORT datac (154:154:154) (208:208:208))
        (PORT datad (150:150:150) (195:195:195))
        (IOPATH dataa combout (186:186:186) (179:179:179))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (210:210:210) (250:250:250))
        (PORT datac (94:94:94) (117:117:117))
        (PORT datad (152:152:152) (195:195:195))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT asdata (299:299:299) (341:341:341))
        (PORT ena (407:407:407) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (326:326:326))
        (PORT datab (117:117:117) (152:152:152))
        (PORT datad (188:188:188) (236:236:236))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (221:221:221))
        (PORT datac (151:151:151) (205:205:205))
        (PORT datad (149:149:149) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (239:239:239))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (147:147:147) (203:203:203))
        (PORT datad (151:151:151) (195:195:195))
        (IOPATH dataa combout (181:181:181) (184:184:184))
        (IOPATH datab combout (182:182:182) (188:188:188))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT asdata (300:300:300) (342:342:342))
        (PORT ena (407:407:407) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (316:316:316))
        (PORT datab (120:120:120) (155:155:155))
        (PORT datad (200:200:200) (251:251:251))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (222:222:222))
        (PORT datab (214:214:214) (266:266:266))
        (PORT datac (152:152:152) (206:206:206))
        (PORT datad (150:150:150) (194:194:194))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (217:217:217))
        (PORT datab (164:164:164) (224:224:224))
        (PORT datac (153:153:153) (207:207:207))
        (PORT datad (160:160:160) (212:212:212))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (407:407:407) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (449:449:449))
        (PORT datab (118:118:118) (152:152:152))
        (PORT datad (199:199:199) (250:250:250))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (749:749:749))
        (PORT datad (538:538:538) (635:635:635))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (745:745:745))
        (PORT datab (387:387:387) (476:476:476))
        (PORT datad (536:536:536) (633:633:633))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1869:1869:1869) (1617:1617:1617))
        (PORT sload (404:404:404) (447:447:447))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (296:296:296) (335:335:335))
        (PORT sload (404:404:404) (447:447:447))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (296:296:296) (336:336:336))
        (PORT sload (404:404:404) (447:447:447))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (294:294:294) (334:334:334))
        (PORT sload (404:404:404) (447:447:447))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (201:201:201))
        (PORT datac (151:151:151) (196:196:196))
        (PORT datad (340:340:340) (408:408:408))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (227:227:227))
        (PORT datab (189:189:189) (226:226:226))
        (PORT datac (354:354:354) (419:419:419))
        (PORT datad (813:813:813) (955:955:955))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (816:816:816) (959:959:959))
        (PORT datad (189:189:189) (216:216:216))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (756:756:756))
        (PORT datab (422:422:422) (520:520:520))
        (PORT datac (484:484:484) (576:576:576))
        (PORT datad (470:470:470) (551:551:551))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (163:163:163) (225:225:225))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (303:303:303))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (223:223:223))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|clear_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (492:492:492) (587:587:587))
        (PORT datad (549:549:549) (654:654:654))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (776:776:776))
        (PORT datab (126:126:126) (157:157:157))
        (PORT datac (348:348:348) (413:413:413))
        (PORT datad (569:569:569) (679:679:679))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (405:405:405) (473:473:473))
        (PORT ena (488:488:488) (518:518:518))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (134:134:134) (177:177:177))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (405:405:405) (473:473:473))
        (PORT ena (488:488:488) (518:518:518))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (222:222:222))
        (PORT datab (230:230:230) (294:294:294))
        (PORT datac (144:144:144) (201:201:201))
        (PORT datad (134:134:134) (178:178:178))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (229:229:229))
        (PORT datab (566:566:566) (677:677:677))
        (PORT datac (495:495:495) (591:591:591))
        (PORT datad (198:198:198) (242:242:242))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (405:405:405) (473:473:473))
        (PORT ena (488:488:488) (518:518:518))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (231:231:231) (296:296:296))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (405:405:405) (473:473:473))
        (PORT ena (488:488:488) (518:518:518))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (405:405:405) (473:473:473))
        (PORT ena (488:488:488) (518:518:518))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (207:207:207))
        (PORT datab (169:169:169) (231:231:231))
        (PORT datac (201:201:201) (246:246:246))
        (PORT datad (228:228:228) (279:279:279))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (304:304:304))
        (PORT datab (233:233:233) (298:298:298))
        (PORT datac (149:149:149) (207:207:207))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (226:226:226))
        (PORT datab (235:235:235) (300:300:300))
        (PORT datac (151:151:151) (209:209:209))
        (PORT datad (135:135:135) (180:180:180))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (570:570:570) (681:681:681))
        (PORT datac (490:490:490) (585:585:585))
        (PORT datad (572:572:572) (683:683:683))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (168:168:168) (228:228:228))
        (PORT datac (168:168:168) (204:204:204))
        (PORT datad (230:230:230) (281:281:281))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1804:1804:1804) (1521:1521:1521))
        (PORT datab (571:571:571) (683:683:683))
        (PORT datac (489:489:489) (584:584:584))
        (PORT datad (574:574:574) (685:685:685))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (142:142:142))
        (PORT datab (237:237:237) (303:303:303))
        (PORT datac (153:153:153) (211:211:211))
        (PORT datad (174:174:174) (207:207:207))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (776:776:776))
        (PORT datab (126:126:126) (158:158:158))
        (PORT datac (349:349:349) (413:413:413))
        (PORT datad (567:567:567) (677:677:677))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (509:509:509) (546:546:546))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (382:382:382))
        (PORT datab (568:568:568) (677:677:677))
        (PORT datac (494:494:494) (589:589:589))
        (PORT datad (568:568:568) (678:678:678))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (145:145:145))
        (PORT datab (234:234:234) (300:300:300))
        (PORT datac (151:151:151) (208:208:208))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (301:301:301))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (166:166:166) (201:201:201))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (509:509:509) (546:546:546))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (227:227:227))
        (PORT datab (652:652:652) (767:767:767))
        (PORT datac (219:219:219) (280:280:280))
        (PORT datad (136:136:136) (181:181:181))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (169:169:169) (232:232:232))
        (PORT datad (228:228:228) (280:280:280))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (280:280:280))
        (PORT datab (203:203:203) (240:240:240))
        (PORT datac (90:90:90) (110:110:110))
        (PORT datad (639:639:639) (745:745:745))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (509:509:509) (546:546:546))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (212:212:212))
        (PORT datab (127:127:127) (159:159:159))
        (PORT datac (304:304:304) (359:359:359))
        (PORT datad (573:573:573) (684:684:684))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (419:419:419) (436:436:436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1367:1367:1367) (1148:1148:1148))
        (PORT datab (516:516:516) (609:609:609))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (865:865:865) (974:974:974))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (215:215:215) (271:271:271))
        (PORT datac (404:404:404) (488:488:488))
        (PORT datad (578:578:578) (683:683:683))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (982:982:982) (1100:1100:1100))
        (PORT ena (808:808:808) (884:884:884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (405:405:405) (490:490:490))
        (PORT datad (569:569:569) (676:676:676))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (982:982:982) (1100:1100:1100))
        (PORT ena (781:781:781) (850:850:850))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (313:313:313) (378:378:378))
        (PORT datac (213:213:213) (270:270:270))
        (PORT datad (207:207:207) (255:255:255))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|enable_write\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (213:213:213))
        (PORT datab (421:421:421) (523:523:523))
        (PORT datac (498:498:498) (583:583:583))
        (PORT datad (547:547:547) (654:654:654))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1722w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (609:609:609))
        (PORT datab (448:448:448) (549:549:549))
        (PORT datac (518:518:518) (614:614:614))
        (PORT datad (425:425:425) (511:511:511))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|sdr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (585:585:585) (696:696:696))
        (PORT datac (374:374:374) (458:458:458))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (481:481:481))
        (PORT datab (586:586:586) (697:697:697))
        (PORT datac (135:135:135) (179:179:179))
        (PORT datad (626:626:626) (738:738:738))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT asdata (301:301:301) (344:344:344))
        (PORT ena (655:655:655) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (443:443:443))
        (PORT datab (1821:1821:1821) (1538:1538:1538))
        (PORT datac (558:558:558) (664:664:664))
        (PORT datad (162:162:162) (212:212:212))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (406:406:406))
        (PORT datab (366:366:366) (446:446:446))
        (PORT datac (344:344:344) (412:412:412))
        (PORT datad (707:707:707) (824:824:824))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (631:631:631) (679:679:679))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT asdata (301:301:301) (344:344:344))
        (PORT ena (655:655:655) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (PORT datab (181:181:181) (246:246:246))
        (PORT datac (558:558:558) (664:664:664))
        (PORT datad (433:433:433) (497:497:497))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (631:631:631) (679:679:679))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (195:195:195))
        (PORT datab (447:447:447) (522:522:522))
        (PORT datac (560:560:560) (666:666:666))
        (PORT datad (165:165:165) (217:217:217))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (631:631:631) (679:679:679))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (132:132:132) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (655:655:655) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst8\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (531:531:531) (626:626:626))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst8\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst6\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1213:1213:1213))
        (PORT asdata (299:299:299) (342:342:342))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (183:183:183))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst8\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1213:1213:1213))
        (PORT asdata (677:677:677) (762:762:762))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst6\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1213:1213:1213))
        (PORT asdata (294:294:294) (334:334:334))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst8\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1213:1213:1213))
        (PORT asdata (700:700:700) (791:791:791))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst6\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1213:1213:1213))
        (PORT asdata (367:367:367) (413:413:413))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst5\|LPM_COMPARE_component\|auto_generated\|aneb_result_wire\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (315:315:315) (381:381:381))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst5\|LPM_COMPARE_component\|auto_generated\|aneb_result_wire\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (272:272:272))
        (PORT datab (103:103:103) (132:132:132))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2590:2590:2590) (2976:2976:2976))
        (PORT sload (487:487:487) (540:540:540))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2590:2590:2590) (2976:2976:2976))
        (PORT sload (487:487:487) (540:540:540))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2590:2590:2590) (2976:2976:2976))
        (PORT sload (487:487:487) (540:540:540))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst24\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (389:389:389))
        (PORT datab (138:138:138) (188:188:188))
        (PORT datac (123:123:123) (166:166:166))
        (PORT datad (196:196:196) (247:247:247))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst24\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (1074:1074:1074) (931:931:931))
        (PORT datad (196:196:196) (247:247:247))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2590:2590:2590) (2977:2977:2977))
        (PORT sload (487:487:487) (540:540:540))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2590:2590:2590) (2977:2977:2977))
        (PORT sload (487:487:487) (540:540:540))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2590:2590:2590) (2977:2977:2977))
        (PORT sload (487:487:487) (540:540:540))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2590:2590:2590) (2977:2977:2977))
        (PORT sload (487:487:487) (540:540:540))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst24\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (270:270:270))
        (PORT datab (340:340:340) (411:411:411))
        (PORT datad (205:205:205) (251:251:251))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst24\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (407:407:407))
        (PORT datab (210:210:210) (262:262:262))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (188:188:188) (225:225:225))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\inst\|inst\|inst24\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1665:1665:1665) (1843:1843:1843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_b\|w_anode1817w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (543:543:543) (647:647:647))
        (PORT datac (444:444:444) (541:541:541))
        (PORT datad (418:418:418) (503:503:503))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2793:2793:2793))
        (PORT d[1] (2412:2412:2412) (2793:2793:2793))
        (PORT d[2] (2412:2412:2412) (2793:2793:2793))
        (PORT d[3] (2412:2412:2412) (2793:2793:2793))
        (PORT d[4] (2412:2412:2412) (2793:2793:2793))
        (PORT d[5] (2150:2150:2150) (2497:2497:2497))
        (PORT d[6] (2150:2150:2150) (2497:2497:2497))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2150:2150:2150) (2497:2497:2497))
        (PORT d[9] (2150:2150:2150) (2497:2497:2497))
        (PORT d[10] (2150:2150:2150) (2497:2497:2497))
        (PORT d[11] (2150:2150:2150) (2497:2497:2497))
        (PORT d[12] (2150:2150:2150) (2497:2497:2497))
        (PORT clk (1349:1349:1349) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (840:840:840) (980:980:980))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1056:1056:1056) (1252:1252:1252))
        (PORT d[1] (2012:2012:2012) (2339:2339:2339))
        (PORT d[2] (971:971:971) (1124:1124:1124))
        (PORT d[3] (848:848:848) (989:989:989))
        (PORT d[4] (1923:1923:1923) (2227:2227:2227))
        (PORT d[5] (687:687:687) (804:804:804))
        (PORT d[6] (1874:1874:1874) (2170:2170:2170))
        (PORT d[7] (2619:2619:2619) (3028:3028:3028))
        (PORT d[8] (1829:1829:1829) (2102:2102:2102))
        (PORT d[9] (2460:2460:2460) (2885:2885:2885))
        (PORT d[10] (3730:3730:3730) (4291:4291:4291))
        (PORT d[11] (1865:1865:1865) (2147:2147:2147))
        (PORT d[12] (2192:2192:2192) (2525:2525:2525))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1543:1543:1543) (1719:1719:1719))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (PORT d[0] (2034:2034:2034) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (424:424:424) (509:509:509))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1712w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (610:610:610))
        (PORT datab (536:536:536) (640:640:640))
        (PORT datac (431:431:431) (525:525:525))
        (PORT datad (425:425:425) (510:510:510))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_b\|w_anode1806w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (923:923:923))
        (PORT datac (400:400:400) (487:487:487))
        (PORT datad (487:487:487) (571:571:571))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2146:2146:2146) (2484:2484:2484))
        (PORT d[1] (2146:2146:2146) (2484:2484:2484))
        (PORT d[2] (2146:2146:2146) (2484:2484:2484))
        (PORT d[3] (2146:2146:2146) (2484:2484:2484))
        (PORT d[4] (2146:2146:2146) (2484:2484:2484))
        (PORT d[5] (2501:2501:2501) (2882:2882:2882))
        (PORT d[6] (2501:2501:2501) (2882:2882:2882))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2501:2501:2501) (2882:2882:2882))
        (PORT d[9] (2501:2501:2501) (2882:2882:2882))
        (PORT d[10] (2501:2501:2501) (2882:2882:2882))
        (PORT d[11] (2501:2501:2501) (2882:2882:2882))
        (PORT d[12] (2501:2501:2501) (2882:2882:2882))
        (PORT clk (1328:1328:1328) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1515:1515:1515) (1754:1754:1754))
        (PORT clk (1312:1312:1312) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1620:1620:1620) (1904:1904:1904))
        (PORT d[1] (1360:1360:1360) (1565:1565:1565))
        (PORT d[2] (1384:1384:1384) (1611:1611:1611))
        (PORT d[3] (1548:1548:1548) (1811:1811:1811))
        (PORT d[4] (1937:1937:1937) (2202:2202:2202))
        (PORT d[5] (3915:3915:3915) (4462:4462:4462))
        (PORT d[6] (1534:1534:1534) (1775:1775:1775))
        (PORT d[7] (2153:2153:2153) (2487:2487:2487))
        (PORT d[8] (1243:1243:1243) (1443:1443:1443))
        (PORT d[9] (2893:2893:2893) (3361:3361:3361))
        (PORT d[10] (3516:3516:3516) (4042:4042:4042))
        (PORT d[11] (1781:1781:1781) (2023:2023:2023))
        (PORT d[12] (1353:1353:1353) (1559:1559:1559))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1264:1264:1264) (1376:1376:1376))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (PORT d[0] (2300:2300:2300) (2602:2602:2602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1692w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (616:616:616))
        (PORT datab (540:540:540) (645:645:645))
        (PORT datac (439:439:439) (535:535:535))
        (PORT datad (421:421:421) (505:505:505))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1692w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (922:922:922))
        (PORT datac (405:405:405) (492:492:492))
        (PORT datad (489:489:489) (574:574:574))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2496:2496:2496) (2893:2893:2893))
        (PORT d[1] (2496:2496:2496) (2893:2893:2893))
        (PORT d[2] (2496:2496:2496) (2893:2893:2893))
        (PORT d[3] (2496:2496:2496) (2893:2893:2893))
        (PORT d[4] (2496:2496:2496) (2893:2893:2893))
        (PORT d[5] (2435:2435:2435) (2809:2809:2809))
        (PORT d[6] (2435:2435:2435) (2809:2809:2809))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2435:2435:2435) (2809:2809:2809))
        (PORT d[9] (2435:2435:2435) (2809:2809:2809))
        (PORT d[10] (2435:2435:2435) (2809:2809:2809))
        (PORT d[11] (2435:2435:2435) (2809:2809:2809))
        (PORT d[12] (2435:2435:2435) (2809:2809:2809))
        (PORT clk (1322:1322:1322) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1198:1198:1198) (1371:1371:1371))
        (PORT clk (1306:1306:1306) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1243:1243:1243) (1459:1459:1459))
        (PORT d[1] (1659:1659:1659) (1940:1940:1940))
        (PORT d[2] (1191:1191:1191) (1377:1377:1377))
        (PORT d[3] (1789:1789:1789) (2110:2110:2110))
        (PORT d[4] (1544:1544:1544) (1791:1791:1791))
        (PORT d[5] (1150:1150:1150) (1325:1325:1325))
        (PORT d[6] (1547:1547:1547) (1808:1808:1808))
        (PORT d[7] (2273:2273:2273) (2639:2639:2639))
        (PORT d[8] (1473:1473:1473) (1697:1697:1697))
        (PORT d[9] (2646:2646:2646) (3105:3105:3105))
        (PORT d[10] (3365:3365:3365) (3876:3876:3876))
        (PORT d[11] (1485:1485:1485) (1707:1707:1707))
        (PORT d[12] (1852:1852:1852) (2139:2139:2139))
        (PORT clk (1303:1303:1303) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1403:1403:1403) (1547:1547:1547))
        (PORT clk (1303:1303:1303) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1330:1330:1330))
        (PORT d[0] (1575:1575:1575) (1745:1745:1745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1213:1213:1213))
        (PORT asdata (696:696:696) (791:791:791))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1702w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (613:613:613))
        (PORT datab (539:539:539) (643:643:643))
        (PORT datac (436:436:436) (531:531:531))
        (PORT datad (422:422:422) (507:507:507))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_b\|w_anode1795w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (542:542:542) (646:646:646))
        (PORT datac (442:442:442) (538:538:538))
        (PORT datad (419:419:419) (504:504:504))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2381:2381:2381) (2759:2759:2759))
        (PORT d[1] (2381:2381:2381) (2759:2759:2759))
        (PORT d[2] (2381:2381:2381) (2759:2759:2759))
        (PORT d[3] (2381:2381:2381) (2759:2759:2759))
        (PORT d[4] (2381:2381:2381) (2759:2759:2759))
        (PORT d[5] (2140:2140:2140) (2489:2489:2489))
        (PORT d[6] (2140:2140:2140) (2489:2489:2489))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2140:2140:2140) (2489:2489:2489))
        (PORT d[9] (2140:2140:2140) (2489:2489:2489))
        (PORT d[10] (2140:2140:2140) (2489:2489:2489))
        (PORT d[11] (2140:2140:2140) (2489:2489:2489))
        (PORT d[12] (2140:2140:2140) (2489:2489:2489))
        (PORT clk (1341:1341:1341) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1021:1021:1021) (1185:1185:1185))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1071:1071:1071) (1266:1266:1266))
        (PORT d[1] (1829:1829:1829) (2129:2129:2129))
        (PORT d[2] (999:999:999) (1156:1156:1156))
        (PORT d[3] (1962:1962:1962) (2305:2305:2305))
        (PORT d[4] (1731:1731:1731) (2003:2003:2003))
        (PORT d[5] (1677:1677:1677) (1928:1928:1928))
        (PORT d[6] (1718:1718:1718) (1998:1998:1998))
        (PORT d[7] (2441:2441:2441) (2826:2826:2826))
        (PORT d[8] (1645:1645:1645) (1895:1895:1895))
        (PORT d[9] (2817:2817:2817) (3295:3295:3295))
        (PORT d[10] (3541:3541:3541) (4078:4078:4078))
        (PORT d[11] (1679:1679:1679) (1933:1933:1933))
        (PORT d[12] (2033:2033:2033) (2345:2345:2345))
        (PORT clk (1321:1321:1321) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2089:2089:2089) (2315:2315:2315))
        (PORT clk (1321:1321:1321) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT d[0] (1997:1997:1997) (2198:2198:2198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (846:846:846))
        (PORT datab (665:665:665) (789:789:789))
        (PORT datac (962:962:962) (1123:1123:1123))
        (PORT datad (351:351:351) (401:401:401))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (531:531:531))
        (PORT datab (666:666:666) (790:790:790))
        (PORT datac (917:917:917) (1045:1045:1045))
        (PORT datad (91:91:91) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1662w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (620:620:620))
        (PORT datab (543:543:543) (648:648:648))
        (PORT datac (445:445:445) (542:542:542))
        (PORT datad (418:418:418) (502:502:502))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_b\|w_anode1751w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (924:924:924))
        (PORT datac (400:400:400) (487:487:487))
        (PORT datad (487:487:487) (571:571:571))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2704:2704:2704) (3130:3130:3130))
        (PORT d[1] (2704:2704:2704) (3130:3130:3130))
        (PORT d[2] (2704:2704:2704) (3130:3130:3130))
        (PORT d[3] (2704:2704:2704) (3130:3130:3130))
        (PORT d[4] (2704:2704:2704) (3130:3130:3130))
        (PORT d[5] (2682:2682:2682) (3099:3099:3099))
        (PORT d[6] (2682:2682:2682) (3099:3099:3099))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2682:2682:2682) (3099:3099:3099))
        (PORT d[9] (2682:2682:2682) (3099:3099:3099))
        (PORT d[10] (2682:2682:2682) (3099:3099:3099))
        (PORT d[11] (2682:2682:2682) (3099:3099:3099))
        (PORT d[12] (2682:2682:2682) (3099:3099:3099))
        (PORT clk (1364:1364:1364) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1063:1063:1063) (1214:1214:1214))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1602:1602:1602) (1878:1878:1878))
        (PORT d[1] (1458:1458:1458) (1665:1665:1665))
        (PORT d[2] (868:868:868) (1004:1004:1004))
        (PORT d[3] (1439:1439:1439) (1691:1691:1691))
        (PORT d[4] (1685:1685:1685) (1938:1938:1938))
        (PORT d[5] (2015:2015:2015) (2288:2288:2288))
        (PORT d[6] (1671:1671:1671) (1924:1924:1924))
        (PORT d[7] (1167:1167:1167) (1339:1339:1339))
        (PORT d[8] (1569:1569:1569) (1809:1809:1809))
        (PORT d[9] (1706:1706:1706) (1959:1959:1959))
        (PORT d[10] (2337:2337:2337) (2658:2658:2658))
        (PORT d[11] (837:837:837) (965:965:965))
        (PORT d[12] (1514:1514:1514) (1739:1739:1739))
        (PORT clk (1331:1331:1331) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (986:986:986) (1076:1076:1076))
        (PORT clk (1331:1331:1331) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1360:1360:1360))
        (PORT d[0] (1740:1740:1740) (1951:1951:1951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1682w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (614:614:614))
        (PORT datab (539:539:539) (643:643:643))
        (PORT datac (437:437:437) (532:532:532))
        (PORT datad (422:422:422) (507:507:507))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_b\|w_anode1773w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (542:542:542) (646:646:646))
        (PORT datac (443:443:443) (539:539:539))
        (PORT datad (418:418:418) (503:503:503))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1617:1617:1617) (1839:1839:1839))
        (PORT d[1] (1617:1617:1617) (1839:1839:1839))
        (PORT d[2] (1617:1617:1617) (1839:1839:1839))
        (PORT d[3] (1617:1617:1617) (1839:1839:1839))
        (PORT d[4] (1617:1617:1617) (1839:1839:1839))
        (PORT d[5] (1485:1485:1485) (1687:1687:1687))
        (PORT d[6] (1485:1485:1485) (1687:1687:1687))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (1485:1485:1485) (1687:1687:1687))
        (PORT d[9] (1485:1485:1485) (1687:1687:1687))
        (PORT d[10] (1485:1485:1485) (1687:1687:1687))
        (PORT d[11] (1485:1485:1485) (1687:1687:1687))
        (PORT d[12] (1485:1485:1485) (1687:1687:1687))
        (PORT clk (1353:1353:1353) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1109:1109:1109) (1273:1273:1273))
        (PORT clk (1324:1324:1324) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (2383:2383:2383))
        (PORT d[1] (1795:1795:1795) (2091:2091:2091))
        (PORT d[2] (1506:1506:1506) (1729:1729:1729))
        (PORT d[3] (1189:1189:1189) (1373:1373:1373))
        (PORT d[4] (2231:2231:2231) (2573:2573:2573))
        (PORT d[5] (1814:1814:1814) (2075:2075:2075))
        (PORT d[6] (1821:1821:1821) (2097:2097:2097))
        (PORT d[7] (1684:1684:1684) (1985:1985:1985))
        (PORT d[8] (1816:1816:1816) (2075:2075:2075))
        (PORT d[9] (2297:2297:2297) (2665:2665:2665))
        (PORT d[10] (1690:1690:1690) (1956:1956:1956))
        (PORT d[11] (2160:2160:2160) (2471:2471:2471))
        (PORT d[12] (1321:1321:1321) (1530:1530:1530))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2535:2535:2535) (2872:2872:2872))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (PORT d[0] (1662:1662:1662) (1828:1828:1828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1645w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (616:616:616))
        (PORT datab (541:541:541) (645:645:645))
        (PORT datac (440:440:440) (536:536:536))
        (PORT datad (420:420:420) (505:505:505))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1645w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (537:537:537) (641:641:641))
        (PORT datac (432:432:432) (527:527:527))
        (PORT datad (425:425:425) (510:510:510))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1263:1263:1263) (1429:1429:1429))
        (PORT d[1] (1263:1263:1263) (1429:1429:1429))
        (PORT d[2] (1263:1263:1263) (1429:1429:1429))
        (PORT d[3] (1263:1263:1263) (1429:1429:1429))
        (PORT d[4] (1263:1263:1263) (1429:1429:1429))
        (PORT d[5] (1310:1310:1310) (1486:1486:1486))
        (PORT d[6] (1310:1310:1310) (1486:1486:1486))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (1310:1310:1310) (1486:1486:1486))
        (PORT d[9] (1310:1310:1310) (1486:1486:1486))
        (PORT d[10] (1310:1310:1310) (1486:1486:1486))
        (PORT d[11] (1310:1310:1310) (1486:1486:1486))
        (PORT d[12] (1310:1310:1310) (1486:1486:1486))
        (PORT clk (1355:1355:1355) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1140:1140:1140) (1315:1315:1315))
        (PORT clk (1326:1326:1326) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2048:2048:2048) (2418:2418:2418))
        (PORT d[1] (1790:1790:1790) (2088:2088:2088))
        (PORT d[2] (1137:1137:1137) (1312:1312:1312))
        (PORT d[3] (1182:1182:1182) (1371:1371:1371))
        (PORT d[4] (2238:2238:2238) (2574:2574:2574))
        (PORT d[5] (1149:1149:1149) (1326:1326:1326))
        (PORT d[6] (1822:1822:1822) (2098:2098:2098))
        (PORT d[7] (2579:2579:2579) (3003:3003:3003))
        (PORT d[8] (1822:1822:1822) (2085:2085:2085))
        (PORT d[9] (2292:2292:2292) (2657:2657:2657))
        (PORT d[10] (1686:1686:1686) (1955:1955:1955))
        (PORT d[11] (2315:2315:2315) (2643:2643:2643))
        (PORT d[12] (1341:1341:1341) (1558:1558:1558))
        (PORT clk (1323:1323:1323) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1305:1305:1305) (1478:1478:1478))
        (PORT clk (1323:1323:1323) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (PORT d[0] (1205:1205:1205) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1672w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (620:620:620))
        (PORT datab (543:543:543) (648:648:648))
        (PORT datac (446:446:446) (542:542:542))
        (PORT datad (417:417:417) (501:501:501))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_b\|w_anode1762w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (538:538:538) (642:642:642))
        (PORT datac (434:434:434) (528:528:528))
        (PORT datad (423:423:423) (508:508:508))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1434:1434:1434) (1626:1626:1626))
        (PORT d[1] (1434:1434:1434) (1626:1626:1626))
        (PORT d[2] (1434:1434:1434) (1626:1626:1626))
        (PORT d[3] (1434:1434:1434) (1626:1626:1626))
        (PORT d[4] (1434:1434:1434) (1626:1626:1626))
        (PORT d[5] (1493:1493:1493) (1697:1697:1697))
        (PORT d[6] (1493:1493:1493) (1697:1697:1697))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (1493:1493:1493) (1697:1697:1697))
        (PORT d[9] (1493:1493:1493) (1697:1697:1697))
        (PORT d[10] (1493:1493:1493) (1697:1697:1697))
        (PORT d[11] (1493:1493:1493) (1697:1697:1697))
        (PORT d[12] (1493:1493:1493) (1697:1697:1697))
        (PORT clk (1349:1349:1349) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (953:953:953) (1103:1103:1103))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1864:1864:1864) (2209:2209:2209))
        (PORT d[1] (1943:1943:1943) (2245:2245:2245))
        (PORT d[2] (1478:1478:1478) (1694:1694:1694))
        (PORT d[3] (1214:1214:1214) (1412:1412:1412))
        (PORT d[4] (2231:2231:2231) (2572:2572:2572))
        (PORT d[5] (1826:1826:1826) (2093:2093:2093))
        (PORT d[6] (1824:1824:1824) (2102:2102:2102))
        (PORT d[7] (2409:2409:2409) (2814:2814:2814))
        (PORT d[8] (1814:1814:1814) (2076:2076:2076))
        (PORT d[9] (2292:2292:2292) (2655:2655:2655))
        (PORT d[10] (1700:1700:1700) (1969:1969:1969))
        (PORT d[11] (2147:2147:2147) (2451:2451:2451))
        (PORT d[12] (1297:1297:1297) (1502:1502:1502))
        (PORT clk (1318:1318:1318) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1861:1861:1861) (2055:2055:2055))
        (PORT clk (1318:1318:1318) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT d[0] (2137:2137:2137) (2356:2356:2356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (1182:1182:1182))
        (PORT datab (882:882:882) (1043:1043:1043))
        (PORT datac (350:350:350) (398:398:398))
        (PORT datad (579:579:579) (646:646:646))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (1177:1177:1177))
        (PORT datab (882:882:882) (1031:1031:1031))
        (PORT datac (439:439:439) (497:497:497))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (401:401:401) (488:488:488))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (797:797:797))
        (PORT datab (712:712:712) (818:818:818))
        (PORT datad (168:168:168) (216:216:216))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (924:924:924) (1059:1059:1059))
        (PORT d[1] (924:924:924) (1059:1059:1059))
        (PORT d[2] (924:924:924) (1059:1059:1059))
        (PORT d[3] (924:924:924) (1059:1059:1059))
        (PORT d[4] (924:924:924) (1059:1059:1059))
        (PORT d[5] (876:876:876) (1004:1004:1004))
        (PORT d[6] (876:876:876) (1004:1004:1004))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (876:876:876) (1004:1004:1004))
        (PORT d[9] (876:876:876) (1004:1004:1004))
        (PORT d[10] (876:876:876) (1004:1004:1004))
        (PORT d[11] (876:876:876) (1004:1004:1004))
        (PORT d[12] (876:876:876) (1004:1004:1004))
        (PORT clk (1307:1307:1307) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1305:1305:1305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1618:1618:1618) (1885:1885:1885))
        (PORT clk (1284:1284:1284) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1819:1819:1819) (2140:2140:2140))
        (PORT d[1] (1639:1639:1639) (1913:1913:1913))
        (PORT d[2] (2058:2058:2058) (2353:2353:2353))
        (PORT d[3] (2201:2201:2201) (2552:2552:2552))
        (PORT d[4] (1980:1980:1980) (2292:2292:2292))
        (PORT d[5] (2136:2136:2136) (2427:2427:2427))
        (PORT d[6] (1996:1996:1996) (2293:2293:2293))
        (PORT d[7] (1745:1745:1745) (2045:2045:2045))
        (PORT d[8] (1987:1987:1987) (2264:2264:2264))
        (PORT d[9] (1779:1779:1779) (2078:2078:2078))
        (PORT d[10] (2160:2160:2160) (2469:2469:2469))
        (PORT d[11] (2146:2146:2146) (2443:2443:2443))
        (PORT d[12] (2130:2130:2130) (2452:2452:2452))
        (PORT clk (1281:1281:1281) (1308:1308:1308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1887:1887:1887) (2110:2110:2110))
        (PORT clk (1281:1281:1281) (1308:1308:1308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1309:1309:1309))
        (PORT d[0] (2031:2031:2031) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1249:1249:1249) (1412:1412:1412))
        (PORT d[1] (1249:1249:1249) (1412:1412:1412))
        (PORT d[2] (1249:1249:1249) (1412:1412:1412))
        (PORT d[3] (1249:1249:1249) (1412:1412:1412))
        (PORT d[4] (1249:1249:1249) (1412:1412:1412))
        (PORT d[5] (1296:1296:1296) (1465:1465:1465))
        (PORT d[6] (1296:1296:1296) (1465:1465:1465))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (1296:1296:1296) (1465:1465:1465))
        (PORT d[9] (1296:1296:1296) (1465:1465:1465))
        (PORT d[10] (1296:1296:1296) (1465:1465:1465))
        (PORT d[11] (1296:1296:1296) (1465:1465:1465))
        (PORT d[12] (1296:1296:1296) (1465:1465:1465))
        (PORT clk (1358:1358:1358) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1230:1230:1230) (1422:1422:1422))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2037:2037:2037) (2404:2404:2404))
        (PORT d[1] (1959:1959:1959) (2277:2277:2277))
        (PORT d[2] (1006:1006:1006) (1171:1171:1171))
        (PORT d[3] (1031:1031:1031) (1200:1200:1200))
        (PORT d[4] (2240:2240:2240) (2575:2575:2575))
        (PORT d[5] (1287:1287:1287) (1483:1483:1483))
        (PORT d[6] (1985:1985:1985) (2284:2284:2284))
        (PORT d[7] (2599:2599:2599) (3029:3029:3029))
        (PORT d[8] (2002:2002:2002) (2290:2290:2290))
        (PORT d[9] (2472:2472:2472) (2861:2861:2861))
        (PORT d[10] (1839:1839:1839) (2132:2132:2132))
        (PORT d[11] (2329:2329:2329) (2659:2659:2659))
        (PORT d[12] (1329:1329:1329) (1540:1540:1540))
        (PORT clk (1325:1325:1325) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1316:1316:1316) (1494:1494:1494))
        (PORT clk (1325:1325:1325) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (PORT d[0] (1508:1508:1508) (1642:1642:1642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (1184:1184:1184))
        (PORT datab (1282:1282:1282) (1464:1464:1464))
        (PORT datac (862:862:862) (1023:1023:1023))
        (PORT datad (671:671:671) (769:769:769))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2346:2346:2346) (2714:2714:2714))
        (PORT d[1] (2346:2346:2346) (2714:2714:2714))
        (PORT d[2] (2346:2346:2346) (2714:2714:2714))
        (PORT d[3] (2346:2346:2346) (2714:2714:2714))
        (PORT d[4] (2346:2346:2346) (2714:2714:2714))
        (PORT d[5] (2476:2476:2476) (2859:2859:2859))
        (PORT d[6] (2476:2476:2476) (2859:2859:2859))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2476:2476:2476) (2859:2859:2859))
        (PORT d[9] (2476:2476:2476) (2859:2859:2859))
        (PORT d[10] (2476:2476:2476) (2859:2859:2859))
        (PORT d[11] (2476:2476:2476) (2859:2859:2859))
        (PORT d[12] (2476:2476:2476) (2859:2859:2859))
        (PORT clk (1353:1353:1353) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1022:1022:1022) (1181:1181:1181))
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1977:1977:1977) (2315:2315:2315))
        (PORT d[1] (1275:1275:1275) (1447:1447:1447))
        (PORT d[2] (1058:1058:1058) (1223:1223:1223))
        (PORT d[3] (1950:1950:1950) (2273:2273:2273))
        (PORT d[4] (2308:2308:2308) (2606:2606:2606))
        (PORT d[5] (1830:1830:1830) (2078:2078:2078))
        (PORT d[6] (1482:1482:1482) (1706:1706:1706))
        (PORT d[7] (2267:2267:2267) (2654:2654:2654))
        (PORT d[8] (1350:1350:1350) (1548:1548:1548))
        (PORT d[9] (1522:1522:1522) (1747:1747:1747))
        (PORT d[10] (2164:2164:2164) (2462:2462:2462))
        (PORT d[11] (1737:1737:1737) (1989:1989:1989))
        (PORT d[12] (1323:1323:1323) (1521:1521:1521))
        (PORT clk (1321:1321:1321) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2399:2399:2399) (2721:2721:2721))
        (PORT clk (1321:1321:1321) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (PORT d[0] (1203:1203:1203) (1293:1293:1293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (925:925:925) (1059:1059:1059))
        (PORT d[1] (925:925:925) (1059:1059:1059))
        (PORT d[2] (925:925:925) (1059:1059:1059))
        (PORT d[3] (925:925:925) (1059:1059:1059))
        (PORT d[4] (925:925:925) (1059:1059:1059))
        (PORT d[5] (425:425:425) (494:494:494))
        (PORT d[6] (425:425:425) (494:494:494))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (425:425:425) (494:494:494))
        (PORT d[9] (425:425:425) (494:494:494))
        (PORT d[10] (425:425:425) (494:494:494))
        (PORT d[11] (425:425:425) (494:494:494))
        (PORT d[12] (425:425:425) (494:494:494))
        (PORT clk (1331:1331:1331) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1649:1649:1649) (1919:1919:1919))
        (PORT clk (1303:1303:1303) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2545:2545:2545))
        (PORT d[1] (1845:1845:1845) (2150:2150:2150))
        (PORT d[2] (2260:2260:2260) (2588:2588:2588))
        (PORT d[3] (2391:2391:2391) (2764:2764:2764))
        (PORT d[4] (2190:2190:2190) (2532:2532:2532))
        (PORT d[5] (2483:2483:2483) (2834:2834:2834))
        (PORT d[6] (2202:2202:2202) (2530:2530:2530))
        (PORT d[7] (1716:1716:1716) (2013:2013:2013))
        (PORT d[8] (2185:2185:2185) (2487:2487:2487))
        (PORT d[9] (1985:1985:1985) (2314:2314:2314))
        (PORT d[10] (2529:2529:2529) (2901:2901:2901))
        (PORT d[11] (2467:2467:2467) (2807:2807:2807))
        (PORT d[12] (2193:2193:2193) (2525:2525:2525))
        (PORT clk (1300:1300:1300) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1630:1630:1630) (1813:1813:1813))
        (PORT clk (1300:1300:1300) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
        (PORT d[0] (1529:1529:1529) (1699:1699:1699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (1178:1178:1178))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (968:968:968) (1118:1118:1118))
        (PORT datad (858:858:858) (955:955:955))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (736:736:736) (847:847:847))
        (PORT d[1] (736:736:736) (847:847:847))
        (PORT d[2] (736:736:736) (847:847:847))
        (PORT d[3] (736:736:736) (847:847:847))
        (PORT d[4] (736:736:736) (847:847:847))
        (PORT d[5] (749:749:749) (862:862:862))
        (PORT d[6] (749:749:749) (862:862:862))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (749:749:749) (862:862:862))
        (PORT d[9] (749:749:749) (862:862:862))
        (PORT d[10] (749:749:749) (862:862:862))
        (PORT d[11] (749:749:749) (862:862:862))
        (PORT d[12] (749:749:749) (862:862:862))
        (PORT clk (1301:1301:1301) (1300:1300:1300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1300:1300:1300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1471:1471:1471) (1729:1729:1729))
        (PORT clk (1279:1279:1279) (1303:1303:1303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1856:1856:1856) (2183:2183:2183))
        (PORT d[1] (1459:1459:1459) (1705:1705:1705))
        (PORT d[2] (1874:1874:1874) (2137:2137:2137))
        (PORT d[3] (2025:2025:2025) (2347:2347:2347))
        (PORT d[4] (1708:1708:1708) (1984:1984:1984))
        (PORT d[5] (1843:1843:1843) (2097:2097:2097))
        (PORT d[6] (1825:1825:1825) (2090:2090:2090))
        (PORT d[7] (1741:1741:1741) (2048:2048:2048))
        (PORT d[8] (1844:1844:1844) (2099:2099:2099))
        (PORT d[9] (1597:1597:1597) (1864:1864:1864))
        (PORT d[10] (1807:1807:1807) (2074:2074:2074))
        (PORT d[11] (1894:1894:1894) (2168:2168:2168))
        (PORT d[12] (1827:1827:1827) (2108:2108:2108))
        (PORT clk (1276:1276:1276) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1766:1766:1766) (1941:1941:1941))
        (PORT clk (1276:1276:1276) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1303:1303:1303))
        (PORT d[0] (1671:1671:1671) (1855:1855:1855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1444:1444:1444) (1635:1635:1635))
        (PORT d[1] (1444:1444:1444) (1635:1635:1635))
        (PORT d[2] (1444:1444:1444) (1635:1635:1635))
        (PORT d[3] (1444:1444:1444) (1635:1635:1635))
        (PORT d[4] (1444:1444:1444) (1635:1635:1635))
        (PORT d[5] (1507:1507:1507) (1718:1718:1718))
        (PORT d[6] (1507:1507:1507) (1718:1718:1718))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (1507:1507:1507) (1718:1718:1718))
        (PORT d[9] (1507:1507:1507) (1718:1718:1718))
        (PORT d[10] (1507:1507:1507) (1718:1718:1718))
        (PORT d[11] (1507:1507:1507) (1718:1718:1718))
        (PORT d[12] (1507:1507:1507) (1718:1718:1718))
        (PORT clk (1347:1347:1347) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1052:1052:1052) (1218:1218:1218))
        (PORT clk (1318:1318:1318) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1874:1874:1874) (2224:2224:2224))
        (PORT d[1] (1788:1788:1788) (2083:2083:2083))
        (PORT d[2] (1173:1173:1173) (1358:1358:1358))
        (PORT d[3] (1356:1356:1356) (1562:1562:1562))
        (PORT d[4] (2064:2064:2064) (2380:2380:2380))
        (PORT d[5] (1817:1817:1817) (2081:2081:2081))
        (PORT d[6] (1801:1801:1801) (2074:2074:2074))
        (PORT d[7] (2422:2422:2422) (2833:2833:2833))
        (PORT d[8] (1808:1808:1808) (2067:2067:2067))
        (PORT d[9] (2305:2305:2305) (2672:2672:2672))
        (PORT d[10] (1695:1695:1695) (1967:1967:1967))
        (PORT d[11] (2139:2139:2139) (2443:2443:2443))
        (PORT d[12] (1153:1153:1153) (1335:1335:1335))
        (PORT clk (1315:1315:1315) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2619:2619:2619))
        (PORT clk (1315:1315:1315) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (PORT d[0] (1301:1301:1301) (1429:1429:1429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1272:1272:1272) (1464:1464:1464))
        (PORT d[1] (1272:1272:1272) (1464:1464:1464))
        (PORT d[2] (1272:1272:1272) (1464:1464:1464))
        (PORT d[3] (1272:1272:1272) (1464:1464:1464))
        (PORT d[4] (1272:1272:1272) (1464:1464:1464))
        (PORT d[5] (1125:1125:1125) (1295:1295:1295))
        (PORT d[6] (1125:1125:1125) (1295:1295:1295))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (1125:1125:1125) (1295:1295:1295))
        (PORT d[9] (1125:1125:1125) (1295:1295:1295))
        (PORT d[10] (1125:1125:1125) (1295:1295:1295))
        (PORT d[11] (1125:1125:1125) (1295:1295:1295))
        (PORT d[12] (1125:1125:1125) (1295:1295:1295))
        (PORT clk (1344:1344:1344) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1661:1661:1661) (1946:1946:1946))
        (PORT clk (1312:1312:1312) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2384:2384:2384) (2788:2788:2788))
        (PORT d[1] (2198:2198:2198) (2551:2551:2551))
        (PORT d[2] (2612:2612:2612) (2986:2986:2986))
        (PORT d[3] (2765:2765:2765) (3193:3193:3193))
        (PORT d[4] (2181:2181:2181) (2516:2516:2516))
        (PORT d[5] (2687:2687:2687) (3068:3068:3068))
        (PORT d[6] (2576:2576:2576) (2959:2959:2959))
        (PORT d[7] (1544:1544:1544) (1814:1814:1814))
        (PORT d[8] (2546:2546:2546) (2898:2898:2898))
        (PORT d[9] (2351:2351:2351) (2733:2733:2733))
        (PORT d[10] (2697:2697:2697) (3084:3084:3084))
        (PORT d[11] (2571:2571:2571) (2929:2929:2929))
        (PORT d[12] (2552:2552:2552) (2934:2934:2934))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2174:2174:2174) (2439:2439:2439))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (PORT d[0] (2547:2547:2547) (2829:2829:2829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2905:2905:2905))
        (PORT d[1] (2533:2533:2533) (2905:2905:2905))
        (PORT d[2] (2533:2533:2533) (2905:2905:2905))
        (PORT d[3] (2533:2533:2533) (2905:2905:2905))
        (PORT d[4] (2533:2533:2533) (2905:2905:2905))
        (PORT d[5] (2433:2433:2433) (2801:2801:2801))
        (PORT d[6] (2433:2433:2433) (2801:2801:2801))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2433:2433:2433) (2801:2801:2801))
        (PORT d[9] (2433:2433:2433) (2801:2801:2801))
        (PORT d[10] (2433:2433:2433) (2801:2801:2801))
        (PORT d[11] (2433:2433:2433) (2801:2801:2801))
        (PORT d[12] (2433:2433:2433) (2801:2801:2801))
        (PORT clk (1313:1313:1313) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1395:1395:1395) (1617:1617:1617))
        (PORT clk (1292:1292:1292) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2116:2116:2116) (2486:2486:2486))
        (PORT d[1] (1448:1448:1448) (1683:1683:1683))
        (PORT d[2] (1765:1765:1765) (2020:2020:2020))
        (PORT d[3] (1711:1711:1711) (1966:1966:1966))
        (PORT d[4] (1863:1863:1863) (2148:2148:2148))
        (PORT d[5] (1608:1608:1608) (1838:1838:1838))
        (PORT d[6] (1476:1476:1476) (1699:1699:1699))
        (PORT d[7] (2044:2044:2044) (2394:2394:2394))
        (PORT d[8] (1798:1798:1798) (2043:2043:2043))
        (PORT d[9] (1958:1958:1958) (2278:2278:2278))
        (PORT d[10] (1474:1474:1474) (1705:1705:1705))
        (PORT d[11] (1787:1787:1787) (2045:2045:2045))
        (PORT d[12] (1673:1673:1673) (1934:1934:1934))
        (PORT clk (1289:1289:1289) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1603:1603:1603) (1772:1772:1772))
        (PORT clk (1289:1289:1289) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1315:1315:1315))
        (PORT d[0] (2796:2796:2796) (3165:3165:3165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (1180:1180:1180))
        (PORT datab (850:850:850) (949:949:949))
        (PORT datac (862:862:862) (1022:1022:1022))
        (PORT datad (700:700:700) (794:794:794))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1299:1299:1299))
        (PORT datab (882:882:882) (1043:1043:1043))
        (PORT datac (504:504:504) (570:570:570))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (666:666:666))
        (PORT datab (682:682:682) (788:788:788))
        (PORT datad (166:166:166) (211:211:211))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2889:2889:2889))
        (PORT d[1] (2516:2516:2516) (2889:2889:2889))
        (PORT d[2] (2516:2516:2516) (2889:2889:2889))
        (PORT d[3] (2516:2516:2516) (2889:2889:2889))
        (PORT d[4] (2516:2516:2516) (2889:2889:2889))
        (PORT d[5] (2383:2383:2383) (2735:2735:2735))
        (PORT d[6] (2383:2383:2383) (2735:2735:2735))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2383:2383:2383) (2735:2735:2735))
        (PORT d[9] (2383:2383:2383) (2735:2735:2735))
        (PORT d[10] (2383:2383:2383) (2735:2735:2735))
        (PORT d[11] (2383:2383:2383) (2735:2735:2735))
        (PORT d[12] (2383:2383:2383) (2735:2735:2735))
        (PORT clk (1299:1299:1299) (1297:1297:1297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1297:1297:1297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1405:1405:1405) (1669:1669:1669))
        (PORT clk (1278:1278:1278) (1303:1303:1303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2110:2110:2110) (2483:2483:2483))
        (PORT d[1] (1620:1620:1620) (1878:1878:1878))
        (PORT d[2] (1773:1773:1773) (2026:2026:2026))
        (PORT d[3] (1740:1740:1740) (2000:2000:2000))
        (PORT d[4] (1683:1683:1683) (1939:1939:1939))
        (PORT d[5] (1627:1627:1627) (1859:1859:1859))
        (PORT d[6] (1482:1482:1482) (1701:1701:1701))
        (PORT d[7] (2009:2009:2009) (2349:2349:2349))
        (PORT d[8] (1625:1625:1625) (1854:1854:1854))
        (PORT d[9] (1935:1935:1935) (2252:2252:2252))
        (PORT d[10] (1503:1503:1503) (1738:1738:1738))
        (PORT d[11] (1514:1514:1514) (1741:1741:1741))
        (PORT d[12] (1651:1651:1651) (1907:1907:1907))
        (PORT clk (1275:1275:1275) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1729:1729:1729) (1920:1920:1920))
        (PORT clk (1275:1275:1275) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1303:1303:1303))
        (PORT d[0] (1302:1302:1302) (1429:1429:1429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2336:2336:2336) (2700:2700:2700))
        (PORT d[1] (2336:2336:2336) (2700:2700:2700))
        (PORT d[2] (2336:2336:2336) (2700:2700:2700))
        (PORT d[3] (2336:2336:2336) (2700:2700:2700))
        (PORT d[4] (2336:2336:2336) (2700:2700:2700))
        (PORT d[5] (2496:2496:2496) (2887:2887:2887))
        (PORT d[6] (2496:2496:2496) (2887:2887:2887))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2496:2496:2496) (2887:2887:2887))
        (PORT d[9] (2496:2496:2496) (2887:2887:2887))
        (PORT d[10] (2496:2496:2496) (2887:2887:2887))
        (PORT d[11] (2496:2496:2496) (2887:2887:2887))
        (PORT d[12] (2496:2496:2496) (2887:2887:2887))
        (PORT clk (1355:1355:1355) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1045:1045:1045) (1263:1263:1263))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (2309:2309:2309))
        (PORT d[1] (1283:1283:1283) (1464:1464:1464))
        (PORT d[2] (1057:1057:1057) (1222:1222:1222))
        (PORT d[3] (1947:1947:1947) (2267:2267:2267))
        (PORT d[4] (1506:1506:1506) (1730:1730:1730))
        (PORT d[5] (1845:1845:1845) (2095:2095:2095))
        (PORT d[6] (1482:1482:1482) (1701:1701:1701))
        (PORT d[7] (2437:2437:2437) (2845:2845:2845))
        (PORT d[8] (1528:1528:1528) (1754:1754:1754))
        (PORT d[9] (1690:1690:1690) (1940:1940:1940))
        (PORT d[10] (2165:2165:2165) (2463:2463:2463))
        (PORT d[11] (1751:1751:1751) (2010:2010:2010))
        (PORT d[12] (1350:1350:1350) (1558:1558:1558))
        (PORT clk (1324:1324:1324) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1579:1579:1579) (1731:1731:1731))
        (PORT clk (1324:1324:1324) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT d[0] (1944:1944:1944) (2156:2156:2156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (942:942:942) (1083:1083:1083))
        (PORT d[1] (942:942:942) (1083:1083:1083))
        (PORT d[2] (942:942:942) (1083:1083:1083))
        (PORT d[3] (942:942:942) (1083:1083:1083))
        (PORT d[4] (942:942:942) (1083:1083:1083))
        (PORT d[5] (1111:1111:1111) (1279:1279:1279))
        (PORT d[6] (1111:1111:1111) (1279:1279:1279))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (1111:1111:1111) (1279:1279:1279))
        (PORT d[9] (1111:1111:1111) (1279:1279:1279))
        (PORT d[10] (1111:1111:1111) (1279:1279:1279))
        (PORT d[11] (1111:1111:1111) (1279:1279:1279))
        (PORT d[12] (1111:1111:1111) (1279:1279:1279))
        (PORT clk (1337:1337:1337) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1788:1788:1788) (2111:2111:2111))
        (PORT clk (1321:1321:1321) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2557:2557:2557) (2982:2982:2982))
        (PORT d[1] (2219:2219:2219) (2577:2577:2577))
        (PORT d[2] (2612:2612:2612) (2984:2984:2984))
        (PORT d[3] (2754:2754:2754) (3175:3175:3175))
        (PORT d[4] (2014:2014:2014) (2329:2329:2329))
        (PORT d[5] (2875:2875:2875) (3286:3286:3286))
        (PORT d[6] (2577:2577:2577) (2957:2957:2957))
        (PORT d[7] (1574:1574:1574) (1857:1857:1857))
        (PORT d[8] (2555:2555:2555) (2907:2907:2907))
        (PORT d[9] (2355:2355:2355) (2737:2737:2737))
        (PORT d[10] (2898:2898:2898) (3324:3324:3324))
        (PORT d[11] (2561:2561:2561) (2919:2919:2919))
        (PORT d[12] (2570:2570:2570) (2954:2954:2954))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (2235:2235:2235))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1344:1344:1344))
        (PORT d[0] (2544:2544:2544) (2825:2825:2825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (755:755:755) (871:871:871))
        (PORT d[1] (755:755:755) (871:871:871))
        (PORT d[2] (755:755:755) (871:871:871))
        (PORT d[3] (755:755:755) (871:871:871))
        (PORT d[4] (755:755:755) (871:871:871))
        (PORT d[5] (1294:1294:1294) (1487:1487:1487))
        (PORT d[6] (1294:1294:1294) (1487:1487:1487))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (1294:1294:1294) (1487:1487:1487))
        (PORT d[9] (1294:1294:1294) (1487:1487:1487))
        (PORT d[10] (1294:1294:1294) (1487:1487:1487))
        (PORT d[11] (1294:1294:1294) (1487:1487:1487))
        (PORT d[12] (1294:1294:1294) (1487:1487:1487))
        (PORT clk (1341:1341:1341) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1623:1623:1623) (1921:1921:1921))
        (PORT clk (1310:1310:1310) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2364:2364:2364) (2762:2762:2762))
        (PORT d[1] (2027:2027:2027) (2357:2357:2357))
        (PORT d[2] (2453:2453:2453) (2809:2809:2809))
        (PORT d[3] (2569:2569:2569) (2966:2966:2966))
        (PORT d[4] (2380:2380:2380) (2751:2751:2751))
        (PORT d[5] (2667:2667:2667) (3044:3044:3044))
        (PORT d[6] (2380:2380:2380) (2734:2734:2734))
        (PORT d[7] (1557:1557:1557) (1831:1831:1831))
        (PORT d[8] (2378:2378:2378) (2711:2711:2711))
        (PORT d[9] (2171:2171:2171) (2527:2527:2527))
        (PORT d[10] (2675:2675:2675) (3059:3059:3059))
        (PORT d[11] (2656:2656:2656) (3023:3023:3023))
        (PORT d[12] (2381:2381:2381) (2740:2740:2740))
        (PORT clk (1307:1307:1307) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1453:1453:1453) (1584:1584:1584))
        (PORT clk (1307:1307:1307) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (PORT d[0] (2048:2048:2048) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (1173:1173:1173))
        (PORT datab (877:877:877) (982:982:982))
        (PORT datac (861:861:861) (1021:1021:1021))
        (PORT datad (667:667:667) (732:732:732))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (1084:1084:1084))
        (PORT datab (762:762:762) (867:867:867))
        (PORT datac (861:861:861) (1021:1021:1021))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2690:2690:2690) (3113:3113:3113))
        (PORT d[1] (2690:2690:2690) (3113:3113:3113))
        (PORT d[2] (2690:2690:2690) (3113:3113:3113))
        (PORT d[3] (2690:2690:2690) (3113:3113:3113))
        (PORT d[4] (2690:2690:2690) (3113:3113:3113))
        (PORT d[5] (2683:2683:2683) (3100:3100:3100))
        (PORT d[6] (2683:2683:2683) (3100:3100:3100))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2683:2683:2683) (3100:3100:3100))
        (PORT d[9] (2683:2683:2683) (3100:3100:3100))
        (PORT d[10] (2683:2683:2683) (3100:3100:3100))
        (PORT d[11] (2683:2683:2683) (3100:3100:3100))
        (PORT d[12] (2683:2683:2683) (3100:3100:3100))
        (PORT clk (1366:1366:1366) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1213:1213:1213) (1449:1449:1449))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1616:1616:1616) (1904:1904:1904))
        (PORT d[1] (1625:1625:1625) (1856:1856:1856))
        (PORT d[2] (867:867:867) (1003:1003:1003))
        (PORT d[3] (1590:1590:1590) (1862:1862:1862))
        (PORT d[4] (1713:1713:1713) (1972:1972:1972))
        (PORT d[5] (2016:2016:2016) (2289:2289:2289))
        (PORT d[6] (1672:1672:1672) (1921:1921:1921))
        (PORT d[7] (1180:1180:1180) (1354:1354:1354))
        (PORT d[8] (1544:1544:1544) (1770:1770:1770))
        (PORT d[9] (1865:1865:1865) (2137:2137:2137))
        (PORT d[10] (2338:2338:2338) (2659:2659:2659))
        (PORT d[11] (1919:1919:1919) (2200:2200:2200))
        (PORT d[12] (1534:1534:1534) (1765:1765:1765))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (972:972:972) (1047:1047:1047))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (PORT d[0] (1736:1736:1736) (1951:1951:1951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1445:1445:1445) (1636:1636:1636))
        (PORT d[1] (1445:1445:1445) (1636:1636:1636))
        (PORT d[2] (1445:1445:1445) (1636:1636:1636))
        (PORT d[3] (1445:1445:1445) (1636:1636:1636))
        (PORT d[4] (1445:1445:1445) (1636:1636:1636))
        (PORT d[5] (1666:1666:1666) (1898:1898:1898))
        (PORT d[6] (1666:1666:1666) (1898:1898:1898))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (1666:1666:1666) (1898:1898:1898))
        (PORT d[9] (1666:1666:1666) (1898:1898:1898))
        (PORT d[10] (1666:1666:1666) (1898:1898:1898))
        (PORT d[11] (1666:1666:1666) (1898:1898:1898))
        (PORT d[12] (1666:1666:1666) (1898:1898:1898))
        (PORT clk (1342:1342:1342) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1621:1621:1621) (1922:1922:1922))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1861:1861:1861) (2199:2199:2199))
        (PORT d[1] (1788:1788:1788) (2085:2085:2085))
        (PORT d[2] (1319:1319:1319) (1519:1519:1519))
        (PORT d[3] (1375:1375:1375) (1589:1589:1589))
        (PORT d[4] (2067:2067:2067) (2385:2385:2385))
        (PORT d[5] (1652:1652:1652) (1897:1897:1897))
        (PORT d[6] (1638:1638:1638) (1887:1887:1887))
        (PORT d[7] (2401:2401:2401) (2805:2805:2805))
        (PORT d[8] (1642:1642:1642) (1878:1878:1878))
        (PORT d[9] (2126:2126:2126) (2470:2470:2470))
        (PORT d[10] (1500:1500:1500) (1737:1737:1737))
        (PORT d[11] (1158:1158:1158) (1329:1329:1329))
        (PORT d[12] (2007:2007:2007) (2307:2307:2307))
        (PORT clk (1312:1312:1312) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1280:1280:1280) (1448:1448:1448))
        (PORT clk (1312:1312:1312) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (PORT d[0] (1365:1365:1365) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (574:574:574) (663:663:663))
        (PORT d[1] (574:574:574) (663:663:663))
        (PORT d[2] (574:574:574) (663:663:663))
        (PORT d[3] (574:574:574) (663:663:663))
        (PORT d[4] (574:574:574) (663:663:663))
        (PORT d[5] (893:893:893) (1024:1024:1024))
        (PORT d[6] (893:893:893) (1024:1024:1024))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (893:893:893) (1024:1024:1024))
        (PORT d[9] (893:893:893) (1024:1024:1024))
        (PORT d[10] (893:893:893) (1024:1024:1024))
        (PORT d[11] (893:893:893) (1024:1024:1024))
        (PORT d[12] (893:893:893) (1024:1024:1024))
        (PORT clk (1317:1317:1317) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1639:1639:1639) (1944:1944:1944))
        (PORT clk (1293:1293:1293) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (2497:2497:2497))
        (PORT d[1] (1662:1662:1662) (1940:1940:1940))
        (PORT d[2] (2068:2068:2068) (2362:2362:2362))
        (PORT d[3] (2212:2212:2212) (2562:2562:2562))
        (PORT d[4] (1998:1998:1998) (2312:2312:2312))
        (PORT d[5] (2309:2309:2309) (2632:2632:2632))
        (PORT d[6] (2014:2014:2014) (2312:2312:2312))
        (PORT d[7] (1739:1739:1739) (2038:2038:2038))
        (PORT d[8] (2126:2126:2126) (2424:2424:2424))
        (PORT d[9] (1792:1792:1792) (2092:2092:2092))
        (PORT d[10] (2171:2171:2171) (2482:2482:2482))
        (PORT d[11] (2153:2153:2153) (2451:2451:2451))
        (PORT d[12] (2169:2169:2169) (2497:2497:2497))
        (PORT clk (1290:1290:1290) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1922:1922:1922) (2152:2152:2152))
        (PORT clk (1290:1290:1290) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (PORT d[0] (2215:2215:2215) (2464:2464:2464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (1175:1175:1175))
        (PORT datab (881:881:881) (1041:1041:1041))
        (PORT datac (642:642:642) (738:738:738))
        (PORT datad (1102:1102:1102) (1261:1261:1261))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1612:1612:1612) (1826:1826:1826))
        (PORT d[1] (1612:1612:1612) (1826:1826:1826))
        (PORT d[2] (1612:1612:1612) (1826:1826:1826))
        (PORT d[3] (1612:1612:1612) (1826:1826:1826))
        (PORT d[4] (1612:1612:1612) (1826:1826:1826))
        (PORT d[5] (1668:1668:1668) (1896:1896:1896))
        (PORT d[6] (1668:1668:1668) (1896:1896:1896))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (1668:1668:1668) (1896:1896:1896))
        (PORT d[9] (1668:1668:1668) (1896:1896:1896))
        (PORT d[10] (1668:1668:1668) (1896:1896:1896))
        (PORT d[11] (1668:1668:1668) (1896:1896:1896))
        (PORT d[12] (1668:1668:1668) (1896:1896:1896))
        (PORT clk (1331:1331:1331) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1438:1438:1438) (1712:1712:1712))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1671:1671:1671) (1987:1987:1987))
        (PORT d[1] (1620:1620:1620) (1895:1895:1895))
        (PORT d[2] (1331:1331:1331) (1530:1530:1530))
        (PORT d[3] (1525:1525:1525) (1752:1752:1752))
        (PORT d[4] (2046:2046:2046) (2360:2360:2360))
        (PORT d[5] (1302:1302:1302) (1493:1493:1493))
        (PORT d[6] (1640:1640:1640) (1892:1892:1892))
        (PORT d[7] (2235:2235:2235) (2617:2617:2617))
        (PORT d[8] (1633:1633:1633) (1868:1868:1868))
        (PORT d[9] (2135:2135:2135) (2478:2478:2478))
        (PORT d[10] (1500:1500:1500) (1739:1739:1739))
        (PORT d[11] (1966:1966:1966) (2248:2248:2248))
        (PORT d[12] (1847:1847:1847) (2127:2127:2127))
        (PORT clk (1304:1304:1304) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2532:2532:2532) (2873:2873:2873))
        (PORT clk (1304:1304:1304) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (PORT d[0] (1642:1642:1642) (1800:1800:1800))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (1182:1182:1182))
        (PORT datab (724:724:724) (822:822:822))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (626:626:626) (722:722:722))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (683:683:683))
        (PORT datab (702:702:702) (817:817:817))
        (PORT datad (166:166:166) (210:210:210))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2530:2530:2530) (2902:2902:2902))
        (PORT d[1] (2530:2530:2530) (2902:2902:2902))
        (PORT d[2] (2530:2530:2530) (2902:2902:2902))
        (PORT d[3] (2530:2530:2530) (2902:2902:2902))
        (PORT d[4] (2530:2530:2530) (2902:2902:2902))
        (PORT d[5] (2411:2411:2411) (2773:2773:2773))
        (PORT d[6] (2411:2411:2411) (2773:2773:2773))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2411:2411:2411) (2773:2773:2773))
        (PORT d[9] (2411:2411:2411) (2773:2773:2773))
        (PORT d[10] (2411:2411:2411) (2773:2773:2773))
        (PORT d[11] (2411:2411:2411) (2773:2773:2773))
        (PORT d[12] (2411:2411:2411) (2773:2773:2773))
        (PORT clk (1307:1307:1307) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1305:1305:1305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (811:811:811) (962:962:962))
        (PORT clk (1286:1286:1286) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1838:1838:1838) (2172:2172:2172))
        (PORT d[1] (1471:1471:1471) (1711:1711:1711))
        (PORT d[2] (1490:1490:1490) (1707:1707:1707))
        (PORT d[3] (1734:1734:1734) (1995:1995:1995))
        (PORT d[4] (1858:1858:1858) (2145:2145:2145))
        (PORT d[5] (1620:1620:1620) (1852:1852:1852))
        (PORT d[6] (1475:1475:1475) (1694:1694:1694))
        (PORT d[7] (2033:2033:2033) (2379:2379:2379))
        (PORT d[8] (1618:1618:1618) (1847:1847:1847))
        (PORT d[9] (1936:1936:1936) (2249:2249:2249))
        (PORT d[10] (1497:1497:1497) (1731:1731:1731))
        (PORT d[11] (1495:1495:1495) (1715:1715:1715))
        (PORT d[12] (1663:1663:1663) (1920:1920:1920))
        (PORT clk (1283:1283:1283) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (2263:2263:2263))
        (PORT clk (1283:1283:1283) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1310:1310:1310))
        (PORT d[0] (1313:1313:1313) (1445:1445:1445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1247:1247:1247) (1408:1408:1408))
        (PORT d[1] (1247:1247:1247) (1408:1408:1408))
        (PORT d[2] (1247:1247:1247) (1408:1408:1408))
        (PORT d[3] (1247:1247:1247) (1408:1408:1408))
        (PORT d[4] (1247:1247:1247) (1408:1408:1408))
        (PORT d[5] (1483:1483:1483) (1690:1690:1690))
        (PORT d[6] (1483:1483:1483) (1690:1690:1690))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (1483:1483:1483) (1690:1690:1690))
        (PORT d[9] (1483:1483:1483) (1690:1690:1690))
        (PORT d[10] (1483:1483:1483) (1690:1690:1690))
        (PORT d[11] (1483:1483:1483) (1690:1690:1690))
        (PORT d[12] (1483:1483:1483) (1690:1690:1690))
        (PORT clk (1363:1363:1363) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (761:761:761) (890:890:890))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2602:2602:2602))
        (PORT d[1] (2123:2123:2123) (2462:2462:2462))
        (PORT d[2] (835:835:835) (978:978:978))
        (PORT d[3] (842:842:842) (987:987:987))
        (PORT d[4] (749:749:749) (879:879:879))
        (PORT d[5] (1483:1483:1483) (1708:1708:1708))
        (PORT d[6] (2170:2170:2170) (2494:2494:2494))
        (PORT d[7] (1011:1011:1011) (1175:1175:1175))
        (PORT d[8] (2180:2180:2180) (2489:2489:2489))
        (PORT d[9] (2230:2230:2230) (2619:2619:2619))
        (PORT d[10] (2032:2032:2032) (2351:2351:2351))
        (PORT d[11] (2530:2530:2530) (2892:2892:2892))
        (PORT d[12] (1515:1515:1515) (1754:1754:1754))
        (PORT clk (1327:1327:1327) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2240:2240:2240) (2527:2527:2527))
        (PORT clk (1327:1327:1327) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT d[0] (2539:2539:2539) (2812:2812:2812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2033:2033:2033) (2334:2334:2334))
        (PORT d[1] (2033:2033:2033) (2334:2334:2334))
        (PORT d[2] (2033:2033:2033) (2334:2334:2334))
        (PORT d[3] (2033:2033:2033) (2334:2334:2334))
        (PORT d[4] (2033:2033:2033) (2334:2334:2334))
        (PORT d[5] (2209:2209:2209) (2538:2538:2538))
        (PORT d[6] (2209:2209:2209) (2538:2538:2538))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2209:2209:2209) (2538:2538:2538))
        (PORT d[9] (2209:2209:2209) (2538:2538:2538))
        (PORT d[10] (2209:2209:2209) (2538:2538:2538))
        (PORT d[11] (2209:2209:2209) (2538:2538:2538))
        (PORT d[12] (2209:2209:2209) (2538:2538:2538))
        (PORT clk (1290:1290:1290) (1289:1289:1289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1114:1114:1114) (1305:1305:1305))
        (PORT clk (1272:1272:1272) (1296:1296:1296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1945:1945:1945) (2298:2298:2298))
        (PORT d[1] (1616:1616:1616) (1869:1869:1869))
        (PORT d[2] (1784:1784:1784) (2046:2046:2046))
        (PORT d[3] (1740:1740:1740) (2001:2001:2001))
        (PORT d[4] (1656:1656:1656) (1904:1904:1904))
        (PORT d[5] (1638:1638:1638) (1873:1873:1873))
        (PORT d[6] (1483:1483:1483) (1702:1702:1702))
        (PORT d[7] (1884:1884:1884) (2207:2207:2207))
        (PORT d[8] (1638:1638:1638) (1873:1873:1873))
        (PORT d[9] (1757:1757:1757) (2042:2042:2042))
        (PORT d[10] (1504:1504:1504) (1739:1739:1739))
        (PORT d[11] (1651:1651:1651) (1888:1888:1888))
        (PORT d[12] (1480:1480:1480) (1710:1710:1710))
        (PORT clk (1269:1269:1269) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1776:1776:1776) (1966:1966:1966))
        (PORT clk (1269:1269:1269) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1296:1296:1296))
        (PORT d[0] (2614:2614:2614) (2959:2959:2959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (1176:1176:1176))
        (PORT datab (381:381:381) (444:444:444))
        (PORT datac (861:861:861) (1021:1021:1021))
        (PORT datad (653:653:653) (750:750:750))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1621:1621:1621) (1834:1834:1834))
        (PORT d[1] (1621:1621:1621) (1834:1834:1834))
        (PORT d[2] (1621:1621:1621) (1834:1834:1834))
        (PORT d[3] (1621:1621:1621) (1834:1834:1834))
        (PORT d[4] (1621:1621:1621) (1834:1834:1834))
        (PORT d[5] (1682:1682:1682) (1915:1915:1915))
        (PORT d[6] (1682:1682:1682) (1915:1915:1915))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (1682:1682:1682) (1915:1915:1915))
        (PORT d[9] (1682:1682:1682) (1915:1915:1915))
        (PORT d[10] (1682:1682:1682) (1915:1915:1915))
        (PORT d[11] (1682:1682:1682) (1915:1915:1915))
        (PORT d[12] (1682:1682:1682) (1915:1915:1915))
        (PORT clk (1326:1326:1326) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (798:798:798) (947:947:947))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (2392:2392:2392))
        (PORT d[1] (1596:1596:1596) (1864:1864:1864))
        (PORT d[2] (1344:1344:1344) (1551:1551:1551))
        (PORT d[3] (1543:1543:1543) (1773:1773:1773))
        (PORT d[4] (1884:1884:1884) (2175:2175:2175))
        (PORT d[5] (1617:1617:1617) (1852:1852:1852))
        (PORT d[6] (1617:1617:1617) (1864:1864:1864))
        (PORT d[7] (2184:2184:2184) (2551:2551:2551))
        (PORT d[8] (1619:1619:1619) (1851:1851:1851))
        (PORT d[9] (2115:2115:2115) (2452:2452:2452))
        (PORT d[10] (1488:1488:1488) (1729:1729:1729))
        (PORT d[11] (1959:1959:1959) (2239:2239:2239))
        (PORT d[12] (1834:1834:1834) (2113:2113:2113))
        (PORT clk (1299:1299:1299) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1060:1060:1060) (1176:1176:1176))
        (PORT clk (1299:1299:1299) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (PORT d[0] (1451:1451:1451) (1601:1601:1601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (813:813:813))
        (PORT datab (882:882:882) (1043:1043:1043))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (675:675:675) (761:761:761))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (410:410:410) (475:475:475))
        (PORT d[1] (410:410:410) (475:475:475))
        (PORT d[2] (410:410:410) (475:475:475))
        (PORT d[3] (410:410:410) (475:475:475))
        (PORT d[4] (410:410:410) (475:475:475))
        (PORT d[5] (263:263:263) (308:308:308))
        (PORT d[6] (263:263:263) (308:308:308))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (263:263:263) (308:308:308))
        (PORT d[9] (263:263:263) (308:308:308))
        (PORT d[10] (263:263:263) (308:308:308))
        (PORT d[11] (263:263:263) (308:308:308))
        (PORT d[12] (263:263:263) (308:308:308))
        (PORT clk (1328:1328:1328) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1167:1167:1167) (1370:1370:1370))
        (PORT clk (1300:1300:1300) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2017:2017:2017) (2369:2369:2369))
        (PORT d[1] (1814:1814:1814) (2114:2114:2114))
        (PORT d[2] (2252:2252:2252) (2578:2578:2578))
        (PORT d[3] (2406:2406:2406) (2785:2785:2785))
        (PORT d[4] (2177:2177:2177) (2518:2518:2518))
        (PORT d[5] (2319:2319:2319) (2644:2644:2644))
        (PORT d[6] (2182:2182:2182) (2504:2504:2504))
        (PORT d[7] (1736:1736:1736) (2037:2037:2037))
        (PORT d[8] (2167:2167:2167) (2469:2469:2469))
        (PORT d[9] (1963:1963:1963) (2284:2284:2284))
        (PORT d[10] (2338:2338:2338) (2677:2677:2677))
        (PORT d[11] (2291:2291:2291) (2610:2610:2610))
        (PORT d[12] (2340:2340:2340) (2692:2692:2692))
        (PORT clk (1297:1297:1297) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2574:2574:2574) (2895:2895:2895))
        (PORT clk (1297:1297:1297) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1325:1325:1325))
        (PORT d[0] (2068:2068:2068) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (584:584:584) (675:675:675))
        (PORT d[1] (584:584:584) (675:675:675))
        (PORT d[2] (584:584:584) (675:675:675))
        (PORT d[3] (584:584:584) (675:675:675))
        (PORT d[4] (584:584:584) (675:675:675))
        (PORT d[5] (1059:1059:1059) (1207:1207:1207))
        (PORT d[6] (1059:1059:1059) (1207:1207:1207))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (1059:1059:1059) (1207:1207:1207))
        (PORT d[9] (1059:1059:1059) (1207:1207:1207))
        (PORT d[10] (1059:1059:1059) (1207:1207:1207))
        (PORT d[11] (1059:1059:1059) (1207:1207:1207))
        (PORT d[12] (1059:1059:1059) (1207:1207:1207))
        (PORT clk (1334:1334:1334) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1348:1348:1348) (1580:1580:1580))
        (PORT clk (1306:1306:1306) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2191:2191:2191) (2569:2569:2569))
        (PORT d[1] (1846:1846:1846) (2151:2151:2151))
        (PORT d[2] (2261:2261:2261) (2589:2589:2589))
        (PORT d[3] (2392:2392:2392) (2764:2764:2764))
        (PORT d[4] (2190:2190:2190) (2531:2531:2531))
        (PORT d[5] (2485:2485:2485) (2831:2831:2831))
        (PORT d[6] (2189:2189:2189) (2512:2512:2512))
        (PORT d[7] (1754:1754:1754) (2061:2061:2061))
        (PORT d[8] (2199:2199:2199) (2507:2507:2507))
        (PORT d[9] (1986:1986:1986) (2315:2315:2315))
        (PORT d[10] (2523:2523:2523) (2889:2889:2889))
        (PORT d[11] (2483:2483:2483) (2829:2829:2829))
        (PORT d[12] (2343:2343:2343) (2697:2697:2697))
        (PORT clk (1303:1303:1303) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1750:1750:1750) (1947:1947:1947))
        (PORT clk (1303:1303:1303) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1330:1330:1330))
        (PORT d[0] (1521:1521:1521) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1252:1252:1252) (1419:1419:1419))
        (PORT d[1] (1252:1252:1252) (1419:1419:1419))
        (PORT d[2] (1252:1252:1252) (1419:1419:1419))
        (PORT d[3] (1252:1252:1252) (1419:1419:1419))
        (PORT d[4] (1252:1252:1252) (1419:1419:1419))
        (PORT d[5] (1302:1302:1302) (1477:1477:1477))
        (PORT d[6] (1302:1302:1302) (1477:1477:1477))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (1302:1302:1302) (1477:1477:1477))
        (PORT d[9] (1302:1302:1302) (1477:1477:1477))
        (PORT d[10] (1302:1302:1302) (1477:1477:1477))
        (PORT d[11] (1302:1302:1302) (1477:1477:1477))
        (PORT d[12] (1302:1302:1302) (1477:1477:1477))
        (PORT clk (1360:1360:1360) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (780:780:780) (911:911:911))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (2409:2409:2409))
        (PORT d[1] (2128:2128:2128) (2466:2466:2466))
        (PORT d[2] (1003:1003:1003) (1163:1163:1163))
        (PORT d[3] (1022:1022:1022) (1189:1189:1189))
        (PORT d[4] (2405:2405:2405) (2767:2767:2767))
        (PORT d[5] (978:978:978) (1129:1129:1129))
        (PORT d[6] (2008:2008:2008) (2312:2312:2312))
        (PORT d[7] (2586:2586:2586) (3011:3011:3011))
        (PORT d[8] (1990:1990:1990) (2272:2272:2272))
        (PORT d[9] (2493:2493:2493) (2888:2888:2888))
        (PORT d[10] (1881:1881:1881) (2184:2184:2184))
        (PORT d[11] (2337:2337:2337) (2669:2669:2669))
        (PORT d[12] (1496:1496:1496) (1735:1735:1735))
        (PORT clk (1326:1326:1326) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1469:1469:1469) (1662:1662:1662))
        (PORT clk (1326:1326:1326) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (PORT d[0] (1507:1507:1507) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1818:1818:1818) (2066:2066:2066))
        (PORT d[1] (1818:1818:1818) (2066:2066:2066))
        (PORT d[2] (1818:1818:1818) (2066:2066:2066))
        (PORT d[3] (1818:1818:1818) (2066:2066:2066))
        (PORT d[4] (1818:1818:1818) (2066:2066:2066))
        (PORT d[5] (1671:1671:1671) (1904:1904:1904))
        (PORT d[6] (1671:1671:1671) (1904:1904:1904))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (1671:1671:1671) (1904:1904:1904))
        (PORT d[9] (1671:1671:1671) (1904:1904:1904))
        (PORT d[10] (1671:1671:1671) (1904:1904:1904))
        (PORT d[11] (1671:1671:1671) (1904:1904:1904))
        (PORT d[12] (1671:1671:1671) (1904:1904:1904))
        (PORT clk (1336:1336:1336) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (805:805:805) (957:957:957))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1841:1841:1841) (2181:2181:2181))
        (PORT d[1] (1773:1773:1773) (2055:2055:2055))
        (PORT d[2] (1674:1674:1674) (1917:1917:1917))
        (PORT d[3] (1377:1377:1377) (1590:1590:1590))
        (PORT d[4] (2058:2058:2058) (2376:2376:2376))
        (PORT d[5] (1641:1641:1641) (1882:1882:1882))
        (PORT d[6] (1637:1637:1637) (1887:1887:1887))
        (PORT d[7] (2223:2223:2223) (2598:2598:2598))
        (PORT d[8] (1655:1655:1655) (1897:1897:1897))
        (PORT d[9] (2123:2123:2123) (2460:2460:2460))
        (PORT d[10] (1513:1513:1513) (1756:1756:1756))
        (PORT d[11] (1980:1980:1980) (2268:2268:2268))
        (PORT d[12] (1856:1856:1856) (2140:2140:2140))
        (PORT clk (1308:1308:1308) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1716:1716:1716) (1902:1902:1902))
        (PORT clk (1308:1308:1308) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (PORT d[0] (1845:1845:1845) (2028:2028:2028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (1177:1177:1177))
        (PORT datab (324:324:324) (371:371:371))
        (PORT datac (861:861:861) (1022:1022:1022))
        (PORT datad (623:623:623) (700:700:700))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (1176:1176:1176))
        (PORT datab (1071:1071:1071) (1221:1221:1221))
        (PORT datac (1000:1000:1000) (1159:1159:1159))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (333:333:333))
        (PORT datab (595:595:595) (680:680:680))
        (PORT datad (577:577:577) (654:654:654))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3266:3266:3266) (3774:3774:3774))
        (PORT d[1] (3266:3266:3266) (3774:3774:3774))
        (PORT d[2] (3266:3266:3266) (3774:3774:3774))
        (PORT d[3] (3266:3266:3266) (3774:3774:3774))
        (PORT d[4] (3266:3266:3266) (3774:3774:3774))
        (PORT d[5] (3308:3308:3308) (3806:3806:3806))
        (PORT d[6] (3308:3308:3308) (3806:3806:3806))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (3308:3308:3308) (3806:3806:3806))
        (PORT d[9] (3308:3308:3308) (3806:3806:3806))
        (PORT d[10] (3308:3308:3308) (3806:3806:3806))
        (PORT d[11] (3308:3308:3308) (3806:3806:3806))
        (PORT d[12] (3308:3308:3308) (3806:3806:3806))
        (PORT clk (1329:1329:1329) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1322:1322:1322) (1526:1526:1526))
        (PORT clk (1302:1302:1302) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1493:1493:1493) (1754:1754:1754))
        (PORT d[1] (1528:1528:1528) (1719:1719:1719))
        (PORT d[2] (1581:1581:1581) (1803:1803:1803))
        (PORT d[3] (1644:1644:1644) (1917:1917:1917))
        (PORT d[4] (1565:1565:1565) (1819:1819:1819))
        (PORT d[5] (2042:2042:2042) (2295:2295:2295))
        (PORT d[6] (1688:1688:1688) (1951:1951:1951))
        (PORT d[7] (1703:1703:1703) (1990:1990:1990))
        (PORT d[8] (1577:1577:1577) (1791:1791:1791))
        (PORT d[9] (2649:2649:2649) (3110:3110:3110))
        (PORT d[10] (3201:3201:3201) (3698:3698:3698))
        (PORT d[11] (1386:1386:1386) (1607:1607:1607))
        (PORT d[12] (1532:1532:1532) (1735:1735:1735))
        (PORT clk (1299:1299:1299) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1609:1609:1609) (1783:1783:1783))
        (PORT clk (1299:1299:1299) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1328:1328:1328))
        (PORT d[0] (1432:1432:1432) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2558:2558:2558) (2967:2967:2967))
        (PORT d[1] (2558:2558:2558) (2967:2967:2967))
        (PORT d[2] (2558:2558:2558) (2967:2967:2967))
        (PORT d[3] (2558:2558:2558) (2967:2967:2967))
        (PORT d[4] (2558:2558:2558) (2967:2967:2967))
        (PORT d[5] (2789:2789:2789) (3217:3217:3217))
        (PORT d[6] (2789:2789:2789) (3217:3217:3217))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2789:2789:2789) (3217:3217:3217))
        (PORT d[9] (2789:2789:2789) (3217:3217:3217))
        (PORT d[10] (2789:2789:2789) (3217:3217:3217))
        (PORT d[11] (2789:2789:2789) (3217:3217:3217))
        (PORT d[12] (2789:2789:2789) (3217:3217:3217))
        (PORT clk (1342:1342:1342) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1127:1127:1127) (1294:1294:1294))
        (PORT clk (1325:1325:1325) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1273:1273:1273) (1504:1504:1504))
        (PORT d[1] (2214:2214:2214) (2494:2494:2494))
        (PORT d[2] (1464:1464:1464) (1678:1678:1678))
        (PORT d[3] (1441:1441:1441) (1687:1687:1687))
        (PORT d[4] (2144:2144:2144) (2478:2478:2478))
        (PORT d[5] (2904:2904:2904) (3297:3297:3297))
        (PORT d[6] (2443:2443:2443) (2813:2813:2813))
        (PORT d[7] (1712:1712:1712) (2003:2003:2003))
        (PORT d[8] (2010:2010:2010) (2322:2322:2322))
        (PORT d[9] (2791:2791:2791) (3278:3278:3278))
        (PORT d[10] (3217:3217:3217) (3718:3718:3718))
        (PORT d[11] (1894:1894:1894) (2198:2198:2198))
        (PORT d[12] (1839:1839:1839) (2081:2081:2081))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1114:1114:1114) (1193:1193:1193))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (PORT d[0] (2173:2173:2173) (2441:2441:2441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2350:2350:2350) (2720:2720:2720))
        (PORT d[1] (2350:2350:2350) (2720:2720:2720))
        (PORT d[2] (2350:2350:2350) (2720:2720:2720))
        (PORT d[3] (2350:2350:2350) (2720:2720:2720))
        (PORT d[4] (2350:2350:2350) (2720:2720:2720))
        (PORT d[5] (2522:2522:2522) (2920:2920:2920))
        (PORT d[6] (2522:2522:2522) (2920:2920:2920))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2522:2522:2522) (2920:2920:2920))
        (PORT d[9] (2522:2522:2522) (2920:2920:2920))
        (PORT d[10] (2522:2522:2522) (2920:2920:2920))
        (PORT d[11] (2522:2522:2522) (2920:2920:2920))
        (PORT d[12] (2522:2522:2522) (2920:2920:2920))
        (PORT clk (1296:1296:1296) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1296:1296:1296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1397:1397:1397) (1626:1626:1626))
        (PORT clk (1278:1278:1278) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1818:1818:1818) (2134:2134:2134))
        (PORT d[1] (1506:1506:1506) (1726:1726:1726))
        (PORT d[2] (1596:1596:1596) (1832:1832:1832))
        (PORT d[3] (1916:1916:1916) (2231:2231:2231))
        (PORT d[4] (1780:1780:1780) (2018:2018:2018))
        (PORT d[5] (2246:2246:2246) (2563:2563:2563))
        (PORT d[6] (1830:1830:1830) (2096:2096:2096))
        (PORT d[7] (2043:2043:2043) (2391:2391:2391))
        (PORT d[8] (1529:1529:1529) (1750:1750:1750))
        (PORT d[9] (2856:2856:2856) (3365:3365:3365))
        (PORT d[10] (1773:1773:1773) (2015:2015:2015))
        (PORT d[11] (1561:1561:1561) (1789:1789:1789))
        (PORT d[12] (1520:1520:1520) (1741:1741:1741))
        (PORT clk (1275:1275:1275) (1301:1301:1301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1442:1442:1442) (1572:1572:1572))
        (PORT clk (1275:1275:1275) (1301:1301:1301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1302:1302:1302))
        (PORT d[0] (2629:2629:2629) (2970:2970:2970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2342:2342:2342) (2716:2716:2716))
        (PORT d[1] (2342:2342:2342) (2716:2716:2716))
        (PORT d[2] (2342:2342:2342) (2716:2716:2716))
        (PORT d[3] (2342:2342:2342) (2716:2716:2716))
        (PORT d[4] (2342:2342:2342) (2716:2716:2716))
        (PORT d[5] (2480:2480:2480) (2879:2879:2879))
        (PORT d[6] (2480:2480:2480) (2879:2879:2879))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2480:2480:2480) (2879:2879:2879))
        (PORT d[9] (2480:2480:2480) (2879:2879:2879))
        (PORT d[10] (2480:2480:2480) (2879:2879:2879))
        (PORT d[11] (2480:2480:2480) (2879:2879:2879))
        (PORT d[12] (2480:2480:2480) (2879:2879:2879))
        (PORT clk (1360:1360:1360) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (773:773:773) (877:877:877))
        (PORT clk (1344:1344:1344) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (363:363:363) (423:423:423))
        (PORT d[1] (1578:1578:1578) (1821:1821:1821))
        (PORT d[2] (539:539:539) (628:628:628))
        (PORT d[3] (353:353:353) (412:412:412))
        (PORT d[4] (867:867:867) (1000:1000:1000))
        (PORT d[5] (511:511:511) (586:586:586))
        (PORT d[6] (2029:2029:2029) (2331:2331:2331))
        (PORT d[7] (821:821:821) (945:945:945))
        (PORT d[8] (1933:1933:1933) (2226:2226:2226))
        (PORT d[9] (840:840:840) (973:973:973))
        (PORT d[10] (883:883:883) (1031:1031:1031))
        (PORT d[11] (868:868:868) (1001:1001:1001))
        (PORT d[12] (1725:1725:1725) (1981:1981:1981))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (778:778:778) (831:831:831))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1367:1367:1367))
        (PORT d[0] (1298:1298:1298) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (697:697:697))
        (PORT datab (917:917:917) (1077:1077:1077))
        (PORT datac (501:501:501) (597:597:597))
        (PORT datad (480:480:480) (544:544:544))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1602:1602:1602))
        (PORT datab (964:964:964) (1128:1128:1128))
        (PORT datac (541:541:541) (667:667:667))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2740:2740:2740) (3179:3179:3179))
        (PORT d[1] (2740:2740:2740) (3179:3179:3179))
        (PORT d[2] (2740:2740:2740) (3179:3179:3179))
        (PORT d[3] (2740:2740:2740) (3179:3179:3179))
        (PORT d[4] (2740:2740:2740) (3179:3179:3179))
        (PORT d[5] (2988:2988:2988) (3445:3445:3445))
        (PORT d[6] (2988:2988:2988) (3445:3445:3445))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2988:2988:2988) (3445:3445:3445))
        (PORT d[9] (2988:2988:2988) (3445:3445:3445))
        (PORT d[10] (2988:2988:2988) (3445:3445:3445))
        (PORT d[11] (2988:2988:2988) (3445:3445:3445))
        (PORT d[12] (2988:2988:2988) (3445:3445:3445))
        (PORT clk (1343:1343:1343) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (984:984:984) (1143:1143:1143))
        (PORT clk (1327:1327:1327) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1631:1631:1631) (1916:1916:1916))
        (PORT d[1] (2230:2230:2230) (2527:2527:2527))
        (PORT d[2] (1059:1059:1059) (1204:1204:1204))
        (PORT d[3] (1615:1615:1615) (1882:1882:1882))
        (PORT d[4] (1969:1969:1969) (2279:2279:2279))
        (PORT d[5] (2899:2899:2899) (3268:3268:3268))
        (PORT d[6] (2260:2260:2260) (2605:2605:2605))
        (PORT d[7] (1530:1530:1530) (1794:1794:1794))
        (PORT d[8] (1990:1990:1990) (2294:2294:2294))
        (PORT d[9] (2612:2612:2612) (3071:3071:3071))
        (PORT d[10] (3034:3034:3034) (3507:3507:3507))
        (PORT d[11] (2086:2086:2086) (2406:2406:2406))
        (PORT d[12] (2179:2179:2179) (2465:2465:2465))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2750:2750:2750))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1350:1350:1350))
        (PORT d[0] (2906:2906:2906) (3279:3279:3279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2160:2160:2160) (2500:2500:2500))
        (PORT d[1] (2160:2160:2160) (2500:2500:2500))
        (PORT d[2] (2160:2160:2160) (2500:2500:2500))
        (PORT d[3] (2160:2160:2160) (2500:2500:2500))
        (PORT d[4] (2160:2160:2160) (2500:2500:2500))
        (PORT d[5] (2463:2463:2463) (2844:2844:2844))
        (PORT d[6] (2463:2463:2463) (2844:2844:2844))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2463:2463:2463) (2844:2844:2844))
        (PORT d[9] (2463:2463:2463) (2844:2844:2844))
        (PORT d[10] (2463:2463:2463) (2844:2844:2844))
        (PORT d[11] (2463:2463:2463) (2844:2844:2844))
        (PORT d[12] (2463:2463:2463) (2844:2844:2844))
        (PORT clk (1348:1348:1348) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1383:1383:1383) (1615:1615:1615))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (2315:2315:2315))
        (PORT d[1] (1132:1132:1132) (1281:1281:1281))
        (PORT d[2] (1234:1234:1234) (1425:1425:1425))
        (PORT d[3] (1762:1762:1762) (2050:2050:2050))
        (PORT d[4] (1356:1356:1356) (1554:1554:1554))
        (PORT d[5] (1657:1657:1657) (1879:1879:1879))
        (PORT d[6] (1317:1317:1317) (1517:1517:1517))
        (PORT d[7] (2282:2282:2282) (2675:2675:2675))
        (PORT d[8] (1201:1201:1201) (1380:1380:1380))
        (PORT d[9] (1521:1521:1521) (1746:1746:1746))
        (PORT d[10] (2168:2168:2168) (2468:2468:2468))
        (PORT d[11] (1729:1729:1729) (1980:1980:1980))
        (PORT d[12] (1156:1156:1156) (1331:1331:1331))
        (PORT clk (1318:1318:1318) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1458:1458:1458) (1652:1652:1652))
        (PORT clk (1318:1318:1318) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT d[0] (1346:1346:1346) (1444:1444:1444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (2490:2490:2490))
        (PORT d[1] (2151:2151:2151) (2490:2490:2490))
        (PORT d[2] (2151:2151:2151) (2490:2490:2490))
        (PORT d[3] (2151:2151:2151) (2490:2490:2490))
        (PORT d[4] (2151:2151:2151) (2490:2490:2490))
        (PORT d[5] (2323:2323:2323) (2690:2690:2690))
        (PORT d[6] (2323:2323:2323) (2690:2690:2690))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2323:2323:2323) (2690:2690:2690))
        (PORT d[9] (2323:2323:2323) (2690:2690:2690))
        (PORT d[10] (2323:2323:2323) (2690:2690:2690))
        (PORT d[11] (2323:2323:2323) (2690:2690:2690))
        (PORT d[12] (2323:2323:2323) (2690:2690:2690))
        (PORT clk (1332:1332:1332) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1519:1519:1519) (1766:1766:1766))
        (PORT clk (1308:1308:1308) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1800:1800:1800) (2116:2116:2116))
        (PORT d[1] (1168:1168:1168) (1338:1338:1338))
        (PORT d[2] (1235:1235:1235) (1421:1421:1421))
        (PORT d[3] (1953:1953:1953) (2275:2275:2275))
        (PORT d[4] (2137:2137:2137) (2422:2422:2422))
        (PORT d[5] (1859:1859:1859) (2110:2110:2110))
        (PORT d[6] (1498:1498:1498) (1723:1723:1723))
        (PORT d[7] (2100:2100:2100) (2467:2467:2467))
        (PORT d[8] (1360:1360:1360) (1559:1559:1559))
        (PORT d[9] (1327:1327:1327) (1520:1520:1520))
        (PORT d[10] (1979:1979:1979) (2257:2257:2257))
        (PORT d[11] (1548:1548:1548) (1775:1775:1775))
        (PORT d[12] (1525:1525:1525) (1744:1744:1744))
        (PORT clk (1305:1305:1305) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1288:1288:1288) (1409:1409:1409))
        (PORT clk (1305:1305:1305) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (PORT d[0] (1513:1513:1513) (1637:1637:1637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (622:622:622))
        (PORT datab (661:661:661) (776:776:776))
        (PORT datac (760:760:760) (891:891:891))
        (PORT datad (669:669:669) (758:758:758))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2928:2928:2928) (3395:3395:3395))
        (PORT d[1] (2928:2928:2928) (3395:3395:3395))
        (PORT d[2] (2928:2928:2928) (3395:3395:3395))
        (PORT d[3] (2928:2928:2928) (3395:3395:3395))
        (PORT d[4] (2928:2928:2928) (3395:3395:3395))
        (PORT d[5] (3154:3154:3154) (3637:3637:3637))
        (PORT d[6] (3154:3154:3154) (3637:3637:3637))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (3154:3154:3154) (3637:3637:3637))
        (PORT d[9] (3154:3154:3154) (3637:3637:3637))
        (PORT d[10] (3154:3154:3154) (3637:3637:3637))
        (PORT d[11] (3154:3154:3154) (3637:3637:3637))
        (PORT d[12] (3154:3154:3154) (3637:3637:3637))
        (PORT clk (1347:1347:1347) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1159:1159:1159) (1332:1332:1332))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1483:1483:1483) (1743:1743:1743))
        (PORT d[1] (1993:1993:1993) (2243:2243:2243))
        (PORT d[2] (1237:1237:1237) (1411:1411:1411))
        (PORT d[3] (1780:1780:1780) (2075:2075:2075))
        (PORT d[4] (1782:1782:1782) (2067:2067:2067))
        (PORT d[5] (2700:2700:2700) (3045:3045:3045))
        (PORT d[6] (2067:2067:2067) (2388:2388:2388))
        (PORT d[7] (1513:1513:1513) (1776:1776:1776))
        (PORT d[8] (2017:2017:2017) (2284:2284:2284))
        (PORT d[9] (3024:3024:3024) (3538:3538:3538))
        (PORT d[10] (2997:2997:2997) (3465:3465:3465))
        (PORT d[11] (1926:1926:1926) (2233:2233:2233))
        (PORT d[12] (1997:1997:1997) (2261:2261:2261))
        (PORT clk (1313:1313:1313) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2115:2115:2115) (2391:2391:2391))
        (PORT clk (1313:1313:1313) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (PORT d[0] (2284:2284:2284) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (854:854:854))
        (PORT datab (335:335:335) (409:409:409))
        (PORT datac (604:604:604) (694:694:694))
        (PORT datad (1085:1085:1085) (1247:1247:1247))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (332:332:332))
        (PORT datab (433:433:433) (503:503:503))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2101:2101:2101) (2434:2434:2434))
        (PORT d[1] (2101:2101:2101) (2434:2434:2434))
        (PORT d[2] (2101:2101:2101) (2434:2434:2434))
        (PORT d[3] (2101:2101:2101) (2434:2434:2434))
        (PORT d[4] (2101:2101:2101) (2434:2434:2434))
        (PORT d[5] (2100:2100:2100) (2435:2435:2435))
        (PORT d[6] (2100:2100:2100) (2435:2435:2435))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2100:2100:2100) (2435:2435:2435))
        (PORT d[9] (2100:2100:2100) (2435:2435:2435))
        (PORT d[10] (2100:2100:2100) (2435:2435:2435))
        (PORT d[11] (2100:2100:2100) (2435:2435:2435))
        (PORT d[12] (2100:2100:2100) (2435:2435:2435))
        (PORT clk (1285:1285:1285) (1283:1283:1283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1283:1283:1283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1984:1984:1984) (2326:2326:2326))
        (PORT clk (1270:1270:1270) (1294:1294:1294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1304:1304:1304) (1536:1536:1536))
        (PORT d[1] (1329:1329:1329) (1559:1559:1559))
        (PORT d[2] (1875:1875:1875) (2160:2160:2160))
        (PORT d[3] (1635:1635:1635) (1923:1923:1923))
        (PORT d[4] (1430:1430:1430) (1657:1657:1657))
        (PORT d[5] (1690:1690:1690) (1952:1952:1952))
        (PORT d[6] (1537:1537:1537) (1802:1802:1802))
        (PORT d[7] (1928:1928:1928) (2248:2248:2248))
        (PORT d[8] (1960:1960:1960) (2242:2242:2242))
        (PORT d[9] (2388:2388:2388) (2790:2790:2790))
        (PORT d[10] (2867:2867:2867) (3290:3290:3290))
        (PORT d[11] (1831:1831:1831) (2087:2087:2087))
        (PORT d[12] (2022:2022:2022) (2332:2332:2332))
        (PORT clk (1267:1267:1267) (1293:1293:1293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1785:1785:1785) (2001:2001:2001))
        (PORT clk (1267:1267:1267) (1293:1293:1293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1294:1294:1294))
        (PORT d[0] (2030:2030:2030) (2224:2224:2224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2283:2283:2283) (2635:2635:2635))
        (PORT d[1] (2283:2283:2283) (2635:2635:2635))
        (PORT d[2] (2283:2283:2283) (2635:2635:2635))
        (PORT d[3] (2283:2283:2283) (2635:2635:2635))
        (PORT d[4] (2283:2283:2283) (2635:2635:2635))
        (PORT d[5] (2309:2309:2309) (2664:2664:2664))
        (PORT d[6] (2309:2309:2309) (2664:2664:2664))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2309:2309:2309) (2664:2664:2664))
        (PORT d[9] (2309:2309:2309) (2664:2664:2664))
        (PORT d[10] (2309:2309:2309) (2664:2664:2664))
        (PORT d[11] (2309:2309:2309) (2664:2664:2664))
        (PORT d[12] (2309:2309:2309) (2664:2664:2664))
        (PORT clk (1310:1310:1310) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (2334:2334:2334))
        (PORT clk (1295:1295:1295) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1590:1590:1590) (1869:1869:1869))
        (PORT d[1] (1185:1185:1185) (1371:1371:1371))
        (PORT d[2] (1369:1369:1369) (1593:1593:1593))
        (PORT d[3] (1611:1611:1611) (1883:1883:1883))
        (PORT d[4] (1758:1758:1758) (1999:1999:1999))
        (PORT d[5] (3720:3720:3720) (4235:4235:4235))
        (PORT d[6] (1378:1378:1378) (1604:1604:1604))
        (PORT d[7] (1964:1964:1964) (2271:2271:2271))
        (PORT d[8] (1511:1511:1511) (1729:1729:1729))
        (PORT d[9] (2889:2889:2889) (3361:3361:3361))
        (PORT d[10] (3331:3331:3331) (3825:3825:3825))
        (PORT d[11] (1606:1606:1606) (1819:1819:1819))
        (PORT d[12] (1321:1321:1321) (1516:1516:1516))
        (PORT clk (1292:1292:1292) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1582:1582:1582) (1731:1731:1731))
        (PORT clk (1292:1292:1292) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1319:1319:1319))
        (PORT d[0] (2145:2145:2145) (2396:2396:2396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (694:694:694))
        (PORT datab (1268:1268:1268) (1441:1441:1441))
        (PORT datac (508:508:508) (605:605:605))
        (PORT datad (878:878:878) (1014:1014:1014))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2328:2328:2328) (2699:2699:2699))
        (PORT d[1] (2328:2328:2328) (2699:2699:2699))
        (PORT d[2] (2328:2328:2328) (2699:2699:2699))
        (PORT d[3] (2328:2328:2328) (2699:2699:2699))
        (PORT d[4] (2328:2328:2328) (2699:2699:2699))
        (PORT d[5] (2473:2473:2473) (2870:2870:2870))
        (PORT d[6] (2473:2473:2473) (2870:2870:2870))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2473:2473:2473) (2870:2870:2870))
        (PORT d[9] (2473:2473:2473) (2870:2870:2870))
        (PORT d[10] (2473:2473:2473) (2870:2870:2870))
        (PORT d[11] (2473:2473:2473) (2870:2870:2870))
        (PORT d[12] (2473:2473:2473) (2870:2870:2870))
        (PORT clk (1360:1360:1360) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1517:1517:1517) (1788:1788:1788))
        (PORT clk (1343:1343:1343) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1241:1241:1241) (1472:1472:1472))
        (PORT d[1] (1582:1582:1582) (1818:1818:1818))
        (PORT d[2] (835:835:835) (954:954:954))
        (PORT d[3] (1980:1980:1980) (2306:2306:2306))
        (PORT d[4] (854:854:854) (986:986:986))
        (PORT d[5] (865:865:865) (1000:1000:1000))
        (PORT d[6] (1902:1902:1902) (2195:2195:2195))
        (PORT d[7] (1539:1539:1539) (1763:1763:1763))
        (PORT d[8] (1926:1926:1926) (2213:2213:2213))
        (PORT d[9] (965:965:965) (1109:1109:1109))
        (PORT d[10] (902:902:902) (1054:1054:1054))
        (PORT d[11] (832:832:832) (954:954:954))
        (PORT d[12] (1712:1712:1712) (1961:1961:1961))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (816:816:816) (872:872:872))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT d[0] (866:866:866) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2432:2432:2432) (2828:2828:2828))
        (PORT d[1] (2432:2432:2432) (2828:2828:2828))
        (PORT d[2] (2432:2432:2432) (2828:2828:2828))
        (PORT d[3] (2432:2432:2432) (2828:2828:2828))
        (PORT d[4] (2432:2432:2432) (2828:2828:2828))
        (PORT d[5] (2273:2273:2273) (2643:2643:2643))
        (PORT d[6] (2273:2273:2273) (2643:2643:2643))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2273:2273:2273) (2643:2643:2643))
        (PORT d[9] (2273:2273:2273) (2643:2643:2643))
        (PORT d[10] (2273:2273:2273) (2643:2643:2643))
        (PORT d[11] (2273:2273:2273) (2643:2643:2643))
        (PORT d[12] (2273:2273:2273) (2643:2643:2643))
        (PORT clk (1347:1347:1347) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1505:1505:1505) (1764:1764:1764))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1608:1608:1608) (1894:1894:1894))
        (PORT d[1] (1546:1546:1546) (1777:1777:1777))
        (PORT d[2] (1555:1555:1555) (1802:1802:1802))
        (PORT d[3] (1725:1725:1725) (2012:2012:2012))
        (PORT d[4] (2117:2117:2117) (2404:2404:2404))
        (PORT d[5] (4095:4095:4095) (4665:4665:4665))
        (PORT d[6] (1710:1710:1710) (1970:1970:1970))
        (PORT d[7] (2335:2335:2335) (2695:2695:2695))
        (PORT d[8] (1195:1195:1195) (1380:1380:1380))
        (PORT d[9] (3086:3086:3086) (3582:3582:3582))
        (PORT d[10] (1064:1064:1064) (1231:1231:1231))
        (PORT d[11] (1950:1950:1950) (2213:2213:2213))
        (PORT d[12] (1533:1533:1533) (1764:1764:1764))
        (PORT clk (1327:1327:1327) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1089:1089:1089) (1182:1182:1182))
        (PORT clk (1327:1327:1327) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT d[0] (2301:2301:2301) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (697:697:697))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (337:337:337) (384:384:384))
        (PORT datad (660:660:660) (750:750:750))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2139:2139:2139) (2477:2477:2477))
        (PORT d[1] (2139:2139:2139) (2477:2477:2477))
        (PORT d[2] (2139:2139:2139) (2477:2477:2477))
        (PORT d[3] (2139:2139:2139) (2477:2477:2477))
        (PORT d[4] (2139:2139:2139) (2477:2477:2477))
        (PORT d[5] (2508:2508:2508) (2890:2890:2890))
        (PORT d[6] (2508:2508:2508) (2890:2890:2890))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2508:2508:2508) (2890:2890:2890))
        (PORT d[9] (2508:2508:2508) (2890:2890:2890))
        (PORT d[10] (2508:2508:2508) (2890:2890:2890))
        (PORT d[11] (2508:2508:2508) (2890:2890:2890))
        (PORT d[12] (2508:2508:2508) (2890:2890:2890))
        (PORT clk (1339:1339:1339) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1525:1525:1525) (1795:1795:1795))
        (PORT clk (1323:1323:1323) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1589:1589:1589) (1873:1873:1873))
        (PORT d[1] (1210:1210:1210) (1402:1402:1402))
        (PORT d[2] (1591:1591:1591) (1853:1853:1853))
        (PORT d[3] (1728:1728:1728) (2009:2009:2009))
        (PORT d[4] (1946:1946:1946) (2211:2211:2211))
        (PORT d[5] (3890:3890:3890) (4429:4429:4429))
        (PORT d[6] (1703:1703:1703) (1963:1963:1963))
        (PORT d[7] (2131:2131:2131) (2460:2460:2460))
        (PORT d[8] (1198:1198:1198) (1384:1384:1384))
        (PORT d[9] (3076:3076:3076) (3568:3568:3568))
        (PORT d[10] (3512:3512:3512) (4033:4033:4033))
        (PORT d[11] (1683:1683:1683) (1911:1911:1911))
        (PORT d[12] (1364:1364:1364) (1574:1574:1574))
        (PORT clk (1320:1320:1320) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1237:1237:1237) (1331:1331:1331))
        (PORT clk (1320:1320:1320) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (PORT d[0] (1384:1384:1384) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2258:2258:2258) (2612:2612:2612))
        (PORT d[1] (2258:2258:2258) (2612:2612:2612))
        (PORT d[2] (2258:2258:2258) (2612:2612:2612))
        (PORT d[3] (2258:2258:2258) (2612:2612:2612))
        (PORT d[4] (2258:2258:2258) (2612:2612:2612))
        (PORT d[5] (2111:2111:2111) (2442:2442:2442))
        (PORT d[6] (2111:2111:2111) (2442:2442:2442))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2111:2111:2111) (2442:2442:2442))
        (PORT d[9] (2111:2111:2111) (2442:2442:2442))
        (PORT d[10] (2111:2111:2111) (2442:2442:2442))
        (PORT d[11] (2111:2111:2111) (2442:2442:2442))
        (PORT d[12] (2111:2111:2111) (2442:2442:2442))
        (PORT clk (1292:1292:1292) (1290:1290:1290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1291:1291:1291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1812:1812:1812) (2140:2140:2140))
        (PORT clk (1277:1277:1277) (1300:1300:1300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1426:1426:1426) (1666:1666:1666))
        (PORT d[1] (1337:1337:1337) (1569:1569:1569))
        (PORT d[2] (1889:1889:1889) (2176:2176:2176))
        (PORT d[3] (1651:1651:1651) (1947:1947:1947))
        (PORT d[4] (1397:1397:1397) (1629:1629:1629))
        (PORT d[5] (1717:1717:1717) (1989:1989:1989))
        (PORT d[6] (1537:1537:1537) (1803:1803:1803))
        (PORT d[7] (1935:1935:1935) (2261:2261:2261))
        (PORT d[8] (1987:1987:1987) (2278:2278:2278))
        (PORT d[9] (2203:2203:2203) (2575:2575:2575))
        (PORT d[10] (2998:2998:2998) (3437:3437:3437))
        (PORT d[11] (1845:1845:1845) (2104:2104:2104))
        (PORT d[12] (2029:2029:2029) (2340:2340:2340))
        (PORT clk (1274:1274:1274) (1299:1299:1299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (2175:2175:2175))
        (PORT clk (1274:1274:1274) (1299:1299:1299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1300:1300:1300))
        (PORT d[0] (1493:1493:1493) (1652:1652:1652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2335:2335:2335) (2708:2708:2708))
        (PORT d[1] (2335:2335:2335) (2708:2708:2708))
        (PORT d[2] (2335:2335:2335) (2708:2708:2708))
        (PORT d[3] (2335:2335:2335) (2708:2708:2708))
        (PORT d[4] (2335:2335:2335) (2708:2708:2708))
        (PORT d[5] (2494:2494:2494) (2899:2899:2899))
        (PORT d[6] (2494:2494:2494) (2899:2899:2899))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2494:2494:2494) (2899:2899:2899))
        (PORT d[9] (2494:2494:2494) (2899:2899:2899))
        (PORT d[10] (2494:2494:2494) (2899:2899:2899))
        (PORT d[11] (2494:2494:2494) (2899:2899:2899))
        (PORT d[12] (2494:2494:2494) (2899:2899:2899))
        (PORT clk (1361:1361:1361) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1338:1338:1338) (1571:1571:1571))
        (PORT clk (1345:1345:1345) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1608:1608:1608) (1895:1895:1895))
        (PORT d[1] (1731:1731:1731) (1989:1989:1989))
        (PORT d[2] (670:670:670) (779:779:779))
        (PORT d[3] (1803:1803:1803) (2111:2111:2111))
        (PORT d[4] (865:865:865) (994:994:994))
        (PORT d[5] (697:697:697) (803:803:803))
        (PORT d[6] (1866:1866:1866) (2145:2145:2145))
        (PORT d[7] (673:673:673) (784:784:784))
        (PORT d[8] (1921:1921:1921) (2212:2212:2212))
        (PORT d[9] (674:674:674) (786:786:786))
        (PORT d[10] (856:856:856) (994:994:994))
        (PORT d[11] (864:864:864) (995:995:995))
        (PORT d[12] (1717:1717:1717) (1974:1974:1974))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2017:2017:2017) (2292:2292:2292))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1368:1368:1368))
        (PORT d[0] (1855:1855:1855) (2021:2021:2021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1713:1713:1713) (1958:1958:1958))
        (PORT datab (527:527:527) (632:632:632))
        (PORT datac (541:541:541) (668:668:668))
        (PORT datad (513:513:513) (591:591:591))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2622:2622:2622) (3024:3024:3024))
        (PORT d[1] (2622:2622:2622) (3024:3024:3024))
        (PORT d[2] (2622:2622:2622) (3024:3024:3024))
        (PORT d[3] (2622:2622:2622) (3024:3024:3024))
        (PORT d[4] (2622:2622:2622) (3024:3024:3024))
        (PORT d[5] (2315:2315:2315) (2677:2677:2677))
        (PORT d[6] (2315:2315:2315) (2677:2677:2677))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2315:2315:2315) (2677:2677:2677))
        (PORT d[9] (2315:2315:2315) (2677:2677:2677))
        (PORT d[10] (2315:2315:2315) (2677:2677:2677))
        (PORT d[11] (2315:2315:2315) (2677:2677:2677))
        (PORT d[12] (2315:2315:2315) (2677:2677:2677))
        (PORT clk (1322:1322:1322) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1806:1806:1806) (2133:2133:2133))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1484:1484:1484) (1741:1741:1741))
        (PORT d[1] (1703:1703:1703) (1986:1986:1986))
        (PORT d[2] (1518:1518:1518) (1742:1742:1742))
        (PORT d[3] (1852:1852:1852) (2176:2176:2176))
        (PORT d[4] (1642:1642:1642) (1905:1905:1905))
        (PORT d[5] (1903:1903:1903) (2201:2201:2201))
        (PORT d[6] (1557:1557:1557) (1830:1830:1830))
        (PORT d[7] (1916:1916:1916) (2234:2234:2234))
        (PORT d[8] (2148:2148:2148) (2457:2457:2457))
        (PORT d[9] (2571:2571:2571) (2992:2992:2992))
        (PORT d[10] (3198:3198:3198) (3665:3665:3665))
        (PORT d[11] (2029:2029:2029) (2317:2317:2317))
        (PORT d[12] (2360:2360:2360) (2714:2714:2714))
        (PORT clk (1302:1302:1302) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1544:1544:1544) (1731:1731:1731))
        (PORT clk (1302:1302:1302) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (PORT d[0] (1501:1501:1501) (1668:1668:1668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (792:792:792))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (513:513:513) (611:611:611))
        (PORT datad (1475:1475:1475) (1668:1668:1668))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (331:331:331))
        (PORT datab (462:462:462) (537:537:537))
        (PORT datad (454:454:454) (521:521:521))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2838:2838:2838))
        (PORT d[1] (2457:2457:2457) (2838:2838:2838))
        (PORT d[2] (2457:2457:2457) (2838:2838:2838))
        (PORT d[3] (2457:2457:2457) (2838:2838:2838))
        (PORT d[4] (2457:2457:2457) (2838:2838:2838))
        (PORT d[5] (2460:2460:2460) (2855:2855:2855))
        (PORT d[6] (2460:2460:2460) (2855:2855:2855))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2460:2460:2460) (2855:2855:2855))
        (PORT d[9] (2460:2460:2460) (2855:2855:2855))
        (PORT d[10] (2460:2460:2460) (2855:2855:2855))
        (PORT d[11] (2460:2460:2460) (2855:2855:2855))
        (PORT d[12] (2460:2460:2460) (2855:2855:2855))
        (PORT clk (1359:1359:1359) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1533:1533:1533) (1771:1771:1771))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1776:1776:1776) (2081:2081:2081))
        (PORT d[1] (695:695:695) (808:808:808))
        (PORT d[2] (649:649:649) (747:747:747))
        (PORT d[3] (1544:1544:1544) (1803:1803:1803))
        (PORT d[4] (706:706:706) (814:814:814))
        (PORT d[5] (706:706:706) (812:812:812))
        (PORT d[6] (1928:1928:1928) (2228:2228:2228))
        (PORT d[7] (2470:2470:2470) (2840:2840:2840))
        (PORT d[8] (1940:1940:1940) (2233:2233:2233))
        (PORT d[9] (3224:3224:3224) (3734:3734:3734))
        (PORT d[10] (890:890:890) (1035:1035:1035))
        (PORT d[11] (676:676:676) (783:783:783))
        (PORT d[12] (1715:1715:1715) (1967:1967:1967))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (910:910:910) (981:981:981))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (PORT d[0] (2103:2103:2103) (2369:2369:2369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2536:2536:2536) (2942:2942:2942))
        (PORT d[1] (2536:2536:2536) (2942:2942:2942))
        (PORT d[2] (2536:2536:2536) (2942:2942:2942))
        (PORT d[3] (2536:2536:2536) (2942:2942:2942))
        (PORT d[4] (2536:2536:2536) (2942:2942:2942))
        (PORT d[5] (2721:2721:2721) (3156:3156:3156))
        (PORT d[6] (2721:2721:2721) (3156:3156:3156))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2721:2721:2721) (3156:3156:3156))
        (PORT d[9] (2721:2721:2721) (3156:3156:3156))
        (PORT d[10] (2721:2721:2721) (3156:3156:3156))
        (PORT d[11] (2721:2721:2721) (3156:3156:3156))
        (PORT d[12] (2721:2721:2721) (3156:3156:3156))
        (PORT clk (1340:1340:1340) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1461:1461:1461) (1682:1682:1682))
        (PORT clk (1322:1322:1322) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1289:1289:1289) (1527:1527:1527))
        (PORT d[1] (2429:2429:2429) (2757:2757:2757))
        (PORT d[2] (1460:1460:1460) (1676:1676:1676))
        (PORT d[3] (1430:1430:1430) (1665:1665:1665))
        (PORT d[4] (2442:2442:2442) (2792:2792:2792))
        (PORT d[5] (2913:2913:2913) (3298:3298:3298))
        (PORT d[6] (2497:2497:2497) (2863:2863:2863))
        (PORT d[7] (1703:1703:1703) (1993:1993:1993))
        (PORT d[8] (1837:1837:1837) (2129:2129:2129))
        (PORT d[9] (3002:3002:3002) (3510:3510:3510))
        (PORT d[10] (3225:3225:3225) (3723:3723:3723))
        (PORT d[11] (1776:1776:1776) (2071:2071:2071))
        (PORT d[12] (1832:1832:1832) (2073:2073:2073))
        (PORT clk (1319:1319:1319) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1817:1817:1817) (2026:2026:2026))
        (PORT clk (1319:1319:1319) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1346:1346:1346))
        (PORT d[0] (1653:1653:1653) (1846:1846:1846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2159:2159:2159) (2505:2505:2505))
        (PORT d[1] (2159:2159:2159) (2505:2505:2505))
        (PORT d[2] (2159:2159:2159) (2505:2505:2505))
        (PORT d[3] (2159:2159:2159) (2505:2505:2505))
        (PORT d[4] (2159:2159:2159) (2505:2505:2505))
        (PORT d[5] (2309:2309:2309) (2688:2688:2688))
        (PORT d[6] (2309:2309:2309) (2688:2688:2688))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2309:2309:2309) (2688:2688:2688))
        (PORT d[9] (2309:2309:2309) (2688:2688:2688))
        (PORT d[10] (2309:2309:2309) (2688:2688:2688))
        (PORT d[11] (2309:2309:2309) (2688:2688:2688))
        (PORT d[12] (2309:2309:2309) (2688:2688:2688))
        (PORT clk (1355:1355:1355) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1526:1526:1526) (1763:1763:1763))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1434:1434:1434) (1689:1689:1689))
        (PORT d[1] (1568:1568:1568) (1811:1811:1811))
        (PORT d[2] (1763:1763:1763) (2043:2043:2043))
        (PORT d[3] (1741:1741:1741) (2029:2029:2029))
        (PORT d[4] (801:801:801) (913:913:913))
        (PORT d[5] (725:725:725) (838:838:838))
        (PORT d[6] (1950:1950:1950) (2261:2261:2261))
        (PORT d[7] (2469:2469:2469) (2839:2839:2839))
        (PORT d[8] (1225:1225:1225) (1415:1415:1415))
        (PORT d[9] (848:848:848) (980:980:980))
        (PORT d[10] (3715:3715:3715) (4262:4262:4262))
        (PORT d[11] (2126:2126:2126) (2412:2412:2412))
        (PORT d[12] (1692:1692:1692) (1941:1941:1941))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (933:933:933) (1004:1004:1004))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (PORT d[0] (1461:1461:1461) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2488:2488:2488))
        (PORT d[1] (2144:2144:2144) (2488:2488:2488))
        (PORT d[2] (2144:2144:2144) (2488:2488:2488))
        (PORT d[3] (2144:2144:2144) (2488:2488:2488))
        (PORT d[4] (2144:2144:2144) (2488:2488:2488))
        (PORT d[5] (2295:2295:2295) (2667:2667:2667))
        (PORT d[6] (2295:2295:2295) (2667:2667:2667))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2295:2295:2295) (2667:2667:2667))
        (PORT d[9] (2295:2295:2295) (2667:2667:2667))
        (PORT d[10] (2295:2295:2295) (2667:2667:2667))
        (PORT d[11] (2295:2295:2295) (2667:2667:2667))
        (PORT d[12] (2295:2295:2295) (2667:2667:2667))
        (PORT clk (1352:1352:1352) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1526:1526:1526) (1767:1767:1767))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1761:1761:1761) (2066:2066:2066))
        (PORT d[1] (1396:1396:1396) (1614:1614:1614))
        (PORT d[2] (1773:1773:1773) (2058:2058:2058))
        (PORT d[3] (1899:1899:1899) (2203:2203:2203))
        (PORT d[4] (2114:2114:2114) (2398:2398:2398))
        (PORT d[5] (726:726:726) (839:839:839))
        (PORT d[6] (1942:1942:1942) (2253:2253:2253))
        (PORT d[7] (2307:2307:2307) (2656:2656:2656))
        (PORT d[8] (1238:1238:1238) (1433:1433:1433))
        (PORT d[9] (3211:3211:3211) (3716:3716:3716))
        (PORT d[10] (3670:3670:3670) (4210:4210:4210))
        (PORT d[11] (2142:2142:2142) (2433:2433:2433))
        (PORT d[12] (1543:1543:1543) (1778:1778:1778))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (945:945:945) (1018:1018:1018))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (PORT d[0] (1163:1163:1163) (1237:1237:1237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (693:693:693))
        (PORT datab (528:528:528) (633:633:633))
        (PORT datac (498:498:498) (569:569:569))
        (PORT datad (610:610:610) (691:691:691))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (598:598:598))
        (PORT datab (908:908:908) (1042:1042:1042))
        (PORT datac (541:541:541) (668:668:668))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2582:2582:2582) (2977:2977:2977))
        (PORT d[1] (2582:2582:2582) (2977:2977:2977))
        (PORT d[2] (2582:2582:2582) (2977:2977:2977))
        (PORT d[3] (2582:2582:2582) (2977:2977:2977))
        (PORT d[4] (2582:2582:2582) (2977:2977:2977))
        (PORT d[5] (2517:2517:2517) (2919:2919:2919))
        (PORT d[6] (2517:2517:2517) (2919:2919:2919))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2517:2517:2517) (2919:2919:2919))
        (PORT d[9] (2517:2517:2517) (2919:2919:2919))
        (PORT d[10] (2517:2517:2517) (2919:2919:2919))
        (PORT d[11] (2517:2517:2517) (2919:2919:2919))
        (PORT d[12] (2517:2517:2517) (2919:2919:2919))
        (PORT clk (1334:1334:1334) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1606:1606:1606) (1836:1836:1836))
        (PORT clk (1318:1318:1318) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1302:1302:1302) (1540:1540:1540))
        (PORT d[1] (2606:2606:2606) (2959:2959:2959))
        (PORT d[2] (1273:1273:1273) (1464:1464:1464))
        (PORT d[3] (1403:1403:1403) (1626:1626:1626))
        (PORT d[4] (2295:2295:2295) (2625:2625:2625))
        (PORT d[5] (2920:2920:2920) (3306:3306:3306))
        (PORT d[6] (2353:2353:2353) (2705:2705:2705))
        (PORT d[7] (1898:1898:1898) (2213:2213:2213))
        (PORT d[8] (1663:1663:1663) (1918:1918:1918))
        (PORT d[9] (2984:2984:2984) (3491:3491:3491))
        (PORT d[10] (3197:3197:3197) (3691:3691:3691))
        (PORT d[11] (1743:1743:1743) (2027:2027:2027))
        (PORT d[12] (1655:1655:1655) (1871:1871:1871))
        (PORT clk (1315:1315:1315) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1743:1743:1743) (1957:1957:1957))
        (PORT clk (1315:1315:1315) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (PORT d[0] (2418:2418:2418) (2736:2736:2736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (3139:3139:3139))
        (PORT d[1] (2728:2728:2728) (3139:3139:3139))
        (PORT d[2] (2728:2728:2728) (3139:3139:3139))
        (PORT d[3] (2728:2728:2728) (3139:3139:3139))
        (PORT d[4] (2728:2728:2728) (3139:3139:3139))
        (PORT d[5] (2505:2505:2505) (2906:2906:2906))
        (PORT d[6] (2505:2505:2505) (2906:2906:2906))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2505:2505:2505) (2906:2906:2906))
        (PORT d[9] (2505:2505:2505) (2906:2906:2906))
        (PORT d[10] (2505:2505:2505) (2906:2906:2906))
        (PORT d[11] (2505:2505:2505) (2906:2906:2906))
        (PORT d[12] (2505:2505:2505) (2906:2906:2906))
        (PORT clk (1332:1332:1332) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1288:1288:1288) (1487:1487:1487))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1314:1314:1314) (1557:1557:1557))
        (PORT d[1] (2608:2608:2608) (2958:2958:2958))
        (PORT d[2] (1261:1261:1261) (1450:1450:1450))
        (PORT d[3] (1231:1231:1231) (1438:1438:1438))
        (PORT d[4] (2299:2299:2299) (2633:2633:2633))
        (PORT d[5] (2916:2916:2916) (3301:3301:3301))
        (PORT d[6] (2333:2333:2333) (2677:2677:2677))
        (PORT d[7] (1689:1689:1689) (1975:1975:1975))
        (PORT d[8] (1671:1671:1671) (1933:1933:1933))
        (PORT d[9] (2815:2815:2815) (3298:3298:3298))
        (PORT d[10] (3196:3196:3196) (3696:3696:3696))
        (PORT d[11] (1755:1755:1755) (2039:2039:2039))
        (PORT d[12] (1647:1647:1647) (1863:1863:1863))
        (PORT clk (1312:1312:1312) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1285:1285:1285) (1390:1390:1390))
        (PORT clk (1312:1312:1312) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (PORT d[0] (2902:2902:2902) (3275:3275:3275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2511:2511:2511) (2907:2907:2907))
        (PORT d[1] (2511:2511:2511) (2907:2907:2907))
        (PORT d[2] (2511:2511:2511) (2907:2907:2907))
        (PORT d[3] (2511:2511:2511) (2907:2907:2907))
        (PORT d[4] (2511:2511:2511) (2907:2907:2907))
        (PORT d[5] (2658:2658:2658) (3081:3081:3081))
        (PORT d[6] (2658:2658:2658) (3081:3081:3081))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2658:2658:2658) (3081:3081:3081))
        (PORT d[9] (2658:2658:2658) (3081:3081:3081))
        (PORT d[10] (2658:2658:2658) (3081:3081:3081))
        (PORT d[11] (2658:2658:2658) (3081:3081:3081))
        (PORT d[12] (2658:2658:2658) (3081:3081:3081))
        (PORT clk (1362:1362:1362) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (496:496:496) (570:570:570))
        (PORT clk (1346:1346:1346) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1601:1601:1601) (1888:1888:1888))
        (PORT d[1] (1649:1649:1649) (1884:1884:1884))
        (PORT d[2] (672:672:672) (776:776:776))
        (PORT d[3] (1804:1804:1804) (2115:2115:2115))
        (PORT d[4] (1915:1915:1915) (2204:2204:2204))
        (PORT d[5] (717:717:717) (825:825:825))
        (PORT d[6] (1859:1859:1859) (2136:2136:2136))
        (PORT d[7] (1375:1375:1375) (1577:1577:1577))
        (PORT d[8] (1765:1765:1765) (2034:2034:2034))
        (PORT d[9] (2081:2081:2081) (2392:2392:2392))
        (PORT d[10] (2514:2514:2514) (2858:2858:2858))
        (PORT d[11] (2288:2288:2288) (2621:2621:2621))
        (PORT d[12] (1723:1723:1723) (1981:1981:1981))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2013:2013:2013) (2286:2286:2286))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (PORT d[0] (1844:1844:1844) (2007:2007:2007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (696:696:696))
        (PORT datab (750:750:750) (875:875:875))
        (PORT datac (502:502:502) (599:599:599))
        (PORT datad (530:530:530) (612:612:612))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (2491:2491:2491))
        (PORT d[1] (2149:2149:2149) (2491:2491:2491))
        (PORT d[2] (2149:2149:2149) (2491:2491:2491))
        (PORT d[3] (2149:2149:2149) (2491:2491:2491))
        (PORT d[4] (2149:2149:2149) (2491:2491:2491))
        (PORT d[5] (2287:2287:2287) (2659:2659:2659))
        (PORT d[6] (2287:2287:2287) (2659:2659:2659))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2287:2287:2287) (2659:2659:2659))
        (PORT d[9] (2287:2287:2287) (2659:2659:2659))
        (PORT d[10] (2287:2287:2287) (2659:2659:2659))
        (PORT d[11] (2287:2287:2287) (2659:2659:2659))
        (PORT d[12] (2287:2287:2287) (2659:2659:2659))
        (PORT clk (1350:1350:1350) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1458:1458:1458) (1688:1688:1688))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1609:1609:1609) (1895:1895:1895))
        (PORT d[1] (1400:1400:1400) (1611:1611:1611))
        (PORT d[2] (1755:1755:1755) (2035:2035:2035))
        (PORT d[3] (1227:1227:1227) (1447:1447:1447))
        (PORT d[4] (2124:2124:2124) (2411:2411:2411))
        (PORT d[5] (4096:4096:4096) (4666:4666:4666))
        (PORT d[6] (1740:1740:1740) (2017:2017:2017))
        (PORT d[7] (2323:2323:2323) (2676:2676:2676))
        (PORT d[8] (1218:1218:1218) (1406:1406:1406))
        (PORT d[9] (1037:1037:1037) (1196:1196:1196))
        (PORT d[10] (3677:3677:3677) (4218:4218:4218))
        (PORT d[11] (2141:2141:2141) (2433:2433:2433))
        (PORT d[12] (1530:1530:1530) (1758:1758:1758))
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1671:1671:1671))
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (PORT d[0] (1208:1208:1208) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (992:992:992))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (506:506:506) (603:603:603))
        (PORT datad (504:504:504) (573:573:573))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (851:851:851))
        (PORT datab (575:575:575) (666:666:666))
        (PORT datad (166:166:166) (212:212:212))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2360:2360:2360) (2739:2739:2739))
        (PORT d[1] (2360:2360:2360) (2739:2739:2739))
        (PORT d[2] (2360:2360:2360) (2739:2739:2739))
        (PORT d[3] (2360:2360:2360) (2739:2739:2739))
        (PORT d[4] (2360:2360:2360) (2739:2739:2739))
        (PORT d[5] (2621:2621:2621) (3027:3027:3027))
        (PORT d[6] (2621:2621:2621) (3027:3027:3027))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2621:2621:2621) (3027:3027:3027))
        (PORT d[9] (2621:2621:2621) (3027:3027:3027))
        (PORT d[10] (2621:2621:2621) (3027:3027:3027))
        (PORT d[11] (2621:2621:2621) (3027:3027:3027))
        (PORT d[12] (2621:2621:2621) (3027:3027:3027))
        (PORT clk (1336:1336:1336) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1678:1678:1678) (1899:1899:1899))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1305:1305:1305) (1547:1547:1547))
        (PORT d[1] (2430:2430:2430) (2758:2758:2758))
        (PORT d[2] (1290:1290:1290) (1485:1485:1485))
        (PORT d[3] (1424:1424:1424) (1662:1662:1662))
        (PORT d[4] (2453:2453:2453) (2806:2806:2806))
        (PORT d[5] (2920:2920:2920) (3305:3305:3305))
        (PORT d[6] (2341:2341:2341) (2686:2686:2686))
        (PORT d[7] (1899:1899:1899) (2213:2213:2213))
        (PORT d[8] (1806:1806:1806) (2084:2084:2084))
        (PORT d[9] (2996:2996:2996) (3503:3503:3503))
        (PORT d[10] (3219:3219:3219) (3716:3716:3716))
        (PORT d[11] (1763:1763:1763) (2051:2051:2051))
        (PORT d[12] (1656:1656:1656) (1872:1872:1872))
        (PORT clk (1317:1317:1317) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1958:1958:1958) (2178:2178:2178))
        (PORT clk (1317:1317:1317) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT d[0] (1491:1491:1491) (1662:1662:1662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2300:2300:2300) (2658:2658:2658))
        (PORT d[1] (2300:2300:2300) (2658:2658:2658))
        (PORT d[2] (2300:2300:2300) (2658:2658:2658))
        (PORT d[3] (2300:2300:2300) (2658:2658:2658))
        (PORT d[4] (2300:2300:2300) (2658:2658:2658))
        (PORT d[5] (2440:2440:2440) (2816:2816:2816))
        (PORT d[6] (2440:2440:2440) (2816:2816:2816))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2440:2440:2440) (2816:2816:2816))
        (PORT d[9] (2440:2440:2440) (2816:2816:2816))
        (PORT d[10] (2440:2440:2440) (2816:2816:2816))
        (PORT d[11] (2440:2440:2440) (2816:2816:2816))
        (PORT d[12] (2440:2440:2440) (2816:2816:2816))
        (PORT clk (1316:1316:1316) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1168:1168:1168) (1330:1330:1330))
        (PORT clk (1302:1302:1302) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1623:1623:1623) (1909:1909:1909))
        (PORT d[1] (1039:1039:1039) (1205:1205:1205))
        (PORT d[2] (1555:1555:1555) (1808:1808:1808))
        (PORT d[3] (1600:1600:1600) (1868:1868:1868))
        (PORT d[4] (1759:1759:1759) (2000:2000:2000))
        (PORT d[5] (3721:3721:3721) (4236:4236:4236))
        (PORT d[6] (1378:1378:1378) (1599:1599:1599))
        (PORT d[7] (1951:1951:1951) (2251:2251:2251))
        (PORT d[8] (1499:1499:1499) (1712:1712:1712))
        (PORT d[9] (2611:2611:2611) (3052:3052:3052))
        (PORT d[10] (3331:3331:3331) (3826:3826:3826))
        (PORT d[11] (1511:1511:1511) (1720:1720:1720))
        (PORT d[12] (1180:1180:1180) (1355:1355:1355))
        (PORT clk (1299:1299:1299) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1578:1578:1578) (1734:1734:1734))
        (PORT clk (1299:1299:1299) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1325:1325:1325))
        (PORT d[0] (2131:2131:2131) (2373:2373:2373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2146:2146:2146) (2485:2485:2485))
        (PORT d[1] (2146:2146:2146) (2485:2485:2485))
        (PORT d[2] (2146:2146:2146) (2485:2485:2485))
        (PORT d[3] (2146:2146:2146) (2485:2485:2485))
        (PORT d[4] (2146:2146:2146) (2485:2485:2485))
        (PORT d[5] (2329:2329:2329) (2691:2691:2691))
        (PORT d[6] (2329:2329:2329) (2691:2691:2691))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2329:2329:2329) (2691:2691:2691))
        (PORT d[9] (2329:2329:2329) (2691:2691:2691))
        (PORT d[10] (2329:2329:2329) (2691:2691:2691))
        (PORT d[11] (2329:2329:2329) (2691:2691:2691))
        (PORT d[12] (2329:2329:2329) (2691:2691:2691))
        (PORT clk (1322:1322:1322) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1290:1290:1290) (1468:1468:1468))
        (PORT clk (1307:1307:1307) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1618:1618:1618) (1901:1901:1901))
        (PORT d[1] (1199:1199:1199) (1391:1391:1391))
        (PORT d[2] (1394:1394:1394) (1625:1625:1625))
        (PORT d[3] (1402:1402:1402) (1643:1643:1643))
        (PORT d[4] (1925:1925:1925) (2189:2189:2189))
        (PORT d[5] (3897:3897:3897) (4439:4439:4439))
        (PORT d[6] (1534:1534:1534) (1774:1774:1774))
        (PORT d[7] (2146:2146:2146) (2480:2480:2480))
        (PORT d[8] (1231:1231:1231) (1424:1424:1424))
        (PORT d[9] (2618:2618:2618) (3058:3058:3058))
        (PORT d[10] (3364:3364:3364) (3870:3870:3870))
        (PORT d[11] (1780:1780:1780) (2022:2022:2022))
        (PORT d[12] (1341:1341:1341) (1546:1546:1546))
        (PORT clk (1304:1304:1304) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1106:1106:1106) (1194:1194:1194))
        (PORT clk (1304:1304:1304) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1331:1331:1331))
        (PORT d[0] (1803:1803:1803) (1956:1956:1956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (695:695:695))
        (PORT datab (521:521:521) (625:625:625))
        (PORT datac (842:842:842) (964:964:964))
        (PORT datad (840:840:840) (955:955:955))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2242:2242:2242) (2605:2605:2605))
        (PORT d[1] (2242:2242:2242) (2605:2605:2605))
        (PORT d[2] (2242:2242:2242) (2605:2605:2605))
        (PORT d[3] (2242:2242:2242) (2605:2605:2605))
        (PORT d[4] (2242:2242:2242) (2605:2605:2605))
        (PORT d[5] (2106:2106:2106) (2449:2449:2449))
        (PORT d[6] (2106:2106:2106) (2449:2449:2449))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2106:2106:2106) (2449:2449:2449))
        (PORT d[9] (2106:2106:2106) (2449:2449:2449))
        (PORT d[10] (2106:2106:2106) (2449:2449:2449))
        (PORT d[11] (2106:2106:2106) (2449:2449:2449))
        (PORT d[12] (2106:2106:2106) (2449:2449:2449))
        (PORT clk (1343:1343:1343) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1469:1469:1469) (1666:1666:1666))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1591:1591:1591) (1872:1872:1872))
        (PORT d[1] (1385:1385:1385) (1603:1603:1603))
        (PORT d[2] (1581:1581:1581) (1838:1838:1838))
        (PORT d[3] (1567:1567:1567) (1833:1833:1833))
        (PORT d[4] (2116:2116:2116) (2407:2407:2407))
        (PORT d[5] (4078:4078:4078) (4644:4644:4644))
        (PORT d[6] (1709:1709:1709) (1969:1969:1969))
        (PORT d[7] (2327:2327:2327) (2687:2687:2687))
        (PORT d[8] (1055:1055:1055) (1229:1229:1229))
        (PORT d[9] (3085:3085:3085) (3581:3581:3581))
        (PORT d[10] (3542:3542:3542) (4070:4070:4070))
        (PORT d[11] (1961:1961:1961) (2229:2229:2229))
        (PORT d[12] (1006:1006:1006) (1167:1167:1167))
        (PORT clk (1324:1324:1324) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1101:1101:1101) (1188:1188:1188))
        (PORT clk (1324:1324:1324) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT d[0] (2291:2291:2291) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (1030:1030:1030))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (542:542:542) (669:669:669))
        (PORT datad (698:698:698) (803:803:803))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2541:2541:2541) (2950:2950:2950))
        (PORT d[1] (2541:2541:2541) (2950:2950:2950))
        (PORT d[2] (2541:2541:2541) (2950:2950:2950))
        (PORT d[3] (2541:2541:2541) (2950:2950:2950))
        (PORT d[4] (2541:2541:2541) (2950:2950:2950))
        (PORT d[5] (2967:2967:2967) (3422:3422:3422))
        (PORT d[6] (2967:2967:2967) (3422:3422:3422))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2967:2967:2967) (3422:3422:3422))
        (PORT d[9] (2967:2967:2967) (3422:3422:3422))
        (PORT d[10] (2967:2967:2967) (3422:3422:3422))
        (PORT d[11] (2967:2967:2967) (3422:3422:3422))
        (PORT d[12] (2967:2967:2967) (3422:3422:3422))
        (PORT clk (1342:1342:1342) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1823:1823:1823) (2059:2059:2059))
        (PORT clk (1326:1326:1326) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1283:1283:1283) (1514:1514:1514))
        (PORT d[1] (2235:2235:2235) (2521:2521:2521))
        (PORT d[2] (1052:1052:1052) (1194:1194:1194))
        (PORT d[3] (1610:1610:1610) (1871:1871:1871))
        (PORT d[4] (2136:2136:2136) (2469:2469:2469))
        (PORT d[5] (2906:2906:2906) (3276:3276:3276))
        (PORT d[6] (2436:2436:2436) (2805:2805:2805))
        (PORT d[7] (1706:1706:1706) (1997:1997:1997))
        (PORT d[8] (2019:2019:2019) (2333:2333:2333))
        (PORT d[9] (2621:2621:2621) (3082:3082:3082))
        (PORT d[10] (3211:3211:3211) (3711:3711:3711))
        (PORT d[11] (1774:1774:1774) (2063:2063:2063))
        (PORT d[12] (2174:2174:2174) (2459:2459:2459))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2432:2432:2432) (2757:2757:2757))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (PORT d[0] (2843:2843:2843) (3198:3198:3198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2566:2566:2566) (2958:2958:2958))
        (PORT d[1] (2566:2566:2566) (2958:2958:2958))
        (PORT d[2] (2566:2566:2566) (2958:2958:2958))
        (PORT d[3] (2566:2566:2566) (2958:2958:2958))
        (PORT d[4] (2566:2566:2566) (2958:2958:2958))
        (PORT d[5] (2740:2740:2740) (3158:3158:3158))
        (PORT d[6] (2740:2740:2740) (3158:3158:3158))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2740:2740:2740) (3158:3158:3158))
        (PORT d[9] (2740:2740:2740) (3158:3158:3158))
        (PORT d[10] (2740:2740:2740) (3158:3158:3158))
        (PORT d[11] (2740:2740:2740) (3158:3158:3158))
        (PORT d[12] (2740:2740:2740) (3158:3158:3158))
        (PORT clk (1328:1328:1328) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1320:1320:1320) (1486:1486:1486))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1496:1496:1496) (1766:1766:1766))
        (PORT d[1] (2616:2616:2616) (2968:2968:2968))
        (PORT d[2] (1120:1120:1120) (1291:1291:1291))
        (PORT d[3] (1252:1252:1252) (1465:1465:1465))
        (PORT d[4] (2294:2294:2294) (2627:2627:2627))
        (PORT d[5] (2922:2922:2922) (3308:3308:3308))
        (PORT d[6] (2309:2309:2309) (2648:2648:2648))
        (PORT d[7] (1727:1727:1727) (2023:2023:2023))
        (PORT d[8] (1676:1676:1676) (1941:1941:1941))
        (PORT d[9] (2643:2643:2643) (3100:3100:3100))
        (PORT d[10] (3190:3190:3190) (3684:3684:3684))
        (PORT d[11] (1762:1762:1762) (2047:2047:2047))
        (PORT d[12] (1634:1634:1634) (1847:1847:1847))
        (PORT clk (1308:1308:1308) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1568:1568:1568) (1759:1759:1759))
        (PORT clk (1308:1308:1308) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (PORT d[0] (2121:2121:2121) (2396:2396:2396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2557:2557:2557) (2966:2966:2966))
        (PORT d[1] (2557:2557:2557) (2966:2966:2966))
        (PORT d[2] (2557:2557:2557) (2966:2966:2966))
        (PORT d[3] (2557:2557:2557) (2966:2966:2966))
        (PORT d[4] (2557:2557:2557) (2966:2966:2966))
        (PORT d[5] (2802:2802:2802) (3232:3232:3232))
        (PORT d[6] (2802:2802:2802) (3232:3232:3232))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2802:2802:2802) (3232:3232:3232))
        (PORT d[9] (2802:2802:2802) (3232:3232:3232))
        (PORT d[10] (2802:2802:2802) (3232:3232:3232))
        (PORT d[11] (2802:2802:2802) (3232:3232:3232))
        (PORT d[12] (2802:2802:2802) (3232:3232:3232))
        (PORT clk (1342:1342:1342) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1974:1974:1974) (2227:2227:2227))
        (PORT clk (1324:1324:1324) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1258:1258:1258) (1483:1483:1483))
        (PORT d[1] (2552:2552:2552) (2887:2887:2887))
        (PORT d[2] (1449:1449:1449) (1658:1658:1658))
        (PORT d[3] (1276:1276:1276) (1499:1499:1499))
        (PORT d[4] (2139:2139:2139) (2461:2461:2461))
        (PORT d[5] (2915:2915:2915) (3304:3304:3304))
        (PORT d[6] (2444:2444:2444) (2814:2814:2814))
        (PORT d[7] (1713:1713:1713) (2003:2003:2003))
        (PORT d[8] (1825:1825:1825) (2111:2111:2111))
        (PORT d[9] (3003:3003:3003) (3511:3511:3511))
        (PORT d[10] (3218:3218:3218) (3718:3718:3718))
        (PORT d[11] (1617:1617:1617) (1886:1886:1886))
        (PORT d[12] (1838:1838:1838) (2080:2080:2080))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1566:1566:1566) (1705:1705:1705))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (PORT d[0] (2724:2724:2724) (3078:3078:3078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2518:2518:2518) (2916:2916:2916))
        (PORT d[1] (2518:2518:2518) (2916:2916:2916))
        (PORT d[2] (2518:2518:2518) (2916:2916:2916))
        (PORT d[3] (2518:2518:2518) (2916:2916:2916))
        (PORT d[4] (2518:2518:2518) (2916:2916:2916))
        (PORT d[5] (2832:2832:2832) (3284:3284:3284))
        (PORT d[6] (2832:2832:2832) (3284:3284:3284))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2832:2832:2832) (3284:3284:3284))
        (PORT d[9] (2832:2832:2832) (3284:3284:3284))
        (PORT d[10] (2832:2832:2832) (3284:3284:3284))
        (PORT d[11] (2832:2832:2832) (3284:3284:3284))
        (PORT d[12] (2832:2832:2832) (3284:3284:3284))
        (PORT clk (1368:1368:1368) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (666:666:666) (768:768:768))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1437:1437:1437) (1698:1698:1698))
        (PORT d[1] (1650:1650:1650) (1877:1877:1877))
        (PORT d[2] (865:865:865) (1005:1005:1005))
        (PORT d[3] (1587:1587:1587) (1855:1855:1855))
        (PORT d[4] (1710:1710:1710) (1964:1964:1964))
        (PORT d[5] (2019:2019:2019) (2292:2292:2292))
        (PORT d[6] (1681:1681:1681) (1931:1931:1931))
        (PORT d[7] (1188:1188:1188) (1362:1362:1362))
        (PORT d[8] (1743:1743:1743) (2005:2005:2005))
        (PORT d[9] (1880:1880:1880) (2161:2161:2161))
        (PORT d[10] (2514:2514:2514) (2860:2860:2860))
        (PORT d[11] (2094:2094:2094) (2397:2397:2397))
        (PORT d[12] (1536:1536:1536) (1772:1772:1772))
        (PORT clk (1333:1333:1333) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1840:1840:1840) (2095:2095:2095))
        (PORT clk (1333:1333:1333) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT d[0] (1678:1678:1678) (1822:1822:1822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (693:693:693))
        (PORT datab (530:530:530) (635:635:635))
        (PORT datac (672:672:672) (788:788:788))
        (PORT datad (695:695:695) (796:796:796))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (1015:1015:1015))
        (PORT datab (1044:1044:1044) (1179:1179:1179))
        (PORT datac (510:510:510) (608:608:608))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (681:681:681))
        (PORT datab (469:469:469) (546:546:546))
        (PORT datad (167:167:167) (216:216:216))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1096:1096:1096) (1257:1257:1257))
        (PORT d[1] (1096:1096:1096) (1257:1257:1257))
        (PORT d[2] (1096:1096:1096) (1257:1257:1257))
        (PORT d[3] (1096:1096:1096) (1257:1257:1257))
        (PORT d[4] (1096:1096:1096) (1257:1257:1257))
        (PORT d[5] (2485:2485:2485) (2869:2869:2869))
        (PORT d[6] (2485:2485:2485) (2869:2869:2869))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2485:2485:2485) (2869:2869:2869))
        (PORT d[9] (2485:2485:2485) (2869:2869:2869))
        (PORT d[10] (2485:2485:2485) (2869:2869:2869))
        (PORT d[11] (2485:2485:2485) (2869:2869:2869))
        (PORT d[12] (2485:2485:2485) (2869:2869:2869))
        (PORT clk (1336:1336:1336) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (950:950:950) (1125:1125:1125))
        (PORT clk (1318:1318:1318) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1670:1670:1670) (1955:1955:1955))
        (PORT d[1] (1914:1914:1914) (2228:2228:2228))
        (PORT d[2] (2015:2015:2015) (2302:2302:2302))
        (PORT d[3] (2039:2039:2039) (2389:2389:2389))
        (PORT d[4] (1825:1825:1825) (2114:2114:2114))
        (PORT d[5] (2254:2254:2254) (2598:2598:2598))
        (PORT d[6] (1883:1883:1883) (2189:2189:2189))
        (PORT d[7] (1737:1737:1737) (2036:2036:2036))
        (PORT d[8] (2462:2462:2462) (2807:2807:2807))
        (PORT d[9] (2507:2507:2507) (2908:2908:2908))
        (PORT d[10] (3393:3393:3393) (3887:3887:3887))
        (PORT d[11] (2380:2380:2380) (2715:2715:2715))
        (PORT d[12] (2541:2541:2541) (2923:2923:2923))
        (PORT clk (1315:1315:1315) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1681:1681:1681) (1888:1888:1888))
        (PORT clk (1315:1315:1315) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (PORT d[0] (1538:1538:1538) (1715:1715:1715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (561:561:561) (649:649:649))
        (PORT d[1] (561:561:561) (649:649:649))
        (PORT d[2] (561:561:561) (649:649:649))
        (PORT d[3] (561:561:561) (649:649:649))
        (PORT d[4] (561:561:561) (649:649:649))
        (PORT d[5] (574:574:574) (663:663:663))
        (PORT d[6] (574:574:574) (663:663:663))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (574:574:574) (663:663:663))
        (PORT d[9] (574:574:574) (663:663:663))
        (PORT d[10] (574:574:574) (663:663:663))
        (PORT d[11] (574:574:574) (663:663:663))
        (PORT d[12] (574:574:574) (663:663:663))
        (PORT clk (1323:1323:1323) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1167:1167:1167) (1375:1375:1375))
        (PORT clk (1297:1297:1297) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (2365:2365:2365))
        (PORT d[1] (1663:1663:1663) (1944:1944:1944))
        (PORT d[2] (2069:2069:2069) (2363:2363:2363))
        (PORT d[3] (2212:2212:2212) (2563:2563:2563))
        (PORT d[4] (1996:1996:1996) (2309:2309:2309))
        (PORT d[5] (2305:2305:2305) (2623:2623:2623))
        (PORT d[6] (2015:2015:2015) (2313:2313:2313))
        (PORT d[7] (1741:1741:1741) (2044:2044:2044))
        (PORT d[8] (2165:2165:2165) (2466:2466:2466))
        (PORT d[9] (1962:1962:1962) (2287:2287:2287))
        (PORT d[10] (2337:2337:2337) (2676:2676:2676))
        (PORT d[11] (2170:2170:2170) (2475:2475:2475))
        (PORT d[12] (2048:2048:2048) (2361:2361:2361))
        (PORT clk (1294:1294:1294) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2272:2272:2272) (2569:2569:2569))
        (PORT clk (1294:1294:1294) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (PORT d[0] (1899:1899:1899) (2096:2096:2096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (918:918:918) (1052:1052:1052))
        (PORT d[1] (918:918:918) (1052:1052:1052))
        (PORT d[2] (918:918:918) (1052:1052:1052))
        (PORT d[3] (918:918:918) (1052:1052:1052))
        (PORT d[4] (918:918:918) (1052:1052:1052))
        (PORT d[5] (919:919:919) (1056:1056:1056))
        (PORT d[6] (919:919:919) (1056:1056:1056))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (919:919:919) (1056:1056:1056))
        (PORT d[9] (919:919:919) (1056:1056:1056))
        (PORT d[10] (919:919:919) (1056:1056:1056))
        (PORT d[11] (919:919:919) (1056:1056:1056))
        (PORT d[12] (919:919:919) (1056:1056:1056))
        (PORT clk (1337:1337:1337) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1007:1007:1007) (1199:1199:1199))
        (PORT clk (1308:1308:1308) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2194:2194:2194) (2569:2569:2569))
        (PORT d[1] (1842:1842:1842) (2150:2150:2150))
        (PORT d[2] (2446:2446:2446) (2803:2803:2803))
        (PORT d[3] (2391:2391:2391) (2768:2768:2768))
        (PORT d[4] (2189:2189:2189) (2532:2532:2532))
        (PORT d[5] (2499:2499:2499) (2850:2850:2850))
        (PORT d[6] (2187:2187:2187) (2510:2510:2510))
        (PORT d[7] (1761:1761:1761) (2068:2068:2068))
        (PORT d[8] (2201:2201:2201) (2511:2511:2511))
        (PORT d[9] (2151:2151:2151) (2500:2500:2500))
        (PORT d[10] (2524:2524:2524) (2890:2890:2890))
        (PORT d[11] (2477:2477:2477) (2817:2817:2817))
        (PORT d[12] (2214:2214:2214) (2555:2555:2555))
        (PORT clk (1305:1305:1305) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2089:2089:2089) (2337:2337:2337))
        (PORT clk (1305:1305:1305) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1334:1334:1334))
        (PORT d[0] (2377:2377:2377) (2648:2648:2648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1228:1228:1228) (1388:1388:1388))
        (PORT d[1] (1228:1228:1228) (1388:1388:1388))
        (PORT d[2] (1228:1228:1228) (1388:1388:1388))
        (PORT d[3] (1228:1228:1228) (1388:1388:1388))
        (PORT d[4] (1228:1228:1228) (1388:1388:1388))
        (PORT d[5] (1289:1289:1289) (1461:1461:1461))
        (PORT d[6] (1289:1289:1289) (1461:1461:1461))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (1289:1289:1289) (1461:1461:1461))
        (PORT d[9] (1289:1289:1289) (1461:1461:1461))
        (PORT d[10] (1289:1289:1289) (1461:1461:1461))
        (PORT d[11] (1289:1289:1289) (1461:1461:1461))
        (PORT d[12] (1289:1289:1289) (1461:1461:1461))
        (PORT clk (1361:1361:1361) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (739:739:739) (865:865:865))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2196:2196:2196) (2581:2581:2581))
        (PORT d[1] (1966:1966:1966) (2284:2284:2284))
        (PORT d[2] (1330:1330:1330) (1531:1531:1531))
        (PORT d[3] (1015:1015:1015) (1185:1185:1185))
        (PORT d[4] (2394:2394:2394) (2743:2743:2743))
        (PORT d[5] (1310:1310:1310) (1513:1513:1513))
        (PORT d[6] (2005:2005:2005) (2307:2307:2307))
        (PORT d[7] (810:810:810) (935:935:935))
        (PORT d[8] (1993:1993:1993) (2277:2277:2277))
        (PORT d[9] (2481:2481:2481) (2870:2870:2870))
        (PORT d[10] (1869:1869:1869) (2166:2166:2166))
        (PORT d[11] (2351:2351:2351) (2690:2690:2690))
        (PORT d[12] (1506:1506:1506) (1744:1744:1744))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1497:1497:1497) (1690:1690:1690))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (PORT d[0] (1679:1679:1679) (1835:1835:1835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (962:962:962))
        (PORT datab (809:809:809) (903:903:903))
        (PORT datac (676:676:676) (796:796:796))
        (PORT datad (327:327:327) (373:373:373))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (961:961:961))
        (PORT datab (993:993:993) (1113:1113:1113))
        (PORT datac (934:934:934) (1035:1035:1035))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (764:764:764) (879:879:879))
        (PORT d[1] (764:764:764) (879:879:879))
        (PORT d[2] (764:764:764) (879:879:879))
        (PORT d[3] (764:764:764) (879:879:879))
        (PORT d[4] (764:764:764) (879:879:879))
        (PORT d[5] (901:901:901) (1036:1036:1036))
        (PORT d[6] (901:901:901) (1036:1036:1036))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (901:901:901) (1036:1036:1036))
        (PORT d[9] (901:901:901) (1036:1036:1036))
        (PORT d[10] (901:901:901) (1036:1036:1036))
        (PORT d[11] (901:901:901) (1036:1036:1036))
        (PORT d[12] (901:901:901) (1036:1036:1036))
        (PORT clk (1343:1343:1343) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1299:1299:1299) (1523:1523:1523))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2371:2371:2371) (2770:2770:2770))
        (PORT d[1] (2028:2028:2028) (2358:2358:2358))
        (PORT d[2] (2433:2433:2433) (2784:2784:2784))
        (PORT d[3] (2570:2570:2570) (2967:2967:2967))
        (PORT d[4] (2370:2370:2370) (2735:2735:2735))
        (PORT d[5] (2671:2671:2671) (3047:3047:3047))
        (PORT d[6] (2378:2378:2378) (2728:2728:2728))
        (PORT d[7] (1542:1542:1542) (1811:1811:1811))
        (PORT d[8] (2365:2365:2365) (2691:2691:2691))
        (PORT d[9] (2317:2317:2317) (2690:2690:2690))
        (PORT d[10] (2840:2840:2840) (3256:3256:3256))
        (PORT d[11] (2650:2650:2650) (3012:3012:3012))
        (PORT d[12] (2401:2401:2401) (2769:2769:2769))
        (PORT clk (1308:1308:1308) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1724:1724:1724) (1895:1895:1895))
        (PORT clk (1308:1308:1308) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (PORT d[0] (2042:2042:2042) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (961:961:961) (1106:1106:1106))
        (PORT d[1] (961:961:961) (1106:1106:1106))
        (PORT d[2] (961:961:961) (1106:1106:1106))
        (PORT d[3] (961:961:961) (1106:1106:1106))
        (PORT d[4] (961:961:961) (1106:1106:1106))
        (PORT d[5] (1712:1712:1712) (1969:1969:1969))
        (PORT d[6] (1712:1712:1712) (1969:1969:1969))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (1712:1712:1712) (1969:1969:1969))
        (PORT d[9] (1712:1712:1712) (1969:1969:1969))
        (PORT d[10] (1712:1712:1712) (1969:1969:1969))
        (PORT d[11] (1712:1712:1712) (1969:1969:1969))
        (PORT d[12] (1712:1712:1712) (1969:1969:1969))
        (PORT clk (1336:1336:1336) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (947:947:947) (1118:1118:1118))
        (PORT clk (1321:1321:1321) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1689:1689:1689) (1978:1978:1978))
        (PORT d[1] (2074:2074:2074) (2409:2409:2409))
        (PORT d[2] (2012:2012:2012) (2297:2297:2297))
        (PORT d[3] (2207:2207:2207) (2577:2577:2577))
        (PORT d[4] (1994:1994:1994) (2304:2304:2304))
        (PORT d[5] (2884:2884:2884) (3295:3295:3295))
        (PORT d[6] (1888:1888:1888) (2201:2201:2201))
        (PORT d[7] (1604:1604:1604) (1894:1894:1894))
        (PORT d[8] (2709:2709:2709) (3077:3077:3077))
        (PORT d[9] (2640:2640:2640) (3052:3052:3052))
        (PORT d[10] (2893:2893:2893) (3312:3312:3312))
        (PORT d[11] (2388:2388:2388) (2725:2725:2725))
        (PORT d[12] (2540:2540:2540) (2922:2922:2922))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2140:2140:2140) (2397:2397:2397))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1344:1344:1344))
        (PORT d[0] (2524:2524:2524) (2803:2803:2803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (1112:1112:1112))
        (PORT datab (889:889:889) (1055:1055:1055))
        (PORT datac (804:804:804) (894:894:894))
        (PORT datad (1187:1187:1187) (1392:1392:1392))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (906:906:906) (1038:1038:1038))
        (PORT d[1] (906:906:906) (1038:1038:1038))
        (PORT d[2] (906:906:906) (1038:1038:1038))
        (PORT d[3] (906:906:906) (1038:1038:1038))
        (PORT d[4] (906:906:906) (1038:1038:1038))
        (PORT d[5] (906:906:906) (1037:1037:1037))
        (PORT d[6] (906:906:906) (1037:1037:1037))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (906:906:906) (1037:1037:1037))
        (PORT d[9] (906:906:906) (1037:1037:1037))
        (PORT d[10] (906:906:906) (1037:1037:1037))
        (PORT d[11] (906:906:906) (1037:1037:1037))
        (PORT d[12] (906:906:906) (1037:1037:1037))
        (PORT clk (1339:1339:1339) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1265:1265:1265) (1481:1481:1481))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2206:2206:2206) (2586:2586:2586))
        (PORT d[1] (1986:1986:1986) (2304:2304:2304))
        (PORT d[2] (2452:2452:2452) (2809:2809:2809))
        (PORT d[3] (2584:2584:2584) (2988:2988:2988))
        (PORT d[4] (2349:2349:2349) (2709:2709:2709))
        (PORT d[5] (2505:2505:2505) (2859:2859:2859))
        (PORT d[6] (2360:2360:2360) (2705:2705:2705))
        (PORT d[7] (1749:1749:1749) (2049:2049:2049))
        (PORT d[8] (2364:2364:2364) (2691:2691:2691))
        (PORT d[9] (2171:2171:2171) (2526:2526:2526))
        (PORT d[10] (2509:2509:2509) (2873:2873:2873))
        (PORT d[11] (2478:2478:2478) (2818:2818:2818))
        (PORT d[12] (2367:2367:2367) (2725:2725:2725))
        (PORT clk (1306:1306:1306) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1079:1079:1079) (1198:1198:1198))
        (PORT clk (1306:1306:1306) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1335:1335:1335))
        (PORT d[0] (1862:1862:1862) (2071:2071:2071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2464:2464:2464) (2849:2849:2849))
        (PORT d[1] (2464:2464:2464) (2849:2849:2849))
        (PORT d[2] (2464:2464:2464) (2849:2849:2849))
        (PORT d[3] (2464:2464:2464) (2849:2849:2849))
        (PORT d[4] (2464:2464:2464) (2849:2849:2849))
        (PORT d[5] (1495:1495:1495) (1705:1705:1705))
        (PORT d[6] (1495:1495:1495) (1705:1705:1705))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (1495:1495:1495) (1705:1705:1705))
        (PORT d[9] (1495:1495:1495) (1705:1705:1705))
        (PORT d[10] (1495:1495:1495) (1705:1705:1705))
        (PORT d[11] (1495:1495:1495) (1705:1705:1705))
        (PORT d[12] (1495:1495:1495) (1705:1705:1705))
        (PORT clk (1354:1354:1354) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (743:743:743) (868:868:868))
        (PORT clk (1338:1338:1338) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1007:1007:1007) (1178:1178:1178))
        (PORT d[1] (1986:1986:1986) (2304:2304:2304))
        (PORT d[2] (664:664:664) (773:773:773))
        (PORT d[3] (645:645:645) (758:758:758))
        (PORT d[4] (541:541:541) (636:636:636))
        (PORT d[5] (652:652:652) (765:765:765))
        (PORT d[6] (2090:2090:2090) (2422:2422:2422))
        (PORT d[7] (1208:1208:1208) (1399:1399:1399))
        (PORT d[8] (1992:1992:1992) (2288:2288:2288))
        (PORT d[9] (2426:2426:2426) (2843:2843:2843))
        (PORT d[10] (501:501:501) (593:593:593))
        (PORT d[11] (2050:2050:2050) (2359:2359:2359))
        (PORT d[12] (1697:1697:1697) (1961:1961:1961))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (1909:1909:1909))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1361:1361:1361))
        (PORT d[0] (2040:2040:2040) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (574:574:574))
        (PORT datab (657:657:657) (781:781:781))
        (PORT datac (1005:1005:1005) (1126:1126:1126))
        (PORT datad (372:372:372) (431:431:431))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[8\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (738:738:738))
        (PORT datab (434:434:434) (495:495:495))
        (PORT datad (166:166:166) (211:211:211))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2138:2138:2138) (2476:2476:2476))
        (PORT d[1] (2138:2138:2138) (2476:2476:2476))
        (PORT d[2] (2138:2138:2138) (2476:2476:2476))
        (PORT d[3] (2138:2138:2138) (2476:2476:2476))
        (PORT d[4] (2138:2138:2138) (2476:2476:2476))
        (PORT d[5] (2507:2507:2507) (2889:2889:2889))
        (PORT d[6] (2507:2507:2507) (2889:2889:2889))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2507:2507:2507) (2889:2889:2889))
        (PORT d[9] (2507:2507:2507) (2889:2889:2889))
        (PORT d[10] (2507:2507:2507) (2889:2889:2889))
        (PORT d[11] (2507:2507:2507) (2889:2889:2889))
        (PORT d[12] (2507:2507:2507) (2889:2889:2889))
        (PORT clk (1334:1334:1334) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2619:2619:2619) (3014:3014:3014))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1457:1457:1457) (1724:1724:1724))
        (PORT d[1] (1214:1214:1214) (1398:1398:1398))
        (PORT d[2] (1572:1572:1572) (1828:1828:1828))
        (PORT d[3] (1711:1711:1711) (1995:1995:1995))
        (PORT d[4] (1945:1945:1945) (2211:2211:2211))
        (PORT d[5] (3916:3916:3916) (4462:4462:4462))
        (PORT d[6] (1560:1560:1560) (1811:1811:1811))
        (PORT d[7] (2141:2141:2141) (2469:2469:2469))
        (PORT d[8] (1003:1003:1003) (1158:1158:1158))
        (PORT d[9] (3054:3054:3054) (3542:3542:3542))
        (PORT d[10] (3512:3512:3512) (4032:4032:4032))
        (PORT d[11] (1669:1669:1669) (1892:1892:1892))
        (PORT d[12] (1351:1351:1351) (1554:1554:1554))
        (PORT clk (1314:1314:1314) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1242:1242:1242) (1349:1349:1349))
        (PORT clk (1314:1314:1314) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (PORT d[0] (2291:2291:2291) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2518:2518:2518) (2918:2918:2918))
        (PORT d[1] (2518:2518:2518) (2918:2918:2918))
        (PORT d[2] (2518:2518:2518) (2918:2918:2918))
        (PORT d[3] (2518:2518:2518) (2918:2918:2918))
        (PORT d[4] (2518:2518:2518) (2918:2918:2918))
        (PORT d[5] (2114:2114:2114) (2451:2451:2451))
        (PORT d[6] (2114:2114:2114) (2451:2451:2451))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2114:2114:2114) (2451:2451:2451))
        (PORT d[9] (2114:2114:2114) (2451:2451:2451))
        (PORT d[10] (2114:2114:2114) (2451:2451:2451))
        (PORT d[11] (2114:2114:2114) (2451:2451:2451))
        (PORT d[12] (2114:2114:2114) (2451:2451:2451))
        (PORT clk (1333:1333:1333) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1262:1262:1262) (1461:1461:1461))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1082:1082:1082) (1280:1280:1280))
        (PORT d[1] (1639:1639:1639) (1914:1914:1914))
        (PORT d[2] (1182:1182:1182) (1367:1367:1367))
        (PORT d[3] (1947:1947:1947) (2288:2288:2288))
        (PORT d[4] (1551:1551:1551) (1799:1799:1799))
        (PORT d[5] (1496:1496:1496) (1717:1717:1717))
        (PORT d[6] (1742:1742:1742) (2028:2028:2028))
        (PORT d[7] (2251:2251:2251) (2608:2608:2608))
        (PORT d[8] (1654:1654:1654) (1904:1904:1904))
        (PORT d[9] (2643:2643:2643) (3095:3095:3095))
        (PORT d[10] (3552:3552:3552) (4090:4090:4090))
        (PORT d[11] (1682:1682:1682) (1941:1941:1941))
        (PORT d[12] (1843:1843:1843) (2131:2131:2131))
        (PORT clk (1314:1314:1314) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1341:1341:1341) (1489:1489:1489))
        (PORT clk (1314:1314:1314) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (PORT d[0] (1690:1690:1690) (1894:1894:1894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2138:2138:2138) (2472:2472:2472))
        (PORT d[1] (2138:2138:2138) (2472:2472:2472))
        (PORT d[2] (2138:2138:2138) (2472:2472:2472))
        (PORT d[3] (2138:2138:2138) (2472:2472:2472))
        (PORT d[4] (2138:2138:2138) (2472:2472:2472))
        (PORT d[5] (2138:2138:2138) (2474:2474:2474))
        (PORT d[6] (2138:2138:2138) (2474:2474:2474))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2138:2138:2138) (2474:2474:2474))
        (PORT d[9] (2138:2138:2138) (2474:2474:2474))
        (PORT d[10] (2138:2138:2138) (2474:2474:2474))
        (PORT d[11] (2138:2138:2138) (2474:2474:2474))
        (PORT d[12] (2138:2138:2138) (2474:2474:2474))
        (PORT clk (1295:1295:1295) (1293:1293:1293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1293:1293:1293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1294:1294:1294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2334:2334:2334) (2696:2696:2696))
        (PORT clk (1280:1280:1280) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1699:1699:1699))
        (PORT d[1] (1203:1203:1203) (1390:1390:1390))
        (PORT d[2] (1368:1368:1368) (1586:1586:1586))
        (PORT d[3] (1569:1569:1569) (1831:1831:1831))
        (PORT d[4] (1589:1589:1589) (1808:1808:1808))
        (PORT d[5] (3686:3686:3686) (4194:4194:4194))
        (PORT d[6] (1370:1370:1370) (1592:1592:1592))
        (PORT d[7] (1940:1940:1940) (2242:2242:2242))
        (PORT d[8] (1402:1402:1402) (1616:1616:1616))
        (PORT d[9] (2582:2582:2582) (3021:3021:3021))
        (PORT d[10] (3177:3177:3177) (3656:3656:3656))
        (PORT d[11] (1589:1589:1589) (1801:1801:1801))
        (PORT d[12] (1340:1340:1340) (1535:1535:1535))
        (PORT clk (1277:1277:1277) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1302:1302:1302) (1420:1420:1420))
        (PORT clk (1277:1277:1277) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1305:1305:1305))
        (PORT d[0] (1655:1655:1655) (1792:1792:1792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2291:2291:2291) (2652:2652:2652))
        (PORT d[1] (2291:2291:2291) (2652:2652:2652))
        (PORT d[2] (2291:2291:2291) (2652:2652:2652))
        (PORT d[3] (2291:2291:2291) (2652:2652:2652))
        (PORT d[4] (2291:2291:2291) (2652:2652:2652))
        (PORT d[5] (2142:2142:2142) (2475:2475:2475))
        (PORT d[6] (2142:2142:2142) (2475:2475:2475))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2142:2142:2142) (2475:2475:2475))
        (PORT d[9] (2142:2142:2142) (2475:2475:2475))
        (PORT d[10] (2142:2142:2142) (2475:2475:2475))
        (PORT d[11] (2142:2142:2142) (2475:2475:2475))
        (PORT d[12] (2142:2142:2142) (2475:2475:2475))
        (PORT clk (1304:1304:1304) (1301:1301:1301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2063:2063:2063) (2398:2398:2398))
        (PORT clk (1274:1274:1274) (1299:1299:1299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1412:1412:1412) (1643:1643:1643))
        (PORT d[1] (1282:1282:1282) (1503:1503:1503))
        (PORT d[2] (1561:1561:1561) (1799:1799:1799))
        (PORT d[3] (2092:2092:2092) (2430:2430:2430))
        (PORT d[4] (1874:1874:1874) (2160:2160:2160))
        (PORT d[5] (1499:1499:1499) (1717:1717:1717))
        (PORT d[6] (1337:1337:1337) (1558:1558:1558))
        (PORT d[7] (1593:1593:1593) (1857:1857:1857))
        (PORT d[8] (1470:1470:1470) (1688:1688:1688))
        (PORT d[9] (2453:2453:2453) (2876:2876:2876))
        (PORT d[10] (3150:3150:3150) (3630:3630:3630))
        (PORT d[11] (1336:1336:1336) (1529:1529:1529))
        (PORT d[12] (1477:1477:1477) (1704:1704:1704))
        (PORT clk (1271:1271:1271) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1902:1902:1902) (2102:2102:2102))
        (PORT clk (1271:1271:1271) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1299:1299:1299))
        (PORT d[0] (1605:1605:1605) (1780:1780:1780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1496:1496:1496) (1735:1735:1735))
        (PORT datab (888:888:888) (1054:1054:1054))
        (PORT datac (1169:1169:1169) (1332:1332:1332))
        (PORT datad (1186:1186:1186) (1390:1390:1390))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1526:1526:1526))
        (PORT datab (888:888:888) (1054:1054:1054))
        (PORT datac (657:657:657) (742:742:742))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2253:2253:2253) (2597:2597:2597))
        (PORT d[1] (2253:2253:2253) (2597:2597:2597))
        (PORT d[2] (2253:2253:2253) (2597:2597:2597))
        (PORT d[3] (2253:2253:2253) (2597:2597:2597))
        (PORT d[4] (2253:2253:2253) (2597:2597:2597))
        (PORT d[5] (2107:2107:2107) (2436:2436:2436))
        (PORT d[6] (2107:2107:2107) (2436:2436:2436))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2107:2107:2107) (2436:2436:2436))
        (PORT d[9] (2107:2107:2107) (2436:2436:2436))
        (PORT d[10] (2107:2107:2107) (2436:2436:2436))
        (PORT d[11] (2107:2107:2107) (2436:2436:2436))
        (PORT d[12] (2107:2107:2107) (2436:2436:2436))
        (PORT clk (1278:1278:1278) (1276:1276:1276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1276:1276:1276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1277:1277:1277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (2129:2129:2129))
        (PORT clk (1263:1263:1263) (1287:1287:1287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1454:1454:1454) (1705:1705:1705))
        (PORT d[1] (1159:1159:1159) (1373:1373:1373))
        (PORT d[2] (1708:1708:1708) (1971:1971:1971))
        (PORT d[3] (1649:1649:1649) (1942:1942:1942))
        (PORT d[4] (1428:1428:1428) (1652:1652:1652))
        (PORT d[5] (1632:1632:1632) (1887:1887:1887))
        (PORT d[6] (1529:1529:1529) (1794:1794:1794))
        (PORT d[7] (1942:1942:1942) (2268:2268:2268))
        (PORT d[8] (1667:1667:1667) (1900:1900:1900))
        (PORT d[9] (2398:2398:2398) (2802:2802:2802))
        (PORT d[10] (2935:2935:2935) (3369:3369:3369))
        (PORT d[11] (1680:1680:1680) (1914:1914:1914))
        (PORT d[12] (1700:1700:1700) (1964:1964:1964))
        (PORT clk (1260:1260:1260) (1286:1286:1286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1794:1794:1794) (1988:1988:1988))
        (PORT clk (1260:1260:1260) (1286:1286:1286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1287:1287:1287))
        (PORT d[0] (1502:1502:1502) (1662:1662:1662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1260:1260:1260) (1425:1425:1425))
        (PORT d[1] (1260:1260:1260) (1425:1425:1425))
        (PORT d[2] (1260:1260:1260) (1425:1425:1425))
        (PORT d[3] (1260:1260:1260) (1425:1425:1425))
        (PORT d[4] (1260:1260:1260) (1425:1425:1425))
        (PORT d[5] (1318:1318:1318) (1499:1499:1499))
        (PORT d[6] (1318:1318:1318) (1499:1499:1499))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (1318:1318:1318) (1499:1499:1499))
        (PORT d[9] (1318:1318:1318) (1499:1499:1499))
        (PORT d[10] (1318:1318:1318) (1499:1499:1499))
        (PORT d[11] (1318:1318:1318) (1499:1499:1499))
        (PORT d[12] (1318:1318:1318) (1499:1499:1499))
        (PORT clk (1355:1355:1355) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (715:715:715) (833:833:833))
        (PORT clk (1340:1340:1340) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (829:829:829) (980:980:980))
        (PORT d[1] (2289:2289:2289) (2644:2644:2644))
        (PORT d[2] (980:980:980) (1137:1137:1137))
        (PORT d[3] (831:831:831) (977:977:977))
        (PORT d[4] (739:739:739) (868:868:868))
        (PORT d[5] (1494:1494:1494) (1721:1721:1721))
        (PORT d[6] (2195:2195:2195) (2522:2522:2522))
        (PORT d[7] (1011:1011:1011) (1169:1169:1169))
        (PORT d[8] (2167:2167:2167) (2471:2471:2471))
        (PORT d[9] (2260:2260:2260) (2654:2654:2654))
        (PORT d[10] (2076:2076:2076) (2406:2406:2406))
        (PORT d[11] (2523:2523:2523) (2884:2884:2884))
        (PORT d[12] (1689:1689:1689) (1952:1952:1952))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1673:1673:1673) (1894:1894:1894))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (PORT d[0] (1854:1854:1854) (2028:2028:2028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1291:1291:1291) (1446:1446:1446))
        (PORT datab (512:512:512) (593:593:593))
        (PORT datac (870:870:870) (1036:1036:1036))
        (PORT datad (1189:1189:1189) (1395:1395:1395))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2779:2779:2779) (3197:3197:3197))
        (PORT d[1] (2779:2779:2779) (3197:3197:3197))
        (PORT d[2] (2779:2779:2779) (3197:3197:3197))
        (PORT d[3] (2779:2779:2779) (3197:3197:3197))
        (PORT d[4] (2779:2779:2779) (3197:3197:3197))
        (PORT d[5] (2475:2475:2475) (2857:2857:2857))
        (PORT d[6] (2475:2475:2475) (2857:2857:2857))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2475:2475:2475) (2857:2857:2857))
        (PORT d[9] (2475:2475:2475) (2857:2857:2857))
        (PORT d[10] (2475:2475:2475) (2857:2857:2857))
        (PORT d[11] (2475:2475:2475) (2857:2857:2857))
        (PORT d[12] (2475:2475:2475) (2857:2857:2857))
        (PORT clk (1328:1328:1328) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1810:1810:1810) (2078:2078:2078))
        (PORT clk (1312:1312:1312) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1645:1645:1645) (1916:1916:1916))
        (PORT d[1] (1733:1733:1733) (2024:2024:2024))
        (PORT d[2] (1686:1686:1686) (1930:1930:1930))
        (PORT d[3] (2009:2009:2009) (2353:2353:2353))
        (PORT d[4] (1640:1640:1640) (1904:1904:1904))
        (PORT d[5] (2087:2087:2087) (2413:2413:2413))
        (PORT d[6] (1724:1724:1724) (2016:2016:2016))
        (PORT d[7] (2089:2089:2089) (2427:2427:2427))
        (PORT d[8] (2327:2327:2327) (2662:2662:2662))
        (PORT d[9] (2579:2579:2579) (3002:3002:3002))
        (PORT d[10] (3361:3361:3361) (3847:3847:3847))
        (PORT d[11] (2211:2211:2211) (2523:2523:2523))
        (PORT d[12] (2370:2370:2370) (2728:2728:2728))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1723:1723:1723))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (PORT d[0] (1533:1533:1533) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2271:2271:2271) (2618:2618:2618))
        (PORT d[1] (2271:2271:2271) (2618:2618:2618))
        (PORT d[2] (2271:2271:2271) (2618:2618:2618))
        (PORT d[3] (2271:2271:2271) (2618:2618:2618))
        (PORT d[4] (2271:2271:2271) (2618:2618:2618))
        (PORT d[5] (2284:2284:2284) (2639:2639:2639))
        (PORT d[6] (2284:2284:2284) (2639:2639:2639))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2284:2284:2284) (2639:2639:2639))
        (PORT d[9] (2284:2284:2284) (2639:2639:2639))
        (PORT d[10] (2284:2284:2284) (2639:2639:2639))
        (PORT d[11] (2284:2284:2284) (2639:2639:2639))
        (PORT d[12] (2284:2284:2284) (2639:2639:2639))
        (PORT clk (1297:1297:1297) (1296:1296:1296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1296:1296:1296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1297:1297:1297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2117:2117:2117) (2440:2440:2440))
        (PORT clk (1283:1283:1283) (1306:1306:1306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1290:1290:1290) (1528:1528:1528))
        (PORT d[1] (1515:1515:1515) (1771:1771:1771))
        (PORT d[2] (1908:1908:1908) (2201:2201:2201))
        (PORT d[3] (1675:1675:1675) (1978:1978:1978))
        (PORT d[4] (1443:1443:1443) (1679:1679:1679))
        (PORT d[5] (1723:1723:1723) (1993:1993:1993))
        (PORT d[6] (1527:1527:1527) (1796:1796:1796))
        (PORT d[7] (1910:1910:1910) (2230:2230:2230))
        (PORT d[8] (1982:1982:1982) (2268:2268:2268))
        (PORT d[9] (2396:2396:2396) (2798:2798:2798))
        (PORT d[10] (3024:3024:3024) (3472:3472:3472))
        (PORT d[11] (1854:1854:1854) (2114:2114:2114))
        (PORT d[12] (2011:2011:2011) (2314:2314:2314))
        (PORT clk (1280:1280:1280) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1738:1738:1738) (1937:1937:1937))
        (PORT clk (1280:1280:1280) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1306:1306:1306))
        (PORT d[0] (2049:2049:2049) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (827:827:827) (925:925:925))
        (PORT datac (1019:1019:1019) (1141:1141:1141))
        (PORT datad (1189:1189:1189) (1394:1394:1394))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[9\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (815:815:815))
        (PORT datab (605:605:605) (691:691:691))
        (PORT datad (166:166:166) (210:210:210))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2789:2789:2789) (3209:3209:3209))
        (PORT d[1] (2789:2789:2789) (3209:3209:3209))
        (PORT d[2] (2789:2789:2789) (3209:3209:3209))
        (PORT d[3] (2789:2789:2789) (3209:3209:3209))
        (PORT d[4] (2789:2789:2789) (3209:3209:3209))
        (PORT d[5] (2481:2481:2481) (2864:2864:2864))
        (PORT d[6] (2481:2481:2481) (2864:2864:2864))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2481:2481:2481) (2864:2864:2864))
        (PORT d[9] (2481:2481:2481) (2864:2864:2864))
        (PORT d[10] (2481:2481:2481) (2864:2864:2864))
        (PORT d[11] (2481:2481:2481) (2864:2864:2864))
        (PORT d[12] (2481:2481:2481) (2864:2864:2864))
        (PORT clk (1330:1330:1330) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1152:1152:1152) (1361:1361:1361))
        (PORT clk (1314:1314:1314) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1504:1504:1504) (1766:1766:1766))
        (PORT d[1] (1893:1893:1893) (2205:2205:2205))
        (PORT d[2] (1862:1862:1862) (2130:2130:2130))
        (PORT d[3] (2032:2032:2032) (2382:2382:2382))
        (PORT d[4] (1806:1806:1806) (2089:2089:2089))
        (PORT d[5] (2078:2078:2078) (2399:2399:2399))
        (PORT d[6] (1737:1737:1737) (2033:2033:2033))
        (PORT d[7] (2096:2096:2096) (2434:2434:2434))
        (PORT d[8] (2328:2328:2328) (2663:2663:2663))
        (PORT d[9] (2764:2764:2764) (3218:3218:3218))
        (PORT d[10] (3386:3386:3386) (3879:3879:3879))
        (PORT d[11] (2211:2211:2211) (2524:2524:2524))
        (PORT d[12] (2363:2363:2363) (2723:2723:2723))
        (PORT clk (1311:1311:1311) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1979:1979:1979) (2210:2210:2210))
        (PORT clk (1311:1311:1311) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1338:1338:1338))
        (PORT d[0] (2459:2459:2459) (2747:2747:2747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1253:1253:1253) (1417:1417:1417))
        (PORT d[1] (1253:1253:1253) (1417:1417:1417))
        (PORT d[2] (1253:1253:1253) (1417:1417:1417))
        (PORT d[3] (1253:1253:1253) (1417:1417:1417))
        (PORT d[4] (1253:1253:1253) (1417:1417:1417))
        (PORT d[5] (1310:1310:1310) (1490:1490:1490))
        (PORT d[6] (1310:1310:1310) (1490:1490:1490))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (1310:1310:1310) (1490:1490:1490))
        (PORT d[9] (1310:1310:1310) (1490:1490:1490))
        (PORT d[10] (1310:1310:1310) (1490:1490:1490))
        (PORT d[11] (1310:1310:1310) (1490:1490:1490))
        (PORT d[12] (1310:1310:1310) (1490:1490:1490))
        (PORT clk (1356:1356:1356) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (741:741:741) (870:870:870))
        (PORT clk (1340:1340:1340) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (837:837:837) (988:988:988))
        (PORT d[1] (2152:2152:2152) (2498:2498:2498))
        (PORT d[2] (834:834:834) (975:975:975))
        (PORT d[3] (841:841:841) (982:982:982))
        (PORT d[4] (757:757:757) (891:891:891))
        (PORT d[5] (1507:1507:1507) (1740:1740:1740))
        (PORT d[6] (2198:2198:2198) (2529:2529:2529))
        (PORT d[7] (1024:1024:1024) (1190:1190:1190))
        (PORT d[8] (2171:2171:2171) (2473:2473:2473))
        (PORT d[9] (2251:2251:2251) (2644:2644:2644))
        (PORT d[10] (2064:2064:2064) (2389:2389:2389))
        (PORT d[11] (2547:2547:2547) (2916:2916:2916))
        (PORT d[12] (1670:1670:1670) (1930:1930:1930))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1666:1666:1666) (1887:1887:1887))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (PORT d[0] (1844:1844:1844) (2016:2016:2016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2317:2317:2317) (2687:2687:2687))
        (PORT d[1] (2317:2317:2317) (2687:2687:2687))
        (PORT d[2] (2317:2317:2317) (2687:2687:2687))
        (PORT d[3] (2317:2317:2317) (2687:2687:2687))
        (PORT d[4] (2317:2317:2317) (2687:2687:2687))
        (PORT d[5] (2416:2416:2416) (2789:2789:2789))
        (PORT d[6] (2416:2416:2416) (2789:2789:2789))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2416:2416:2416) (2789:2789:2789))
        (PORT d[9] (2416:2416:2416) (2789:2789:2789))
        (PORT d[10] (2416:2416:2416) (2789:2789:2789))
        (PORT d[11] (2416:2416:2416) (2789:2789:2789))
        (PORT d[12] (2416:2416:2416) (2789:2789:2789))
        (PORT clk (1304:1304:1304) (1301:1301:1301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1215:1215:1215) (1445:1445:1445))
        (PORT clk (1289:1289:1289) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1246:1246:1246) (1458:1458:1458))
        (PORT d[1] (1472:1472:1472) (1724:1724:1724))
        (PORT d[2] (1383:1383:1383) (1599:1599:1599))
        (PORT d[3] (1615:1615:1615) (1914:1914:1914))
        (PORT d[4] (1843:1843:1843) (2128:2128:2128))
        (PORT d[5] (1332:1332:1332) (1527:1527:1527))
        (PORT d[6] (1540:1540:1540) (1796:1796:1796))
        (PORT d[7] (2087:2087:2087) (2423:2423:2423))
        (PORT d[8] (1465:1465:1465) (1691:1691:1691))
        (PORT d[9] (2467:2467:2467) (2899:2899:2899))
        (PORT d[10] (3344:3344:3344) (3854:3854:3854))
        (PORT d[11] (1451:1451:1451) (1666:1666:1666))
        (PORT d[12] (1663:1663:1663) (1922:1922:1922))
        (PORT clk (1286:1286:1286) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1402:1402:1402) (1540:1540:1540))
        (PORT clk (1286:1286:1286) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1313:1313:1313))
        (PORT d[0] (1353:1353:1353) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1213:1213:1213) (1425:1425:1425))
        (PORT datab (526:526:526) (607:607:607))
        (PORT datac (869:869:869) (1034:1034:1034))
        (PORT datad (993:993:993) (1125:1125:1125))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2653:2653:2653))
        (PORT d[1] (2286:2286:2286) (2653:2653:2653))
        (PORT d[2] (2286:2286:2286) (2653:2653:2653))
        (PORT d[3] (2286:2286:2286) (2653:2653:2653))
        (PORT d[4] (2286:2286:2286) (2653:2653:2653))
        (PORT d[5] (2141:2141:2141) (2487:2487:2487))
        (PORT d[6] (2141:2141:2141) (2487:2487:2487))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2141:2141:2141) (2487:2487:2487))
        (PORT d[9] (2141:2141:2141) (2487:2487:2487))
        (PORT d[10] (2141:2141:2141) (2487:2487:2487))
        (PORT d[11] (2141:2141:2141) (2487:2487:2487))
        (PORT d[12] (2141:2141:2141) (2487:2487:2487))
        (PORT clk (1344:1344:1344) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1590:1590:1590) (1868:1868:1868))
        (PORT clk (1328:1328:1328) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1243:1243:1243) (1457:1457:1457))
        (PORT d[1] (1822:1822:1822) (2123:2123:2123))
        (PORT d[2] (984:984:984) (1126:1126:1126))
        (PORT d[3] (1984:1984:1984) (2334:2334:2334))
        (PORT d[4] (1910:1910:1910) (2211:2211:2211))
        (PORT d[5] (1675:1675:1675) (1924:1924:1924))
        (PORT d[6] (1902:1902:1902) (2208:2208:2208))
        (PORT d[7] (2427:2427:2427) (2811:2811:2811))
        (PORT d[8] (1822:1822:1822) (2096:2096:2096))
        (PORT d[9] (2823:2823:2823) (3302:3302:3302))
        (PORT d[10] (3712:3712:3712) (4270:4270:4270))
        (PORT d[11] (1857:1857:1857) (2139:2139:2139))
        (PORT d[12] (2044:2044:2044) (2360:2360:2360))
        (PORT clk (1325:1325:1325) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1748:1748:1748) (1976:1976:1976))
        (PORT clk (1325:1325:1325) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1352:1352:1352))
        (PORT d[0] (1497:1497:1497) (1666:1666:1666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (928:928:928))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (517:517:517) (592:592:592))
        (PORT datad (1188:1188:1188) (1393:1393:1393))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1110:1110:1110) (1275:1275:1275))
        (PORT d[1] (1110:1110:1110) (1275:1275:1275))
        (PORT d[2] (1110:1110:1110) (1275:1275:1275))
        (PORT d[3] (1110:1110:1110) (1275:1275:1275))
        (PORT d[4] (1110:1110:1110) (1275:1275:1275))
        (PORT d[5] (1126:1126:1126) (1297:1297:1297))
        (PORT d[6] (1126:1126:1126) (1297:1297:1297))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (1126:1126:1126) (1297:1297:1297))
        (PORT d[9] (1126:1126:1126) (1297:1297:1297))
        (PORT d[10] (1126:1126:1126) (1297:1297:1297))
        (PORT d[11] (1126:1126:1126) (1297:1297:1297))
        (PORT d[12] (1126:1126:1126) (1297:1297:1297))
        (PORT clk (1335:1335:1335) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1183:1183:1183) (1401:1401:1401))
        (PORT clk (1320:1320:1320) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1840:1840:1840) (2142:2142:2142))
        (PORT d[1] (1926:1926:1926) (2245:2245:2245))
        (PORT d[2] (2012:2012:2012) (2296:2296:2296))
        (PORT d[3] (2203:2203:2203) (2573:2573:2573))
        (PORT d[4] (1992:1992:1992) (2304:2304:2304))
        (PORT d[5] (2256:2256:2256) (2602:2602:2602))
        (PORT d[6] (1894:1894:1894) (2207:2207:2207))
        (PORT d[7] (1581:1581:1581) (1860:1860:1860))
        (PORT d[8] (2483:2483:2483) (2832:2832:2832))
        (PORT d[9] (2488:2488:2488) (2884:2884:2884))
        (PORT d[10] (2567:2567:2567) (2953:2953:2953))
        (PORT d[11] (2387:2387:2387) (2724:2724:2724))
        (PORT d[12] (2536:2536:2536) (2915:2915:2915))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (2254:2254:2254))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1343:1343:1343))
        (PORT d[0] (2367:2367:2367) (2627:2627:2627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2449:2449:2449) (2830:2830:2830))
        (PORT d[1] (2449:2449:2449) (2830:2830:2830))
        (PORT d[2] (2449:2449:2449) (2830:2830:2830))
        (PORT d[3] (2449:2449:2449) (2830:2830:2830))
        (PORT d[4] (2449:2449:2449) (2830:2830:2830))
        (PORT d[5] (2296:2296:2296) (2655:2655:2655))
        (PORT d[6] (2296:2296:2296) (2655:2655:2655))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2296:2296:2296) (2655:2655:2655))
        (PORT d[9] (2296:2296:2296) (2655:2655:2655))
        (PORT d[10] (2296:2296:2296) (2655:2655:2655))
        (PORT d[11] (2296:2296:2296) (2655:2655:2655))
        (PORT d[12] (2296:2296:2296) (2655:2655:2655))
        (PORT clk (1314:1314:1314) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1311:1311:1311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1178:1178:1178) (1393:1393:1393))
        (PORT clk (1298:1298:1298) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1460:1460:1460) (1708:1708:1708))
        (PORT d[1] (1535:1535:1535) (1798:1798:1798))
        (PORT d[2] (2061:2061:2061) (2368:2368:2368))
        (PORT d[3] (1848:1848:1848) (2172:2172:2172))
        (PORT d[4] (1467:1467:1467) (1707:1707:1707))
        (PORT d[5] (1896:1896:1896) (2193:2193:2193))
        (PORT d[6] (1703:1703:1703) (1986:1986:1986))
        (PORT d[7] (1909:1909:1909) (2226:2226:2226))
        (PORT d[8] (2158:2158:2158) (2475:2475:2475))
        (PORT d[9] (2395:2395:2395) (2791:2791:2791))
        (PORT d[10] (3178:3178:3178) (3644:3644:3644))
        (PORT d[11] (2029:2029:2029) (2317:2317:2317))
        (PORT d[12] (2177:2177:2177) (2507:2507:2507))
        (PORT clk (1295:1295:1295) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1603:1603:1603) (1763:1763:1763))
        (PORT clk (1295:1295:1295) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
        (PORT d[0] (1824:1824:1824) (2032:2032:2032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (853:853:853))
        (PORT datab (982:982:982) (1098:1098:1098))
        (PORT datac (869:869:869) (1034:1034:1034))
        (PORT datad (1188:1188:1188) (1393:1393:1393))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2448:2448:2448) (2829:2829:2829))
        (PORT d[1] (2448:2448:2448) (2829:2829:2829))
        (PORT d[2] (2448:2448:2448) (2829:2829:2829))
        (PORT d[3] (2448:2448:2448) (2829:2829:2829))
        (PORT d[4] (2448:2448:2448) (2829:2829:2829))
        (PORT d[5] (2147:2147:2147) (2489:2489:2489))
        (PORT d[6] (2147:2147:2147) (2489:2489:2489))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2147:2147:2147) (2489:2489:2489))
        (PORT d[9] (2147:2147:2147) (2489:2489:2489))
        (PORT d[10] (2147:2147:2147) (2489:2489:2489))
        (PORT d[11] (2147:2147:2147) (2489:2489:2489))
        (PORT d[12] (2147:2147:2147) (2489:2489:2489))
        (PORT clk (1309:1309:1309) (1306:1306:1306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1010:1010:1010) (1208:1208:1208))
        (PORT clk (1293:1293:1293) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1303:1303:1303) (1535:1535:1535))
        (PORT d[1] (1528:1528:1528) (1777:1777:1777))
        (PORT d[2] (1689:1689:1689) (1931:1931:1931))
        (PORT d[3] (1683:1683:1683) (1986:1986:1986))
        (PORT d[4] (1466:1466:1466) (1706:1706:1706))
        (PORT d[5] (1903:1903:1903) (2204:2204:2204))
        (PORT d[6] (1548:1548:1548) (1817:1817:1817))
        (PORT d[7] (1751:1751:1751) (2048:2048:2048))
        (PORT d[8] (2165:2165:2165) (2484:2484:2484))
        (PORT d[9] (2394:2394:2394) (2790:2790:2790))
        (PORT d[10] (3033:3033:3033) (3481:3481:3481))
        (PORT d[11] (2024:2024:2024) (2311:2311:2311))
        (PORT d[12] (2155:2155:2155) (2478:2478:2478))
        (PORT clk (1290:1290:1290) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1228:1228:1228) (1359:1359:1359))
        (PORT clk (1290:1290:1290) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (PORT d[0] (2417:2417:2417) (2735:2735:2735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2517:2517:2517) (2917:2917:2917))
        (PORT d[1] (2517:2517:2517) (2917:2917:2917))
        (PORT d[2] (2517:2517:2517) (2917:2917:2917))
        (PORT d[3] (2517:2517:2517) (2917:2917:2917))
        (PORT d[4] (2517:2517:2517) (2917:2917:2917))
        (PORT d[5] (2111:2111:2111) (2445:2445:2445))
        (PORT d[6] (2111:2111:2111) (2445:2445:2445))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2111:2111:2111) (2445:2445:2445))
        (PORT d[9] (2111:2111:2111) (2445:2445:2445))
        (PORT d[10] (2111:2111:2111) (2445:2445:2445))
        (PORT d[11] (2111:2111:2111) (2445:2445:2445))
        (PORT d[12] (2111:2111:2111) (2445:2445:2445))
        (PORT clk (1328:1328:1328) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1419:1419:1419) (1680:1680:1680))
        (PORT clk (1311:1311:1311) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1265:1265:1265) (1485:1485:1485))
        (PORT d[1] (1649:1649:1649) (1927:1927:1927))
        (PORT d[2] (1180:1180:1180) (1362:1362:1362))
        (PORT d[3] (1811:1811:1811) (2140:2140:2140))
        (PORT d[4] (1723:1723:1723) (1998:1998:1998))
        (PORT d[5] (1498:1498:1498) (1722:1722:1722))
        (PORT d[6] (1729:1729:1729) (2009:2009:2009))
        (PORT d[7] (2261:2261:2261) (2621:2621:2621))
        (PORT d[8] (1648:1648:1648) (1898:1898:1898))
        (PORT d[9] (2648:2648:2648) (3107:3107:3107))
        (PORT d[10] (3534:3534:3534) (4070:4070:4070))
        (PORT d[11] (973:973:973) (1116:1116:1116))
        (PORT d[12] (1863:1863:1863) (2154:2154:2154))
        (PORT clk (1308:1308:1308) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1210:1210:1210) (1341:1341:1341))
        (PORT clk (1308:1308:1308) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (PORT d[0] (1692:1692:1692) (1894:1894:1894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (887:887:887) (1053:1053:1053))
        (PORT datac (1006:1006:1006) (1135:1135:1135))
        (PORT datad (663:663:663) (751:751:751))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[10\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (614:614:614))
        (PORT datab (627:627:627) (709:709:709))
        (PORT datad (750:750:750) (849:849:849))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2795:2795:2795) (3214:3214:3214))
        (PORT d[1] (2795:2795:2795) (3214:3214:3214))
        (PORT d[2] (2795:2795:2795) (3214:3214:3214))
        (PORT d[3] (2795:2795:2795) (3214:3214:3214))
        (PORT d[4] (2795:2795:2795) (3214:3214:3214))
        (PORT d[5] (2495:2495:2495) (2883:2883:2883))
        (PORT d[6] (2495:2495:2495) (2883:2883:2883))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2495:2495:2495) (2883:2883:2883))
        (PORT d[9] (2495:2495:2495) (2883:2883:2883))
        (PORT d[10] (2495:2495:2495) (2883:2883:2883))
        (PORT d[11] (2495:2495:2495) (2883:2883:2883))
        (PORT d[12] (2495:2495:2495) (2883:2883:2883))
        (PORT clk (1334:1334:1334) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1517:1517:1517) (1747:1747:1747))
        (PORT clk (1316:1316:1316) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1667:1667:1667) (1953:1953:1953))
        (PORT d[1] (1906:1906:1906) (2219:2219:2219))
        (PORT d[2] (2002:2002:2002) (2288:2288:2288))
        (PORT d[3] (2038:2038:2038) (2388:2388:2388))
        (PORT d[4] (1814:1814:1814) (2099:2099:2099))
        (PORT d[5] (2071:2071:2071) (2389:2389:2389))
        (PORT d[6] (1732:1732:1732) (2030:2030:2030))
        (PORT d[7] (2096:2096:2096) (2434:2434:2434))
        (PORT d[8] (2312:2312:2312) (2641:2641:2641))
        (PORT d[9] (2759:2759:2759) (3209:3209:3209))
        (PORT d[10] (3380:3380:3380) (3867:3867:3867))
        (PORT d[11] (2200:2200:2200) (2511:2511:2511))
        (PORT d[12] (2535:2535:2535) (2916:2916:2916))
        (PORT clk (1313:1313:1313) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2247:2247:2247) (2525:2525:2525))
        (PORT clk (1313:1313:1313) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (PORT d[0] (2444:2444:2444) (2731:2731:2731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1261:1261:1261) (1425:1425:1425))
        (PORT d[1] (1261:1261:1261) (1425:1425:1425))
        (PORT d[2] (1261:1261:1261) (1425:1425:1425))
        (PORT d[3] (1261:1261:1261) (1425:1425:1425))
        (PORT d[4] (1261:1261:1261) (1425:1425:1425))
        (PORT d[5] (1319:1319:1319) (1500:1500:1500))
        (PORT d[6] (1319:1319:1319) (1500:1500:1500))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (1319:1319:1319) (1500:1500:1500))
        (PORT d[9] (1319:1319:1319) (1500:1500:1500))
        (PORT d[10] (1319:1319:1319) (1500:1500:1500))
        (PORT d[11] (1319:1319:1319) (1500:1500:1500))
        (PORT d[12] (1319:1319:1319) (1500:1500:1500))
        (PORT clk (1355:1355:1355) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (700:700:700) (811:811:811))
        (PORT clk (1339:1339:1339) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (644:644:644) (753:753:753))
        (PORT d[1] (2148:2148:2148) (2490:2490:2490))
        (PORT d[2] (1012:1012:1012) (1178:1178:1178))
        (PORT d[3] (806:806:806) (945:945:945))
        (PORT d[4] (726:726:726) (853:853:853))
        (PORT d[5] (831:831:831) (971:971:971))
        (PORT d[6] (2196:2196:2196) (2523:2523:2523))
        (PORT d[7] (1188:1188:1188) (1373:1373:1373))
        (PORT d[8] (1988:1988:1988) (2282:2282:2282))
        (PORT d[9] (2274:2274:2274) (2676:2676:2676))
        (PORT d[10] (2063:2063:2063) (2386:2386:2386))
        (PORT d[11] (2048:2048:2048) (2354:2354:2354))
        (PORT d[12] (1709:1709:1709) (1980:1980:1980))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1685:1685:1685) (1911:1911:1911))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1362:1362:1362))
        (PORT d[0] (1861:1861:1861) (2035:2035:2035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1423:1423:1423))
        (PORT datab (892:892:892) (991:991:991))
        (PORT datac (867:867:867) (1032:1032:1032))
        (PORT datad (502:502:502) (572:572:572))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2623:2623:2623) (3025:3025:3025))
        (PORT d[1] (2623:2623:2623) (3025:3025:3025))
        (PORT d[2] (2623:2623:2623) (3025:3025:3025))
        (PORT d[3] (2623:2623:2623) (3025:3025:3025))
        (PORT d[4] (2623:2623:2623) (3025:3025:3025))
        (PORT d[5] (2320:2320:2320) (2688:2688:2688))
        (PORT d[6] (2320:2320:2320) (2688:2688:2688))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2320:2320:2320) (2688:2688:2688))
        (PORT d[9] (2320:2320:2320) (2688:2688:2688))
        (PORT d[10] (2320:2320:2320) (2688:2688:2688))
        (PORT d[11] (2320:2320:2320) (2688:2688:2688))
        (PORT d[12] (2320:2320:2320) (2688:2688:2688))
        (PORT clk (1326:1326:1326) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1359:1359:1359) (1575:1575:1575))
        (PORT clk (1310:1310:1310) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1486:1486:1486) (1743:1743:1743))
        (PORT d[1] (1721:1721:1721) (2008:2008:2008))
        (PORT d[2] (1698:1698:1698) (1948:1948:1948))
        (PORT d[3] (1853:1853:1853) (2180:2180:2180))
        (PORT d[4] (1643:1643:1643) (1905:1905:1905))
        (PORT d[5] (2087:2087:2087) (2412:2412:2412))
        (PORT d[6] (1717:1717:1717) (2007:2007:2007))
        (PORT d[7] (2090:2090:2090) (2433:2433:2433))
        (PORT d[8] (2334:2334:2334) (2672:2672:2672))
        (PORT d[9] (2579:2579:2579) (3001:3001:3001))
        (PORT d[10] (3212:3212:3212) (3685:3685:3685))
        (PORT d[11] (2204:2204:2204) (2516:2516:2516))
        (PORT d[12] (2367:2367:2367) (2721:2721:2721))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1791:1791:1791) (2004:2004:2004))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1333:1333:1333))
        (PORT d[0] (1360:1360:1360) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2326:2326:2326) (2697:2697:2697))
        (PORT d[1] (2326:2326:2326) (2697:2697:2697))
        (PORT d[2] (2326:2326:2326) (2697:2697:2697))
        (PORT d[3] (2326:2326:2326) (2697:2697:2697))
        (PORT d[4] (2326:2326:2326) (2697:2697:2697))
        (PORT d[5] (2435:2435:2435) (2808:2808:2808))
        (PORT d[6] (2435:2435:2435) (2808:2808:2808))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2435:2435:2435) (2808:2808:2808))
        (PORT d[9] (2435:2435:2435) (2808:2808:2808))
        (PORT d[10] (2435:2435:2435) (2808:2808:2808))
        (PORT d[11] (2435:2435:2435) (2808:2808:2808))
        (PORT d[12] (2435:2435:2435) (2808:2808:2808))
        (PORT clk (1316:1316:1316) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1251:1251:1251) (1436:1436:1436))
        (PORT clk (1301:1301:1301) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1281:1281:1281))
        (PORT d[1] (1654:1654:1654) (1927:1927:1927))
        (PORT d[2] (1340:1340:1340) (1545:1545:1545))
        (PORT d[3] (1935:1935:1935) (2272:2272:2272))
        (PORT d[4] (1859:1859:1859) (2147:2147:2147))
        (PORT d[5] (1474:1474:1474) (1691:1691:1691))
        (PORT d[6] (1561:1561:1561) (1824:1824:1824))
        (PORT d[7] (2266:2266:2266) (2631:2631:2631))
        (PORT d[8] (1482:1482:1482) (1698:1698:1698))
        (PORT d[9] (2475:2475:2475) (2908:2908:2908))
        (PORT d[10] (3364:3364:3364) (3875:3875:3875))
        (PORT d[11] (1487:1487:1487) (1712:1712:1712))
        (PORT d[12] (1845:1845:1845) (2132:2132:2132))
        (PORT clk (1298:1298:1298) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1403:1403:1403) (1545:1545:1545))
        (PORT clk (1298:1298:1298) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1325:1325:1325))
        (PORT d[0] (1672:1672:1672) (1831:1831:1831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (849:849:849) (951:951:951))
        (PORT datac (871:871:871) (993:993:993))
        (PORT datad (1186:1186:1186) (1390:1390:1390))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2325:2325:2325) (2696:2696:2696))
        (PORT d[1] (2325:2325:2325) (2696:2696:2696))
        (PORT d[2] (2325:2325:2325) (2696:2696:2696))
        (PORT d[3] (2325:2325:2325) (2696:2696:2696))
        (PORT d[4] (2325:2325:2325) (2696:2696:2696))
        (PORT d[5] (2576:2576:2576) (2970:2970:2970))
        (PORT d[6] (2576:2576:2576) (2970:2970:2970))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2576:2576:2576) (2970:2970:2970))
        (PORT d[9] (2576:2576:2576) (2970:2970:2970))
        (PORT d[10] (2576:2576:2576) (2970:2970:2970))
        (PORT d[11] (2576:2576:2576) (2970:2970:2970))
        (PORT d[12] (2576:2576:2576) (2970:2970:2970))
        (PORT clk (1310:1310:1310) (1308:1308:1308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1309:1309:1309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1241:1241:1241) (1424:1424:1424))
        (PORT clk (1296:1296:1296) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1244:1244:1244) (1455:1455:1455))
        (PORT d[1] (1463:1463:1463) (1711:1711:1711))
        (PORT d[2] (1364:1364:1364) (1574:1574:1574))
        (PORT d[3] (1770:1770:1770) (2089:2089:2089))
        (PORT d[4] (1401:1401:1401) (1622:1622:1622))
        (PORT d[5] (1327:1327:1327) (1524:1524:1524))
        (PORT d[6] (1547:1547:1547) (1804:1804:1804))
        (PORT d[7] (2075:2075:2075) (2404:2404:2404))
        (PORT d[8] (1465:1465:1465) (1687:1687:1687))
        (PORT d[9] (2461:2461:2461) (2888:2888:2888))
        (PORT d[10] (3345:3345:3345) (3851:3851:3851))
        (PORT d[11] (1489:1489:1489) (1716:1716:1716))
        (PORT d[12] (1674:1674:1674) (1936:1936:1936))
        (PORT clk (1293:1293:1293) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1914:1914:1914) (2119:2119:2119))
        (PORT clk (1293:1293:1293) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1319:1319:1319))
        (PORT d[0] (1793:1793:1793) (1967:1967:1967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2124:2124:2124) (2467:2467:2467))
        (PORT d[1] (2124:2124:2124) (2467:2467:2467))
        (PORT d[2] (2124:2124:2124) (2467:2467:2467))
        (PORT d[3] (2124:2124:2124) (2467:2467:2467))
        (PORT d[4] (2124:2124:2124) (2467:2467:2467))
        (PORT d[5] (2298:2298:2298) (2664:2664:2664))
        (PORT d[6] (2298:2298:2298) (2664:2664:2664))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2298:2298:2298) (2664:2664:2664))
        (PORT d[9] (2298:2298:2298) (2664:2664:2664))
        (PORT d[10] (2298:2298:2298) (2664:2664:2664))
        (PORT d[11] (2298:2298:2298) (2664:2664:2664))
        (PORT d[12] (2298:2298:2298) (2664:2664:2664))
        (PORT clk (1289:1289:1289) (1287:1287:1287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1287:1287:1287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1288:1288:1288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1439:1439:1439) (1652:1652:1652))
        (PORT clk (1274:1274:1274) (1299:1299:1299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1248:1248:1248) (1466:1466:1466))
        (PORT d[1] (1486:1486:1486) (1741:1741:1741))
        (PORT d[2] (1520:1520:1520) (1748:1748:1748))
        (PORT d[3] (2106:2106:2106) (2453:2453:2453))
        (PORT d[4] (1559:1559:1559) (1810:1810:1810))
        (PORT d[5] (1481:1481:1481) (1698:1698:1698))
        (PORT d[6] (1359:1359:1359) (1585:1585:1585))
        (PORT d[7] (2051:2051:2051) (2376:2376:2376))
        (PORT d[8] (1465:1465:1465) (1686:1686:1686))
        (PORT d[9] (2413:2413:2413) (2835:2835:2835))
        (PORT d[10] (3169:3169:3169) (3648:3648:3648))
        (PORT d[11] (1302:1302:1302) (1489:1489:1489))
        (PORT d[12] (1652:1652:1652) (1913:1913:1913))
        (PORT clk (1271:1271:1271) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1743:1743:1743) (1930:1930:1930))
        (PORT clk (1271:1271:1271) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1299:1299:1299))
        (PORT d[0] (1591:1591:1591) (1762:1762:1762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1427:1427:1427))
        (PORT datab (839:839:839) (957:957:957))
        (PORT datac (870:870:870) (1035:1035:1035))
        (PORT datad (1021:1021:1021) (1166:1166:1166))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (952:952:952) (1095:1095:1095))
        (PORT d[1] (952:952:952) (1095:1095:1095))
        (PORT d[2] (952:952:952) (1095:1095:1095))
        (PORT d[3] (952:952:952) (1095:1095:1095))
        (PORT d[4] (952:952:952) (1095:1095:1095))
        (PORT d[5] (1120:1120:1120) (1298:1298:1298))
        (PORT d[6] (1120:1120:1120) (1298:1298:1298))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (1120:1120:1120) (1298:1298:1298))
        (PORT d[9] (1120:1120:1120) (1298:1298:1298))
        (PORT d[10] (1120:1120:1120) (1298:1298:1298))
        (PORT d[11] (1120:1120:1120) (1298:1298:1298))
        (PORT d[12] (1120:1120:1120) (1298:1298:1298))
        (PORT clk (1337:1337:1337) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1699:1699:1699) (1955:1955:1955))
        (PORT clk (1321:1321:1321) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1842:1842:1842) (2150:2150:2150))
        (PORT d[1] (2221:2221:2221) (2580:2580:2580))
        (PORT d[2] (2624:2624:2624) (3001:3001:3001))
        (PORT d[3] (2755:2755:2755) (3176:3176:3176))
        (PORT d[4] (2013:2013:2013) (2328:2328:2328))
        (PORT d[5] (2870:2870:2870) (3274:3274:3274))
        (PORT d[6] (1902:1902:1902) (2218:2218:2218))
        (PORT d[7] (1586:1586:1586) (1872:1872:1872))
        (PORT d[8] (2703:2703:2703) (3071:3071:3071))
        (PORT d[9] (2482:2482:2482) (2876:2876:2876))
        (PORT d[10] (2892:2892:2892) (3312:3312:3312))
        (PORT d[11] (2548:2548:2548) (2905:2905:2905))
        (PORT d[12] (2589:2589:2589) (2981:2981:2981))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (867:867:867) (965:965:965))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1344:1344:1344))
        (PORT d[0] (2196:2196:2196) (2444:2444:2444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2234:2234:2234) (2598:2598:2598))
        (PORT d[1] (2234:2234:2234) (2598:2598:2598))
        (PORT d[2] (2234:2234:2234) (2598:2598:2598))
        (PORT d[3] (2234:2234:2234) (2598:2598:2598))
        (PORT d[4] (2234:2234:2234) (2598:2598:2598))
        (PORT d[5] (2078:2078:2078) (2415:2415:2415))
        (PORT d[6] (2078:2078:2078) (2415:2415:2415))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2078:2078:2078) (2415:2415:2415))
        (PORT d[9] (2078:2078:2078) (2415:2415:2415))
        (PORT d[10] (2078:2078:2078) (2415:2415:2415))
        (PORT d[11] (2078:2078:2078) (2415:2415:2415))
        (PORT d[12] (2078:2078:2078) (2415:2415:2415))
        (PORT clk (1337:1337:1337) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1210:1210:1210) (1383:1383:1383))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1250:1250:1250) (1463:1463:1463))
        (PORT d[1] (1839:1839:1839) (2142:2142:2142))
        (PORT d[2] (1159:1159:1159) (1338:1338:1338))
        (PORT d[3] (1017:1017:1017) (1190:1190:1190))
        (PORT d[4] (1878:1878:1878) (2169:2169:2169))
        (PORT d[5] (964:964:964) (1113:1113:1113))
        (PORT d[6] (1728:1728:1728) (2013:2013:2013))
        (PORT d[7] (2453:2453:2453) (2841:2841:2841))
        (PORT d[8] (1655:1655:1655) (1904:1904:1904))
        (PORT d[9] (2657:2657:2657) (3116:3116:3116))
        (PORT d[10] (3552:3552:3552) (4091:4091:4091))
        (PORT d[11] (1668:1668:1668) (1918:1918:1918))
        (PORT d[12] (2026:2026:2026) (2338:2338:2338))
        (PORT clk (1318:1318:1318) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1364:1364:1364) (1519:1519:1519))
        (PORT clk (1318:1318:1318) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT d[0] (1863:1863:1863) (2095:2095:2095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (887:887:887) (1053:1053:1053))
        (PORT datac (858:858:858) (982:982:982))
        (PORT datad (666:666:666) (759:759:759))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[11\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (618:618:618))
        (PORT datab (638:638:638) (731:731:731))
        (PORT datad (612:612:612) (693:693:693))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3265:3265:3265) (3773:3773:3773))
        (PORT d[1] (3265:3265:3265) (3773:3773:3773))
        (PORT d[2] (3265:3265:3265) (3773:3773:3773))
        (PORT d[3] (3265:3265:3265) (3773:3773:3773))
        (PORT d[4] (3265:3265:3265) (3773:3773:3773))
        (PORT d[5] (3315:3315:3315) (3815:3815:3815))
        (PORT d[6] (3315:3315:3315) (3815:3815:3815))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (3315:3315:3315) (3815:3815:3815))
        (PORT d[9] (3315:3315:3315) (3815:3815:3815))
        (PORT d[10] (3315:3315:3315) (3815:3815:3815))
        (PORT d[11] (3315:3315:3315) (3815:3815:3815))
        (PORT d[12] (3315:3315:3315) (3815:3815:3815))
        (PORT clk (1334:1334:1334) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1273:1273:1273) (1491:1491:1491))
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1490:1490:1490) (1758:1758:1758))
        (PORT d[1] (1649:1649:1649) (1860:1860:1860))
        (PORT d[2] (1740:1740:1740) (1983:1983:1983))
        (PORT d[3] (1655:1655:1655) (1934:1934:1934))
        (PORT d[4] (1589:1589:1589) (1845:1845:1845))
        (PORT d[5] (2349:2349:2349) (2643:2643:2643))
        (PORT d[6] (1847:1847:1847) (2129:2129:2129))
        (PORT d[7] (1703:1703:1703) (1989:1989:1989))
        (PORT d[8] (1855:1855:1855) (2093:2093:2093))
        (PORT d[9] (2822:2822:2822) (3306:3306:3306))
        (PORT d[10] (3186:3186:3186) (3678:3678:3678))
        (PORT d[11] (1560:1560:1560) (1807:1807:1807))
        (PORT d[12] (1798:1798:1798) (2028:2028:2028))
        (PORT clk (1303:1303:1303) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1767:1767:1767) (1998:1998:1998))
        (PORT clk (1303:1303:1303) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (PORT d[0] (1926:1926:1926) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2908:2908:2908) (3372:3372:3372))
        (PORT d[1] (2908:2908:2908) (3372:3372:3372))
        (PORT d[2] (2908:2908:2908) (3372:3372:3372))
        (PORT d[3] (2908:2908:2908) (3372:3372:3372))
        (PORT d[4] (2908:2908:2908) (3372:3372:3372))
        (PORT d[5] (3149:3149:3149) (3632:3632:3632))
        (PORT d[6] (3149:3149:3149) (3632:3632:3632))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (3149:3149:3149) (3632:3632:3632))
        (PORT d[9] (3149:3149:3149) (3632:3632:3632))
        (PORT d[10] (3149:3149:3149) (3632:3632:3632))
        (PORT d[11] (3149:3149:3149) (3632:3632:3632))
        (PORT d[12] (3149:3149:3149) (3632:3632:3632))
        (PORT clk (1349:1349:1349) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1600:1600:1600) (1852:1852:1852))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1654:1654:1654) (1944:1944:1944))
        (PORT d[1] (2017:2017:2017) (2278:2278:2278))
        (PORT d[2] (1228:1228:1228) (1401:1401:1401))
        (PORT d[3] (1469:1469:1469) (1719:1719:1719))
        (PORT d[4] (1783:1783:1783) (2068:2068:2068))
        (PORT d[5] (2710:2710:2710) (3057:3057:3057))
        (PORT d[6] (2055:2055:2055) (2369:2369:2369))
        (PORT d[7] (1481:1481:1481) (1730:1730:1730))
        (PORT d[8] (2198:2198:2198) (2491:2491:2491))
        (PORT d[9] (3022:3022:3022) (3534:3534:3534))
        (PORT d[10] (2947:2947:2947) (3401:3401:3401))
        (PORT d[11] (1914:1914:1914) (2214:2214:2214))
        (PORT d[12] (1998:1998:1998) (2262:2262:2262))
        (PORT clk (1314:1314:1314) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2400:2400:2400) (2719:2719:2719))
        (PORT clk (1314:1314:1314) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT d[0] (3077:3077:3077) (3470:3470:3470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3097:3097:3097) (3587:3587:3587))
        (PORT d[1] (3097:3097:3097) (3587:3587:3587))
        (PORT d[2] (3097:3097:3097) (3587:3587:3587))
        (PORT d[3] (3097:3097:3097) (3587:3587:3587))
        (PORT d[4] (3097:3097:3097) (3587:3587:3587))
        (PORT d[5] (3312:3312:3312) (3815:3815:3815))
        (PORT d[6] (3312:3312:3312) (3815:3815:3815))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (3312:3312:3312) (3815:3815:3815))
        (PORT d[9] (3312:3312:3312) (3815:3815:3815))
        (PORT d[10] (3312:3312:3312) (3815:3815:3815))
        (PORT d[11] (3312:3312:3312) (3815:3815:3815))
        (PORT d[12] (3312:3312:3312) (3815:3815:3815))
        (PORT clk (1343:1343:1343) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1439:1439:1439) (1679:1679:1679))
        (PORT clk (1313:1313:1313) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1644:1644:1644) (1930:1930:1930))
        (PORT d[1] (1835:1835:1835) (2071:2071:2071))
        (PORT d[2] (1419:1419:1419) (1619:1619:1619))
        (PORT d[3] (1464:1464:1464) (1714:1714:1714))
        (PORT d[4] (1600:1600:1600) (1857:1857:1857))
        (PORT d[5] (2542:2542:2542) (2866:2866:2866))
        (PORT d[6] (1868:1868:1868) (2152:2152:2152))
        (PORT d[7] (1533:1533:1533) (1799:1799:1799))
        (PORT d[8] (1840:1840:1840) (2081:2081:2081))
        (PORT d[9] (2843:2843:2843) (3330:3330:3330))
        (PORT d[10] (3108:3108:3108) (3585:3585:3585))
        (PORT d[11] (1748:1748:1748) (2025:2025:2025))
        (PORT d[12] (1828:1828:1828) (2070:2070:2070))
        (PORT clk (1310:1310:1310) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2543:2543:2543) (2878:2878:2878))
        (PORT clk (1310:1310:1310) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1340:1340:1340))
        (PORT d[0] (2684:2684:2684) (3025:3025:3025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2697:2697:2697) (3122:3122:3122))
        (PORT d[1] (2697:2697:2697) (3122:3122:3122))
        (PORT d[2] (2697:2697:2697) (3122:3122:3122))
        (PORT d[3] (2697:2697:2697) (3122:3122:3122))
        (PORT d[4] (2697:2697:2697) (3122:3122:3122))
        (PORT d[5] (2840:2840:2840) (3280:3280:3280))
        (PORT d[6] (2840:2840:2840) (3280:3280:3280))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2840:2840:2840) (3280:3280:3280))
        (PORT d[9] (2840:2840:2840) (3280:3280:3280))
        (PORT d[10] (2840:2840:2840) (3280:3280:3280))
        (PORT d[11] (2840:2840:2840) (3280:3280:3280))
        (PORT d[12] (2840:2840:2840) (3280:3280:3280))
        (PORT clk (1367:1367:1367) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (706:706:706) (814:814:814))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1605:1605:1605) (1889:1889:1889))
        (PORT d[1] (1477:1477:1477) (1690:1690:1690))
        (PORT d[2] (868:868:868) (1006:1006:1006))
        (PORT d[3] (1592:1592:1592) (1854:1854:1854))
        (PORT d[4] (1725:1725:1725) (1989:1989:1989))
        (PORT d[5] (2019:2019:2019) (2292:2292:2292))
        (PORT d[6] (1680:1680:1680) (1930:1930:1930))
        (PORT d[7] (1187:1187:1187) (1362:1362:1362))
        (PORT d[8] (1577:1577:1577) (1818:1818:1818))
        (PORT d[9] (1895:1895:1895) (2183:2183:2183))
        (PORT d[10] (2501:2501:2501) (2850:2850:2850))
        (PORT d[11] (2100:2100:2100) (2408:2408:2408))
        (PORT d[12] (1535:1535:1535) (1766:1766:1766))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1828:1828:1828) (2078:2078:2078))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (PORT d[0] (1672:1672:1672) (1815:1815:1815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (1145:1145:1145))
        (PORT datab (629:629:629) (747:747:747))
        (PORT datac (345:345:345) (395:395:395))
        (PORT datad (490:490:490) (581:581:581))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (1178:1178:1178))
        (PORT datab (849:849:849) (970:970:970))
        (PORT datac (612:612:612) (723:723:723))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2887:2887:2887))
        (PORT d[1] (2505:2505:2505) (2887:2887:2887))
        (PORT d[2] (2505:2505:2505) (2887:2887:2887))
        (PORT d[3] (2505:2505:2505) (2887:2887:2887))
        (PORT d[4] (2505:2505:2505) (2887:2887:2887))
        (PORT d[5] (2684:2684:2684) (3098:3098:3098))
        (PORT d[6] (2684:2684:2684) (3098:3098:3098))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2684:2684:2684) (3098:3098:3098))
        (PORT d[9] (2684:2684:2684) (3098:3098:3098))
        (PORT d[10] (2684:2684:2684) (3098:3098:3098))
        (PORT d[11] (2684:2684:2684) (3098:3098:3098))
        (PORT d[12] (2684:2684:2684) (3098:3098:3098))
        (PORT clk (1319:1319:1319) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1241:1241:1241))
        (PORT clk (1298:1298:1298) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1778:1778:1778) (2089:2089:2089))
        (PORT d[1] (1654:1654:1654) (1897:1897:1897))
        (PORT d[2] (1422:1422:1422) (1637:1637:1637))
        (PORT d[3] (1782:1782:1782) (2083:2083:2083))
        (PORT d[4] (2122:2122:2122) (2395:2395:2395))
        (PORT d[5] (2060:2060:2060) (2350:2350:2350))
        (PORT d[6] (1678:1678:1678) (1930:1930:1930))
        (PORT d[7] (2077:2077:2077) (2436:2436:2436))
        (PORT d[8] (1534:1534:1534) (1762:1762:1762))
        (PORT d[9] (2883:2883:2883) (3386:3386:3386))
        (PORT d[10] (1795:1795:1795) (2041:2041:2041))
        (PORT d[11] (1693:1693:1693) (1936:1936:1936))
        (PORT d[12] (1517:1517:1517) (1735:1735:1735))
        (PORT clk (1295:1295:1295) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1256:1256:1256) (1365:1365:1365))
        (PORT clk (1295:1295:1295) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1321:1321:1321))
        (PORT d[0] (1658:1658:1658) (1839:1839:1839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2356:2356:2356) (2729:2729:2729))
        (PORT d[1] (2356:2356:2356) (2729:2729:2729))
        (PORT d[2] (2356:2356:2356) (2729:2729:2729))
        (PORT d[3] (2356:2356:2356) (2729:2729:2729))
        (PORT d[4] (2356:2356:2356) (2729:2729:2729))
        (PORT d[5] (2524:2524:2524) (2924:2924:2924))
        (PORT d[6] (2524:2524:2524) (2924:2924:2924))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2524:2524:2524) (2924:2924:2924))
        (PORT d[9] (2524:2524:2524) (2924:2924:2924))
        (PORT d[10] (2524:2524:2524) (2924:2924:2924))
        (PORT d[11] (2524:2524:2524) (2924:2924:2924))
        (PORT d[12] (2524:2524:2524) (2924:2924:2924))
        (PORT clk (1305:1305:1305) (1303:1303:1303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (922:922:922) (1078:1078:1078))
        (PORT clk (1284:1284:1284) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1808:1808:1808) (2122:2122:2122))
        (PORT d[1] (1636:1636:1636) (1875:1875:1875))
        (PORT d[2] (1431:1431:1431) (1647:1647:1647))
        (PORT d[3] (1794:1794:1794) (2103:2103:2103))
        (PORT d[4] (1796:1796:1796) (2036:2036:2036))
        (PORT d[5] (2059:2059:2059) (2346:2346:2346))
        (PORT d[6] (1689:1689:1689) (1944:1944:1944))
        (PORT d[7] (1906:1906:1906) (2242:2242:2242))
        (PORT d[8] (1541:1541:1541) (1769:1769:1769))
        (PORT d[9] (2863:2863:2863) (3366:3366:3366))
        (PORT d[10] (1800:1800:1800) (2051:2051:2051))
        (PORT d[11] (1552:1552:1552) (1776:1776:1776))
        (PORT d[12] (1348:1348:1348) (1546:1546:1546))
        (PORT clk (1281:1281:1281) (1308:1308:1308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1653:1653:1653) (1823:1823:1823))
        (PORT clk (1281:1281:1281) (1308:1308:1308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1309:1309:1309))
        (PORT d[0] (1239:1239:1239) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2345:2345:2345) (2714:2714:2714))
        (PORT d[1] (2345:2345:2345) (2714:2714:2714))
        (PORT d[2] (2345:2345:2345) (2714:2714:2714))
        (PORT d[3] (2345:2345:2345) (2714:2714:2714))
        (PORT d[4] (2345:2345:2345) (2714:2714:2714))
        (PORT d[5] (2678:2678:2678) (3093:3093:3093))
        (PORT d[6] (2678:2678:2678) (3093:3093:3093))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2678:2678:2678) (3093:3093:3093))
        (PORT d[9] (2678:2678:2678) (3093:3093:3093))
        (PORT d[10] (2678:2678:2678) (3093:3093:3093))
        (PORT d[11] (2678:2678:2678) (3093:3093:3093))
        (PORT d[12] (2678:2678:2678) (3093:3093:3093))
        (PORT clk (1313:1313:1313) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1310:1310:1310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1311:1311:1311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (910:910:910) (1062:1062:1062))
        (PORT clk (1292:1292:1292) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1629:1629:1629) (1913:1913:1913))
        (PORT d[1] (1643:1643:1643) (1882:1882:1882))
        (PORT d[2] (1430:1430:1430) (1646:1646:1646))
        (PORT d[3] (1781:1781:1781) (2082:2082:2082))
        (PORT d[4] (1965:1965:1965) (2231:2231:2231))
        (PORT d[5] (2055:2055:2055) (2339:2339:2339))
        (PORT d[6] (1675:1675:1675) (1924:1924:1924))
        (PORT d[7] (2063:2063:2063) (2419:2419:2419))
        (PORT d[8] (1536:1536:1536) (1761:1761:1761))
        (PORT d[9] (2886:2886:2886) (3393:3393:3393))
        (PORT d[10] (1897:1897:1897) (2152:2152:2152))
        (PORT d[11] (1529:1529:1529) (1748:1748:1748))
        (PORT d[12] (1503:1503:1503) (1720:1720:1720))
        (PORT clk (1289:1289:1289) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1294:1294:1294) (1413:1413:1413))
        (PORT clk (1289:1289:1289) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1316:1316:1316))
        (PORT d[0] (2772:2772:2772) (3131:3131:3131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2472:2472:2472) (2861:2861:2861))
        (PORT d[1] (2472:2472:2472) (2861:2861:2861))
        (PORT d[2] (2472:2472:2472) (2861:2861:2861))
        (PORT d[3] (2472:2472:2472) (2861:2861:2861))
        (PORT d[4] (2472:2472:2472) (2861:2861:2861))
        (PORT d[5] (2315:2315:2315) (2684:2684:2684))
        (PORT d[6] (2315:2315:2315) (2684:2684:2684))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2315:2315:2315) (2684:2684:2684))
        (PORT d[9] (2315:2315:2315) (2684:2684:2684))
        (PORT d[10] (2315:2315:2315) (2684:2684:2684))
        (PORT d[11] (2315:2315:2315) (2684:2684:2684))
        (PORT d[12] (2315:2315:2315) (2684:2684:2684))
        (PORT clk (1353:1353:1353) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (704:704:704) (821:821:821))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (999:999:999) (1170:1170:1170))
        (PORT d[1] (2002:2002:2002) (2325:2325:2325))
        (PORT d[2] (810:810:810) (944:944:944))
        (PORT d[3] (824:824:824) (958:958:958))
        (PORT d[4] (2089:2089:2089) (2413:2413:2413))
        (PORT d[5] (667:667:667) (778:778:778))
        (PORT d[6] (1888:1888:1888) (2187:2187:2187))
        (PORT d[7] (2606:2606:2606) (3013:3013:3013))
        (PORT d[8] (1819:1819:1819) (2093:2093:2093))
        (PORT d[9] (2446:2446:2446) (2865:2865:2865))
        (PORT d[10] (2249:2249:2249) (2599:2599:2599))
        (PORT d[11] (1858:1858:1858) (2139:2139:2139))
        (PORT d[12] (2214:2214:2214) (2552:2552:2552))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2258:2258:2258) (2501:2501:2501))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (PORT d[0] (2179:2179:2179) (2403:2403:2403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1434:1434:1434) (1666:1666:1666))
        (PORT datab (248:248:248) (321:321:321))
        (PORT datac (341:341:341) (418:418:418))
        (PORT datad (602:602:602) (678:678:678))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1207:1207:1207))
        (PORT datab (250:250:250) (323:323:323))
        (PORT datac (1300:1300:1300) (1484:1484:1484))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (621:621:621))
        (PORT datab (623:623:623) (716:716:716))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2742:2742:2742) (3183:3183:3183))
        (PORT d[1] (2742:2742:2742) (3183:3183:3183))
        (PORT d[2] (2742:2742:2742) (3183:3183:3183))
        (PORT d[3] (2742:2742:2742) (3183:3183:3183))
        (PORT d[4] (2742:2742:2742) (3183:3183:3183))
        (PORT d[5] (2978:2978:2978) (3430:3430:3430))
        (PORT d[6] (2978:2978:2978) (3430:3430:3430))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2978:2978:2978) (3430:3430:3430))
        (PORT d[9] (2978:2978:2978) (3430:3430:3430))
        (PORT d[10] (2978:2978:2978) (3430:3430:3430))
        (PORT d[11] (2978:2978:2978) (3430:3430:3430))
        (PORT d[12] (2978:2978:2978) (3430:3430:3430))
        (PORT clk (1350:1350:1350) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1285:1285:1285) (1503:1503:1503))
        (PORT clk (1318:1318:1318) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1623:1623:1623) (1911:1911:1911))
        (PORT d[1] (2039:2039:2039) (2306:2306:2306))
        (PORT d[2] (1063:1063:1063) (1209:1209:1209))
        (PORT d[3] (1616:1616:1616) (1885:1885:1885))
        (PORT d[4] (1970:1970:1970) (2272:2272:2272))
        (PORT d[5] (2893:2893:2893) (3267:3267:3267))
        (PORT d[6] (2255:2255:2255) (2600:2600:2600))
        (PORT d[7] (1519:1519:1519) (1781:1781:1781))
        (PORT d[8] (2203:2203:2203) (2492:2492:2492))
        (PORT d[9] (2591:2591:2591) (3047:3047:3047))
        (PORT d[10] (3022:3022:3022) (3494:3494:3494))
        (PORT d[11] (1931:1931:1931) (2236:2236:2236))
        (PORT d[12] (2156:2156:2156) (2435:2435:2435))
        (PORT clk (1315:1315:1315) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2420:2420:2420) (2746:2746:2746))
        (PORT clk (1315:1315:1315) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (PORT d[0] (2928:2928:2928) (3307:3307:3307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2719:2719:2719) (3155:3155:3155))
        (PORT d[1] (2719:2719:2719) (3155:3155:3155))
        (PORT d[2] (2719:2719:2719) (3155:3155:3155))
        (PORT d[3] (2719:2719:2719) (3155:3155:3155))
        (PORT d[4] (2719:2719:2719) (3155:3155:3155))
        (PORT d[5] (2982:2982:2982) (3438:3438:3438))
        (PORT d[6] (2982:2982:2982) (3438:3438:3438))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2982:2982:2982) (3438:3438:3438))
        (PORT d[9] (2982:2982:2982) (3438:3438:3438))
        (PORT d[10] (2982:2982:2982) (3438:3438:3438))
        (PORT d[11] (2982:2982:2982) (3438:3438:3438))
        (PORT d[12] (2982:2982:2982) (3438:3438:3438))
        (PORT clk (1343:1343:1343) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1441:1441:1441) (1680:1680:1680))
        (PORT clk (1327:1327:1327) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1648:1648:1648) (1937:1937:1937))
        (PORT d[1] (2239:2239:2239) (2539:2539:2539))
        (PORT d[2] (1050:1050:1050) (1193:1193:1193))
        (PORT d[3] (1459:1459:1459) (1709:1709:1709))
        (PORT d[4] (1960:1960:1960) (2260:2260:2260))
        (PORT d[5] (2906:2906:2906) (3275:3275:3275))
        (PORT d[6] (2423:2423:2423) (2792:2792:2792))
        (PORT d[7] (1531:1531:1531) (1795:1795:1795))
        (PORT d[8] (2007:2007:2007) (2316:2316:2316))
        (PORT d[9] (2634:2634:2634) (3102:3102:3102))
        (PORT d[10] (3034:3034:3034) (3508:3508:3508))
        (PORT d[11] (1780:1780:1780) (2070:2070:2070))
        (PORT d[12] (2179:2179:2179) (2465:2465:2465))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1723:1723:1723) (1882:1882:1882))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1350:1350:1350))
        (PORT d[0] (2748:2748:2748) (3106:3106:3106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (947:947:947) (1070:1070:1070))
        (PORT d[1] (947:947:947) (1070:1070:1070))
        (PORT d[2] (947:947:947) (1070:1070:1070))
        (PORT d[3] (947:947:947) (1070:1070:1070))
        (PORT d[4] (947:947:947) (1070:1070:1070))
        (PORT d[5] (1112:1112:1112) (1258:1258:1258))
        (PORT d[6] (1112:1112:1112) (1258:1258:1258))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (1112:1112:1112) (1258:1258:1258))
        (PORT d[9] (1112:1112:1112) (1258:1258:1258))
        (PORT d[10] (1112:1112:1112) (1258:1258:1258))
        (PORT d[11] (1112:1112:1112) (1258:1258:1258))
        (PORT d[12] (1112:1112:1112) (1258:1258:1258))
        (PORT clk (1362:1362:1362) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (730:730:730) (851:851:851))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2224:2224:2224) (2616:2616:2616))
        (PORT d[1] (1960:1960:1960) (2278:2278:2278))
        (PORT d[2] (963:963:963) (1114:1114:1114))
        (PORT d[3] (992:992:992) (1156:1156:1156))
        (PORT d[4] (2578:2578:2578) (2962:2962:2962))
        (PORT d[5] (1297:1297:1297) (1494:1494:1494))
        (PORT d[6] (2006:2006:2006) (2308:2308:2308))
        (PORT d[7] (980:980:980) (1134:1134:1134))
        (PORT d[8] (1989:1989:1989) (2271:2271:2271))
        (PORT d[9] (2191:2191:2191) (2576:2576:2576))
        (PORT d[10] (1862:1862:1862) (2156:2156:2156))
        (PORT d[11] (2524:2524:2524) (2885:2885:2885))
        (PORT d[12] (1527:1527:1527) (1773:1773:1773))
        (PORT clk (1327:1327:1327) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1699:1699:1699))
        (PORT clk (1327:1327:1327) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT d[0] (1675:1675:1675) (1827:1827:1827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1206:1206:1206))
        (PORT datab (250:250:250) (323:323:323))
        (PORT datac (347:347:347) (426:426:426))
        (PORT datad (584:584:584) (659:659:659))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2736:2736:2736) (3173:3173:3173))
        (PORT d[1] (2736:2736:2736) (3173:3173:3173))
        (PORT d[2] (2736:2736:2736) (3173:3173:3173))
        (PORT d[3] (2736:2736:2736) (3173:3173:3173))
        (PORT d[4] (2736:2736:2736) (3173:3173:3173))
        (PORT d[5] (2975:2975:2975) (3431:3431:3431))
        (PORT d[6] (2975:2975:2975) (3431:3431:3431))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2975:2975:2975) (3431:3431:3431))
        (PORT d[9] (2975:2975:2975) (3431:3431:3431))
        (PORT d[10] (2975:2975:2975) (3431:3431:3431))
        (PORT d[11] (2975:2975:2975) (3431:3431:3431))
        (PORT d[12] (2975:2975:2975) (3431:3431:3431))
        (PORT clk (1350:1350:1350) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1140:1140:1140) (1345:1345:1345))
        (PORT clk (1318:1318:1318) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1472:1472:1472) (1735:1735:1735))
        (PORT d[1] (2043:2043:2043) (2303:2303:2303))
        (PORT d[2] (1233:1233:1233) (1406:1406:1406))
        (PORT d[3] (1623:1623:1623) (1893:1893:1893))
        (PORT d[4] (1957:1957:1957) (2265:2265:2265))
        (PORT d[5] (2711:2711:2711) (3058:3058:3058))
        (PORT d[6] (2247:2247:2247) (2591:2591:2591))
        (PORT d[7] (1504:1504:1504) (1763:1763:1763))
        (PORT d[8] (2008:2008:2008) (2269:2269:2269))
        (PORT d[9] (2438:2438:2438) (2871:2871:2871))
        (PORT d[10] (3020:3020:3020) (3496:3496:3496))
        (PORT d[11] (1938:1938:1938) (2247:2247:2247))
        (PORT d[12] (1998:1998:1998) (2262:2262:2262))
        (PORT clk (1315:1315:1315) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2132:2132:2132) (2414:2414:2414))
        (PORT clk (1315:1315:1315) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (PORT d[0] (2301:2301:2301) (2606:2606:2606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (1054:1054:1054))
        (PORT datab (363:363:363) (446:446:446))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (1010:1010:1010) (1172:1172:1172))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2141:2141:2141) (2473:2473:2473))
        (PORT d[1] (2141:2141:2141) (2473:2473:2473))
        (PORT d[2] (2141:2141:2141) (2473:2473:2473))
        (PORT d[3] (2141:2141:2141) (2473:2473:2473))
        (PORT d[4] (2141:2141:2141) (2473:2473:2473))
        (PORT d[5] (2299:2299:2299) (2652:2652:2652))
        (PORT d[6] (2299:2299:2299) (2652:2652:2652))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2299:2299:2299) (2652:2652:2652))
        (PORT d[9] (2299:2299:2299) (2652:2652:2652))
        (PORT d[10] (2299:2299:2299) (2652:2652:2652))
        (PORT d[11] (2299:2299:2299) (2652:2652:2652))
        (PORT d[12] (2299:2299:2299) (2652:2652:2652))
        (PORT clk (1303:1303:1303) (1301:1301:1301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (904:904:904) (1053:1053:1053))
        (PORT clk (1273:1273:1273) (1296:1296:1296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1582:1582:1582) (1856:1856:1856))
        (PORT d[1] (1204:1204:1204) (1391:1391:1391))
        (PORT d[2] (1378:1378:1378) (1598:1598:1598))
        (PORT d[3] (1433:1433:1433) (1679:1679:1679))
        (PORT d[4] (1599:1599:1599) (1818:1818:1818))
        (PORT d[5] (3516:3516:3516) (3997:3997:3997))
        (PORT d[6] (1200:1200:1200) (1398:1398:1398))
        (PORT d[7] (1753:1753:1753) (2025:2025:2025))
        (PORT d[8] (1316:1316:1316) (1505:1505:1505))
        (PORT d[9] (2610:2610:2610) (3048:3048:3048))
        (PORT d[10] (3157:3157:3157) (3628:3628:3628))
        (PORT d[11] (1318:1318:1318) (1498:1498:1498))
        (PORT d[12] (1353:1353:1353) (1555:1555:1555))
        (PORT clk (1270:1270:1270) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1436:1436:1436) (1566:1566:1566))
        (PORT clk (1270:1270:1270) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1296:1296:1296))
        (PORT d[0] (1949:1949:1949) (2167:2167:2167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2283:2283:2283) (2639:2639:2639))
        (PORT d[1] (2283:2283:2283) (2639:2639:2639))
        (PORT d[2] (2283:2283:2283) (2639:2639:2639))
        (PORT d[3] (2283:2283:2283) (2639:2639:2639))
        (PORT d[4] (2283:2283:2283) (2639:2639:2639))
        (PORT d[5] (2141:2141:2141) (2480:2480:2480))
        (PORT d[6] (2141:2141:2141) (2480:2480:2480))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2141:2141:2141) (2480:2480:2480))
        (PORT d[9] (2141:2141:2141) (2480:2480:2480))
        (PORT d[10] (2141:2141:2141) (2480:2480:2480))
        (PORT d[11] (2141:2141:2141) (2480:2480:2480))
        (PORT d[12] (2141:2141:2141) (2480:2480:2480))
        (PORT clk (1296:1296:1296) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1296:1296:1296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (920:920:920) (1086:1086:1086))
        (PORT clk (1267:1267:1267) (1290:1290:1290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1418:1418:1418) (1643:1643:1643))
        (PORT d[1] (1279:1279:1279) (1501:1501:1501))
        (PORT d[2] (1543:1543:1543) (1776:1776:1776))
        (PORT d[3] (2100:2100:2100) (2447:2447:2447))
        (PORT d[4] (1571:1571:1571) (1827:1827:1827))
        (PORT d[5] (1493:1493:1493) (1710:1710:1710))
        (PORT d[6] (1364:1364:1364) (1595:1595:1595))
        (PORT d[7] (1929:1929:1929) (2238:2238:2238))
        (PORT d[8] (1464:1464:1464) (1681:1681:1681))
        (PORT d[9] (2441:2441:2441) (2864:2864:2864))
        (PORT d[10] (3151:3151:3151) (3626:3626:3626))
        (PORT d[11] (1329:1329:1329) (1521:1521:1521))
        (PORT d[12] (1501:1501:1501) (1736:1736:1736))
        (PORT clk (1264:1264:1264) (1289:1289:1289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1621:1621:1621) (1785:1785:1785))
        (PORT clk (1264:1264:1264) (1289:1289:1289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1290:1290:1290))
        (PORT d[0] (1792:1792:1792) (1956:1956:1956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1510:1510:1510))
        (PORT datab (248:248:248) (322:322:322))
        (PORT datac (343:343:343) (421:421:421))
        (PORT datad (971:971:971) (1109:1109:1109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2529:2529:2529) (2928:2928:2928))
        (PORT d[1] (2529:2529:2529) (2928:2928:2928))
        (PORT d[2] (2529:2529:2529) (2928:2928:2928))
        (PORT d[3] (2529:2529:2529) (2928:2928:2928))
        (PORT d[4] (2529:2529:2529) (2928:2928:2928))
        (PORT d[5] (2669:2669:2669) (3093:3093:3093))
        (PORT d[6] (2669:2669:2669) (3093:3093:3093))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2669:2669:2669) (3093:3093:3093))
        (PORT d[9] (2669:2669:2669) (3093:3093:3093))
        (PORT d[10] (2669:2669:2669) (3093:3093:3093))
        (PORT d[11] (2669:2669:2669) (3093:3093:3093))
        (PORT d[12] (2669:2669:2669) (3093:3093:3093))
        (PORT clk (1369:1369:1369) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (701:701:701) (816:816:816))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1581:1581:1581) (1866:1866:1866))
        (PORT d[1] (1640:1640:1640) (1862:1862:1862))
        (PORT d[2] (687:687:687) (795:795:795))
        (PORT d[3] (1593:1593:1593) (1866:1866:1866))
        (PORT d[4] (1854:1854:1854) (2124:2124:2124))
        (PORT d[5] (721:721:721) (829:829:829))
        (PORT d[6] (1874:1874:1874) (2159:2159:2159))
        (PORT d[7] (1364:1364:1364) (1565:1565:1565))
        (PORT d[8] (1751:1751:1751) (2021:2021:2021))
        (PORT d[9] (1883:1883:1883) (2156:2156:2156))
        (PORT d[10] (2510:2510:2510) (2854:2854:2854))
        (PORT d[11] (2108:2108:2108) (2417:2417:2417))
        (PORT d[12] (1699:1699:1699) (1950:1950:1950))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (795:795:795) (848:848:848))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (PORT d[0] (870:870:870) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2519:2519:2519) (2917:2917:2917))
        (PORT d[1] (2519:2519:2519) (2917:2917:2917))
        (PORT d[2] (2519:2519:2519) (2917:2917:2917))
        (PORT d[3] (2519:2519:2519) (2917:2917:2917))
        (PORT d[4] (2519:2519:2519) (2917:2917:2917))
        (PORT d[5] (2613:2613:2613) (3016:3016:3016))
        (PORT d[6] (2613:2613:2613) (3016:3016:3016))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2613:2613:2613) (3016:3016:3016))
        (PORT d[9] (2613:2613:2613) (3016:3016:3016))
        (PORT d[10] (2613:2613:2613) (3016:3016:3016))
        (PORT d[11] (2613:2613:2613) (3016:3016:3016))
        (PORT d[12] (2613:2613:2613) (3016:3016:3016))
        (PORT clk (1361:1361:1361) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (499:499:499) (577:577:577))
        (PORT clk (1346:1346:1346) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1597:1597:1597) (1880:1880:1880))
        (PORT d[1] (1654:1654:1654) (1890:1890:1890))
        (PORT d[2] (675:675:675) (781:781:781))
        (PORT d[3] (1809:1809:1809) (2110:2110:2110))
        (PORT d[4] (865:865:865) (995:995:995))
        (PORT d[5] (724:724:724) (838:838:838))
        (PORT d[6] (1871:1871:1871) (2150:2150:2150))
        (PORT d[7] (1375:1375:1375) (1578:1578:1578))
        (PORT d[8] (1908:1908:1908) (2197:2197:2197))
        (PORT d[9] (2082:2082:2082) (2393:2393:2393))
        (PORT d[10] (684:684:684) (800:800:800))
        (PORT d[11] (2281:2281:2281) (2608:2608:2608))
        (PORT d[12] (1723:1723:1723) (1982:1982:1982))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (604:604:604) (629:629:629))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (PORT d[0] (2110:2110:2110) (2377:2377:2377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (248:248:248) (321:321:321))
        (PORT datac (628:628:628) (725:725:725))
        (PORT datad (468:468:468) (533:533:533))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[13\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (620:620:620))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2272:2272:2272) (2633:2633:2633))
        (PORT d[1] (2272:2272:2272) (2633:2633:2633))
        (PORT d[2] (2272:2272:2272) (2633:2633:2633))
        (PORT d[3] (2272:2272:2272) (2633:2633:2633))
        (PORT d[4] (2272:2272:2272) (2633:2633:2633))
        (PORT d[5] (2346:2346:2346) (2721:2721:2721))
        (PORT d[6] (2346:2346:2346) (2721:2721:2721))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2346:2346:2346) (2721:2721:2721))
        (PORT d[9] (2346:2346:2346) (2721:2721:2721))
        (PORT d[10] (2346:2346:2346) (2721:2721:2721))
        (PORT d[11] (2346:2346:2346) (2721:2721:2721))
        (PORT d[12] (2346:2346:2346) (2721:2721:2721))
        (PORT clk (1324:1324:1324) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2291:2291:2291) (2681:2681:2681))
        (PORT clk (1308:1308:1308) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1502:1502:1502) (1771:1771:1771))
        (PORT d[1] (2616:2616:2616) (2969:2969:2969))
        (PORT d[2] (1252:1252:1252) (1430:1430:1430))
        (PORT d[3] (1263:1263:1263) (1477:1477:1477))
        (PORT d[4] (1987:1987:1987) (2281:2281:2281))
        (PORT d[5] (2923:2923:2923) (3309:3309:3309))
        (PORT d[6] (2136:2136:2136) (2451:2451:2451))
        (PORT d[7] (1683:1683:1683) (1961:1961:1961))
        (PORT d[8] (1809:1809:1809) (2089:2089:2089))
        (PORT d[9] (2815:2815:2815) (3298:3298:3298))
        (PORT d[10] (3213:3213:3213) (3712:3712:3712))
        (PORT d[11] (1763:1763:1763) (2047:2047:2047))
        (PORT d[12] (1397:1397:1397) (1589:1589:1589))
        (PORT clk (1305:1305:1305) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (2227:2227:2227))
        (PORT clk (1305:1305:1305) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1334:1334:1334))
        (PORT d[0] (1628:1628:1628) (1806:1806:1806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2441:2441:2441) (2821:2821:2821))
        (PORT d[1] (2441:2441:2441) (2821:2821:2821))
        (PORT d[2] (2441:2441:2441) (2821:2821:2821))
        (PORT d[3] (2441:2441:2441) (2821:2821:2821))
        (PORT d[4] (2441:2441:2441) (2821:2821:2821))
        (PORT d[5] (2133:2133:2133) (2468:2468:2468))
        (PORT d[6] (2133:2133:2133) (2468:2468:2468))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2133:2133:2133) (2468:2468:2468))
        (PORT d[9] (2133:2133:2133) (2468:2468:2468))
        (PORT d[10] (2133:2133:2133) (2468:2468:2468))
        (PORT d[11] (2133:2133:2133) (2468:2468:2468))
        (PORT d[12] (2133:2133:2133) (2468:2468:2468))
        (PORT clk (1303:1303:1303) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1703:1703:1703) (1998:1998:1998))
        (PORT clk (1288:1288:1288) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1302:1302:1302) (1535:1535:1535))
        (PORT d[1] (1511:1511:1511) (1763:1763:1763))
        (PORT d[2] (1909:1909:1909) (2202:2202:2202))
        (PORT d[3] (1682:1682:1682) (1985:1985:1985))
        (PORT d[4] (1446:1446:1446) (1680:1680:1680))
        (PORT d[5] (1724:1724:1724) (1994:1994:1994))
        (PORT d[6] (1543:1543:1543) (1820:1820:1820))
        (PORT d[7] (1896:1896:1896) (2210:2210:2210))
        (PORT d[8] (1983:1983:1983) (2269:2269:2269))
        (PORT d[9] (2386:2386:2386) (2781:2781:2781))
        (PORT d[10] (3019:3019:3019) (3461:3461:3461))
        (PORT d[11] (1855:1855:1855) (2115:2115:2115))
        (PORT d[12] (2164:2164:2164) (2490:2490:2490))
        (PORT clk (1285:1285:1285) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1240:1240:1240) (1375:1375:1375))
        (PORT clk (1285:1285:1285) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1311:1311:1311))
        (PORT d[0] (2417:2417:2417) (2734:2734:2734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2661:2661:2661))
        (PORT d[1] (2305:2305:2305) (2661:2661:2661))
        (PORT d[2] (2305:2305:2305) (2661:2661:2661))
        (PORT d[3] (2305:2305:2305) (2661:2661:2661))
        (PORT d[4] (2305:2305:2305) (2661:2661:2661))
        (PORT d[5] (2149:2149:2149) (2483:2483:2483))
        (PORT d[6] (2149:2149:2149) (2483:2483:2483))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2149:2149:2149) (2483:2483:2483))
        (PORT d[9] (2149:2149:2149) (2483:2483:2483))
        (PORT d[10] (2149:2149:2149) (2483:2483:2483))
        (PORT d[11] (2149:2149:2149) (2483:2483:2483))
        (PORT d[12] (2149:2149:2149) (2483:2483:2483))
        (PORT clk (1310:1310:1310) (1308:1308:1308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1309:1309:1309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2154:2154:2154) (2519:2519:2519))
        (PORT clk (1282:1282:1282) (1306:1306:1306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1440:1440:1440) (1680:1680:1680))
        (PORT d[1] (1299:1299:1299) (1528:1528:1528))
        (PORT d[2] (1550:1550:1550) (1784:1784:1784))
        (PORT d[3] (1909:1909:1909) (2231:2231:2231))
        (PORT d[4] (1751:1751:1751) (2020:2020:2020))
        (PORT d[5] (1513:1513:1513) (1737:1737:1737))
        (PORT d[6] (1185:1185:1185) (1384:1384:1384))
        (PORT d[7] (1610:1610:1610) (1870:1870:1870))
        (PORT d[8] (1471:1471:1471) (1688:1688:1688))
        (PORT d[9] (2459:2459:2459) (2882:2882:2882))
        (PORT d[10] (2971:2971:2971) (3425:3425:3425))
        (PORT d[11] (1322:1322:1322) (1512:1512:1512))
        (PORT d[12] (1505:1505:1505) (1738:1738:1738))
        (PORT clk (1279:1279:1279) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1749:1749:1749) (1933:1933:1933))
        (PORT clk (1279:1279:1279) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1306:1306:1306))
        (PORT d[0] (1580:1580:1580) (1742:1742:1742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2276:2276:2276) (2627:2627:2627))
        (PORT d[1] (2276:2276:2276) (2627:2627:2627))
        (PORT d[2] (2276:2276:2276) (2627:2627:2627))
        (PORT d[3] (2276:2276:2276) (2627:2627:2627))
        (PORT d[4] (2276:2276:2276) (2627:2627:2627))
        (PORT d[5] (2288:2288:2288) (2647:2647:2647))
        (PORT d[6] (2288:2288:2288) (2647:2647:2647))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2288:2288:2288) (2647:2647:2647))
        (PORT d[9] (2288:2288:2288) (2647:2647:2647))
        (PORT d[10] (2288:2288:2288) (2647:2647:2647))
        (PORT d[11] (2288:2288:2288) (2647:2647:2647))
        (PORT d[12] (2288:2288:2288) (2647:2647:2647))
        (PORT clk (1296:1296:1296) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1296:1296:1296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2280:2280:2280) (2683:2683:2683))
        (PORT clk (1282:1282:1282) (1306:1306:1306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1264:1264:1264) (1477:1477:1477))
        (PORT d[1] (1476:1476:1476) (1729:1729:1729))
        (PORT d[2] (1372:1372:1372) (1584:1584:1584))
        (PORT d[3] (2106:2106:2106) (2454:2454:2454))
        (PORT d[4] (1725:1725:1725) (1996:1996:1996))
        (PORT d[5] (1469:1469:1469) (1680:1680:1680))
        (PORT d[6] (1373:1373:1373) (1606:1606:1606))
        (PORT d[7] (2079:2079:2079) (2413:2413:2413))
        (PORT d[8] (1151:1151:1151) (1323:1323:1323))
        (PORT d[9] (2454:2454:2454) (2884:2884:2884))
        (PORT d[10] (3170:3170:3170) (3649:3649:3649))
        (PORT d[11] (1318:1318:1318) (1515:1515:1515))
        (PORT d[12] (1677:1677:1677) (1945:1945:1945))
        (PORT clk (1279:1279:1279) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1767:1767:1767) (1949:1949:1949))
        (PORT clk (1279:1279:1279) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1306:1306:1306))
        (PORT d[0] (1786:1786:1786) (1952:1952:1952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1172:1172:1172) (1327:1327:1327))
        (PORT datab (887:887:887) (1053:1053:1053))
        (PORT datac (993:993:993) (1120:1120:1120))
        (PORT datad (1185:1185:1185) (1388:1388:1388))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1418:1418:1418) (1632:1632:1632))
        (PORT datab (891:891:891) (1058:1058:1058))
        (PORT datac (1158:1158:1158) (1300:1300:1300))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3098:3098:3098) (3588:3588:3588))
        (PORT d[1] (3098:3098:3098) (3588:3588:3588))
        (PORT d[2] (3098:3098:3098) (3588:3588:3588))
        (PORT d[3] (3098:3098:3098) (3588:3588:3588))
        (PORT d[4] (3098:3098:3098) (3588:3588:3588))
        (PORT d[5] (3322:3322:3322) (3829:3829:3829))
        (PORT d[6] (3322:3322:3322) (3829:3829:3829))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (3322:3322:3322) (3829:3829:3829))
        (PORT d[9] (3322:3322:3322) (3829:3829:3829))
        (PORT d[10] (3322:3322:3322) (3829:3829:3829))
        (PORT d[11] (3322:3322:3322) (3829:3829:3829))
        (PORT d[12] (3322:3322:3322) (3829:3829:3829))
        (PORT clk (1340:1340:1340) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1459:1459:1459) (1706:1706:1706))
        (PORT clk (1312:1312:1312) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1500:1500:1500) (1768:1768:1768))
        (PORT d[1] (1784:1784:1784) (2006:2006:2006))
        (PORT d[2] (1882:1882:1882) (2135:2135:2135))
        (PORT d[3] (1642:1642:1642) (1921:1921:1921))
        (PORT d[4] (1600:1600:1600) (1856:1856:1856))
        (PORT d[5] (2530:2530:2530) (2853:2853:2853))
        (PORT d[6] (1867:1867:1867) (2151:2151:2151))
        (PORT d[7] (1534:1534:1534) (1800:1800:1800))
        (PORT d[8] (1852:1852:1852) (2092:2092:2092))
        (PORT d[9] (2843:2843:2843) (3329:3329:3329))
        (PORT d[10] (3029:3029:3029) (3506:3506:3506))
        (PORT d[11] (1753:1753:1753) (2036:2036:2036))
        (PORT d[12] (1827:1827:1827) (2069:2069:2069))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1943:1943:1943) (2200:2200:2200))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (PORT d[0] (2103:2103:2103) (2380:2380:2380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (773:773:773) (891:891:891))
        (PORT d[1] (773:773:773) (891:891:891))
        (PORT d[2] (773:773:773) (891:891:891))
        (PORT d[3] (773:773:773) (891:891:891))
        (PORT d[4] (773:773:773) (891:891:891))
        (PORT d[5] (1139:1139:1139) (1317:1317:1317))
        (PORT d[6] (1139:1139:1139) (1317:1317:1317))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (1139:1139:1139) (1317:1317:1317))
        (PORT d[9] (1139:1139:1139) (1317:1317:1317))
        (PORT d[10] (1139:1139:1139) (1317:1317:1317))
        (PORT d[11] (1139:1139:1139) (1317:1317:1317))
        (PORT d[12] (1139:1139:1139) (1317:1317:1317))
        (PORT clk (1343:1343:1343) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1617:1617:1617) (1876:1876:1876))
        (PORT clk (1312:1312:1312) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2382:2382:2382) (2784:2784:2784))
        (PORT d[1] (2019:2019:2019) (2348:2348:2348))
        (PORT d[2] (2603:2603:2603) (2969:2969:2969))
        (PORT d[3] (2566:2566:2566) (2963:2963:2963))
        (PORT d[4] (2188:2188:2188) (2525:2525:2525))
        (PORT d[5] (2685:2685:2685) (3066:3066:3066))
        (PORT d[6] (2556:2556:2556) (2932:2932:2932))
        (PORT d[7] (1532:1532:1532) (1800:1800:1800))
        (PORT d[8] (2368:2368:2368) (2696:2696:2696))
        (PORT d[9] (2332:2332:2332) (2706:2706:2706))
        (PORT d[10] (2696:2696:2696) (3083:3083:3083))
        (PORT d[11] (2650:2650:2650) (3013:3013:3013))
        (PORT d[12] (2402:2402:2402) (2770:2770:2770))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (2220:2220:2220))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (PORT d[0] (2274:2274:2274) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2328:2328:2328) (2690:2690:2690))
        (PORT d[1] (2328:2328:2328) (2690:2690:2690))
        (PORT d[2] (2328:2328:2328) (2690:2690:2690))
        (PORT d[3] (2328:2328:2328) (2690:2690:2690))
        (PORT d[4] (2328:2328:2328) (2690:2690:2690))
        (PORT d[5] (2676:2676:2676) (3092:3092:3092))
        (PORT d[6] (2676:2676:2676) (3092:3092:3092))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2676:2676:2676) (3092:3092:3092))
        (PORT d[9] (2676:2676:2676) (3092:3092:3092))
        (PORT d[10] (2676:2676:2676) (3092:3092:3092))
        (PORT d[11] (2676:2676:2676) (3092:3092:3092))
        (PORT d[12] (2676:2676:2676) (3092:3092:3092))
        (PORT clk (1361:1361:1361) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1635:1635:1635) (1908:1908:1908))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1585:1585:1585) (1866:1866:1866))
        (PORT d[1] (1290:1290:1290) (1473:1473:1473))
        (PORT d[2] (1048:1048:1048) (1214:1214:1214))
        (PORT d[3] (1447:1447:1447) (1691:1691:1691))
        (PORT d[4] (1537:1537:1537) (1771:1771:1771))
        (PORT d[5] (1854:1854:1854) (2106:2106:2106))
        (PORT d[6] (1491:1491:1491) (1710:1710:1710))
        (PORT d[7] (1007:1007:1007) (1157:1157:1157))
        (PORT d[8] (1556:1556:1556) (1793:1793:1793))
        (PORT d[9] (1714:1714:1714) (1973:1973:1973))
        (PORT d[10] (2340:2340:2340) (2665:2665:2665))
        (PORT d[11] (1914:1914:1914) (2195:2195:2195))
        (PORT d[12] (1360:1360:1360) (1569:1569:1569))
        (PORT clk (1329:1329:1329) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1638:1638:1638) (1855:1855:1855))
        (PORT clk (1329:1329:1329) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (PORT d[0] (1505:1505:1505) (1626:1626:1626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2270:2270:2270) (2621:2621:2621))
        (PORT d[1] (2270:2270:2270) (2621:2621:2621))
        (PORT d[2] (2270:2270:2270) (2621:2621:2621))
        (PORT d[3] (2270:2270:2270) (2621:2621:2621))
        (PORT d[4] (2270:2270:2270) (2621:2621:2621))
        (PORT d[5] (2429:2429:2429) (2800:2800:2800))
        (PORT d[6] (2429:2429:2429) (2800:2800:2800))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2429:2429:2429) (2800:2800:2800))
        (PORT d[9] (2429:2429:2429) (2800:2800:2800))
        (PORT d[10] (2429:2429:2429) (2800:2800:2800))
        (PORT d[11] (2429:2429:2429) (2800:2800:2800))
        (PORT d[12] (2429:2429:2429) (2800:2800:2800))
        (PORT clk (1303:1303:1303) (1301:1301:1301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2486:2486:2486) (2923:2923:2923))
        (PORT clk (1288:1288:1288) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1460:1460:1460) (1717:1717:1717))
        (PORT d[1] (1207:1207:1207) (1398:1398:1398))
        (PORT d[2] (1302:1302:1302) (1512:1512:1512))
        (PORT d[3] (1582:1582:1582) (1846:1846:1846))
        (PORT d[4] (1750:1750:1750) (1991:1991:1991))
        (PORT d[5] (3725:3725:3725) (4245:4245:4245))
        (PORT d[6] (1360:1360:1360) (1578:1578:1578))
        (PORT d[7] (1955:1955:1955) (2260:2260:2260))
        (PORT d[8] (1481:1481:1481) (1690:1690:1690))
        (PORT d[9] (2890:2890:2890) (3361:3361:3361))
        (PORT d[10] (3336:3336:3336) (3837:3837:3837))
        (PORT d[11] (1615:1615:1615) (1834:1834:1834))
        (PORT d[12] (1333:1333:1333) (1528:1528:1528))
        (PORT clk (1285:1285:1285) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1404:1404:1404) (1533:1533:1533))
        (PORT clk (1285:1285:1285) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1312:1312:1312))
        (PORT d[0] (1235:1235:1235) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (1087:1087:1087))
        (PORT datab (360:360:360) (442:442:442))
        (PORT datac (231:231:231) (300:300:300))
        (PORT datad (1142:1142:1142) (1309:1309:1309))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1200:1200:1200))
        (PORT datab (362:362:362) (445:445:445))
        (PORT datac (1106:1106:1106) (1272:1272:1272))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[14\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (614:614:614))
        (PORT datab (728:728:728) (832:832:832))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2122:2122:2122) (2449:2449:2449))
        (PORT d[1] (2122:2122:2122) (2449:2449:2449))
        (PORT d[2] (2122:2122:2122) (2449:2449:2449))
        (PORT d[3] (2122:2122:2122) (2449:2449:2449))
        (PORT d[4] (2122:2122:2122) (2449:2449:2449))
        (PORT d[5] (2685:2685:2685) (3099:3099:3099))
        (PORT d[6] (2685:2685:2685) (3099:3099:3099))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2685:2685:2685) (3099:3099:3099))
        (PORT d[9] (2685:2685:2685) (3099:3099:3099))
        (PORT d[10] (2685:2685:2685) (3099:3099:3099))
        (PORT d[11] (2685:2685:2685) (3099:3099:3099))
        (PORT d[12] (2685:2685:2685) (3099:3099:3099))
        (PORT clk (1325:1325:1325) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1197:1197:1197) (1369:1369:1369))
        (PORT clk (1304:1304:1304) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1793:1793:1793) (2109:2109:2109))
        (PORT d[1] (1659:1659:1659) (1901:1901:1901))
        (PORT d[2] (1420:1420:1420) (1637:1637:1637))
        (PORT d[3] (1611:1611:1611) (1884:1884:1884))
        (PORT d[4] (1972:1972:1972) (2239:2239:2239))
        (PORT d[5] (1860:1860:1860) (2111:2111:2111))
        (PORT d[6] (1512:1512:1512) (1743:1743:1743))
        (PORT d[7] (2086:2086:2086) (2446:2446:2446))
        (PORT d[8] (1361:1361:1361) (1560:1560:1560))
        (PORT d[9] (2894:2894:2894) (3401:3401:3401))
        (PORT d[10] (1978:1978:1978) (2255:2255:2255))
        (PORT d[11] (1703:1703:1703) (1948:1948:1948))
        (PORT d[12] (1524:1524:1524) (1743:1743:1743))
        (PORT clk (1301:1301:1301) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1251:1251:1251) (1357:1357:1357))
        (PORT clk (1301:1301:1301) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1327:1327:1327))
        (PORT d[0] (1766:1766:1766) (1957:1957:1957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2334:2334:2334) (2698:2698:2698))
        (PORT d[1] (2334:2334:2334) (2698:2698:2698))
        (PORT d[2] (2334:2334:2334) (2698:2698:2698))
        (PORT d[3] (2334:2334:2334) (2698:2698:2698))
        (PORT d[4] (2334:2334:2334) (2698:2698:2698))
        (PORT d[5] (2494:2494:2494) (2881:2881:2881))
        (PORT d[6] (2494:2494:2494) (2881:2881:2881))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2494:2494:2494) (2881:2881:2881))
        (PORT d[9] (2494:2494:2494) (2881:2881:2881))
        (PORT d[10] (2494:2494:2494) (2881:2881:2881))
        (PORT d[11] (2494:2494:2494) (2881:2881:2881))
        (PORT d[12] (2494:2494:2494) (2881:2881:2881))
        (PORT clk (1305:1305:1305) (1303:1303:1303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1366:1366:1366) (1556:1556:1556))
        (PORT clk (1271:1271:1271) (1294:1294:1294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1799:1799:1799) (2107:2107:2107))
        (PORT d[1] (1501:1501:1501) (1723:1723:1723))
        (PORT d[2] (1594:1594:1594) (1829:1829:1829))
        (PORT d[3] (1636:1636:1636) (1918:1918:1918))
        (PORT d[4] (1481:1481:1481) (1681:1681:1681))
        (PORT d[5] (2239:2239:2239) (2550:2550:2550))
        (PORT d[6] (1850:1850:1850) (2120:2120:2120))
        (PORT d[7] (2038:2038:2038) (2382:2382:2382))
        (PORT d[8] (1699:1699:1699) (1944:1944:1944))
        (PORT d[9] (2845:2845:2845) (3344:3344:3344))
        (PORT d[10] (1619:1619:1619) (1843:1843:1843))
        (PORT d[11] (1562:1562:1562) (1790:1790:1790))
        (PORT d[12] (1493:1493:1493) (1702:1702:1702))
        (PORT clk (1268:1268:1268) (1293:1293:1293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1646:1646:1646) (1817:1817:1817))
        (PORT clk (1268:1268:1268) (1293:1293:1293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1294:1294:1294))
        (PORT d[0] (1244:1244:1244) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2649:2649:2649))
        (PORT d[1] (2288:2288:2288) (2649:2649:2649))
        (PORT d[2] (2288:2288:2288) (2649:2649:2649))
        (PORT d[3] (2288:2288:2288) (2649:2649:2649))
        (PORT d[4] (2288:2288:2288) (2649:2649:2649))
        (PORT d[5] (1678:1678:1678) (1913:1913:1913))
        (PORT d[6] (1678:1678:1678) (1913:1913:1913))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (1678:1678:1678) (1913:1913:1913))
        (PORT d[9] (1678:1678:1678) (1913:1913:1913))
        (PORT d[10] (1678:1678:1678) (1913:1913:1913))
        (PORT d[11] (1678:1678:1678) (1913:1913:1913))
        (PORT d[12] (1678:1678:1678) (1913:1913:1913))
        (PORT clk (1346:1346:1346) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (864:864:864) (995:995:995))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1255:1255:1255) (1474:1474:1474))
        (PORT d[1] (1817:1817:1817) (2117:2117:2117))
        (PORT d[2] (996:996:996) (1154:1154:1154))
        (PORT d[3] (851:851:851) (989:989:989))
        (PORT d[4] (1738:1738:1738) (2010:2010:2010))
        (PORT d[5] (688:688:688) (805:805:805))
        (PORT d[6] (1916:1916:1916) (2228:2228:2228))
        (PORT d[7] (2419:2419:2419) (2794:2794:2794))
        (PORT d[8] (1828:1828:1828) (2102:2102:2102))
        (PORT d[9] (2837:2837:2837) (3321:3321:3321))
        (PORT d[10] (3729:3729:3729) (4291:4291:4291))
        (PORT d[11] (1867:1867:1867) (2152:2152:2152))
        (PORT d[12] (2018:2018:2018) (2327:2327:2327))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2511:2511:2511))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (PORT d[0] (2182:2182:2182) (2410:2410:2410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1621:1621:1621) (1835:1835:1835))
        (PORT d[1] (1621:1621:1621) (1835:1835:1835))
        (PORT d[2] (1621:1621:1621) (1835:1835:1835))
        (PORT d[3] (1621:1621:1621) (1835:1835:1835))
        (PORT d[4] (1621:1621:1621) (1835:1835:1835))
        (PORT d[5] (2420:2420:2420) (2781:2781:2781))
        (PORT d[6] (2420:2420:2420) (2781:2781:2781))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2420:2420:2420) (2781:2781:2781))
        (PORT d[9] (2420:2420:2420) (2781:2781:2781))
        (PORT d[10] (2420:2420:2420) (2781:2781:2781))
        (PORT d[11] (2420:2420:2420) (2781:2781:2781))
        (PORT d[12] (2420:2420:2420) (2781:2781:2781))
        (PORT clk (1319:1319:1319) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1444:1444:1444) (1648:1648:1648))
        (PORT clk (1298:1298:1298) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1813:1813:1813) (2137:2137:2137))
        (PORT d[1] (1434:1434:1434) (1679:1679:1679))
        (PORT d[2] (1491:1491:1491) (1712:1712:1712))
        (PORT d[3] (1571:1571:1571) (1816:1816:1816))
        (PORT d[4] (1872:1872:1872) (2158:2158:2158))
        (PORT d[5] (1483:1483:1483) (1698:1698:1698))
        (PORT d[6] (1304:1304:1304) (1501:1501:1501))
        (PORT d[7] (2032:2032:2032) (2375:2375:2375))
        (PORT d[8] (1309:1309:1309) (1492:1492:1492))
        (PORT d[9] (1946:1946:1946) (2259:2259:2259))
        (PORT d[10] (1305:1305:1305) (1513:1513:1513))
        (PORT d[11] (1318:1318:1318) (1513:1513:1513))
        (PORT d[12] (1482:1482:1482) (1719:1719:1719))
        (PORT clk (1295:1295:1295) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1607:1607:1607) (1779:1779:1779))
        (PORT clk (1295:1295:1295) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1321:1321:1321))
        (PORT d[0] (2808:2808:2808) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1425:1425:1425))
        (PORT datab (667:667:667) (769:769:769))
        (PORT datac (868:868:868) (1033:1033:1033))
        (PORT datad (1171:1171:1171) (1329:1329:1329))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (1013:1013:1013))
        (PORT datab (248:248:248) (321:321:321))
        (PORT datac (959:959:959) (1111:1111:1111))
        (PORT datad (603:603:603) (685:685:685))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2165:2165:2165) (2507:2507:2507))
        (PORT d[1] (2165:2165:2165) (2507:2507:2507))
        (PORT d[2] (2165:2165:2165) (2507:2507:2507))
        (PORT d[3] (2165:2165:2165) (2507:2507:2507))
        (PORT d[4] (2165:2165:2165) (2507:2507:2507))
        (PORT d[5] (2309:2309:2309) (2668:2668:2668))
        (PORT d[6] (2309:2309:2309) (2668:2668:2668))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2309:2309:2309) (2668:2668:2668))
        (PORT d[9] (2309:2309:2309) (2668:2668:2668))
        (PORT d[10] (2309:2309:2309) (2668:2668:2668))
        (PORT d[11] (2309:2309:2309) (2668:2668:2668))
        (PORT d[12] (2309:2309:2309) (2668:2668:2668))
        (PORT clk (1337:1337:1337) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1178:1178:1178) (1344:1344:1344))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1801:1801:1801) (2117:2117:2117))
        (PORT d[1] (1268:1268:1268) (1441:1441:1441))
        (PORT d[2] (1234:1234:1234) (1420:1420:1420))
        (PORT d[3] (1965:1965:1965) (2292:2292:2292))
        (PORT d[4] (2311:2311:2311) (2617:2617:2617))
        (PORT d[5] (1841:1841:1841) (2088:2088:2088))
        (PORT d[6] (1504:1504:1504) (1734:1734:1734))
        (PORT d[7] (2260:2260:2260) (2646:2646:2646))
        (PORT d[8] (1365:1365:1365) (1570:1570:1570))
        (PORT d[9] (1507:1507:1507) (1731:1731:1731))
        (PORT d[10] (1974:1974:1974) (2249:2249:2249))
        (PORT d[11] (1542:1542:1542) (1763:1763:1763))
        (PORT d[12] (1687:1687:1687) (1928:1928:1928))
        (PORT clk (1310:1310:1310) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2398:2398:2398) (2717:2717:2717))
        (PORT clk (1310:1310:1310) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (PORT d[0] (1365:1365:1365) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2472:2472:2472) (2862:2862:2862))
        (PORT d[1] (2472:2472:2472) (2862:2862:2862))
        (PORT d[2] (2472:2472:2472) (2862:2862:2862))
        (PORT d[3] (2472:2472:2472) (2862:2862:2862))
        (PORT d[4] (2472:2472:2472) (2862:2862:2862))
        (PORT d[5] (2322:2322:2322) (2691:2691:2691))
        (PORT d[6] (2322:2322:2322) (2691:2691:2691))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2322:2322:2322) (2691:2691:2691))
        (PORT d[9] (2322:2322:2322) (2691:2691:2691))
        (PORT d[10] (2322:2322:2322) (2691:2691:2691))
        (PORT d[11] (2322:2322:2322) (2691:2691:2691))
        (PORT d[12] (2322:2322:2322) (2691:2691:2691))
        (PORT clk (1354:1354:1354) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (700:700:700) (804:804:804))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (998:998:998) (1169:1169:1169))
        (PORT d[1] (1997:1997:1997) (2319:2319:2319))
        (PORT d[2] (996:996:996) (1154:1154:1154))
        (PORT d[3] (826:826:826) (960:960:960))
        (PORT d[4] (1920:1920:1920) (2221:2221:2221))
        (PORT d[5] (668:668:668) (783:783:783))
        (PORT d[6] (2077:2077:2077) (2403:2403:2403))
        (PORT d[7] (1195:1195:1195) (1381:1381:1381))
        (PORT d[8] (1986:1986:1986) (2282:2282:2282))
        (PORT d[9] (2439:2439:2439) (2857:2857:2857))
        (PORT d[10] (2261:2261:2261) (2617:2617:2617))
        (PORT d[11] (2040:2040:2040) (2345:2345:2345))
        (PORT d[12] (2207:2207:2207) (2539:2539:2539))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1925:1925:1925) (2172:2172:2172))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (PORT d[0] (1089:1089:1089) (1170:1170:1170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2804:2804:2804))
        (PORT d[1] (2430:2430:2430) (2804:2804:2804))
        (PORT d[2] (2430:2430:2430) (2804:2804:2804))
        (PORT d[3] (2430:2430:2430) (2804:2804:2804))
        (PORT d[4] (2430:2430:2430) (2804:2804:2804))
        (PORT d[5] (2301:2301:2301) (2663:2663:2663))
        (PORT d[6] (2301:2301:2301) (2663:2663:2663))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2301:2301:2301) (2663:2663:2663))
        (PORT d[9] (2301:2301:2301) (2663:2663:2663))
        (PORT d[10] (2301:2301:2301) (2663:2663:2663))
        (PORT d[11] (2301:2301:2301) (2663:2663:2663))
        (PORT d[12] (2301:2301:2301) (2663:2663:2663))
        (PORT clk (1342:1342:1342) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1030:1030:1030) (1178:1178:1178))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (2294:2294:2294))
        (PORT d[1] (1251:1251:1251) (1420:1420:1420))
        (PORT d[2] (1236:1236:1236) (1425:1425:1425))
        (PORT d[3] (1756:1756:1756) (2052:2052:2052))
        (PORT d[4] (2155:2155:2155) (2445:2445:2445))
        (PORT d[5] (1827:1827:1827) (2071:2071:2071))
        (PORT d[6] (1491:1491:1491) (1719:1719:1719))
        (PORT d[7] (2268:2268:2268) (2655:2655:2655))
        (PORT d[8] (1507:1507:1507) (1729:1729:1729))
        (PORT d[9] (1512:1512:1512) (1736:1736:1736))
        (PORT d[10] (2158:2158:2158) (2460:2460:2460))
        (PORT d[11] (1556:1556:1556) (1784:1784:1784))
        (PORT d[12] (1692:1692:1692) (1934:1934:1934))
        (PORT clk (1314:1314:1314) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1128:1128:1128) (1224:1224:1224))
        (PORT clk (1314:1314:1314) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT d[0] (1648:1648:1648) (1790:1790:1790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2338:2338:2338) (2704:2704:2704))
        (PORT d[1] (2338:2338:2338) (2704:2704:2704))
        (PORT d[2] (2338:2338:2338) (2704:2704:2704))
        (PORT d[3] (2338:2338:2338) (2704:2704:2704))
        (PORT d[4] (2338:2338:2338) (2704:2704:2704))
        (PORT d[5] (2497:2497:2497) (2888:2888:2888))
        (PORT d[6] (2497:2497:2497) (2888:2888:2888))
        (PORT d[7] (38:38:38) (54:54:54))
        (PORT d[8] (2497:2497:2497) (2888:2888:2888))
        (PORT d[9] (2497:2497:2497) (2888:2888:2888))
        (PORT d[10] (2497:2497:2497) (2888:2888:2888))
        (PORT d[11] (2497:2497:2497) (2888:2888:2888))
        (PORT d[12] (2497:2497:2497) (2888:2888:2888))
        (PORT clk (1359:1359:1359) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (864:864:864) (992:992:992))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1461:1461:1461) (1721:1721:1721))
        (PORT d[1] (1440:1440:1440) (1628:1628:1628))
        (PORT d[2] (1046:1046:1046) (1208:1208:1208))
        (PORT d[3] (1952:1952:1952) (2265:2265:2265))
        (PORT d[4] (1525:1525:1525) (1754:1754:1754))
        (PORT d[5] (1853:1853:1853) (2105:2105:2105))
        (PORT d[6] (1490:1490:1490) (1710:1710:1710))
        (PORT d[7] (2450:2450:2450) (2864:2864:2864))
        (PORT d[8] (1371:1371:1371) (1572:1572:1572))
        (PORT d[9] (1713:1713:1713) (1972:1972:1972))
        (PORT d[10] (2331:2331:2331) (2656:2656:2656))
        (PORT d[11] (1922:1922:1922) (2205:2205:2205))
        (PORT d[12] (1359:1359:1359) (1568:1568:1568))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1486:1486:1486) (1692:1692:1692))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (PORT d[0] (1515:1515:1515) (1641:1641:1641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (1181:1181:1181))
        (PORT datab (882:882:882) (1043:1043:1043))
        (PORT datac (929:929:929) (1064:1064:1064))
        (PORT datad (740:740:740) (839:839:839))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (1185:1185:1185))
        (PORT datab (921:921:921) (1054:1054:1054))
        (PORT datac (528:528:528) (600:600:600))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[15\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (615:615:615))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (574:574:574) (651:651:651))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (160:160:160))
        (PORT datab (154:154:154) (207:207:207))
        (PORT datac (380:380:380) (465:465:465))
        (PORT datad (386:386:386) (464:464:464))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (338:338:338))
        (PORT datac (441:441:441) (502:502:502))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1843:1843:1843) (1575:1575:1575))
        (PORT sload (749:749:749) (838:838:838))
        (PORT ena (636:636:636) (690:690:690))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (306:306:306) (344:344:344))
        (PORT sload (749:749:749) (838:838:838))
        (PORT ena (636:636:636) (690:690:690))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (517:517:517) (580:580:580))
        (PORT sload (749:749:749) (838:838:838))
        (PORT ena (636:636:636) (690:690:690))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (305:305:305) (344:344:344))
        (PORT sload (749:749:749) (838:838:838))
        (PORT ena (636:636:636) (690:690:690))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (306:306:306) (346:346:346))
        (PORT sload (749:749:749) (838:838:838))
        (PORT ena (636:636:636) (690:690:690))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (307:307:307) (346:346:346))
        (PORT sload (749:749:749) (838:838:838))
        (PORT ena (636:636:636) (690:690:690))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1070:1070:1070) (1249:1249:1249))
        (PORT sload (586:586:586) (648:648:648))
        (PORT ena (482:482:482) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (967:967:967) (1098:1098:1098))
        (PORT sload (586:586:586) (648:648:648))
        (PORT ena (482:482:482) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (955:955:955) (1105:1105:1105))
        (PORT sload (586:586:586) (648:648:648))
        (PORT ena (482:482:482) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (477:477:477) (535:535:535))
        (PORT sload (586:586:586) (648:648:648))
        (PORT ena (482:482:482) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (307:307:307) (347:347:347))
        (PORT sload (586:586:586) (648:648:648))
        (PORT ena (482:482:482) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (306:306:306) (344:344:344))
        (PORT sload (586:586:586) (648:648:648))
        (PORT ena (482:482:482) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1725:1725:1725) (1989:1989:1989))
        (PORT sload (586:586:586) (648:648:648))
        (PORT ena (482:482:482) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (307:307:307) (347:347:347))
        (PORT sload (586:586:586) (648:648:648))
        (PORT ena (482:482:482) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1023:1023:1023) (1177:1177:1177))
        (PORT sload (586:586:586) (648:648:648))
        (PORT ena (482:482:482) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1058:1058:1058) (1215:1215:1215))
        (PORT sload (586:586:586) (648:648:648))
        (PORT ena (482:482:482) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (PORT datac (589:589:589) (683:683:683))
        (PORT datad (146:146:146) (191:191:191))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (427:427:427))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (286:286:286) (327:327:327))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT asdata (646:646:646) (727:727:727))
        (PORT clrn (892:892:892) (985:985:985))
        (PORT ena (893:893:893) (968:968:968))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|bypass_reg_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (476:476:476))
        (PORT datab (1784:1784:1784) (1507:1507:1507))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|bypass_reg_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (712:712:712) (807:807:807))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|adapted_tdo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (129:129:129) (170:170:170))
        (PORT datad (578:578:578) (664:664:664))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|clear_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (631:631:631))
        (PORT datad (656:656:656) (772:772:772))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (674:674:674))
        (PORT datab (190:190:190) (224:224:224))
        (PORT datad (548:548:548) (654:654:654))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (750:750:750))
        (PORT datab (352:352:352) (409:409:409))
        (PORT datac (331:331:331) (390:390:390))
        (PORT datad (707:707:707) (839:839:839))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (225:225:225))
        (PORT datab (151:151:151) (202:202:202))
        (PORT datad (152:152:152) (196:196:196))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (164:164:164))
        (PORT datab (278:278:278) (324:324:324))
        (PORT datac (553:553:553) (651:651:651))
        (PORT datad (546:546:546) (652:652:652))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|Add0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (222:222:222))
        (PORT datab (150:150:150) (206:206:206))
        (PORT datac (232:232:232) (290:290:290))
        (PORT datad (150:150:150) (194:194:194))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (165:165:165))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (550:550:550) (648:648:648))
        (PORT datad (550:550:550) (656:656:656))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (219:219:219))
        (PORT datab (151:151:151) (207:207:207))
        (PORT datac (230:230:230) (287:287:287))
        (PORT datad (149:149:149) (194:194:194))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (163:163:163))
        (PORT datab (359:359:359) (417:417:417))
        (PORT datad (149:149:149) (194:194:194))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (223:223:223))
        (PORT datab (150:150:150) (205:205:205))
        (PORT datac (234:234:234) (291:291:291))
        (PORT datad (151:151:151) (195:195:195))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (371:371:371))
        (PORT datab (421:421:421) (519:519:519))
        (PORT datac (817:817:817) (960:960:960))
        (PORT datad (471:471:471) (553:553:553))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (221:221:221))
        (PORT datab (151:151:151) (207:207:207))
        (PORT datac (313:313:313) (368:368:368))
        (PORT datad (135:135:135) (175:175:175))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (868:868:868))
        (PORT datab (352:352:352) (410:410:410))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (1386:1386:1386) (1167:1167:1167))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (589:589:589))
        (PORT datab (604:604:604) (725:725:725))
        (PORT datac (866:866:866) (1018:1018:1018))
        (PORT datad (269:269:269) (310:310:310))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (628:628:628) (667:667:667))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (218:218:218))
        (PORT datab (152:152:152) (208:208:208))
        (PORT datac (229:229:229) (286:286:286))
        (PORT datad (149:149:149) (194:194:194))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (358:358:358) (417:417:417))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (704:704:704) (836:836:836))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (628:628:628) (667:667:667))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (142:142:142))
        (PORT datab (354:354:354) (412:412:412))
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (706:706:706) (838:838:838))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (628:628:628) (667:667:667))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (867:867:867))
        (PORT datab (353:353:353) (411:411:411))
        (PORT datac (95:95:95) (118:118:118))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (628:628:628) (667:667:667))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|adapted_tdo\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (456:456:456))
        (PORT datac (329:329:329) (390:390:390))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT asdata (641:641:641) (714:714:714))
        (PORT clrn (892:892:892) (985:985:985))
        (PORT ena (893:893:893) (968:968:968))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Mux16\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (194:194:194))
        (PORT datab (276:276:276) (318:318:318))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT asdata (943:943:943) (1066:1066:1066))
        (PORT clrn (892:892:892) (985:985:985))
        (PORT ena (893:893:893) (968:968:968))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|clear_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (665:665:665) (794:794:794))
        (PORT datac (558:558:558) (669:669:669))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (PORT datac (135:135:135) (178:178:178))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (158:158:158))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (184:184:184) (221:221:221))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|sdr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (424:424:424) (517:517:517))
        (PORT datad (485:485:485) (577:577:577))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (671:671:671))
        (PORT datab (583:583:583) (698:698:698))
        (PORT datac (193:193:193) (228:228:228))
        (PORT datad (495:495:495) (567:567:567))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (505:505:505) (539:539:539))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|Add0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (318:318:318))
        (PORT datab (239:239:239) (301:301:301))
        (PORT datac (352:352:352) (415:415:415))
        (PORT datad (136:136:136) (181:181:181))
        (IOPATH dataa combout (181:181:181) (180:180:180))
        (IOPATH datab combout (182:182:182) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (778:778:778))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (723:723:723) (851:851:851))
        (PORT datad (166:166:166) (193:193:193))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (435:435:435) (463:463:463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (317:317:317))
        (PORT datab (240:240:240) (303:303:303))
        (PORT datac (352:352:352) (416:416:416))
        (PORT datad (135:135:135) (180:180:180))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (723:723:723))
        (PORT datab (573:573:573) (692:692:692))
        (PORT datad (187:187:187) (224:224:224))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (505:505:505) (539:539:539))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (155:155:155))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datad (187:187:187) (223:223:223))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (505:505:505) (539:539:539))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (287:287:287))
        (PORT datab (246:246:246) (309:309:309))
        (PORT datad (230:230:230) (284:284:284))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (312:312:312))
        (PORT datab (246:246:246) (310:310:310))
        (PORT datac (354:354:354) (418:418:418))
        (PORT datad (132:132:132) (176:176:176))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (873:873:873))
        (PORT datab (241:241:241) (304:304:304))
        (PORT datac (572:572:572) (683:683:683))
        (PORT datad (497:497:497) (591:591:591))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (318:318:318))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (352:352:352) (415:415:415))
        (PORT datad (137:137:137) (181:181:181))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (213:213:213) (254:254:254))
        (PORT datac (575:575:575) (687:687:687))
        (PORT datad (1628:1628:1628) (1372:1372:1372))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (669:669:669))
        (PORT datab (584:584:584) (700:700:700))
        (PORT datac (193:193:193) (229:229:229))
        (PORT datad (494:494:494) (566:566:566))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (419:419:419) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (586:586:586) (702:702:702))
        (PORT datac (722:722:722) (850:850:850))
        (PORT datad (499:499:499) (593:593:593))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (313:313:313))
        (PORT datac (354:354:354) (417:417:417))
        (PORT datad (133:133:133) (176:176:176))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (314:314:314))
        (PORT datab (211:211:211) (252:252:252))
        (PORT datac (570:570:570) (681:681:681))
        (PORT datad (223:223:223) (281:281:281))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (419:419:419) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (358:358:358))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (572:572:572) (683:683:683))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (419:419:419) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (235:235:235))
        (PORT datab (212:212:212) (253:253:253))
        (PORT datac (572:572:572) (684:684:684))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT asdata (672:672:672) (745:745:745))
        (PORT ena (852:852:852) (939:939:939))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (400:400:400))
        (PORT datab (422:422:422) (516:516:516))
        (PORT datac (352:352:352) (419:419:419))
        (PORT datad (490:490:490) (583:583:583))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1721:1721:1721) (1464:1464:1464))
        (PORT datab (227:227:227) (287:287:287))
        (PORT datac (111:111:111) (137:137:137))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (223:223:223))
        (PORT datab (378:378:378) (454:454:454))
        (PORT datac (114:114:114) (140:140:140))
        (PORT datad (212:212:212) (261:261:261))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (PORT datab (130:130:130) (179:179:179))
        (PORT datac (110:110:110) (136:136:136))
        (PORT datad (214:214:214) (264:264:264))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|bypass_reg_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (395:395:395))
        (PORT datab (1708:1708:1708) (1451:1451:1451))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|bypass_reg_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (780:780:780) (862:862:862))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|adapted_tdo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (296:296:296))
        (PORT datab (362:362:362) (435:435:435))
        (PORT datac (345:345:345) (420:420:420))
        (PORT datad (215:215:215) (267:267:267))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|adapted_tdo\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (281:281:281))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Mux16\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (211:211:211))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datad (327:327:327) (380:380:380))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (428:428:428))
        (PORT datab (179:179:179) (216:216:216))
        (PORT datac (126:126:126) (171:171:171))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|clear_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (496:496:496) (592:592:592))
        (PORT datad (555:555:555) (659:659:659))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (145:145:145))
        (PORT datab (170:170:170) (233:233:233))
        (PORT datad (347:347:347) (419:419:419))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|sdr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (559:559:559))
        (PORT datac (665:665:665) (782:782:782))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (1045:1045:1045))
        (PORT datab (612:612:612) (734:734:734))
        (PORT datac (453:453:453) (514:514:514))
        (PORT datad (604:604:604) (684:684:684))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (507:507:507) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (226:226:226))
        (PORT datab (155:155:155) (213:213:213))
        (PORT datac (148:148:148) (205:205:205))
        (PORT datad (149:149:149) (199:199:199))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (502:502:502) (600:600:600))
        (PORT datad (657:657:657) (773:773:773))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (507:507:507) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (164:164:164) (226:226:226))
        (PORT datac (146:146:146) (202:202:202))
        (PORT datad (150:150:150) (200:200:200))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (166:166:166) (225:225:225))
        (PORT datad (340:340:340) (410:410:410))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (507:507:507) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (219:219:219))
        (PORT datac (154:154:154) (212:212:212))
        (PORT datad (144:144:144) (192:192:192))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (452:452:452))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (143:143:143) (192:192:192))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (507:507:507) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (228:228:228))
        (PORT datab (152:152:152) (209:209:209))
        (PORT datac (144:144:144) (201:201:201))
        (PORT datad (151:151:151) (201:201:201))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (220:220:220))
        (PORT datab (159:159:159) (217:217:217))
        (PORT datac (152:152:152) (209:209:209))
        (PORT datad (573:573:573) (681:681:681))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (447:447:447))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (1332:1332:1332) (1125:1125:1125))
        (PORT datad (574:574:574) (682:682:682))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (1042:1042:1042))
        (PORT datab (604:604:604) (725:725:725))
        (PORT datac (454:454:454) (516:516:516))
        (PORT datad (601:601:601) (681:681:681))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (488:488:488) (518:518:518))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (217:217:217))
        (PORT datab (160:160:160) (219:219:219))
        (PORT datac (153:153:153) (211:211:211))
        (PORT datad (144:144:144) (193:193:193))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (449:449:449))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (573:573:573) (681:681:681))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (488:488:488) (518:518:518))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (448:448:448))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (117:117:117) (157:157:157))
        (PORT datad (573:573:573) (682:682:682))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (488:488:488) (518:518:518))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (226:226:226))
        (PORT datab (156:156:156) (214:214:214))
        (PORT datac (148:148:148) (206:206:206))
        (PORT datad (148:148:148) (199:199:199))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (443:443:443))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (161:161:161) (194:194:194))
        (PORT datad (575:575:575) (684:684:684))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (488:488:488) (518:518:518))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (789:789:789))
        (PORT datab (1630:1630:1630) (1370:1370:1370))
        (PORT datac (116:116:116) (144:144:144))
        (PORT datad (381:381:381) (457:457:457))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (788:788:788))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (115:115:115) (143:143:143))
        (PORT datad (202:202:202) (251:251:251))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (373:373:373) (447:447:447))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (563:563:563))
        (PORT datab (479:479:479) (573:573:573))
        (PORT datac (662:662:662) (778:778:778))
        (PORT datad (206:206:206) (252:252:252))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (651:651:651) (705:705:705))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (794:794:794))
        (PORT datab (144:144:144) (192:192:192))
        (PORT datac (119:119:119) (149:149:149))
        (PORT datad (376:376:376) (451:451:451))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1194:1194:1194))
        (PORT asdata (652:652:652) (725:725:725))
        (PORT ena (651:651:651) (705:705:705))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (795:795:795))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (120:120:120) (149:149:149))
        (PORT datad (359:359:359) (426:426:426))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|bypass_reg_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1646:1646:1646) (1379:1379:1379))
        (PORT datad (457:457:457) (539:539:539))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|bypass_reg_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (791:791:791) (873:873:873))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|adapted_tdo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (279:279:279))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datac (202:202:202) (257:257:257))
        (PORT datad (202:202:202) (250:250:250))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|adapted_tdo\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (294:294:294))
        (PORT datab (611:611:611) (708:708:708))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (215:215:215))
        (PORT datab (178:178:178) (216:216:216))
        (PORT datad (318:318:318) (371:371:371))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (958:958:958))
        (PORT datac (526:526:526) (629:629:629))
        (PORT datad (803:803:803) (932:932:932))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (175:175:175) (213:213:213))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal20\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (195:195:195))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (438:438:438))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (817:817:817) (960:960:960))
        (PORT datad (815:815:815) (958:958:958))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Mux17\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (347:347:347) (407:407:407))
        (PORT datac (259:259:259) (295:295:295))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Mux17\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (121:121:121) (154:154:154))
        (PORT datab (340:340:340) (391:391:391))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (319:319:319) (371:371:371))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (958:958:958))
        (PORT datab (351:351:351) (407:407:407))
        (PORT datac (171:171:171) (205:205:205))
        (PORT datad (118:118:118) (136:136:136))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (223:223:223))
        (PORT datab (171:171:171) (207:207:207))
        (PORT datac (270:270:270) (311:311:311))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\altera_internal_jtag\~TCKUTAPclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (821:821:821) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1194:1194:1194))
        (PORT asdata (546:546:546) (611:611:611))
        (PORT ena (651:651:651) (705:705:705))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst15\|inst14\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT asdata (306:306:306) (344:344:344))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst15\|inst14\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT asdata (306:306:306) (345:345:345))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\GPIO\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (657:657:657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst1\|inst\|inst6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (2413:2413:2413) (2757:2757:2757))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst15\|inst14\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT asdata (307:307:307) (347:347:347))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\GPIO\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (657:657:657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\GPIO\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (657:657:657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst1\|inst\|inst6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2433:2433:2433) (2783:2783:2783))
        (PORT datad (2425:2425:2425) (2774:2774:2774))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst1\|inst1\|inst6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (143:143:143))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (2177:2177:2177) (2483:2483:2483))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst1\|inst2\|inst6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (377:377:377))
        (PORT datab (2429:2429:2429) (2779:2779:2779))
        (PORT datad (2424:2424:2424) (2773:2773:2773))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst5\|inst15\|Decoder0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1379:1379:1379) (1581:1581:1581))
        (PORT datac (1277:1277:1277) (1466:1466:1466))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst5\|inst15\|Decoder0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1379:1379:1379) (1580:1580:1580))
        (PORT datac (1277:1277:1277) (1465:1465:1465))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst5\|inst14\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (174:174:174) (234:234:234))
        (PORT datac (163:163:163) (221:221:221))
        (PORT datad (160:160:160) (210:210:210))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst5\|inst14\|WideOr2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (177:177:177) (239:239:239))
        (PORT datac (157:157:157) (214:214:214))
        (PORT datad (155:155:155) (203:203:203))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst5\|inst14\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (175:175:175) (235:235:235))
        (PORT datac (160:160:160) (218:218:218))
        (PORT datad (157:157:157) (207:207:207))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst5\|inst14\|Decoder0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (174:174:174) (234:234:234))
        (PORT datac (161:161:161) (219:219:219))
        (PORT datad (158:158:158) (208:208:208))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst5\|inst14\|WideOr3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (177:177:177) (239:239:239))
        (PORT datac (157:157:157) (213:213:213))
        (PORT datad (155:155:155) (203:203:203))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst5\|inst14\|WideOr6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (174:174:174) (233:233:233))
        (PORT datac (162:162:162) (220:220:220))
        (PORT datad (159:159:159) (209:209:209))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst5\|inst14\|WideOr5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (174:174:174) (234:234:234))
        (PORT datac (162:162:162) (220:220:220))
        (PORT datad (159:159:159) (209:209:209))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (431:431:431))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\KEY\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (198:198:198))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (168:168:168) (221:221:221))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux49\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (208:208:208))
        (PORT datad (136:136:136) (181:181:181))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2841:2841:2841) (2525:2525:2525))
        (PORT ena (481:481:481) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2841:2841:2841) (2525:2525:2525))
        (PORT ena (481:481:481) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (182:182:182))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2841:2841:2841) (2525:2525:2525))
        (PORT ena (481:481:481) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux67\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (418:418:418))
        (PORT datab (170:170:170) (224:224:224))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (116:116:116) (139:139:139))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2841:2841:2841) (2525:2525:2525))
        (PORT ena (481:481:481) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2841:2841:2841) (2525:2525:2525))
        (PORT ena (481:481:481) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (201:201:201) (246:246:246))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2841:2841:2841) (2525:2525:2525))
        (PORT ena (481:481:481) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (137:137:137) (187:187:187))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux64\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (280:280:280))
        (PORT datab (147:147:147) (198:198:198))
        (PORT datac (163:163:163) (191:191:191))
        (PORT datad (115:115:115) (138:138:138))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2841:2841:2841) (2525:2525:2525))
        (PORT ena (481:481:481) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (186:186:186))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2841:2841:2841) (2525:2525:2525))
        (PORT ena (481:481:481) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2826:2826:2826) (2515:2515:2515))
        (PORT ena (634:634:634) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (183:183:183))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2826:2826:2826) (2515:2515:2515))
        (PORT ena (634:634:634) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2826:2826:2826) (2515:2515:2515))
        (PORT ena (634:634:634) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux59\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (344:344:344) (405:405:405))
        (PORT datac (375:375:375) (450:450:450))
        (PORT datad (385:385:385) (463:463:463))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2826:2826:2826) (2515:2515:2515))
        (PORT ena (634:634:634) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2826:2826:2826) (2515:2515:2515))
        (PORT ena (634:634:634) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (272:272:272))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (187:187:187))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux57\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (344:344:344) (404:404:404))
        (PORT datac (375:375:375) (450:450:450))
        (PORT datad (386:386:386) (464:464:464))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2826:2826:2826) (2515:2515:2515))
        (PORT ena (634:634:634) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux56\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (475:475:475))
        (PORT datab (343:343:343) (403:403:403))
        (PORT datac (161:161:161) (193:193:193))
        (PORT datad (388:388:388) (466:466:466))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2826:2826:2826) (2515:2515:2515))
        (PORT ena (634:634:634) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (186:186:186))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux55\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (475:475:475))
        (PORT datab (343:343:343) (403:403:403))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (387:387:387) (466:466:466))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2826:2826:2826) (2515:2515:2515))
        (PORT ena (634:634:634) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux54\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (491:491:491))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (374:374:374) (450:450:450))
        (PORT datad (331:331:331) (380:380:380))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2826:2826:2826) (2515:2515:2515))
        (PORT ena (634:634:634) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (271:271:271))
        (PORT datab (134:134:134) (183:183:183))
        (PORT datac (120:120:120) (164:164:164))
        (PORT datad (120:120:120) (160:160:160))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (124:124:124) (168:168:168))
        (PORT datad (203:203:203) (247:247:247))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (342:342:342) (407:407:407))
        (PORT datac (306:306:306) (358:358:358))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux71\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (215:215:215))
        (PORT datab (172:172:172) (226:226:226))
        (PORT datad (113:113:113) (136:136:136))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2841:2841:2841) (2525:2525:2525))
        (PORT ena (481:481:481) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (416:416:416))
        (PORT datab (171:171:171) (225:225:225))
        (PORT datad (114:114:114) (137:137:137))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_ST\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (399:399:399))
        (PORT datab (150:150:150) (205:205:205))
        (PORT datad (175:175:175) (208:208:208))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_ST\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2826:2826:2826) (2518:2518:2518))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_Start\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (402:402:402))
        (PORT datab (152:152:152) (207:207:207))
        (PORT datad (135:135:135) (181:181:181))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_Start\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2826:2826:2826) (2518:2518:2518))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|preStart\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT asdata (631:631:631) (716:716:716))
        (PORT clrn (2810:2810:2810) (2505:2505:2505))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|ST\.00\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (196:196:196) (247:247:247))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|mStart\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (567:567:567))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datad (194:194:194) (244:244:244))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|mStart\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2810:2810:2810) (2505:2505:2505))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|ST\.00\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2810:2810:2810) (2505:2505:2505))
        (PORT ena (447:447:447) (487:487:487))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|ST\.01\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (132:132:132) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|ST\.01\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2810:2810:2810) (2505:2505:2505))
        (PORT ena (447:447:447) (487:487:487))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Selector4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (208:208:208))
        (PORT datab (154:154:154) (211:211:211))
        (PORT datac (131:131:131) (178:178:178))
        (PORT datad (146:146:146) (190:190:190))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Selector5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (209:209:209))
        (PORT datab (153:153:153) (210:210:210))
        (PORT datac (131:131:131) (179:179:179))
        (PORT datad (146:146:146) (191:191:191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Selector2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (156:156:156) (213:213:213))
        (PORT datad (146:146:146) (189:189:189))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (270:270:270))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Selector8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (166:166:166))
        (PORT datab (176:176:176) (217:217:217))
        (PORT datad (106:106:106) (130:130:130))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|Cont\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2810:2810:2810) (2505:2505:2505))
        (PORT ena (447:447:447) (487:487:487))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (258:258:258))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Selector7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (161:161:161))
        (PORT datab (191:191:191) (231:231:231))
        (PORT datad (103:103:103) (126:126:126))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|Cont\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2810:2810:2810) (2505:2505:2505))
        (PORT ena (447:447:447) (487:487:487))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (199:199:199) (253:253:253))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Selector6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (125:125:125) (165:165:165))
        (PORT datab (190:190:190) (230:230:230))
        (PORT datad (105:105:105) (130:130:130))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|Cont\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2810:2810:2810) (2505:2505:2505))
        (PORT ena (447:447:447) (487:487:487))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (272:272:272))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Selector5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (164:164:164))
        (PORT datab (118:118:118) (152:152:152))
        (PORT datad (162:162:162) (190:190:190))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|Cont\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2810:2810:2810) (2505:2505:2505))
        (PORT ena (447:447:447) (487:487:487))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (197:197:197) (240:240:240))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Selector4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (157:157:157) (214:214:214))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|Cont\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2810:2810:2810) (2505:2505:2505))
        (PORT ena (447:447:447) (487:487:487))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Selector2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (209:209:209))
        (PORT datad (146:146:146) (190:190:190))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|ST\.10\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2810:2810:2810) (2505:2505:2505))
        (PORT ena (447:447:447) (487:487:487))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|ST\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (160:160:160) (217:217:217))
        (PORT datad (146:146:146) (191:191:191))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|ST\.11\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2810:2810:2810) (2505:2505:2505))
        (PORT ena (447:447:447) (487:487:487))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|mStart\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (190:190:190) (241:241:241))
        (PORT datad (197:197:197) (241:241:241))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|oDone\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (568:568:568))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datad (175:175:175) (207:207:207))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|oDone\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2810:2810:2810) (2505:2505:2505))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_ST\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (399:399:399))
        (PORT datab (148:148:148) (201:201:201))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_ST\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2826:2826:2826) (2518:2518:2518))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux49\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (205:205:205))
        (PORT datad (133:133:133) (177:177:177))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_INDEX\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2782:2782:2782) (2488:2488:2488))
        (PORT ena (885:885:885) (963:963:963))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (306:306:306))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_INDEX\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2782:2782:2782) (2488:2488:2488))
        (PORT ena (885:885:885) (963:963:963))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (169:169:169) (227:227:227))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (216:216:216))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux72\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (151:151:151))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (221:221:221) (287:287:287))
        (PORT datad (155:155:155) (203:203:203))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_INDEX\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2782:2782:2782) (2488:2488:2488))
        (PORT ena (885:885:885) (963:963:963))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (219:219:219))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux75\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (155:155:155))
        (PORT datab (237:237:237) (307:307:307))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (156:156:156) (205:205:205))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_INDEX\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2782:2782:2782) (2488:2488:2488))
        (PORT ena (885:885:885) (963:963:963))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (216:216:216))
        (PORT datab (166:166:166) (222:222:222))
        (PORT datac (150:150:150) (199:199:199))
        (PORT datad (327:327:327) (406:406:406))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (163:163:163) (219:219:219))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux74\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (156:156:156))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (219:219:219) (284:284:284))
        (PORT datad (157:157:157) (206:206:206))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_INDEX\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2782:2782:2782) (2488:2488:2488))
        (PORT ena (885:885:885) (963:963:963))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_INDEX\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2782:2782:2782) (2488:2488:2488))
        (PORT ena (885:885:885) (963:963:963))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[7\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (435:435:435))
        (PORT datab (170:170:170) (228:228:228))
        (PORT datac (151:151:151) (200:200:200))
        (PORT datad (153:153:153) (198:198:198))
        (IOPATH dataa combout (181:181:181) (184:184:184))
        (IOPATH datab combout (182:182:182) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux9\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (431:431:431))
        (PORT datab (161:161:161) (217:217:217))
        (PORT datac (219:219:219) (285:285:285))
        (PORT datad (157:157:157) (206:206:206))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (876:876:876))
        (PORT datab (404:404:404) (493:493:493))
        (PORT datac (359:359:359) (428:428:428))
        (PORT datad (353:353:353) (423:423:423))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux9\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (220:220:220))
        (PORT datab (159:159:159) (215:215:215))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (414:414:414) (473:473:473))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|DC_Flag\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2524:2524:2524) (2818:2818:2818))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[7\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (286:286:286))
        (PORT datab (170:170:170) (208:208:208))
        (PORT datac (195:195:195) (247:247:247))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[8\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (434:434:434))
        (PORT datab (169:169:169) (227:227:227))
        (PORT datac (150:150:150) (199:199:199))
        (PORT datad (152:152:152) (196:196:196))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[6\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (215:215:215))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (221:221:221) (286:286:286))
        (PORT datad (417:417:417) (477:477:477))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (476:476:476))
        (PORT datab (467:467:467) (559:559:559))
        (PORT datac (508:508:508) (599:599:599))
        (PORT datad (610:610:610) (742:742:742))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[6\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (334:334:334))
        (PORT datab (401:401:401) (490:490:490))
        (PORT datac (389:389:389) (475:475:475))
        (PORT datad (374:374:374) (457:457:457))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[8\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (2192:2192:2192) (2480:2480:2480))
        (PORT datad (316:316:316) (368:368:368))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (428:428:428) (508:508:508))
        (PORT ena (497:497:497) (527:527:527))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux49\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (207:207:207))
        (PORT datad (134:134:134) (179:179:179))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT asdata (645:645:645) (731:731:731))
        (PORT clrn (2826:2826:2826) (2518:2518:2518))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (504:504:504))
        (PORT datad (392:392:392) (472:472:472))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux13\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (773:773:773))
        (PORT datab (425:425:425) (514:514:514))
        (PORT datad (380:380:380) (463:463:463))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (782:782:782))
        (PORT datab (419:419:419) (507:507:507))
        (PORT datac (517:517:517) (610:610:610))
        (PORT datad (386:386:386) (470:470:470))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (480:480:480))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (715:715:715))
        (PORT datac (500:500:500) (581:581:581))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (782:782:782))
        (PORT datab (418:418:418) (506:506:506))
        (PORT datac (517:517:517) (610:610:610))
        (PORT datad (386:386:386) (471:471:471))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (387:387:387) (465:465:465))
        (PORT datac (2300:2300:2300) (2621:2621:2621))
        (PORT datad (356:356:356) (427:427:427))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (236:236:236))
        (PORT datab (387:387:387) (465:465:465))
        (PORT datac (2301:2301:2301) (2622:2622:2622))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (473:473:473) (513:513:513))
        (PORT sload (683:683:683) (776:776:776))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2327:2327:2327) (2667:2667:2667))
        (PORT datab (356:356:356) (437:437:437))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|SB\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT asdata (804:804:804) (906:906:906))
        (PORT ena (421:421:421) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (516:516:516))
        (PORT datad (108:108:108) (127:127:127))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (683:683:683) (776:776:776))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|SR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT asdata (531:531:531) (598:598:598))
        (PORT ena (421:421:421) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[17\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (779:779:779))
        (PORT datab (420:420:420) (509:509:509))
        (PORT datac (515:515:515) (608:608:608))
        (PORT datad (384:384:384) (468:468:468))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux11\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (121:121:121) (154:154:154))
        (PORT datab (423:423:423) (511:511:511))
        (PORT datac (366:366:366) (450:450:450))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (683:683:683) (776:776:776))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|SR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT asdata (699:699:699) (795:795:795))
        (PORT ena (522:522:522) (555:555:555))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux23\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (440:440:440))
        (PORT datab (2744:2744:2744) (3146:3146:3146))
        (PORT datac (435:435:435) (496:496:496))
        (PORT datad (346:346:346) (410:410:410))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux12\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (778:778:778))
        (PORT datab (421:421:421) (509:509:509))
        (PORT datac (514:514:514) (607:607:607))
        (PORT datad (384:384:384) (468:468:468))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (777:777:777))
        (PORT datab (422:422:422) (510:510:510))
        (PORT datac (514:514:514) (606:606:606))
        (PORT datad (383:383:383) (467:467:467))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (355:355:355) (426:426:426))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (715:715:715))
        (PORT datac (500:500:500) (581:581:581))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (478:478:478) (529:529:529))
        (PORT sload (683:683:683) (776:776:776))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|SR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT asdata (643:643:643) (732:732:732))
        (PORT ena (522:522:522) (555:555:555))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux23\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (225:225:225))
        (PORT datac (355:355:355) (425:425:425))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (653:653:653) (706:706:706))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux19\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (878:878:878))
        (PORT datab (2769:2769:2769) (3183:3183:3183))
        (PORT datac (359:359:359) (436:436:436))
        (PORT datad (148:148:148) (196:196:196))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux19\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (106:106:106) (136:136:136))
        (PORT datad (329:329:329) (394:394:394))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (522:522:522) (555:555:555))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux20\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (169:169:169) (227:227:227))
        (PORT datad (328:328:328) (393:393:393))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux15\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (842:842:842))
        (PORT datab (2766:2766:2766) (3179:3179:3179))
        (PORT datac (364:364:364) (440:440:440))
        (PORT datad (103:103:103) (127:127:127))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (522:522:522) (555:555:555))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux14\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (772:772:772))
        (PORT datac (509:509:509) (602:602:602))
        (PORT datad (379:379:379) (462:462:462))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux14\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (481:481:481))
        (PORT datab (429:429:429) (519:519:519))
        (PORT datac (466:466:466) (549:549:549))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (643:643:643) (724:724:724))
        (PORT sload (683:683:683) (776:776:776))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|SB\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT asdata (525:525:525) (592:592:592))
        (PORT ena (421:421:421) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux31\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (398:398:398))
        (PORT datab (244:244:244) (308:308:308))
        (PORT datad (371:371:371) (444:444:444))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux27\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (313:313:313))
        (PORT datab (666:666:666) (767:767:767))
        (PORT datad (349:349:349) (420:420:420))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux27\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2743:2743:2743) (3146:3146:3146))
        (PORT datac (355:355:355) (426:426:426))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (653:653:653) (706:706:706))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux31\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (485:485:485))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (176:176:176) (212:212:212))
        (PORT datad (186:186:186) (234:234:234))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|DB\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (653:653:653) (706:706:706))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux29\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (317:317:317))
        (PORT datab (628:628:628) (706:706:706))
        (PORT datac (356:356:356) (427:427:427))
        (PORT datad (349:349:349) (421:421:421))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux29\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2745:2745:2745) (3148:3148:3148))
        (PORT datac (91:91:91) (114:114:114))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (653:653:653) (706:706:706))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux21\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (742:742:742))
        (PORT datab (2742:2742:2742) (3144:3144:3144))
        (PORT datac (365:365:365) (441:441:441))
        (PORT datad (332:332:332) (414:414:414))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux21\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (449:449:449))
        (PORT datab (384:384:384) (466:466:466))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (348:348:348) (412:412:412))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (421:421:421) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux17\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (311:311:311))
        (PORT datab (2745:2745:2745) (3149:3149:3149))
        (PORT datac (458:458:458) (513:513:513))
        (PORT datad (348:348:348) (419:419:419))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux17\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (227:227:227))
        (PORT datac (368:368:368) (445:445:445))
        (PORT datad (348:348:348) (412:412:412))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (421:421:421) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux33\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (182:182:182))
        (PORT datab (388:388:388) (466:466:466))
        (PORT datac (136:136:136) (185:185:185))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux25\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (165:165:165) (223:223:223))
        (PORT datac (363:363:363) (439:439:439))
        (PORT datad (326:326:326) (391:391:391))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux25\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (2767:2767:2767) (3181:3181:3181))
        (PORT datac (627:627:627) (721:721:721))
        (PORT datad (104:104:104) (128:128:128))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (522:522:522) (555:555:555))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux33\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (259:259:259))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (228:228:228) (288:288:288))
        (PORT datad (371:371:371) (444:444:444))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|DB\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (421:421:421) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux24\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (384:384:384) (467:467:467))
        (PORT datad (574:574:574) (653:653:653))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux24\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (419:419:419))
        (PORT datab (2763:2763:2763) (3176:3176:3176))
        (PORT datac (318:318:318) (382:382:382))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (522:522:522) (555:555:555))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux16\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (669:669:669))
        (PORT datab (163:163:163) (221:221:221))
        (PORT datac (361:361:361) (437:437:437))
        (PORT datad (2747:2747:2747) (3152:3152:3152))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux16\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (420:420:420))
        (PORT datab (170:170:170) (229:229:229))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (2740:2740:2740) (3144:3144:3144))
        (IOPATH dataa combout (186:186:186) (179:179:179))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (522:522:522) (555:555:555))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux32\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (197:197:197))
        (PORT datab (244:244:244) (309:309:309))
        (PORT datac (135:135:135) (185:185:185))
        (PORT datad (217:217:217) (272:272:272))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux28\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (389:389:389) (472:472:472))
        (PORT datac (1004:1004:1004) (1142:1142:1142))
        (PORT datad (330:330:330) (395:395:395))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux28\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (2762:2762:2762) (3175:3175:3175))
        (PORT datac (368:368:368) (445:445:445))
        (PORT datad (156:156:156) (204:204:204))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (522:522:522) (555:555:555))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux20\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (750:750:750))
        (PORT datab (2762:2762:2762) (3174:3174:3174))
        (PORT datac (369:369:369) (446:446:446))
        (PORT datad (102:102:102) (123:123:123))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (522:522:522) (555:555:555))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux32\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (244:244:244) (309:309:309))
        (PORT datac (136:136:136) (185:185:185))
        (PORT datad (320:320:320) (383:383:383))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|DB\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (421:421:421) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux35\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (210:210:210))
        (PORT datac (211:211:211) (269:269:269))
        (PORT datad (208:208:208) (260:260:260))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|CH\[6\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|CH\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (653:653:653) (706:706:706))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (535:535:535) (609:609:609))
        (PORT sload (689:689:689) (793:793:793))
        (PORT ena (495:495:495) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (454:454:454) (535:535:535))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2826:2826:2826) (2518:2518:2518))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (492:492:492))
        (PORT datab (404:404:404) (493:493:493))
        (PORT datac (390:390:390) (477:477:477))
        (PORT datad (304:304:304) (352:352:352))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|CH\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (653:653:653) (706:706:706))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (646:646:646) (733:733:733))
        (PORT sload (689:689:689) (793:793:793))
        (PORT ena (495:495:495) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (471:471:471) (559:559:559))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2826:2826:2826) (2518:2518:2518))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (486:486:486))
        (PORT datab (408:408:408) (498:498:498))
        (PORT datac (391:391:391) (478:478:478))
        (PORT datad (302:302:302) (351:351:351))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (648:648:648) (734:734:734))
        (PORT sload (689:689:689) (793:793:793))
        (PORT ena (495:495:495) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (469:469:469) (557:557:557))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2826:2826:2826) (2518:2518:2518))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (502:502:502))
        (PORT datab (376:376:376) (452:452:452))
        (PORT datac (707:707:707) (848:848:848))
        (PORT datad (387:387:387) (467:467:467))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux37\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (149:149:149) (203:203:203))
        (PORT datac (212:212:212) (271:271:271))
        (PORT datad (205:205:205) (257:257:257))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|CH\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (653:653:653) (706:706:706))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (543:543:543) (620:620:620))
        (PORT sload (689:689:689) (793:793:793))
        (PORT ena (495:495:495) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (459:459:459) (542:542:542))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2826:2826:2826) (2518:2518:2518))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (503:503:503))
        (PORT datab (404:404:404) (494:494:494))
        (PORT datac (360:360:360) (429:429:429))
        (PORT datad (379:379:379) (465:465:465))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (93:93:93) (110:110:110))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux26\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (448:448:448))
        (PORT datab (2741:2741:2741) (3142:3142:3142))
        (PORT datac (985:985:985) (1141:1141:1141))
        (PORT datad (348:348:348) (412:412:412))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux26\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (452:452:452))
        (PORT datab (387:387:387) (468:468:468))
        (PORT datac (987:987:987) (1144:1144:1144))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (421:421:421) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux18\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (633:633:633))
        (PORT datab (378:378:378) (459:459:459))
        (PORT datad (2748:2748:2748) (3153:3153:3153))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux18\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (252:252:252))
        (PORT datab (2744:2744:2744) (3147:3147:3147))
        (PORT datac (361:361:361) (437:437:437))
        (PORT datad (347:347:347) (410:410:410))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (421:421:421) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux34\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (182:182:182))
        (PORT datab (153:153:153) (209:209:209))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux22\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (313:313:313))
        (PORT datab (2744:2744:2744) (3147:3147:3147))
        (PORT datac (609:609:609) (690:690:690))
        (PORT datad (349:349:349) (420:420:420))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux22\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (451:451:451))
        (PORT datab (172:172:172) (209:209:209))
        (PORT datac (369:369:369) (446:446:446))
        (PORT datad (348:348:348) (412:412:412))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (421:421:421) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux30\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (848:848:848))
        (PORT datab (2768:2768:2768) (3181:3181:3181))
        (PORT datac (362:362:362) (438:438:438))
        (PORT datad (104:104:104) (128:128:128))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (522:522:522) (555:555:555))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux34\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (352:352:352))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (134:134:134) (184:184:184))
        (PORT datad (216:216:216) (269:269:269))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|DB\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (421:421:421) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux38\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (283:283:283))
        (PORT datab (153:153:153) (209:209:209))
        (PORT datac (211:211:211) (270:270:270))
        (PORT datad (208:208:208) (259:259:259))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|CH\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (653:653:653) (706:706:706))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (529:529:529) (595:595:595))
        (PORT sload (689:689:689) (793:793:793))
        (PORT ena (495:495:495) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT asdata (623:623:623) (705:705:705))
        (PORT clrn (2826:2826:2826) (2518:2518:2518))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (495:495:495))
        (PORT datab (402:402:402) (491:491:491))
        (PORT datac (389:389:389) (476:476:476))
        (PORT datad (308:308:308) (356:356:356))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux39\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (282:282:282))
        (PORT datab (154:154:154) (211:211:211))
        (PORT datac (211:211:211) (269:269:269))
        (PORT datad (208:208:208) (260:260:260))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|CH\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (653:653:653) (706:706:706))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (539:539:539) (616:616:616))
        (PORT sload (689:689:689) (793:793:793))
        (PORT ena (495:495:495) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT asdata (623:623:623) (704:704:704))
        (PORT clrn (2826:2826:2826) (2518:2518:2518))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (495:495:495))
        (PORT datab (401:401:401) (490:490:490))
        (PORT datac (389:389:389) (476:476:476))
        (PORT datad (308:308:308) (356:356:356))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux40\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (283:283:283))
        (PORT datab (152:152:152) (208:208:208))
        (PORT datac (211:211:211) (270:270:270))
        (PORT datad (207:207:207) (259:259:259))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|CH\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (653:653:653) (706:706:706))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (535:535:535) (612:612:612))
        (PORT sload (689:689:689) (793:793:793))
        (PORT ena (495:495:495) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (454:454:454) (533:533:533))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2826:2826:2826) (2518:2518:2518))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Selector3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (202:202:202))
        (PORT datab (155:155:155) (212:212:212))
        (PORT datad (135:135:135) (179:179:179))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|LCD_EN\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2810:2810:2810) (2505:2505:2505))
        (PORT ena (447:447:447) (487:487:487))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[8\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (503:503:503))
        (PORT datab (191:191:191) (228:228:228))
        (PORT datad (375:375:375) (458:458:458))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_RS\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (470:470:470) (552:552:552))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_RS\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2826:2826:2826) (2518:2518:2518))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst1\|inst\|inst6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (140:140:140))
        (PORT datab (2193:2193:2193) (2501:2501:2501))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (564:564:564) (674:674:674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (346:346:346) (411:411:411))
      )
    )
  )
)
