// Seed: 2137733575
module module_0 (
    output supply1 id_0
    , id_13,
    input supply0 id_1,
    input tri0 id_2,
    output tri1 id_3[1 : -1],
    input wor id_4,
    output supply1 id_5,
    input supply0 id_6,
    output supply0 id_7,
    input supply0 id_8,
    output wor id_9,
    input tri id_10,
    input tri id_11
);
  logic id_14;
  assign id_13 = -1;
  assign id_0  = -1;
endmodule
module module_1 (
    input tri id_0["" : ~  1],
    output wire id_1,
    input supply1 id_2,
    output uwire id_3,
    input tri id_4,
    input uwire id_5,
    output logic id_6,
    input wand id_7
);
  wire id_9;
  ;
  wire id_10, id_11, id_12, id_13;
  always id_6 <= id_10;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_7,
      id_3,
      id_7,
      id_3,
      id_7,
      id_1,
      id_5,
      id_1,
      id_4,
      id_0
  );
  assign modCall_1.id_8 = 0;
  wire id_14;
  ;
endmodule
