// Seed: 341799329
module module_0 (
    output tri id_0,
    input tri0 id_1,
    input wand id_2,
    output tri1 id_3,
    output supply1 id_4,
    input tri id_5,
    input supply1 id_6,
    output uwire id_7,
    output tri id_8,
    output tri id_9,
    output wire id_10,
    inout wor id_11,
    output tri1 module_0,
    input wire id_13,
    input wand id_14,
    output supply0 id_15,
    output wor id_16,
    output tri0 id_17,
    input tri1 id_18,
    output wor id_19,
    output uwire id_20,
    input tri id_21,
    output uwire id_22,
    output supply0 id_23,
    output tri id_24,
    output tri id_25,
    input tri0 id_26,
    input wor id_27,
    input wire id_28,
    input supply0 id_29,
    output tri0 id_30,
    input tri0 id_31,
    input tri1 id_32,
    input tri1 id_33
);
  wire id_35;
  ;
  assign id_15 = -1 + id_11;
endmodule
module module_0 (
    output uwire id_0,
    output supply1 id_1,
    input supply1 id_2
    , id_16,
    input supply0 id_3,
    output uwire id_4,
    input tri0 id_5,
    input supply1 module_1,
    inout tri0 id_7,
    input supply1 id_8,
    input tri1 id_9,
    input tri id_10
    , id_17,
    output uwire id_11,
    output supply1 id_12,
    input supply1 id_13,
    input supply1 id_14
);
  logic id_18;
  ;
  module_0 modCall_1 (
      id_0,
      id_8,
      id_2,
      id_4,
      id_1,
      id_3,
      id_8,
      id_12,
      id_1,
      id_7,
      id_7,
      id_7,
      id_11,
      id_5,
      id_14,
      id_12,
      id_7,
      id_7,
      id_10,
      id_0,
      id_12,
      id_7,
      id_1,
      id_12,
      id_0,
      id_0,
      id_8,
      id_5,
      id_13,
      id_3,
      id_1,
      id_3,
      id_7,
      id_10
  );
  assign modCall_1.id_4 = 0;
  integer id_19;
endmodule
