cp_hqd_eop_base_addr_lo	,	V_560
AMDGPU_IB_FLAG_CE	,	V_785
"amdgpu: failed to get ib (%d).\n"	,	L_38
"ring test on %d succeeded in %d usecs\n"	,	L_3
AMD_CG_SUPPORT_GFX_MGCG	,	V_716
AMDGPU_UCODE_ID_CP_PFP	,	V_114
golden_settings_fiji_a10	,	V_11
"Failed to load gfx firmware!\n"	,	L_41
reset_work	,	V_836
ARRAY_2D_TILED_THICK	,	V_313
mec_fw_version	,	V_107
mmSH_MEM_APE1_BASE	,	V_374
"amdgpu/%s_rlc.bin"	,	L_22
gfx_v8_0_set_eop_interrupt_state	,	F_192
cp_hqd_pq_rptr_report_addr_hi	,	V_596
AMDGPU_GEM_DOMAIN_OA	,	V_284
unlikely	,	F_42
AMD_PG_SUPPORT_CP	,	V_456
AMDGPU_UCODE_ID_CP_ME	,	V_120
gpu_clock_mutex	,	V_658
gfx_v8_0_parse_ind_reg_list	,	F_95
ring_obj	,	V_259
scratch	,	V_36
gfx_v8_0_cp_compute_resume	,	F_125
GB_EDC_MODE	,	V_198
gfx_v8_0_set_priv_inst_fault_state	,	F_191
mmRLC_SRM_INDEX_CNTL_DATA_0	,	V_431
CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK	,	V_438
AMD_CG_SUPPORT_GFX_CP_LS	,	V_736
gfx_v8_0_rlc_fini	,	F_40
gfx_v8_0_gpu_early_init	,	F_62
AMD_CG_STATE_GATE	,	V_769
"(%d) pin HDP EOP bo failed\n"	,	L_36
iceland_exit_rlc_safe_mode	,	F_160
gfx_v8_0_priv_inst_irq_funcs	,	V_843
golden_settings_tonga_a11	,	V_15
golden_settings_iceland_a11	,	V_7
gfx_v8_0_scratch_init	,	F_6
amdgpu_ring_init	,	F_67
CP_RB_DOORBELL_RANGE_LOWER	,	V_523
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_144
gfx_v8_0_rlc_start	,	F_107
temp1	,	V_758
RREG32	,	F_16
num_tile_pipes	,	V_233
amdgpu_ib_schedule	,	F_21
SH_MEM_CONFIG__ADDRESS_MODE__SHIFT	,	V_364
RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD__SHIFT	,	V_450
GRBM_STATUS__CB_BUSY_MASK	,	V_636
active_cu_number	,	V_857
RLC_CGCG_CGLS_CTRL__CGCG_EN_MASK	,	V_763
amdgpu_gds_reg_offset	,	V_673
CP_RB0_CNTL	,	V_502
f	,	V_54
"amdgpu: cp failed to lock ring %d (%d).\n"	,	L_2
"comp_%d.%d.%d"	,	L_46
data1	,	V_759
i	,	V_34
j	,	V_354
k	,	V_394
CACHE_FLUSH_AND_INV_TS_EVENT	,	V_799
MC_FUS_DRAM1_BANK_ADDR_MAPPING	,	V_242
r	,	V_44
indices	,	V_419
CP_HQD_PQ_CONTROL	,	V_585
ADDR_SURF_SAMPLE_SPLIT_2	,	V_306
cp_hqd_pq_base_hi	,	V_581
ADDR_SURF_SAMPLE_SPLIT_1	,	V_311
AMD_PG_STATE_GATE	,	V_681
ADDR_SURF_SAMPLE_SPLIT_8	,	V_307
mmCP_RB0_WPTR	,	V_511
cp_hqd_eop_base_addr_hi	,	V_561
gfx_v8_0_setup_rb	,	F_83
cp_hqd_pq_rptr	,	V_566
gfx_v8_0_set_compute_eop_interrupt_state	,	F_189
EVENT_TYPE	,	F_59
GRBM_SOFT_RESET	,	V_467
AMD_CG_SUPPORT_GFX_RLC_LS	,	V_733
max_texture_channel_caches	,	V_219
gfx_v8_0_ring_funcs_gfx	,	V_837
cs_section_def	,	V_127
mmGPU_HDP_FLUSH_DONE	,	V_778
WAIT_REG_MEM_OPERATION	,	F_173
reg_mem_engine	,	V_772
gfx_v8_0_ring_emit_vm_flush	,	F_183
gfx_v8_0_get_cu_active_bitmap	,	F_199
enter_safe_mode	,	V_731
mmCP_HQD_PERSISTENT_STATE	,	V_610
mmGDS_VMID0_SIZE	,	V_847
ucode_id	,	V_115
AMDGPU_RING_TYPE_GFX	,	V_266
reg	,	V_40
RLC_SERDES_WR_CTRL__POWER_UP_MASK	,	V_704
irq_type	,	V_268
amdgpu_ring_fini	,	F_69
num_reg	,	V_37
mmMC_SHARED_CHMAP	,	V_231
AMDGPU_DOORBELL_KIQ	,	V_605
ret	,	V_212
RLC_GPR_REG2__MESSAGE_MASK	,	V_718
gfx_v8_0_early_init	,	F_142
CMP_BUSY_INT_ENABLE	,	V_406
register_restore	,	V_105
AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED	,	V_164
mmMC_ARB_RAMCFG	,	V_232
EN	,	V_559
mmGRBM_GFX_INDEX	,	V_347
RLC_PG_DELAY_2__SERDES_CMD_DELAY_MASK	,	V_446
int_sel	,	V_793
AMDGPU_DOORBELL_GFX_RING0	,	V_263
tonga_golden_common_all	,	V_16
amdgpu_gfx_scratch_get	,	F_8
gfx_v8_0_rlc_reset	,	F_106
RLC_PG_CNTL__GFX_PIPELINE_PG_ENABLE_MASK	,	V_687
"(%d) create HDP EOP bo failed\n"	,	L_35
RPTR_BLOCK_SIZE	,	V_587
AMDGPU_UCODE_ID_RLC_G	,	V_122
sh_mem_bases	,	V_361
RLC_SERDES_NONCU_MASTER_BUSY__GC_MASTER_BUSY_MASK	,	V_397
num_rbs	,	V_359
sc_prim_fifo_size_backend	,	V_224
gfx_v8_0_select_se_sh	,	F_80
"Too many (%d) compute rings!\n"	,	L_45
gfx_v8_0_get_csb_buffer	,	F_37
AMD_CG_SUPPORT_GFX_CGTS_LS	,	V_752
mmSCRATCH_REG0	,	V_39
GUI_ACTIVE	,	V_625
GRBM_STATUS__CP_COHERENCY_BUSY_MASK	,	V_644
AMD_PG_SUPPORT_GFX_PG	,	V_434
le32_to_cpu	,	F_33
kmalloc	,	F_34
ind_offset	,	V_411
ARRAY_3D_TILED_THICK	,	V_314
CP_PQ_WPTR_POLL_CNTL	,	V_558
AMDGPU_GEM_DOMAIN_GTT	,	V_176
MC_ARB_RAMCFG	,	V_244
GRBM_STATUS2	,	V_648
mmCP_RB_WPTR_DELAY	,	V_499
GRBM_STATUS__SC_BUSY_MASK	,	V_630
mmCP_RB_DOORBELL_CONTROL	,	V_518
mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_804
DEFAULT_SH_MEM_BASES	,	V_362
AMD_IP_BLOCK_TYPE_GFX	,	V_621
GRBM_STATUS__BCI_BUSY_MASK	,	V_631
cp_hqd_pq_base_lo	,	V_580
stoney_golden_settings_a11	,	V_32
DRM_DEBUG	,	F_29
GMCON_DEBUG	,	V_654
gfx_v8_0_hw_init	,	F_128
AMD_PG_SUPPORT_GFX_PIPELINE	,	V_689
gfx_v8_0_eop_irq	,	F_193
cz_enable_sck_slow_down_on_power_down	,	F_102
RLC_PG_CNTL__QUICK_PG_ENABLE_MASK	,	V_685
POLARIS11_GB_ADDR_CONFIG_GOLDEN	,	V_229
num_gpus	,	V_247
pfp_fw	,	V_60
AMD_PG_SUPPORT_GFX_QUICK_MG	,	V_692
RLC_BUSY	,	V_649
RLC_MEM_SLP_CNTL__RLC_MEM_LS_EN_MASK	,	V_735
modearray	,	V_287
mem_size	,	V_675
number	,	V_861
gfx_v8_0_cp_compute_load_microcode	,	F_123
tmp	,	V_43
mmCP_CE_UCODE_ADDR	,	V_487
CP_ME_CNTL	,	V_478
mmCP_PQ_WPTR_POLL_CNTL	,	V_557
mec2_fw_version	,	V_109
gfx_v8_0_ring_emit_pipeline_sync	,	F_181
GFX8_NUM_GFX_RINGS	,	V_677
clear_state_descriptor_offset	,	V_93
RLC_SERDES_WR_CTRL__POWER_DOWN_MASK	,	V_703
rb_bitmap_width_per_sh	,	V_356
handle	,	V_251
AMD_CG_SUPPORT_GFX_MGLS	,	V_732
gfx_v8_0_set_clockgating_state	,	F_166
gfx_v8_0_hw_fini	,	F_129
INDIRECT_BUFFER_VALID	,	V_788
pg_flags	,	V_433
cz_enable_gfx_cg_power_gating	,	F_152
mmCP_MEC_CNTL	,	V_528
rlc_fw_version	,	V_90
amdgpu_irq_add_id	,	F_66
cmd	,	V_694
DRM_INFO	,	F_18
RLC_SAFE_MODE__MESSAGE_MASK	,	V_728
gfx_v8_0_rlc_init	,	F_47
GRBM_STATUS__GDS_BUSY_MASK	,	V_637
max_cu_per_sh	,	V_216
mmCP_HQD_EOP_BASE_ADDR	,	V_545
golden_settings_polaris10_a11	,	V_21
unique_indices	,	V_413
amd_clockgating_state	,	V_768
gfx_v8_0_eop_irq_funcs	,	V_841
MEC_HPD_SIZE	,	V_175
multi_gpu_tile_size	,	V_248
mmRLC_GPR_REG2	,	V_721
amdgpu_cu_info	,	V_859
gfx_v8_0_init_save_restore_list	,	F_97
gfx_v8_0_set_user_cu_inactive_bitmap	,	F_198
ucode_feature_version	,	V_85
err	,	V_70
RLC_CGTT_MGCG_OVERRIDE__CPF_MASK	,	V_740
rlc	,	V_66
common_firmware_header	,	V_73
cz_mgcg_cgcg_init	,	V_27
"(%d) create RLC cp table bo failed\n"	,	L_31
TOPAZ_GB_ADDR_CONFIG_GOLDEN	,	V_227
gfx_v8_0_late_init	,	F_147
cz_update_gfx_cg_power_gating	,	F_154
COMPUTE_DISPATCH_INITIATOR	,	V_194
mmCB_CGTT_SCLK_CTRL	,	V_767
amdgpu_gfx_parse_disable_cu	,	F_200
cp_table_size	,	V_167
PACKET3_INDIRECT_BUFFER_CONST	,	V_786
PACKET3_SET_CONTEXT_REG	,	V_139
"amdgpu: fence wait failed (%d).\n"	,	L_40
num_tile_mode_states	,	V_289
ce_ram_size	,	V_286
CP_MQD_CONTROL	,	V_577
mmRLC_SERDES_NONCU_MASTER_BUSY	,	V_400
TILE_SPLIT	,	F_73
gws	,	V_280
gfx_v8_0_rlc_load_microcode	,	F_108
gfx_v8_0_nop_rlc_funcs	,	V_846
amdgpu_ring	,	V_41
RLC_SERDES_WR_CTRL__BPM_DATA__SHIFT	,	V_710
ADDR_SURF_THIN_MICRO_TILING	,	V_308
RLC_CNTL__RLC_ENABLE_F32_MASK	,	V_713
gfx_v8_0_cp_gfx_resume	,	F_117
CHIP_FIJI	,	V_9
mmCC_GC_EDC_CONFIG	,	V_201
TONGA_GB_ADDR_CONFIG_GOLDEN	,	V_228
CP_RB_DOORBELL_CONTROL	,	V_519
cp_int_cntl	,	V_810
use_doorbell	,	V_261
pipe	,	V_271
DOORBELL_HIT	,	V_521
RLC_SERDES_WR_CTRL__WRITE_COMMAND_MASK	,	V_698
buffer	,	V_125
queue_id	,	V_834
ADDR_SURF_DISPLAY_MICRO_TILING	,	V_305
amdgpu_ib	,	V_51
vi_cs_data	,	V_161
shader_engine_tile_size	,	V_246
"amdgpu: failed to get scratch reg (%ld).\n"	,	L_5
cz_golden_settings_a11	,	V_28
uintptr_t	,	V_103
DOORBELL_RANGE_LOWER	,	V_524
DIMM1ADDRMAP	,	V_240
gfx_v8_0_cp_gfx_load_microcode	,	F_113
"amdgpu: cp failed to lock ring (%d).\n"	,	L_48
cp_hqd_active	,	V_617
CGTS_SM_CTRL_REG__ON_MONITOR_ADD_EN_MASK	,	V_754
ADDR_SURF_P4_16x16	,	V_333
CC_GC_EDC_CONFIG	,	V_202
gfx_v8_0_ring_emit_fence_gfx	,	F_178
mmRLC_AUTO_PG_CTRL	,	V_448
mmRLC_GPU_CLOCK_COUNT_MSB	,	V_661
mmRLC_GPM_STAT	,	V_722
mmCP_RB0_RPTR_ADDR_HI	,	V_515
"SRBM_SOFT_RESET=0x%08X\n"	,	L_54
dst_ptr	,	V_147
GRBM_STATUS__SPI_BUSY_MASK	,	V_638
mem_row_size_in_kb	,	V_243
golden_settings_polaris11_a11	,	V_18
mc_shared_chmap	,	V_206
mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_805
se_num	,	V_337
"Failed to init MEC BOs!\n"	,	L_43
mmCP_HQD_PQ_DOORBELL_CONTROL	,	V_562
pfp_fw_version	,	V_82
dimm11_addr_map	,	V_211
mmRLC_SAFE_MODE	,	V_730
CP_MEC_CNTL__MEC_ME2_HALT_MASK	,	V_530
SH_MEM_CONFIG__ALIGNMENT_MODE__SHIFT	,	V_366
BPM_REG_CGCG_OVERRIDE	,	V_761
CP_HQD_EOP_CONTROL	,	V_549
tonga_mgcg_cgcg_init	,	V_14
sc_earlyz_tile_fifo_size	,	V_226
cs_ptr	,	V_166
mmCP_HQD_PQ_RPTR	,	V_570
ENDIAN_SWAP	,	V_589
READ_TIMEOUT	,	V_379
SOFT_RESET_GRBM	,	V_646
SET_BPM_SERDES_CMD	,	V_756
PACKET3_SET_CONTEXT_REG_START	,	V_142
AMDGPU_FENCE_FLAG_64BIT	,	V_792
GPU_HDP_FLUSH_DONE__CP6_MASK	,	V_774
ADDR_SURF_TILE_SPLIT_256B	,	V_299
mmDB_RENDER_CONTROL	,	V_688
mmCP_RB_DOORBELL_RANGE_UPPER	,	V_526
ring	,	V_42
RLC_PG_DELAY__MEM_SLEEP_DELAY__SHIFT	,	V_443
EOP_TC_WB_ACTION_EN	,	V_798
AMD_IP_BLOCK_TYPE_SMC	,	V_682
gfx_v8_0_nop_exit_rlc_safe_mode	,	F_162
amdgpu_ring_alloc	,	F_11
vgpr_offset	,	V_180
GRBM_STATUS__VGT_BUSY_MASK	,	V_634
reg_list_array_offset_bytes	,	V_106
mmCP_PFP_UCODE_DATA	,	V_486
GFX8_NUM_COMPUTE_RINGS	,	V_678
dimm00_addr_map	,	V_208
cp_mqd_base_addr_hi	,	V_573
GENERIC2_INT_ENABLE	,	V_616
PACKET3	,	F_14
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE0_EOP	,	V_273
FIRST_COMPUTE_VMID	,	V_371
state	,	V_691
compute_static_thread_mgmt_se1	,	V_553
compute_static_thread_mgmt_se0	,	V_552
gfx_v8_0_ring_set_wptr_gfx	,	F_169
compute_static_thread_mgmt_se3	,	V_555
compute_static_thread_mgmt_se2	,	V_554
ext	,	V_130
me_fw_version	,	V_86
mmRLC_GPM_SCRATCH_ADDR	,	V_428
vmid	,	V_662
"amdgpu: failed to get ib (%ld).\n"	,	L_6
mmRLC_SERDES_WR_NONCU_MASTER_MASK	,	V_696
gfx_v8_0_ring_get_rptr_compute	,	F_184
asic_type	,	V_3
priv_reg_irq	,	V_253
"(%d) map MQD bo failed\n"	,	L_52
RLC_PG_CNTL__DYN_PER_CU_PG_ENABLE_MASK	,	V_684
RLC_CGTT_MGCG_OVERRIDE__MGCG_MASK	,	V_742
gfx_v8_0_ring_test_ib	,	F_19
VMID	,	V_578
GFP_KERNEL	,	V_101
CHIP_STONEY	,	V_30
gfx_v8_0_send_serdes_cmd	,	F_156
max_backends_per_se	,	V_218
cz_enable_sck_slow_down_on_power_up	,	F_101
cz_golden_common_all	,	V_29
DIS_EDC	,	V_203
cp_hqd_dequeue_request	,	V_565
mmVM_INVALIDATE_REQUEST	,	V_806
cu_info	,	V_461
RB_BUFSZ	,	V_503
GRBM_STATUS__CP_BUSY_MASK	,	V_643
mutex_unlock	,	F_85
active_rbs	,	V_355
BUG	,	F_30
gfx_v8_0_ring_emit_ib_gfx	,	F_176
num_gfx_rings	,	V_257
cs_partition_size	,	V_848
SH_MEM_ADDRESS_MODE_HSA64	,	V_363
macrotile_mode_array	,	V_292
hpd_eop_gpu_addr	,	V_177
MTYPE_UC	,	V_385
DRM_UDELAY	,	F_17
fw_data	,	V_146
RLC_SERDES_WR_CTRL__RSVD_BPM_ADDR_MASK	,	V_709
gfx_v8_0_rlc_stop	,	F_105
mmCP_MEC_DOORBELL_RANGE_LOWER	,	V_604
gfx_v8_0_set_gfx_eop_interrupt_state	,	F_188
mmCP_HQD_PQ_WPTR_POLL_ADDR_HI	,	V_603
cz_rlc_funcs	,	V_845
MICRO_TILE_MODE_NEW	,	F_74
"invalid pipe %d\n"	,	L_55
mutex_lock	,	F_84
mmGB_EDC_MODE	,	V_184
mmRLC_SRM_ARAM_DATA	,	V_427
mmCP_MQD_BASE_ADDR_HI	,	V_575
cz_enter_rlc_safe_mode	,	F_157
gfx_v8_0_update_gfx_clock_gating	,	F_165
mmCP_RB_VMID	,	V_500
mec_hdr	,	V_531
table_offset	,	V_151
mdelay	,	F_120
ucode_version	,	V_83
RLC_SERDES_WR_CTRL__RDDATA_RESET_MASK	,	V_702
gds_gfx_bo	,	V_279
source	,	V_819
register_list_format	,	V_67
ARRAY_3D_TILED_XTHICK	,	V_317
fw_size	,	V_117
polaris11_golden_common_all	,	V_19
"amdgpu: ib submit failed (%d).\n"	,	L_39
gfx_v8_0_init_power_gating	,	F_100
PRIV_STATE	,	V_592
CHIP_POLARIS10	,	V_20
CHIP_POLARIS11	,	V_17
RLC_SAFE_MODE__MESSAGE__SHIFT	,	V_729
mmRLC_CGCG_CGLS_CTRL	,	V_471
sh_mem_config	,	V_360
ADDR_SURF_TILE_SPLIT_128B	,	V_298
mmGC_USER_SHADER_ARRAY_CONFIG	,	V_852
cz_enable_gfx_pipeline_power_gating	,	F_153
mmCP_HQD_DEQUEUE_REQUEST	,	V_569
ETIMEDOUT	,	V_59
mmCP_HQD_EOP_BASE_ADDR_HI	,	V_546
pp_enabled	,	V_473
fence_put	,	F_24
GB_ADDR_CONFIG	,	V_249
amdgpu_bo_pin	,	F_50
name	,	V_260
mmRLC_PG_CNTL	,	V_452
gfx_v8_0_set_gds_init	,	F_145
RLC_SERDES_WR_CTRL__BPM_DATA_MASK	,	V_707
gfx_v8_0_nop_enter_rlc_safe_mode	,	F_161
"(%d) create RLC c bo failed\n"	,	L_28
WREG32	,	F_10
gpu_addr	,	V_182
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE3_EOP	,	V_829
ME_HALT	,	V_479
mmHDP_ADDR_CONFIG	,	V_381
gfx_v8_0_get_csb_size	,	F_48
RLC_SERDES_WR_CTRL__SRBM_OVERRIDE_MASK	,	V_706
mmCP_PQ_STATUS	,	V_618
iceland_enter_rlc_safe_mode	,	F_159
"amdgpu/%s_mec2.bin"	,	L_24
clear_state_obj	,	V_158
amdgpu_irq_put	,	F_130
mmRLC_JUMP_TABLE_RESTORE	,	V_459
amdgpu_atombios_get_gfx_info	,	F_63
DOORBELL_SOURCE	,	V_608
amdgpu_ring_write	,	F_13
mmGB_MACROTILE_MODE0	,	V_331
iceland_rlc_funcs	,	V_844
RLC_SAFE_MODE__CMD_MASK	,	V_727
CP_HQD_PERSISTENT_STATE	,	V_611
"amdgpu/%s_pfp.bin"	,	L_19
amdgpu_atombios_i2c_channel_trans	,	F_5
PACKET3_SET_SH_REG_START	,	V_191
ptr	,	V_56
__BIG_ENDIAN	,	F_119
__le32	,	T_2
AMDGPU_UCODE_ID_CP_CE	,	V_121
"(%d) reserve MQD bo failed\n"	,	L_49
me_fw	,	V_61
hdr	,	V_154
GRBM_STATUS	,	V_624
CHIP_TOPAZ	,	V_4
indirect_start_offsets	,	V_422
RLC_SERDES_WR_CTRL__P1_SELECT_MASK	,	V_700
gfx_v8_0_ring_emit_gds_switch	,	F_139
PACKET3_SET_UCONFIG_REG	,	V_46
gfx_firmware_header_v1_0	,	V_75
uint64_t	,	T_4
AMDGPU_GEM_DOMAIN_GWS	,	V_281
CP_HQD_PQ_DOORBELL_CONTROL	,	V_563
"(%d) map HDP EOP bo failed\n"	,	L_37
RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD_MASK	,	V_449
mmRLC_CSIB_ADDR_HI	,	V_408
CP_RB0_CNTL__RB_RPTR_WR_ENA_MASK	,	V_509
me_id	,	V_832
backend_enable_mask	,	V_358
mmSRBM_STATUS	,	V_650
PA_SC_FIFO_SIZE__SC_FRONTEND_PRIM_FIFO_SIZE__SHIFT	,	V_390
"Unknown chip type (%d) in function gfx_v8_0_tiling_mode_table_init() falling through to CHIP_CARRIZO\n"	,	L_47
ADDR_SURF_P16_32x32_16x16	,	V_332
PACKET3_PREAMBLE_CNTL	,	V_132
EOP_SIZE	,	V_550
CHIP_TONGA	,	V_13
RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PD_ENABLE_MASK	,	V_454
mmCP_MAX_CONTEXT	,	V_491
mmCP_MEC_DOORBELL_RANGE_UPPER	,	V_606
RLC_GPM_STAT__GFX_POWER_STATUS_MASK	,	V_724
compute_ring	,	V_178
mc_arb_ramcfg	,	V_207
wptr	,	V_510
gfx_v8_0_set_rlc_funcs	,	F_146
mmCGTS_SM_CTRL_REG	,	V_747
mmSH_MEM_CONFIG	,	V_373
gfx_v8_0_priv_reg_irq	,	F_195
mmCP_MEC_ME1_UCODE_ADDR	,	V_532
mmRLC_CGTT_MGCG_OVERRIDE	,	V_739
ce_hdr	,	V_483
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE2_EOP	,	V_824
CP_PQ_STATUS	,	V_619
PAGE_SIZE	,	V_119
DED_MODE	,	V_199
"(%d) create MQD bo failed\n"	,	L_50
SH_MEM_CONFIG__PRIVATE_ATC_MASK	,	V_369
rptr_offs	,	V_513
err2	,	V_58
err1	,	V_55
flags	,	V_235
mec_int_cntl_reg	,	V_815
ARRAY_2D_TILED_THIN1	,	V_294
WRITE_DATA_DST_SEL	,	F_141
rlc_hdr	,	V_78
"polaris11"	,	L_16
amdgpu_ring_test_ring	,	F_121
mmCP_HQD_VMID	,	V_547
ucode_array_offset_bytes	,	V_155
amdgpu_bo_kmap	,	F_51
"Illegal register access in command stream\n"	,	L_58
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE2_EOP	,	V_828
ROQ_PQ_IB_FLIP	,	V_591
gfx_v8_0_priv_reg_irq_funcs	,	V_842
gfx_v8_0_update_medium_grain_clock_gating	,	F_163
RLC_CGCG_CGLS_CTRL__CGLS_EN_MASK	,	V_765
ADDR_SURF_BANK_HEIGHT_1	,	V_327
jt_size	,	V_157
cp_hqd_pq_rptr_report_addr_lo	,	V_595
ADDR_SURF_BANK_HEIGHT_2	,	V_326
ADDR_SURF_BANK_HEIGHT_4	,	V_320
mmCP_HQD_PQ_CONTROL	,	V_584
ADDR_SURF_BANK_HEIGHT_8	,	V_328
rb_bufsz	,	V_496
AMDGPU_DOORBELL_MEC_RING0	,	V_270
sgpr1_init_regs	,	V_186
"polaris10"	,	L_17
CE_PARTITION_BASE	,	V_495
RLC_CGTT_MGCG_OVERRIDE__CGCG_MASK	,	V_760
AMDGPU_DOORBELL_MEC_RING7	,	V_607
SOFT_RESET_GFX	,	V_642
mmGRBM_CNTL	,	V_377
offset_count	,	V_417
gfx_v8_0_set_irq_funcs	,	F_144
DATA_SEL	,	F_179
mmCP_HQD_PQ_BASE	,	V_582
"\n"	,	L_11
table_size	,	V_152
sgpr2_init_regs	,	V_187
reg_list_format_separate_start	,	V_97
EVENT_INDEX	,	F_60
gws_gfx_bo	,	V_282
GPU_HDP_FLUSH_DONE__CP0_MASK	,	V_775
section	,	V_135
GRBM_GFX_INDEX	,	V_340
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE1_EOP	,	V_823
gfx_current_status	,	V_255
cp_mqd_base_addr_lo	,	V_572
wptr_offs	,	V_599
mmRLC_CSIB_ADDR_LO	,	V_409
mmCP_MEC_ME2_UCODE_DATA	,	V_536
RLC_PG_CNTL__STATIC_PER_CU_PG_ENABLE_MASK	,	V_683
ixCG_ACLK_CNTL	,	V_23
"(%d) reserve RLC cp table bo failed\n"	,	L_27
rlc_firmware_header_v2_0	,	V_77
num_secondary_tile_mode_states	,	V_291
pd_addr	,	V_803
gfx_v8_0_enable_gfx_dynamic_mg_power_gating	,	F_150
"Illegal instruction in command stream\n"	,	L_59
CGTS_SM_CTRL_REG__LS_OVERRIDE_MASK	,	V_753
SE_BROADCAST_WRITES	,	V_344
mec2_fw	,	V_65
mem_max_burst_length_bytes	,	V_234
polaris10_golden_common_all	,	V_22
PRELOAD_SIZE	,	V_612
mmCP_RB0_CNTL	,	V_508
wb_gpu_addr	,	V_541
AMD_PG_SUPPORT_RLC_SMU_HS	,	V_458
amdgpu_ucode_print_rlc_hdr	,	F_109
clear_state_gpu_addr	,	V_165
max_tile_pipes	,	V_215
"amdgpu: fence wait failed (%ld).\n"	,	L_8
rlc_feature_version	,	V_91
gfx_v8_0_cp_compute_fini	,	F_124
PACKET3_SET_SH_REG	,	V_190
gb_addr_config	,	V_205
AMDGPU_CP_IRQ_GFX_EOP	,	V_265
RLC_SERDES_WR_CTRL__BPM_ADDR__SHIFT	,	V_712
BPM_REG_CGLS_EN	,	V_762
LAST_COMPUTE_VMID	,	V_372
mmCP_ME_CNTL	,	V_477
amdgpu_ib_free	,	F_23
WAIT_REG_MEM_ENGINE	,	F_172
rlc_fw	,	V_63
WR_CONFIRM	,	V_779
reg_list_size_bytes	,	V_100
mmRLC_PG_ALWAYS_ON_CU_MASK	,	V_460
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE1_EOP	,	V_827
RLC_PG_DELAY__CMD_PROPAGATE_DELAY__SHIFT	,	V_442
gfx_v8_0_enable_gui_idle_interrupt	,	F_93
addr	,	V_789
PACKET3_CONTEXT_CONTROL	,	V_134
gfx_v8_0_gfx_funcs	,	V_680
check_fw_load_finish	,	V_476
temp	,	V_421
mmRLC_PG_DELAY_2	,	V_445
SOFT_RESET_CP	,	V_641
cz_exit_rlc_safe_mode	,	F_158
gfx_v8_0_get_cu_info	,	F_90
MACRO_TILE_ASPECT	,	F_78
PROP_FED	,	V_200
mmRLC_GPM_UCODE_DATA	,	V_470
SAMPLE_SPLIT	,	F_75
mmCP_HQD_PQ_WPTR_POLL_ADDR	,	V_602
funcs	,	V_679
RLC_SRM_CNTL__AUTO_INCR_ADDR_MASK	,	V_425
extent	,	V_136
"amdgpu: ib test failed (scratch(0x%04X)=0x%08X)\n"	,	L_10
mmPA_SC_RASTER_CONFIG	,	V_143
mmCP_HQD_ACTIVE	,	V_568
smu_load	,	V_112
exit_safe_mode	,	V_757
CP_MEM_SLP_CNTL__CP_MEM_LS_EN_MASK	,	V_738
list_size	,	V_412
num_compute_rings	,	V_267
upper_32_bits	,	F_57
CP_MEC_CNTL__MEC_ME1_HALT_MASK	,	V_529
dev	,	V_79
ADDR_SURF_ROTATED_MICRO_TILING	,	V_318
RLC_GPM_STAT__GFX_CLOCK_STATUS_MASK	,	V_723
gfx_v8_0_init_microcode	,	F_28
bitmap	,	V_849
gfx_v8_0_priv_inst_irq	,	F_197
"stoney"	,	L_18
MSG_EXIT_RLC_SAFE_MODE	,	V_726
gfx_v8_0_ring_emit_fence_compute	,	F_187
GRBM_STATUS__IA_BUSY_MASK	,	V_639
ARRAY_SIZE	,	F_3
"tonga"	,	L_13
"(%d) pin MQD bo failed\n"	,	L_51
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE0_EOP	,	V_826
"(%d) map RLC cp table bo failed\n"	,	L_33
mmRLC_PG_DELAY	,	V_444
RLC_PG_DELAY__POWER_UP_DELAY__SHIFT	,	V_440
mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI	,	V_598
fence_drv	,	V_801
mmCC_GC_SHADER_ARRAY_CONFIG	,	V_853
AMD_IS_APU	,	V_236
mmGC_USER_RB_BACKEND_DISABLE	,	V_351
MTYPE_CC	,	V_367
adev	,	V_2
mmCP_ME1_PIPE0_INT_CNTL	,	V_816
RLC_CGTT_MGCG_OVERRIDE__RLC_MASK	,	V_741
PACKET3_SWITCH_BUFFER	,	V_784
SRBM_SOFT_RESET	,	V_645
gfx_v8_0_init_compute_vmid	,	F_87
WDOORBELL32	,	F_170
INT_SEL	,	F_180
gws_base	,	V_665
dimm10_addr_map	,	V_210
CGTS_SM_CTRL_REG__ON_MONITOR_ADD__SHIFT	,	V_755
mmCP_ENDIAN_SWAP	,	V_492
vgpr_init_compute_shader	,	V_188
ALIGNMENT_MODE	,	V_387
RLC_CGTT_MGCG_OVERRIDE__GRBM_MASK	,	V_743
amdgpu_interrupt_state	,	V_809
RLC_FormatDirectRegListLength	,	V_423
rptr_addr	,	V_498
ARRAY_PRT_TILED_THIN1	,	V_303
gds_size	,	V_664
hpd	,	V_171
cp_mqd_control	,	V_579
order_base_2	,	F_118
seq	,	V_790
gfx_v8_0_tiling_mode_table_init	,	F_70
doorbell_index	,	V_262
gfx_v8_0_init_pg	,	F_104
amd_powergating_state	,	V_690
ROW_SIZE	,	V_250
pfp_feature_version	,	V_84
mmRLC_CNTL	,	V_463
gfx_v8_0_soft_reset	,	F_136
ce_fw	,	V_62
GRBM_STATUS__PA_BUSY_MASK	,	V_629
RLC_PG_CNTL__CP_PG_DISABLE_MASK	,	V_455
me_hdr	,	V_484
PACKET3_SET_UCONFIG_REG_START	,	V_47
amdgpu_bo_unreserve	,	F_45
COMPUTE_SHADER_EN	,	V_195
mec_fw	,	V_64
usepfp	,	V_800
amdgpu_bo_reserve	,	F_41
config	,	V_213
AMD_PG_STATE_UNGATE	,	V_622
AMDGPU_GFX_NORMAL_MODE	,	V_256
oa_size	,	V_668
BANK_WIDTH	,	F_76
starting_offsets_start	,	V_98
CP_ME1_PIPE0_INT_CNTL	,	V_817
reg_list_format_size_bytes	,	V_99
num_types	,	V_839
amdgpu_firmware_info	,	V_71
RLC_SERDES_NONCU_MASTER_BUSY__SE_MASTER_BUSY_MASK	,	V_396
"(%d) reserve HPD EOP bo failed\n"	,	L_34
CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT	,	V_439
info	,	V_72
ADDR_SURF_8_BANK	,	V_322
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE3_EOP	,	V_825
amdgpu_ucode_print_gfx_hdr	,	F_114
CNTX_EMPTY_INT_ENABLE	,	V_405
gfx_v8_0_resume	,	F_133
count	,	V_126
clear_state_size	,	V_162
max_offset	,	V_418
gfx_v8_0_set_ring_funcs	,	F_143
AMD_CG_SUPPORT_GFX_CGCG	,	V_715
GPU_HDP_FLUSH_DONE__CP2_MASK	,	V_773
RLC_PG_DELAY_2__SERDES_CMD_DELAY__SHIFT	,	V_447
AMDGPU_GEM_DOMAIN_VRAM	,	V_163
DRM_ERROR	,	F_9
PRIV_REG_INT_ENABLE	,	V_820
cs_data	,	V_131
sgpr_offset	,	V_181
smumgr_funcs	,	V_475
CGTS_SM_CTRL_REG__SM_MODE__SHIFT	,	V_749
sh_num	,	V_338
RLC_SERDES_WR_CTRL__REG_ADDR_MASK	,	V_708
cp_hqd_pq_control	,	V_594
ADDR_SURF_16_BANK	,	V_329
RLC_PG_CNTL__GFX_POWER_GATING_ENABLE_MASK	,	V_686
timeout	,	V_50
fw	,	V_116
MC_FUS_DRAM0_BANK_ADDR_MAPPING	,	V_238
iceland_golden_common_all	,	V_8
"gfx"	,	L_44
vi_mqd	,	V_543
oa_gfx_bo	,	V_285
mmPA_SC_FIFO_SIZE	,	V_389
RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PU_ENABLE_MASK	,	V_453
counter	,	V_856
stoney_mgcg_cgcg_init	,	V_31
sync_seq	,	V_802
fiji_mgcg_cgcg_init	,	V_10
mmCP_HQD_EOP_CONTROL	,	V_548
WAIT_REG_MEM_MEM_SPACE	,	F_182
sc_prim_fifo_size_frontend	,	V_223
mmCP_DEVICE_ID	,	V_493
mmCP_RB0_BASE	,	V_516
amdgpu_ring_commit	,	F_15
ENOMEM	,	V_102
mmDMIF_ADDR_CALC	,	V_382
PACKET3_BASE_INDEX	,	F_116
"(%d) map RLC c bo failed\n"	,	L_30
fw_name	,	V_69
cp_hqd_pq_doorbell_control	,	V_564
vgpr_init_regs	,	V_185
CGTS_SM_CTRL_REG__OVERRIDE_MASK	,	V_751
INSTANCE_INDEX	,	V_342
AMDGPU_GWS_SHIFT	,	V_670
rptr	,	V_770
PA_SC_FIFO_SIZE__SC_BACKEND_PRIM_FIFO_SIZE__SHIFT	,	V_391
"(%d) pin RLC c bo failed\n"	,	L_29
mmSH_MEM_APE1_LIMIT	,	V_375
vm_id	,	V_781
max_hw_contexts	,	V_222
gds_base	,	V_663
ib	,	V_52
id	,	V_137
fence_wait	,	F_61
EOP_TCL1_ACTION_EN	,	V_796
BANK_HEIGHT	,	F_77
gfx_v8_0_cp_compute_enable	,	F_122
"invalid me %d\n"	,	L_56
PACKET3_EVENT_WRITE_EOP	,	V_795
PA_SC_FIFO_SIZE__SC_HIZ_TILE_FIFO_SIZE__SHIFT	,	V_392
ctx_switch	,	V_782
"amdgpu: ring %d test failed (scratch(0x%04X)=0x%08X)\n"	,	L_4
new_entry	,	V_420
cp_table_obj	,	V_159
amdgpu_bo_kunmap	,	F_52
GRBM_STATUS__GUI_ACTIVE_MASK	,	V_626
reg_list_format_array_offset_bytes	,	V_104
mmCC_RB_BACKEND_DISABLE	,	V_350
ARRAY_2D_TILED_XTHICK	,	V_316
MTYPE_NC	,	V_388
max_gs_threads	,	V_221
compute_pipelinestat_enable	,	V_551
mmCP_INT_CNTL_RING0	,	V_402
ring_size	,	V_501
cp_hqd_pq_wptr_poll_addr_hi	,	V_601
dimm01_addr_map	,	V_209
ALIGN	,	F_35
num_mec	,	V_172
amdgpu_iv_entry	,	V_830
ao_bitmap	,	V_858
smu	,	V_474
RLC_SERDES_WR_CTRL__READ_COMMAND_MASK	,	V_699
gfx_v8_0_ring_emit_hdp_invalidate	,	F_175
cp_hqd_pq_wptr	,	V_567
gfx_v8_0_cp_gfx_enable	,	F_112
MTYPE	,	V_505
SOFT_RESET_RLC	,	V_468
gfx_v8_0_do_edc_gpr_workarounds	,	F_55
CC_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK	,	V_352
GRBM_STATUS__DB_BUSY_MASK	,	V_635
"(%d) pin RLC cp_table bo failed\n"	,	L_32
reg_offset	,	V_293
gfx_v8_0_suspend	,	F_132
gws_size	,	V_666
AMDGPU_IRQ_STATE_DISABLE	,	V_811
indices_count	,	V_414
GC_USER_SHADER_ARRAY_CONFIG__INACTIVE_CUS__SHIFT	,	V_850
length_dw	,	V_57
mmRLC_CGCG_CGLS_CTRL_3D	,	V_472
UNORD_DISPATCH	,	V_590
MSG_ENTER_RLC_SAFE_MODE	,	V_719
GRBM_CNTL	,	V_378
ADDR_SURF_TILE_SPLIT_2KB	,	V_301
ucode	,	V_113
GC_USER_SHADER_ARRAY_CONFIG__INACTIVE_CUS_MASK	,	V_851
PRIV_INSTR_INT_ENABLE	,	V_821
gfx_v8_0_mec_fini	,	F_53
instance	,	V_339
WAIT_REG_MEM_FUNCTION	,	F_174
RLC_PG_DELAY__POWER_DOWN_DELAY__SHIFT	,	V_441
GRBM_STATUS__SX_BUSY_MASK	,	V_632
AMD_PG_SUPPORT_GFX_DMG	,	V_436
mmRLC_GPU_CLOCK_COUNT_LSB	,	V_660
cp_hqd_pq_wptr_poll_addr	,	V_600
ARRAY_MODE	,	F_71
in_safe_mode	,	V_725
AMD_CG_SUPPORT_GFX_CGLS	,	V_764
gfx_v8_0_cp_enable	,	F_127
pdev	,	V_24
u32	,	V_6
eop_gpu_addr	,	V_540
amdgpu_bo_create	,	F_49
me	,	V_148
gfx_v8_0_enable_save_restore_machine	,	F_99
amdgpu_program_register_sequence	,	F_2
"amdgpu/%s_mec.bin"	,	L_23
"carrizo"	,	L_14
num_pipe	,	V_173
entry	,	V_831
"gfx8: Failed to load firmware \"%s\"\n"	,	L_25
mmRLC_SRM_INDEX_CNTL_ADDR_0	,	V_430
header	,	V_74
bo_offset	,	V_150
RLC_SERDES_WR_CTRL__SHORT_FORMAT_MASK	,	V_705
mmGB_TILE_MODE0	,	V_330
cp_hqd_vmid	,	V_609
mmCP_CE_UCODE_DATA	,	V_488
mec	,	V_169
oa	,	V_283
mem	,	V_276
mmRLC_CSIB_LENGTH	,	V_410
mmMC_FUS_DRAM1_BANK_ADDR_MAPPING	,	V_241
ADDR_SURF_DEPTH_MICRO_TILING	,	V_297
AMD_PG_SUPPORT_GFX_SMG	,	V_435
request_firmware	,	F_31
reg_list_format_start	,	V_96
reg_base	,	V_38
max_me	,	V_149
mmGRBM_STATUS2	,	V_647
AMDGPU_OA_SHIFT	,	V_671
gfx_v8_0_cp_resume	,	F_126
amdgpu_gfx_scratch_free	,	F_12
DOORBELL_EN	,	V_522
src	,	V_822
total_size	,	V_179
mmCP_ME1_PIPE3_INT_CNTL	,	V_614
dev_warn	,	F_43
control	,	V_783
amdgpu_ucode_validate	,	F_32
RLC_GPR_REG2__REQ_MASK	,	V_717
srbm_mutex	,	V_370
u64	,	T_3
me_feature_version	,	V_87
CLE_BPM_SERDES_CMD	,	V_745
fence	,	V_53
amdgpu_fence_process	,	F_194
gfx_v8_0_free_microcode	,	F_25
gfx_v8_0_init_golden_registers	,	F_1
RLC_SERDES_NONCU_MASTER_BUSY__TC0_MASTER_BUSY_MASK	,	V_398
mmSH_MEM_BASES	,	V_376
mmRLC_CAPTURE_GPU_CLOCK_COUNT	,	V_659
gfx_v8_0_enable_gfx_static_mg_power_gating	,	F_149
gfx_v8_0_wait_for_idle	,	F_135
"amdgpu: IB test timed out.\n"	,	L_7
gfx_v8_0_ring_get_wptr_gfx	,	F_168
"amdgpu/%s_me.bin"	,	L_20
cs_extent_def	,	V_129
gfx_v8_0_is_idle	,	F_134
AMDGPU_MAX_COMPUTE_RINGS	,	V_269
WREG32_SMC	,	F_4
sec_ded_counter_registers	,	V_204
mmCP_MQD_BASE_ADDR	,	V_574
gfx_v8_0_ring_set_wptr_compute	,	F_186
mec_int_cntl	,	V_814
srbm_soft_reset	,	V_628
AMD_PG_SUPPORT_GDS	,	V_457
AMDGPU_IRQ_STATE_ENABLE	,	V_813
jt_offset	,	V_156
mmRLC_SERDES_WR_CU_MASTER_MASK	,	V_695
CGTS_SM_CTRL_REG__SM_MODE_ENABLE_MASK	,	V_750
gfx_v8_0_mec_init	,	F_54
ADDR_SURF_THICK_MICRO_TILING	,	V_312
AMDGPU_GPU_PAGE_SIZE	,	V_588
NOOFCOLS	,	V_245
amdgpu_irq_get	,	F_148
"(%d) reserve RLC c bo failed\n"	,	L_26
mmMC_FUS_DRAM0_BANK_ADDR_MAPPING	,	V_237
PACKET3_RELEASE_MEM	,	V_808
dws	,	V_160
mmCP_RB0_BASE_HI	,	V_517
PACKET3_NOP	,	V_264
PACKET3_EVENT_WRITE	,	V_196
PACKET3_INDIRECT_BUFFER	,	V_787
GFX_IDLE_INT_ENABLE	,	V_407
gfx_v8_0_set_powergating_state	,	F_155
cg_flags	,	V_714
gfx_v8_0_get_gpu_clock_counter	,	F_138
ce_fw_version	,	V_88
"Failed to init rlc BOs!\n"	,	L_42
AMDGPU_GDS_SHIFT	,	V_669
gfx_v8_0_ring_funcs_compute	,	V_838
ind_start_offsets	,	V_416
MIN_IB_AVAILSZ	,	V_506
max_indices	,	V_415
u8	,	T_5
mmRLC_GPM_SCRATCH_DATA	,	V_429
"IH: CP EOP\n"	,	L_57
GFX_CLEAR	,	V_656
hweight32	,	F_86
uint32_t	,	T_1
PACKET3_WAIT_REG_MEM	,	V_776
reg_index	,	V_141
SECT_CONTEXT	,	V_138
mmRLC_SERDES_CU_MASTER_BUSY	,	V_395
chip_name	,	V_68
buf	,	V_542
ADDR_SURF_BANK_WIDTH_4	,	V_319
orig	,	V_451
sect	,	V_128
ADDR_SURF_BANK_WIDTH_2	,	V_323
ADDR_SURF_BANK_WIDTH_1	,	V_324
mod2array	,	V_288
CP_ME1_PIPE3_INT_CNTL	,	V_615
ring_id	,	V_835
hqd_gpu_addr	,	V_538
EOP_TC_ACTION_EN	,	V_797
"ib test on ring %d succeeded\n"	,	L_9
"amdgpu/%s_ce.bin"	,	L_21
PACKET3_DISPATCH_DIRECT	,	V_193
CC_GC_SHADER_ARRAY_CONFIG__INACTIVE_CUS__SHIFT	,	V_855
compute_misc_reserved	,	V_556
mmCOMPUTE_PGM_LO	,	V_192
gfx_v8_0_ring_get_wptr_compute	,	F_185
APE1_MTYPE	,	V_386
RLC_SERDES_WR_CTRL__REG_ADDR__SHIFT	,	V_711
ARRAY_1D_TILED_THIN1	,	V_302
gfx_v8_0_ring_emit_hdp_flush	,	F_171
AMD_CG_SUPPORT_GFX_CGTS	,	V_746
mmGRBM_SOFT_RESET	,	V_466
mmCP_RB0_RPTR_ADDR	,	V_514
grbm_soft_reset	,	V_627
GRBM_STATUS__TA_BUSY_MASK	,	V_633
polaris11_enable_gfx_quick_mg_power_gating	,	F_151
RLC_GPR_REG2__MESSAGE__SHIFT	,	V_720
CE_HALT	,	V_481
write64bit	,	V_791
max_gprs	,	V_220
BUF_SWAP	,	V_507
ADDR_SURF_MACRO_ASPECT_2	,	V_321
ADDR_SURF_MACRO_ASPECT_1	,	V_334
ADDR_SURF_MACRO_ASPECT_4	,	V_325
gfx_v8_0_sw_init	,	F_65
bit_width	,	V_348
ADDR_SURF_P8_32x32_16x16	,	V_336
vi_srbm_select	,	F_88
cp_hqd_persistent_state	,	V_613
mmRLC_SRM_ARAM_ADDR	,	V_426
idx	,	V_45
gfx_ring	,	V_258
ADDR_SURF_TILE_SPLIT_64B	,	V_296
mec2_feature_version	,	V_110
AMDGPU_CP_IRQ_LAST	,	V_840
NUM_BANKS	,	F_79
mmCP_HQD_PQ_RPTR_REPORT_ADDR	,	V_597
BUG_ON	,	F_96
gfx_v8_0_gpu_init	,	F_89
wb	,	V_512
mqd_gpu_addr	,	V_539
DIMM0ADDRMAP	,	V_239
PACKET3_WRITE_DATA	,	V_672
dev_err	,	F_36
amdgpu_bo_unpin	,	F_44
SE_INDEX	,	V_346
ce_feature_version	,	V_89
cpu_to_le32	,	F_38
CNTX_BUSY_INT_ENABLE	,	V_404
PACKET3_PFP_SYNC_ME	,	V_807
mask	,	V_349
"topaz"	,	L_12
gfx_v8_0_init_csb	,	F_94
mmCP_MEC_ME1_UCODE_DATA	,	V_533
CHIP_CARRIZO	,	V_26
amdgpu_ib_get	,	F_20
mmRLC_SRM_CNTL	,	V_424
mmGPU_HDP_FLUSH_REQ	,	V_777
release_firmware	,	F_26
tile_mode_array	,	V_290
priv_inst_irq	,	V_254
amdgpu_set_powergating_state	,	F_131
AMDGPU_GEM_DOMAIN_GDS	,	V_278
reg_addr	,	V_693
num_queue	,	V_174
ARRAY_LINEAR_ALIGNED	,	V_304
reg_restore_list_size	,	V_95
INSTANCE_BROADCAST_WRITES	,	V_341
dev_info	,	F_137
pipe_id	,	V_833
PA_SC_FIFO_SIZE__SC_EARLYZ_TILE_FIFO_SIZE__SHIFT	,	V_393
PACKET3_CLEAR_STATE	,	V_145
gfx_v8_0_wait_for_rlc_serdes	,	F_91
reg_count	,	V_140
ARRAY_3D_TILED_THIN1	,	V_309
DEFAULT_MTYPE	,	V_384
mmCP_MEM_SLP_CNTL	,	V_737
enable	,	V_401
mmCP_RB_WPTR_POLL_CNTL	,	V_437
gfx_v8_0_ring_emit_ib_compute	,	F_177
gfx_v8_0_ring_get_rptr_gfx	,	F_167
gfx_v8_0_sw_fini	,	F_68
amdgpu_mm_wreg	,	F_98
disable_masks	,	V_860
CP_RB_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER_MASK	,	V_527
mmCP_ME_RAM_DATA	,	V_490
gfx_v8_0_cp_gfx_start	,	F_115
RLC_CGTT_MGCG_OVERRIDE__CGLS_MASK	,	V_766
ARRAY_PRT_TILED_THICK	,	V_315
save_and_restore_offset	,	V_92
mmCP_ME_RAM_WADDR	,	V_489
mmGMCON_DEBUG	,	V_653
cp_table_ptr	,	V_153
fail	,	V_197
RLC_SRM_CNTL__SRM_ENABLE_MASK	,	V_432
GRBM_RQ_PENDING	,	V_652
mmCP_HQD_PQ_WPTR	,	V_571
gds	,	V_275
eop_irq	,	V_252
SRBM_STATUS	,	V_651
avail_scratch_ram_locations	,	V_94
KMD_QUEUE	,	V_593
RLC_ENABLE_F32	,	V_465
mmRLC_SERDES_WR_CTRL	,	V_697
mqd	,	V_544
usec_timeout	,	V_48
DOORBELL_ENABLE	,	V_620
kfree	,	F_27
SH_BROADCAST_WRITES	,	V_343
PIPE_CONFIG	,	F_72
gfx_v8_0_rlc_resume	,	F_111
out	,	V_80
SH_INDEX	,	V_345
mmHDP_DEBUG0	,	V_780
mmCP_MQD_CONTROL	,	V_576
cp_table_gpu_addr	,	V_168
firmware	,	V_111
REG_GET_FIELD	,	F_64
mmCP_MEC_ME2_UCODE_ADDR	,	V_535
max_shader_engines	,	V_214
WRITE_DATA_ENGINE_SEL	,	F_140
GC_USER_RB_BACKEND_DISABLE__BACKEND_DISABLE__SHIFT	,	V_353
cp_hdr	,	V_76
mmCP_RB_DOORBELL_RANGE_LOWER	,	V_525
AMDGPU_UCODE_ID_CP_MEC2	,	V_124
AMDGPU_UCODE_ID_CP_MEC1	,	V_123
mmGB_ADDR_CONFIG	,	V_380
pfp_hdr	,	V_482
EINVAL	,	V_49
ADDR_SURF_P2	,	V_295
RLC_CNTL	,	V_464
cz_init_cp_jump_table	,	F_39
GDS_GWS_VMID0__SIZE__SHIFT	,	V_676
PFP_HALT	,	V_480
gfx	,	V_35
udelay	,	F_92
GRBM_STATUS__IA_BUSY_NO_DMA_MASK	,	V_640
queue	,	V_272
gfx_v8_0_get_rb_active_bitmap	,	F_82
data	,	V_81
le32_to_cpup	,	F_110
CARRIZO_GB_ADDR_CONFIG_GOLDEN	,	V_230
grbm_idx_mutex	,	V_357
rb_addr	,	V_497
AMDGPU_RING_TYPE_COMPUTE	,	V_274
fence_wait_timeout	,	F_22
lower_32_bits	,	F_56
RLC_SERDES_NONCU_MASTER_BUSY__TC1_MASTER_BUSY_MASK	,	V_399
GFX_STALL	,	V_655
SH_MEM_CONFIG__DEFAULT_MTYPE__SHIFT	,	V_368
CC_GC_SHADER_ARRAY_CONFIG__INACTIVE_CUS_MASK	,	V_854
REG_SET_FIELD	,	F_58
mec_feature_version	,	V_108
gfx_v8_0_create_bitmask	,	F_81
ao_cu_mask	,	V_462
mmCP_PFP_UCODE_ADDR	,	V_485
ADDR_SURF_TILE_SPLIT_512B	,	V_300
mmGRBM_STATUS	,	V_623
mmRLC_MEM_SLP_CNTL	,	V_734
AMDGPU_FENCE_FLAG_INT	,	V_794
CGTS_SM_CTRL_REG__SM_MODE_MASK	,	V_748
revision	,	V_25
PACKET3_SET_BASE	,	V_494
hpd_eop_obj	,	V_170
gfx_partition_size	,	V_277
BPM_REG_MGCG_OVERRIDE	,	V_744
gfx_v8_0_ring_test_ring	,	F_7
QUEUE_SIZE	,	V_586
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_133
schedule_work	,	F_196
CP_INT_CNTL_RING0	,	V_403
"GRBM_SOFT_RESET=0x%08X\n"	,	L_53
sc_hiz_tile_fifo_size	,	V_225
mmRLC_GPM_UCODE_ADDR	,	V_469
iceland_mgcg_cgcg_init	,	V_5
RB_BLKSZ	,	V_504
ADDR_SURF_4_BANK	,	V_335
stoney_golden_common_all	,	V_33
amdgpu_irq_src	,	V_818
gfx_v8_0_update_coarse_grain_clock_gating	,	F_164
sgpr_init_compute_shader	,	V_189
ref_and_mask	,	V_771
mmSRBM_SOFT_RESET	,	V_657
ARRAY_1D_TILED_THICK	,	V_310
DOORBELL_OFFSET	,	V_520
amdgpu_bo_unref	,	F_46
ready	,	V_183
max_sh_per_se	,	V_217
oa_base	,	V_667
fiji_golden_common_all	,	V_12
TIME_STAMP_INT_ENABLE	,	V_812
gfx_v8_0_set_priv_reg_fault_state	,	F_190
amdgpu_device	,	V_1
mmCP_HQD_PQ_BASE_HI	,	V_583
SH_MEM_CONFIG	,	V_383
mem_base	,	V_674
ucode_size_bytes	,	V_118
mec2_hdr	,	V_534
"fiji"	,	L_15
mqd_obj	,	V_537
"amdgpu: cp failed to get scratch reg (%d).\n"	,	L_1
cz_enable_cp_power_gating	,	F_103
SH_MEM_ALIGNMENT_MODE_UNALIGNED	,	V_365
RLC_SERDES_WR_CTRL__P2_SELECT_MASK	,	V_701
