// SPDX-License-Identifier: MPL-2.0
#include "instructions.hpp"
#include "../libchata.hpp"
#include <array>
#include <cstdint>
#include <initializer_list>
#include <string_view>

namespace libchata_internal {

using namespace opcode;
using enum RVInstructionFormat;
using enum RVInstructionID;
using enum RVInstructionSet;
using std::nullopt;

const std::array<rvinstruction, 1072> instructions = {
        {{"lui", LUI, U, OP_LUI, 0b000, RV32I, 4},
         {"auipc", AUIPC, U, OP_AUIPC, 0b000, RV32I, 4},
         {"jal", JAL, J, OP_JAL, 0b000, RV32I, 4},
         {"jalr", JALR, I, OP_JALR, 0b000, RV32I, 4},
         {"beq", BEQ, Branch, OP_BRANCH, 0b000, RV32I, 4},
         {"bne", BNE, Branch, OP_BRANCH, 0b001, RV32I, 4},
         {"blt", BLT, Branch, OP_BRANCH, 0b001, RV32I, 4},
         {"bge", BGE, Branch, OP_BRANCH, 0b100, RV32I, 4},
         {"bltu", BLTU, Branch, OP_BRANCH, 0b101, RV32I, 4},
         {"bgeu", BGEU, Branch, OP_BRANCH, 0b110, RV32I, 4},
         {"lb", LB, I, OP_LOAD, 0b000, RV32I, 4},
         {"lh", LH, I, OP_LOAD, 0b001, RV32I, 4},
         {"lw", LW, I, OP_LOAD, 0b010, RV32I, 4},
         {"lbu", LBU, I, OP_LOAD, 0b100, RV32I, 4},
         {"lhu", LHU, I, OP_LOAD, 0b101, RV32I, 4},
         {"sb", SB, S, OP_STORE, 0b000, RV32I, 4},
         {"sh", SH, S, OP_STORE, 0b001, RV32I, 4},
         {"sw", SW, S, OP_STORE, 0b010, RV32I, 4},
         {"addi", ADDI, I, OP_IMM, 0b000, RV32I, 4},
         {"slti", SLTI, I, OP_IMM, 0b010, RV32I, 4},
         {"sltiu", SLTIU, I, OP_IMM, 0b011, RV32I, 4},
         {"xori", XORI, I, OP_IMM, 0b100, RV32I, 4},
         {"ori", ORI, I, OP_IMM, 0b110, RV32I, 4},
         {"andi", ANDI, I, OP_IMM, 0b111, RV32I, 4},
         {"slli", SLLI, R, OP_IMM, 0b0000000001, RV32I, 4, {.use_imm_for_rs2 = true}},
         {"srli", SRLI, R, OP_IMM, 0b0000000101, RV32I, 4, {.use_imm_for_rs2 = true}},
         {"srai", SRAI, R, OP_IMM, 0b0100000101, RV32I, 4, {.use_imm_for_rs2 = true}},
         {"add", ADD, R, OP_OP, 0b0000000000, RV32I, 4},
         {"sub", SUB, R, OP_OP, 0b0100000000, RV32I, 4},
         {"sll", SLL, R, OP_OP, 0b0000000001, RV32I, 4},
         {"slt", SLT, R, OP_OP, 0b0000000010, RV32I, 4},
         {"sltu", SLTU, R, OP_OP, 0b0000000011, RV32I, 4},
         {"xor", XOR, R, OP_OP, 0b0000000100, RV32I, 4},
         {"srl", SRL, R, OP_OP, 0b0000000101, RV32I, 4},
         {"sra", SRA, R, OP_OP, 0b0100000101, RV32I, 4},
         {"or", OR, R, OP_OP, 0b0000000110, RV32I, 4},
         {"and", AND, R, OP_OP, 0b0000000111, RV32I, 4},
         {"fence", FENCE, I, OP_MISC_MEM, 0b000, RV32I, 4, {.super_special_snowflake = true}},
         {"fence.tso", FENCETSO, I, OP_MISC_MEM, 0b000, RV32I, 4, {.super_special_snowflake = true}},
         {"pause", PAUSE, I, OP_MISC_MEM, 0b000, RV32I, 4, {.super_special_snowflake = true}},
         {"ecall", ECALL, I, OP_SYSTEM, 0b000, RV32I, 4, {.super_special_snowflake = true}},
         {"ebreak", EBREAK, I, OP_SYSTEM, 0b000, RV32I, 4, {.super_special_snowflake = true}},
         {"lwu", LWU, I, OP_LOAD, 0b110, RV64I, 4},
         {"ld", LD, I, OP_LOAD, 0b011, RV64I, 4},
         {"sd", SD, S, OP_STORE, 0b011, RV64I, 4},
         {"addiw", ADDIW, I, OP_IMM_32, 0b0000000000, RV64I, 4},
         {"slliw", SLLIW, R, OP_IMM_32, 0b0000000001, RV64I, 4, {.use_imm_for_rs2 = true}},
         {"srliw", SRLIW, R, OP_IMM_32, 0b0000000101, RV64I, 4, {.use_imm_for_rs2 = true}},
         {"sraiw", SRAIW, R, OP_IMM_32, 0b0100000101, RV64I, 4, {.use_imm_for_rs2 = true}},
         {"addw", ADDW, R, OP_32, 0b0000000000, RV64I, 4},
         {"subw", SUBW, R, OP_32, 0b0100000000, RV64I, 4},
         {"sllw", SLLW, R, OP_32, 0b0000000001, RV64I, 4},
         {"srlw", SRLW, R, OP_32, 0b0000000101, RV64I, 4},
         {"sraw", SRAW, R, OP_32, 0b0100000101, RV64I, 4},
         {"mul", MUL, R, OP_OP, 0b0000001000, RV32M, 4},
         {"mulh", MULH, R, OP_OP, 0b0000001001, RV32M, 4},
         {"mulhsu", MULHSU, R, OP_OP, 0b0000001010, RV32M, 4},
         {"mulhu", MULHU, R, OP_OP, 0b0000001011, RV32M, 4},
         {"div", DIV, R, OP_OP, 0b0000001100, RV32M, 4},
         {"divu", DIVU, R, OP_OP, 0b0000001101, RV32M, 4},
         {"rem", REM, R, OP_OP, 0b0000001110, RV32M, 4},
         {"remu", REMU, R, OP_OP, 0b0000001111, RV32M, 4},
         {"mulw", MULW, R, OP_32, 0b0000001000, RV64M, 4},
         {"divw", DIVW, R, OP_32, 0b0000001100, RV64M, 4},
         {"divuw", DIVUW, R, OP_32, 0b0000001101, RV64M, 4},
         {"remw", REMW, R, OP_32, 0b0000001110, RV64M, 4},
         {"remuw", REMUW, R, OP_32, 0b0000001111, RV64M, 4},
         {"lr.w", LRW, R, OP_AMO, 0b0001000010, RV32A, 4, {.custom_reg_val = 0b00000}},
         {"sc.w", SCW, R, OP_AMO, 0b0001100010, RV32A, 4},
         {"lr.w.aq", LRWAQ, R, OP_AMO, 0b0001010010, RV32A, 4, {.custom_reg_val = 0b00000}},
         {"sc.w.aq", SCWAQ, R, OP_AMO, 0b0001110010, RV32A, 4},
         {"lr.w.rl", LRWRL, R, OP_AMO, 0b0001001010, RV32A, 4, {.custom_reg_val = 0b00000}},
         {"sc.w.rl", SCWRL, R, OP_AMO, 0b0001101010, RV32A, 4},
         {"lr.w.aqrl", LRWAQRL, R, OP_AMO, 0b0001011010, RV32A, 4, {.custom_reg_val = 0b00000}},
         {"sc.w.aqrl", SCWAQRL, R, OP_AMO, 0b0001111010, RV32A, 4},
         {"amoswap.w", AMOSWAPW, R, OP_AMO, 0b0000100010, RV32A, 4},
         {"amoadd.w", AMOADDW, R, OP_AMO, 0b0000000010, RV32A, 4},
         {"amoxor.w", AMOXORW, R, OP_AMO, 0b0010000010, RV32A, 4},
         {"amoand.w", AMOANDW, R, OP_AMO, 0b0110000010, RV32A, 4},
         {"amoor.w", AMOORW, R, OP_AMO, 0b0100000010, RV32A, 4},
         {"amomin.w", AMOMINW, R, OP_AMO, 0b1000000010, RV32A, 4},
         {"amomax.w", AMOMAXW, R, OP_AMO, 0b1010000010, RV32A, 4},
         {"amominu.w", AMOMINUW, R, OP_AMO, 0b1100000010, RV32A, 4},
         {"amomaxu.w", AMOMAXUW, R, OP_AMO, 0b1110000010, RV32A, 4},
         {"amoswap.w.aq", AMOSWAPWAQ, R, OP_AMO, 0b0000110010, RV32A, 4},
         {"amoadd.w.aq", AMOADDWAQ, R, OP_AMO, 0b0000010010, RV32A, 4},
         {"amoxor.w.aq", AMOXORWAQ, R, OP_AMO, 0b0010010010, RV32A, 4},
         {"amoand.w.aq", AMOANDWAQ, R, OP_AMO, 0b0110010010, RV32A, 4},
         {"amoor.w.aq", AMOORWAQ, R, OP_AMO, 0b0100010010, RV32A, 4},
         {"amomin.w.aq", AMOMINWAQ, R, OP_AMO, 0b1000010010, RV32A, 4},
         {"amomax.w.aq", AMOMAXWAQ, R, OP_AMO, 0b1010010010, RV32A, 4},
         {"amominu.w.aq", AMOMINUWAQ, R, OP_AMO, 0b1100010010, RV32A, 4},
         {"amomaxu.w.aq", AMOMAXUWAQ, R, OP_AMO, 0b1110010010, RV32A, 4},
         {"amoswap.w.rl", AMOSWAPWRL, R, OP_AMO, 0b0000101010, RV32A, 4},
         {"amoadd.w.rl", AMOADDWRL, R, OP_AMO, 0b0000001010, RV32A, 4},
         {"amoxor.w.rl", AMOXORWRL, R, OP_AMO, 0b0010001010, RV32A, 4},
         {"amoand.w.rl", AMOANDWRL, R, OP_AMO, 0b0110001010, RV32A, 4},
         {"amoor.w.rl", AMOORWRL, R, OP_AMO, 0b0100001010, RV32A, 4},
         {"amomin.w.rl", AMOMINWRL, R, OP_AMO, 0b1000001010, RV32A, 4},
         {"amomax.w.rl", AMOMAXWRL, R, OP_AMO, 0b1010001010, RV32A, 4},
         {"amominu.w.rl", AMOMINUWRL, R, OP_AMO, 0b1100001010, RV32A, 4},
         {"amomaxu.w.rl", AMOMAXUWRL, R, OP_AMO, 0b1110001010, RV32A, 4},
         {"amoswap.w.aqrl", AMOSWAPWAQRL, R, OP_AMO, 0b0000111010, RV32A, 4},
         {"amoadd.w.aqrl", AMOADDWAQRL, R, OP_AMO, 0b0000011010, RV32A, 4},
         {"amoxor.w.aqrl", AMOXORWAQRL, R, OP_AMO, 0b0010011010, RV32A, 4},
         {"amoand.w.aqrl", AMOANDWAQRL, R, OP_AMO, 0b0110011010, RV32A, 4},
         {"amoor.w.aqrl", AMOORWAQRL, R, OP_AMO, 0b0100011010, RV32A, 4},
         {"amomin.w.aqrl", AMOMINWAQRL, R, OP_AMO, 0b1000011010, RV32A, 4},
         {"amomax.w.aqrl", AMOMAXWAQRL, R, OP_AMO, 0b1010011010, RV32A, 4},
         {"amominu.w.aqrl", AMOMINUWAQRL, R, OP_AMO, 0b1100011010, RV32A, 4},
         {"amomaxu.w.aqrl", AMOMAXUWAQRL, R, OP_AMO, 0b1110011010, RV32A, 4},
         {"lr.d", LRD, R, OP_AMO, 0b0001000011, RV64A, 4, {.custom_reg_val = 0b00000}},
         {"sc.d", SCD, R, OP_AMO, 0b0001100011, RV64A, 4},
         {"lr.d.aq", LRDAQ, R, OP_AMO, 0b0001010011, RV64A, 4, {.custom_reg_val = 0b00000}},
         {"sc.d.aq", SCDAQ, R, OP_AMO, 0b0001110011, RV64A, 4},
         {"lr.d.rl", LRDRL, R, OP_AMO, 0b0001001011, RV64A, 4, {.custom_reg_val = 0b00000}},
         {"sc.d.rl", SCDRL, R, OP_AMO, 0b0001101011, RV64A, 4},
         {"lr.d.aqrl", LRDAQRL, R, OP_AMO, 0b0001011011, RV64A, 4, {.custom_reg_val = 0b00000}},
         {"sc.d.aqrl", SCDAQRL, R, OP_AMO, 0b0001111011, RV64A, 4},
         {"amoswap.d", AMOSWAPD, R, OP_AMO, 0b0000100011, RV64A, 4},
         {"amoadd.d", AMOADDD, R, OP_AMO, 0b0000000011, RV64A, 4},
         {"amoxor.d", AMOXORD, R, OP_AMO, 0b0010000011, RV64A, 4},
         {"amoand.d", AMOANDD, R, OP_AMO, 0b0110000011, RV64A, 4},
         {"amoor.d", AMOORD, R, OP_AMO, 0b0100000011, RV64A, 4},
         {"amomin.d", AMOMIND, R, OP_AMO, 0b1000000011, RV64A, 4},
         {"amomax.d", AMOMAXD, R, OP_AMO, 0b1010000011, RV64A, 4},
         {"amominu.d", AMOMINUD, R, OP_AMO, 0b1100000011, RV64A, 4},
         {"amomaxu.d", AMOMAXUD, R, OP_AMO, 0b1110000011, RV64A, 4},
         {"amoswap.d.aq", AMOSWAPDAQ, R, OP_AMO, 0b0000110011, RV64A, 4},
         {"amoadd.d.aq", AMOADDDAQ, R, OP_AMO, 0b0000010011, RV64A, 4},
         {"amoxor.d.aq", AMOXORDAQ, R, OP_AMO, 0b0010010011, RV64A, 4},
         {"amoand.d.aq", AMOANDDAQ, R, OP_AMO, 0b0110010011, RV64A, 4},
         {"amoor.d.aq", AMOORDAQ, R, OP_AMO, 0b0100010011, RV64A, 4},
         {"amomin.d.aq", AMOMINDAQ, R, OP_AMO, 0b1000010011, RV64A, 4},
         {"amomax.d.aq", AMOMAXDAQ, R, OP_AMO, 0b1010010011, RV64A, 4},
         {"amominu.d.aq", AMOMINUDAQ, R, OP_AMO, 0b1100010011, RV64A, 4},
         {"amomaxu.d.aq", AMOMAXUDAQ, R, OP_AMO, 0b1110010011, RV64A, 4},
         {"amoswap.d.rl", AMOSWAPDRL, R, OP_AMO, 0b0000101011, RV64A, 4},
         {"amoadd.d.rl", AMOADDDRL, R, OP_AMO, 0b0000001011, RV64A, 4},
         {"amoxor.d.rl", AMOXORDRL, R, OP_AMO, 0b0010001011, RV64A, 4},
         {"amoand.d.rl", AMOANDDRL, R, OP_AMO, 0b0110001011, RV64A, 4},
         {"amoor.d.rl", AMOORDRL, R, OP_AMO, 0b0100001011, RV64A, 4},
         {"amomin.d.rl", AMOMINDRL, R, OP_AMO, 0b1000001011, RV64A, 4},
         {"amomax.d.rl", AMOMAXDRL, R, OP_AMO, 0b1010001011, RV64A, 4},
         {"amominu.d.rl", AMOMINUDRL, R, OP_AMO, 0b1100001011, RV64A, 4},
         {"amomaxu.d.rl", AMOMAXUDRL, R, OP_AMO, 0b1110001011, RV64A, 4},
         {"amoswap.d.aqrl", AMOSWAPDAQRL, R, OP_AMO, 0b0000111011, RV64A, 4},
         {"amoadd.d.aqrl", AMOADDDAQRL, R, OP_AMO, 0b0000011011, RV64A, 4},
         {"amoxor.d.aqrl", AMOXORDAQRL, R, OP_AMO, 0b0010011011, RV64A, 4},
         {"amoand.d.aqrl", AMOANDDAQRL, R, OP_AMO, 0b0110011011, RV64A, 4},
         {"amoor.d.aqrl", AMOORDAQRL, R, OP_AMO, 0b0100011011, RV64A, 4},
         {"amomin.d.aqrl", AMOMINDAQRL, R, OP_AMO, 0b1000011011, RV64A, 4},
         {"amomax.d.aqrl", AMOMAXDAQRL, R, OP_AMO, 0b1010011011, RV64A, 4},
         {"amominu.d.aqrl", AMOMINUDAQRL, R, OP_AMO, 0b1100011011, RV64A, 4},
         {"amomaxu.d.aqrl", AMOMAXUDAQRL, R, OP_AMO, 0b1110011011, RV64A, 4},
         {"fmadd.s", FMADDS, R4, OP_MADD, OP_C0, RV32F, 4, {.use_frm_for_funct3 = true}},
         {"fmsub.s", FMSUBS, R4, OP_MSUB, OP_C0, RV32F, 4, {.use_frm_for_funct3 = true}},
         {"fnmsub.s", FNMSUBS, R4, OP_NMSUB, OP_C0, RV32F, 4, {.use_frm_for_funct3 = true}},
         {"fnmadd.s", FNMADDS, R4, OP_NMADD, OP_C0, RV32F, 4, {.use_frm_for_funct3 = true}},
         {"fadd.s", FADDS, R, OP_FP, 0b0000000000, RV32F, 4, {.use_frm_for_funct3 = true}},
         {"fsub.s", FSUBS, R, OP_FP, 0b0000100000, RV32F, 4, {.use_frm_for_funct3 = true}},
         {"fmul.s", FMULS, R, OP_FP, 0b0001000000, RV32F, 4, {.use_frm_for_funct3 = true}},
         {"fdiv.s", FDIVS, R, OP_FP, 0b0001100000, RV32F, 4, {.use_frm_for_funct3 = true}},
         {"fsqrt.s", FSQRTS, R, OP_FP, 0b0101100000, RV32F, 4, {.custom_reg_val = 0b00000, .use_frm_for_funct3 = true}},
         {"fsgnj.s", FSGNJS, R, OP_FP, 0b0010000000, RV32F, 4},
         {"fsgnjn.s", FSGNJNS, R, OP_FP, 0b0010000001, RV32F, 4},
         {"fsgnjx.s", FSGNJXS, R, OP_FP, 0b0010000010, RV32F, 4},
         {"fmin.s", FMINS, R, OP_FP, 0b0010100000, RV32F, 4},
         {"fmax.s", FMAXS, R, OP_FP, 0b0010100001, RV32F, 4},
         {"fcvt.w.s", FCVTWS, R, OP_FP, 0b1100000000, RV32F, 4, {.custom_reg_val = 0b00000, .use_frm_for_funct3 = true}},
         {"fcvt.wu.s", FCVTWUS, R, OP_FP, 0b1100000000, RV32F, 4, {.custom_reg_val = 0b00001, .use_frm_for_funct3 = true}},
         {"fmv.x.w", FMVXW, R, OP_FP, 0b1110000000, RV32F, 4, {.custom_reg_val = 0b00000}},
         {"feq.s", FEQS, R, OP_FP, 0b1010000010, RV32F, 4},
         {"flt.s", FLTS, R, OP_FP, 0b1010000001, RV32F, 4},
         {"fle.s", FLES, R, OP_FP, 0b1010000000, RV32F, 4},
         {"fclass.s", FCLASSS, R, OP_FP, 0b1110000001, RV32F, 4, {.custom_reg_val = 0b00000}},
         {"fcvt.s.w", FCVTSW, R, OP_FP, 0b1101000000, RV32F, 4, {.custom_reg_val = 0b00000, .use_frm_for_funct3 = true}},
         {"fcvt.s.wu", FCVTSWU, R, OP_FP, 0b1101000000, RV32F, 4, {.custom_reg_val = 0b00001, .use_frm_for_funct3 = true}},
         {"fmv.w.x", FMVWX, R, OP_FP, 0b1111000000, RV32F, 4, {.custom_reg_val = 0b00000}},
         {"flw", FLW, I, OP_LOAD_FP, 0b010, RV32F, 4},
         {"fsw", FSW, S, OP_STORE_FP, 0b010, RV32F, 4},
         {"fcvt.l.s", FCVTLS, R, OP_FP, 0b1100000000, RV64F, 4, {.custom_reg_val = 0b00010, .use_frm_for_funct3 = true}},
         {"fcvt.lu.s", FCVTLUS, R, OP_FP, 0b1100000000, RV64F, 4, {.custom_reg_val = 0b00011, .use_frm_for_funct3 = true}},
         {"fcvt.s.l", FCVTSL, R, OP_FP, 0b1101000000, RV64F, 4, {.custom_reg_val = 0b00010, .use_frm_for_funct3 = true}},
         {"fcvt.s.lu", FCVTSLU, R, OP_FP, 0b1101000000, RV64F, 4, {.custom_reg_val = 0b00011, .use_frm_for_funct3 = true}},
         {"fadd.d", FADDD, R, OP_FP, 0b0000001000, RV32D, 4, {.use_frm_for_funct3 = true}},
         {"fmadd.d", FMADDD, R4, OP_MADD, 0b01000, RV32D, 4, {.use_frm_for_funct3 = true}},
         {"fmax.d", FMAXD, R, OP_FP, 0b0010101001, RV32D, 4},
         {"fclass.d", FCLASSD, R, OP_FP, 0b1110001001, RV32D, 4, {.custom_reg_val = 0b00000}},
         {"fcvt.d.s", FCVTDS, R, OP_FP, 0b0100001000, RV32D, 4, {.custom_reg_val = 0b00000, .use_frm_for_funct3 = true}},
         {"fcvt.d.w", FCVTDW, R, OP_FP, 0b1101001000, RV32D, 4, {.custom_reg_val = 0b00000, .use_frm_for_funct3 = true}},
         {"fcvt.d.wu", FCVTDWU, R, OP_FP, 0b1101001000, RV32D, 4, {.custom_reg_val = 0b00001, .use_frm_for_funct3 = true}},
         {"fcvt.s.d", FCVTSD, R, OP_FP, 0b0100000000, RV32D, 4, {.custom_reg_val = 0b00001, .use_frm_for_funct3 = true}},
         {"fcvt.w.d", FCVTWD, R, OP_FP, 0b1100001000, RV32D, 4, {.custom_reg_val = 0b00000, .use_frm_for_funct3 = true}},
         {"fcvt.wu.d", FCVTWUD, R, OP_FP, 0b1100001000, RV32D, 4, {.custom_reg_val = 0b00001, .use_frm_for_funct3 = true}},
         {"fdiv.d", FDIVD, R, OP_FP, 0b0001101000, RV32D, 4, {.use_frm_for_funct3 = true}},
         {"feq.d", FEQD, R, OP_FP, 0b1010001010, RV32D, 4},
         {"flt.d", FLTD, R, OP_FP, 0b1010001001, RV32D, 4},
         {"fle.d", FLED, R, OP_FP, 0b1010001000, RV32D, 4},
         {"fld", FLD, I, OP_LOAD_FP, 0b011, RV32D, 4},
         {"fmin.d", FMIND, R, OP_FP, 0b0010101000, RV32D, 4},
         {"fmsub.d", FMSUBD, R4, OP_MSUB, 0b01000, RV32D, 4, {.use_frm_for_funct3 = true}},
         {"fmul.d", FMULD, R, OP_FP, 0b0001001000, RV32D, 4, {.use_frm_for_funct3 = true}},
         {"fnmadd.d", FNMADDD, R4, OP_NMADD, 0b01000, RV32D, 4, {.use_frm_for_funct3 = true}},
         {"fnmsub.d", FNMSUBD, R4, OP_NMSUB, 0b01000, RV32D, 4, {.use_frm_for_funct3 = true}},
         {"fsd", FSD, S, OP_STORE_FP, 0b011, RV32D, 4},
         {"fsgnj.d", FSGNJD, R, OP_FP, 0b0010001000, RV32D, 4},
         {"fsgnjn.d", FSGJND, R, OP_FP, 0b0010001001, RV32D, 4},
         {"fsgnjx.d", FSGNJXD, R, OP_FP, 0b0010001010, RV32D, 4},
         {"fsqrt.d", FSQRTD, R, OP_FP, 0b0101101000, RV32D, 4, {.custom_reg_val = 0b00000, .use_frm_for_funct3 = true}},
         {"fsub.d", FSUBD, R, OP_FP, 0b0000101000, RV32D, 4, {.use_frm_for_funct3 = true}},
         {"fcvt.l.d", FCVTLD, R, OP_FP, 0b1100001000, RV64D, 4, {.custom_reg_val = 0b00010, .use_frm_for_funct3 = true}},
         {"fcvt.lu.d", FCVTLUD, R, OP_FP, 0b1100001000, RV64D, 4, {.custom_reg_val = 0b00011, .use_frm_for_funct3 = true}},
         {"fmv.x.d", FMVXD, R, OP_FP, 0b1110001000, RV64D, 4, {.custom_reg_val = 0b00000}},
         {"fcvt.d.l", FCVTDL, R, OP_FP, 0b1101001000, RV64D, 4, {.custom_reg_val = 0b00010, .use_frm_for_funct3 = true}},
         {"fcvt.d.lu", FCVTDLU, R, OP_FP, 0b1101001000, RV64D, 4, {.custom_reg_val = 0b00011, .use_frm_for_funct3 = true}},
         {"fmv.d.x", FMVDX, R, OP_FP, 0b1111001000, RV64D, 4, {.custom_reg_val = 0b00000}},
         {"flq", FLQ, I, OP_LOAD_FP, 0b100, RV32Q, 4},
         {"fsq", FSQ, S, OP_STORE_FP, 0b100, RV32Q, 4},
         {"fmadd.q", FMADDQ, R4, OP_MADD, 0b11000, RV32Q, 4, {.use_frm_for_funct3 = true}},
         {"fmsub.q", FMSUBQ, R4, OP_MSUB, 0b11000, RV32Q, 4, {.use_frm_for_funct3 = true}},
         {"fnmsub.q", FNMSUBQ, R4, OP_NMSUB, 0b11000, RV32Q, 4, {.use_frm_for_funct3 = true}},
         {"fnmadd.q", FNMADDQ, R4, OP_NMADD, 0b11000, RV32Q, 4, {.use_frm_for_funct3 = true}},
         {"fadd.q", FADDQ, R, OP_FP, 0b0000011000, RV32Q, 4, {.use_frm_for_funct3 = true}},
         {"fsub.q", FSUBQ, R, OP_FP, 0b0000111000, RV32Q, 4, {.use_frm_for_funct3 = true}},
         {"fmul.q", FMULQ, R, OP_FP, 0b0001011000, RV32Q, 4, {.use_frm_for_funct3 = true}},
         {"fdiv.q", FDIVQ, R, OP_FP, 0b0001111000, RV32Q, 4, {.use_frm_for_funct3 = true}},
         {"fsqrt.q", FSQRTQ, R, OP_FP, 0b0101111000, RV32Q, 4, {.custom_reg_val = 0b00000, .use_frm_for_funct3 = true}},
         {"fsgnj.q", FSGNJQ, R, OP_FP, 0b0010011000, RV32Q, 4},
         {"fsgnjn.q", FSGNJNQ, R, OP_FP, 0b0010011001, RV32Q, 4},
         {"fsgnjx.q", FSGNJXQ, R, OP_FP, 0b0010011010, RV32Q, 4},
         {"fmin.q", FMINQ, R, OP_FP, 0b0010111000, RV32Q, 4},
         {"fmax.q", FMAXQ, R, OP_FP, 0b0010111001, RV32Q, 4},
         {"fcvt.s.q", FCVTSQ, R, OP_FP, 0b0100000000, RV32Q, 4, {.custom_reg_val = 0b00011, .use_frm_for_funct3 = true}},
         {"fcvt.q.s", FCVTQS, R, OP_FP, 0b0100011000, RV32Q, 4, {.custom_reg_val = 0b00000, .use_frm_for_funct3 = true}},
         {"fcvt.d.q", FCVTDQ, R, OP_FP, 0b0100001000, RV32Q, 4, {.custom_reg_val = 0b00011, .use_frm_for_funct3 = true}},
         {"fcvt.q.d", FCVTQD, R, OP_FP, 0b0100011000, RV32Q, 4, {.custom_reg_val = 0b00001, .use_frm_for_funct3 = true}},
         {"feq.q", FEQQ, R, OP_FP, 0b1010011010, RV32Q, 4},
         {"flt.q", FLTQ, R, OP_FP, 0b1010011001, RV32Q, 4},
         {"fle.q", FLEQ, R, OP_FP, 0b1010011000, RV32Q, 4},
         {"fclass.q", FCLASSQ, R, OP_FP, 0b1110011001, RV32Q, 4, {.custom_reg_val = 0b00000}},
         {"fcvt.w.q", FCVTWQ, R, OP_FP, 0b1100011000, RV32Q, 4, {.custom_reg_val = 0b00000, .use_frm_for_funct3 = true}},
         {"fcvt.wu.q", FCVTWUQ, R, OP_FP, 0b1100011000, RV32Q, 4, {.custom_reg_val = 0b00001, .use_frm_for_funct3 = true}},
         {"fcvt.q.w", FCVTQW, R, OP_FP, 0b1101011000, RV32Q, 4, {.custom_reg_val = 0b00000, .use_frm_for_funct3 = true}},
         {"fcvt.q.wu", FCVTQWU, R, OP_FP, 0b1101011000, RV32Q, 4, {.custom_reg_val = 0b00001, .use_frm_for_funct3 = true}},
         {"fcvt.l.q", FCVTLQ, R, OP_FP, 0b1100011000, RV64Q, RV64Q, 4, {.custom_reg_val = 0b00010, .use_frm_for_funct3 = true}},
         {"fcvt.lu.q", FCVTLUQ, R, OP_FP, 0b1100011000, RV64Q, RV64Q, 4, {.custom_reg_val = 0b00011, .use_frm_for_funct3 = true}},
         {"fcvt.q.l", FCVTQL, R, OP_FP, 0b1101011000, RV64Q, RV64Q, 4, {.custom_reg_val = 0b00010, .use_frm_for_funct3 = true}},
         {"fcvt.q.lu", FCVTQLU, R, OP_FP, 0b1101011000, RV64Q, RV64Q, 4, {.custom_reg_val = 0b00011, .use_frm_for_funct3 = true}},
         {"flh", FLH, I, OP_LOAD_FP, 0b001, RV32Zfh, 4},
         {"fsh", FSH, S, OP_STORE_FP, 0b001, RV32Zfh, 4},
         {"fmadd.h", FMADDH, R4, OP_MADD, 0b10000, RV32Zfh, 4, {.use_frm_for_funct3 = true}},
         {"fmsub.h", FMSUBH, R4, OP_MSUB, 0b10000, RV32Zfh, 4, {.use_frm_for_funct3 = true}},
         {"fnmsub.h", FNMSUBH, R4, OP_NMSUB, 0b10000, RV32Zfh, 4, {.use_frm_for_funct3 = true}},
         {"fnmadd.h", FNMADDH, R4, OP_NMADD, 0b10000, RV32Zfh, 4, {.use_frm_for_funct3 = true}},
         {"fadd.h", FADDH, R, OP_FP, 0b0000010000, RV32Zfh, 4, {.use_frm_for_funct3 = true}},
         {"fsub.h", FSUBH, R, OP_FP, 0b0000110000, RV32Zfh, 4, {.use_frm_for_funct3 = true}},
         {"fmul.h", FMULH, R, OP_FP, 0b0001010000, RV32Zfh, 4, {.use_frm_for_funct3 = true}},
         {"fdiv.h", FDIVH, R, OP_FP, 0b0001110000, RV32Zfh, 4, {.use_frm_for_funct3 = true}},
         {"fsqrt.h", FSQRTH, R, OP_FP, 0b0101110000, RV32Zfh, 4, {.custom_reg_val = 0b00000, .use_frm_for_funct3 = true}},
         {"fsgnj.h", FSGNJH, R, OP_FP, 0b0010010000, RV32Zfh, 4},
         {"fsgnjn.h", FSGNJNH, R, OP_FP, 0b0010010001, RV32Zfh, 4},
         {"fsgnjx.h", FSGNJXH, R, OP_FP, 0b0010010010, RV32Zfh, 4},
         {"fmin.h", FMINH, R, OP_FP, 0b0010110000, RV32Zfh, 4},
         {"fmax.h", FMAXH, R, OP_FP, 0b0010110001, RV32Zfh, 4},
         {"fcvt.s.h", FCVTSH, R, OP_FP, 0b0100000000, RV32Zfh, 4, {.custom_reg_val = 0b00010, .use_frm_for_funct3 = true}},
         {"fcvt.h.s", FCVTHS, R, OP_FP, 0b0100010000, RV32Zfh, 4, {.custom_reg_val = 0b00000, .use_frm_for_funct3 = true}},
         {"fcvt.d.h", FCVTDH, R, OP_FP, 0b0100001000, RV32Zfh, 4, {.custom_reg_val = 0b00010, .use_frm_for_funct3 = true}},
         {"fcvt.h.d", FCVTHD, R, OP_FP, 0b0100010000, RV32Zfh, 4, {.custom_reg_val = 0b00001, .use_frm_for_funct3 = true}},
         {"fcvt.q.h", FCVTQH, R, OP_FP, 0b0100011000, RV32Zfh, 4, {.custom_reg_val = 0b00010, .use_frm_for_funct3 = true}},
         {"fcvt.h.q", FCVTHQ, R, OP_FP, 0b0100010000, RV32Zfh, 4, {.custom_reg_val = 0b00011, .use_frm_for_funct3 = true}},
         {"feq.h", FEQH, R, OP_FP, 0b1010010010, RV32Zfh, 4},
         {"flt.h", FLTH, R, OP_FP, 0b1010010001, RV32Zfh, 4},
         {"fle.h", FLEH, R, OP_FP, 0b1010010000, RV32Zfh, 4},
         {"fclass.h", FCLASSH, R, OP_FP, 0b1110010001, RV32Zfh, 4, {.custom_reg_val = 0b00000}},
         {"fcvt.w.h", FCVTWH, R, OP_FP, 0b1100010000, RV32Zfh, 4, {.custom_reg_val = 0b00000, .use_frm_for_funct3 = true}},
         {"fcvt.wu.h", FCVTWUH, R, OP_FP, 0b1100010000, RV32Zfh, 4, {.custom_reg_val = 0b00001, .use_frm_for_funct3 = true}},
         {"fmv.x.h", FMVXH, R, OP_FP, 0b1110010000, RV32Zfh, 4, {.custom_reg_val = 0b00000}},
         {"fcvt.h.w", FCVTHW, R, OP_FP, 0b1101010000, RV32Zfh, 4, {.custom_reg_val = 0b00000, .use_frm_for_funct3 = true}},
         {"fcvt.h.wu", FCVTHWU, R, OP_FP, 0b1101010000, RV32Zfh, 4, {.custom_reg_val = 0b00001, .use_frm_for_funct3 = true}},
         {"fmv.h.x", FMVXH, R, OP_FP, 0b1111010000, RV32Zfh, 4, {.custom_reg_val = 0b00000}},
         {"fcvt.l.h", FCVTLH, R, OP_FP, 0b1100010000, RV64Zfh, 4, {.custom_reg_val = 0b00010, .use_frm_for_funct3 = true}},
         {"fcvt.lu.h", FCVTLUH, R, OP_FP, 0b1100010000, RV64Zfh, 4, {.custom_reg_val = 0b00011, .use_frm_for_funct3 = true}},
         {"fcvt.h.l", FCVTHL, R, OP_FP, 0b1101010000, RV64Zfh, 4, {.custom_reg_val = 0b00010, .use_frm_for_funct3 = true}},
         {"fcvt.h.lu", FCVTHLU, R, OP_FP, 0b1101010000, RV64Zfh, 4, {.custom_reg_val = 0b00011, .use_frm_for_funct3 = true}},
         {"fence.i", FENCEI, I, OP_MISC_MEM, 0b001, Zifencei, 4, {.super_special_snowflake = true}},
         {"csrrw", CSRRW, I, OP_SYSTEM, 0b001, Zicsr, 4, {.super_special_snowflake = true}},
         {"csrrs", CSRRS, I, OP_SYSTEM, 0b010, Zicsr, 4, {.super_special_snowflake = true}},
         {"csrrc", CSRRC, I, OP_SYSTEM, 0b011, Zicsr, 4, {.super_special_snowflake = true}},
         {"csrrwi", CSRRWI, I, OP_SYSTEM, 0b101, Zicsr, 4, {.super_special_snowflake = true}},
         {"csrrsi", CSRRSI, I, OP_SYSTEM, 0b110, Zicsr, 4, {.super_special_snowflake = true}},
         {"csrrci", CSRRCI, I, OP_SYSTEM, 0b111, Zicsr, 4, {.super_special_snowflake = true}},
         {"wrs.nto", WRSNTO, I, OP_SYSTEM, 0b000, Zawrs, 4, {.super_special_snowflake = true}},
         {"wrs.sto", WRSSTO, I, OP_SYSTEM, 0b000, Zawrs, 4, {.super_special_snowflake = true}},
         {"c.lwsp", CLWSP, CI, OP_C2, 0b010, C, 2},
         {"c.ldsp", CLDSP, CI, OP_C2, 0b011, C, 2},
         {"c.flwsp", CFLWSP, CI, OP_C2, 0b011, C, Zcf, 2},
         {"c.fldsp", CFLDSP, CI, OP_C2, 0b001, C, Zcd, 2},
         {"c.swsp", CSWSP, CSS, OP_C2, 0b110, C, 2},
         {"c.sdsp", CSDSP, CSS, OP_C2, 0b111, C, 2},
         {"c.fswsp", CFSWSP, CSS, OP_C2, 0b111, C, Zcf, 2},
         {"c.fsdsp", CFSDSP, CSS, OP_C2, 0b101, C, Zcd, 2},
         {"c.lw", CLW, CL, OP_C0, 0b010, C, 2},
         {"c.ld", CLD, CL, OP_C0, 0b011, C, 2},
         {"c.flw", CFLW, CL, OP_C0, 0b011, C, Zcf, 2},
         {"c.fld", CFLD, CL, OP_C0, 0b001, C, Zcd, 2},
         {"c.sw", CSW, CS, OP_C0, 0b110, C, 2},
         {"c.sd", CSD, CS, OP_C0, 0b111, C, 2},
         {"c.fsw", CFSW, CS, OP_C0, 0b111, C, Zcf, 2},
         {"c.fsd", CFSD, CS, OP_C0, 0b101, C, Zcd, 2},
         {"c.j", CJump, CJ, OP_C1, 0b101, C, 2},
         {"c.jal", CJAL, CJ, OP_C1, 0b001, C, 2},
         {"c.jr", CJR, CR, OP_C2, 0b1000, C, 2, {.custom_reg_val = 0b00000}},
         {"c.jalr", CJALR, CR, OP_C2, 0b1001, C, 2, {.custom_reg_val = 0b00000}},
         {"c.beqz", CBEQZ, CB, OP_C1, 0b110, C, 2},
         {"c.bnez", CBNEZ, CB, OP_C1, 0b111, C, 2},
         {"c.li", CLI, CI, OP_C1, 0b010, C, 2},
         {"c.lui", CLUI, CI, OP_C1, 0b011, C, 2},
         {"c.addi", CADDI, CI, OP_C1, 0b000, C, 2},
         {"c.addiw", CADDIW, CI, OP_C1, 0b001, C, 2},
         {"c.addi16sp", CADDI16SP, CI, OP_C1, 0b011, C, 2},
         {"c.slli", CSLLI, CI, OP_C2, 0b000, C, 2},
         {"c.srli", CSRLI, CB, OP_C1, 0b10000, C, 2},
         {"c.srai", CSRAI, CB, OP_C1, 0b10001, C, 2},
         {"c.andi", CANDI, CB, OP_C1, 0b10010, C, 2},
         {"c.mv", CMV, CR, OP_C2, 0b1000, C, 2},
         {"c.add", CADD, CR, OP_C2, 0b1001, C, 2},
         {"c.and", CAND, CA, OP_C1, 0b10001111, C, 2},
         {"c.or", COR, CA, OP_C1, 0b10001110, C, 2},
         {"c.xor", CXOR, CA, OP_C1, 0b10001101, C, 2},
         {"c.sub", CSUB, CA, OP_C1, 0b10001100, C, 2},
         {"c.addw", CADDW, CA, OP_C1, 0b10011101, C, 2},
         {"c.subw", CSUBW, CA, OP_C1, 0b10011100, C, 2},
         {"c.nop", CNOP, CI, OP_C1, 0b000, C, 2, {.super_special_snowflake = true}},
         {"c.ebreak", CEBREAK, CI, OP_C2, 0b1001, C, 2, {.super_special_snowflake = true}},
         {"czero.eqz", CZEROEQZ, R, OP_OP, 0b0000111101, Zicond, Zicond, 4},
         {"czero.nez", CZERONEZ, R, OP_OP, 0b0000111111, Zicond, Zicond, 4},
         {"amocas.w", AMOCASW, R, OP_AMO, 0b0010100010, Zacas, 4},
         {"amocas.d", AMOCASD, R, OP_AMO, 0b0010100011, Zacas, 4},
         {"amocas.q", AMOCASQ, R, OP_AMO, 0b0010100100, Zacas, 4},
         {"amocas.w.aq", AMOCASWAQ, R, OP_AMO, 0b0010110010, Zacas, 4},
         {"amocas.d.aq", AMOCASDAQ, R, OP_AMO, 0b0010110011, Zacas, 4},
         {"amocas.q.aq", AMOCASQAQ, R, OP_AMO, 0b0010110100, Zacas, 4},
         {"amocas.w.rl", AMOCASWRL, R, OP_AMO, 0b0010101010, Zacas, 4},
         {"amocas.d.rl", AMOCASDRL, R, OP_AMO, 0b0010101011, Zacas, 4},
         {"amocas.q.rl", AMOCASQRL, R, OP_AMO, 0b0010101100, Zacas, 4},
         {"amocas.w.aqrl", AMOCASWAQRL, R, OP_AMO, 0b0010111010, Zacas, 4},
         {"amocas.d.aqrl", AMOCASDAQRL, R, OP_AMO, 0b0010111011, Zacas, 4},
         {"amocas.q.aqrl", AMOCASQAQRL, R, OP_AMO, 0b0010111100, Zacas, 4},
         {"c.lbu", CLBU, CLB, OP_C0, 0b100000, Zcb, 2},
         {"c.lhu", CLHU, CLHfmt, OP_C0, 0b1000010, Zcb, 2},
         {"c.lh", CLH, CLHfmt, OP_C0, OP_MADD, Zcb, 2},
         {"c.sb", CSB, CSHfmt, OP_C0, 0b100010, Zcb, 2},
         {"c.sh", CSH, CSHfmt, OP_C0, 0b1000110, Zcb, 2},
         {"c.zext.b", CZEXTB, CU, OP_C1, 0b10011111000, Zcb, 2},
         {"c.sext.b", CSEXTB, CU, OP_C1, 0b10011111001, Zcb, 2},
         {"c.zext.h", CZEXTH, CU, OP_C1, 0b10011111010, Zcb, 2},
         {"c.sext.h", CSEXTH, CU, OP_C1, 0b10011111011, Zcb, 2},
         {"c.zext.w", CZEXTW, CU, OP_C1, 0b10011111100, Zcb, 2},
         {"c.not", CNOT, CU, OP_C1, 0b10011111101, Zcb, 2},
         {"c.mul", CMUL, CA, OP_C1, 0b10011110, Zcb, 2},
         {"cm.push", CMPUSH, CMPP, OP_C2, 0b10111000, Zcmp, 2},
         {"cm.pop", CMPOP, CMPP, OP_C2, 0b10111010, Zcmp, 2},
         {"cm.popretz", CMPOPRETZ, CMPP, OP_C2, 0b10111100, Zcmp, 2},
         {"cm.popret", CMPOPRET, CMPP, OP_C2, 0b10111110, Zcmp, 2},
         {"cm.mvsa01", CMMVSA01, CMMV, OP_C2, 0b10101101, Zcmp, 2},
         {"cm.mva01s", CMMVA01S, CMMV, OP_C2, 0b10101111, Zcmp, 2},
         {"cm.jt", CMJT, CMJTfmt, OP_C2, 0b101000, Zcmt, 2},
         {"cm.jalt", CMJALT, CMJTfmt, OP_C2, 0b101000, Zcmt, 2},
         {"fli.s", FLIS, R, OP_FP, 0b1111000000, RV32F, Zfa, 4, {.custom_reg_val = 0b00001}},
         {"fli.d", FLID, R, OP_FP, 0b1111001000, RV32D, Zfa, 4, {.custom_reg_val = 0b00001}},
         {"fli.q", FLIQ, R, OP_FP, 0b1111011000, RV32Q, Zfa, 4, {.custom_reg_val = 0b00001}},
         {"fli.h", FLIH, R, OP_FP, 0b1111010000, RV32Zfh, Zfa, 4, {.custom_reg_val = 0b00001}},
         {"fminm.s", FMINMS, R, OP_FP, 0b0010100010, RV32F, Zfa, 4},
         {"fmaxm.s", FMAXMS, R, OP_FP, 0b0010100011, RV32F, Zfa, 4},
         {"fminm.d", FMINMD, R, OP_FP, 0b0010101010, RV32D, Zfa, 4},
         {"fmaxm.d", FMAXMD, R, OP_FP, 0b0010101011, RV32D, Zfa, 4},
         {"fminm.q", FMINMQ, R, OP_FP, 0b0010111010, RV32Q, Zfa, 4},
         {"fmaxm.q", FMAXMQ, R, OP_FP, 0b0010111011, RV32Q, Zfa, 4},
         {"fminm.h", FMINMH, R, OP_FP, 0b0010110010, RV32Zfh, Zfa, 4},
         {"fmaxm.h", FMAXMH, R, OP_FP, 0b0010110011, RV32Zfh, Zfa, 4},
         {"fround.s", FROUNDS, R, OP_FP, 0b0100000000, RV32F, Zfa, 4, {.custom_reg_val = 0b00100, .use_frm_for_funct3 = true}},
         {"froundnx.s", FROUNDNXS, R, OP_FP, 0b0100000000, RV32F, Zfa, 4, {.custom_reg_val = 0b00101, .use_frm_for_funct3 = true}},
         {"fround.d", FROUNDD, R, OP_FP, 0b0100001000, RV32D, Zfa, 4, {.custom_reg_val = 0b00100, .use_frm_for_funct3 = true}},
         {"froundnx.d", FROUNDNXD, R, OP_FP, 0b0100001000, RV32D, Zfa, 4, {.custom_reg_val = 0b00101, .use_frm_for_funct3 = true}},
         {"fround.h", FROUNDH, R, OP_FP, 0b0100010000, RV32Zfh, Zfa, 4, {.custom_reg_val = 0b00100, .use_frm_for_funct3 = true}},
         {"froundnx.h", FROUNDNXH, R, OP_FP, 0b0100010000, RV32Zfh, Zfa, 4, {.custom_reg_val = 0b00101, .use_frm_for_funct3 = true}},
         {"fround.q", FROUNDQ, R, OP_FP, 0b0100011000, RV32Q, Zfa, 4, {.custom_reg_val = 0b00100, .use_frm_for_funct3 = true}},
         {"froundnx.q", FROUNDQ, R, OP_FP, 0b0100011000, RV32Q, Zfa, 4, {.custom_reg_val = 0b00101, .use_frm_for_funct3 = true}},
         {"fcvtmod.w.d", FCVTMODWD, R, OP_FP, 0b1100001000, RV32D, Zfa, 4, {.custom_reg_val = 0b01000, .use_frm_for_funct3 = true}}, // This one needs 0b001 for frm (RTZ), and that "rtz" is explicitly
                                                                                                                                     // included in the assembly, like fcvtmod.w.d rd, rs1, rtz
         {"fmvh.x.d", FMVHXD, R, OP_FP, 0b1110001000, RV32D, Zfa, 4, {.custom_reg_val = 0b00001}},
         {"fmvp.d.x", FMVPDX, R, OP_FP, 0b1011001000, RV32D, Zfa, 4},
         {"fmvh.x.q", FMVHXQ, R, OP_FP, 0b1110011000, RV32Q, Zfa, 4, {.custom_reg_val = 0b00001}},
         {"fmvp.q.x", FMVPQX, R, OP_FP, 0b1011011000, RV32Q, Zfa, 4},
         {"fleq.s", FLEQS, R, OP_FP, 0b1010000100, RV32F, Zfa, 4},
         {"fltq.s", FLTQS, R, OP_FP, 0b1010000101, RV32F, Zfa, 4},
         {"fleq.d", FLEQD, R, OP_FP, 0b1010001100, RV32D, Zfa, 4},
         {"fltq.d", FLTQD, R, OP_FP, 0b1010001101, RV32D, Zfa, 4},
         {"fleq.h", FLEQH, R, OP_FP, 0b1010010100, RV32Zfh, Zfa, 4},
         {"fltq.h", FLTQH, R, OP_FP, 0b1010010101, RV32Zfh, Zfa, 4},
         {"fleq.q", FLEQQ, R, OP_FP, 0b1010011100, RV32Q, Zfa, 4},
         {"fltq.q", FLTQQ, R, OP_FP, 0b1010011101, RV32Q, Zfa, 4},
         {"add.uw", ADDUW, R, OP_32, 0b0000100000, B, 4},
         {"andn", ANDN, R, OP_OP, 0b0100000111, B, 4},
         {"bclr", BCLR, R, OP_OP, 0b0100100001, B, 4},
         {"bclri", BCLRI, R, OP_IMM, 0b0100100001, B, 4, {.use_imm_for_rs2 = true}}, // This one "requires" an extra bit in shamt for RV64, but in reality it's a special case where shamt is big
                                                                                     // enough to clear a 64 bit register, so we just add the extra bit to rs2 and let the extra available space
                                                                                     // handle it transparently
         {"bext", BEXT, R, OP_OP, 0b0100100101, B, 4},
         {"bexti", BEXTI, R, OP_IMM, 0b0100100101, B, 4, {.use_imm_for_rs2 = true}}, // Same idea as bclri
         {"binv", BINV, R, OP_OP, 0b0110100001, B, 4},
         {"binvi", BINVI, R, OP_IMM, 0b0110100001, B, 4, {.use_imm_for_rs2 = true}}, // Same idea as bclri
         {"bset", BSET, R, OP_OP, 0b0010100001, B, 4},
         {"bseti", BSETI, R, OP_IMM, 0b0010100001, B, 4, {.use_imm_for_rs2 = true}}, // Same idea as bclri
         {"clmul", CLMUL, R, OP_OP, 0b0000101001, B, 4},
         {"clmulh", CLMULH, R, OP_OP, 0b0000101011, B, 4},
         {"clmulr", CLMULR, R, OP_OP, 0b0000101010, B, 4},
         {"clz", CLZ, R, OP_IMM, 0b0110000001, B, 4, {.custom_reg_val = 0b00000}},
         {"clzw", CLZW, R, OP_IMM_32, 0b0110000001, B, 4, {.custom_reg_val = 0b00000}},
         {"cpop", CPOP, R, OP_IMM, 0b0110000001, B, 4, {.custom_reg_val = 0b00010}},
         {"cpopw", CPOPW, R, OP_IMM_32, 0b0110000001, B, 4, {.custom_reg_val = 0b00010}},
         {"ctz", CTZ, R, OP_IMM, 0b0110000001, B, 4, {.custom_reg_val = 0b00001}},
         {"ctzw", CTZW, R, OP_IMM_32, 0b0110000001, B, 4, {.custom_reg_val = 0b00001}},
         {"max", MAX, R, OP_OP, 0b0000101110, B, 4},
         {"maxu", MAXU, R, OP_OP, 0b0000101111, B, 4},
         {"min", MIN, R, OP_OP, 0b0000101100, B, 4},
         {"minu", MINU, R, OP_OP, 0b0000101101, B, 4},
         {"orc.b", ORCB, R, OP_IMM, 0b0010100101, B, 4, {.custom_reg_val = 0b00111}},
         {"orn", ORN, R, OP_OP, 0b0100000110, B, 4},
         {"pack", PACK, R, OP_OP, 0b0000100100, B, 4},
         {"packh", PACKH, R, OP_OP, 0b0000100111, B, 4},
         {"packw", PACKW, R, OP_32, 0b0000100100, B, 4},
         {"rev8", REV8, R, OP_IMM, 0b0110100101, B, 4, {.custom_reg_val = 0b11000}}, // This one is similar to bclri, but it instead makes bit 25 1 on rv64 and otherwise stays the same
         {"rev.b", REVB, R, OP_IMM, 0b0110100101, B, 4, {.custom_reg_val = 0b00111}},
         {"rol", ROL, R, OP_OP, 0b0110000001, B, 4},
         {"rolw", ROLW, R, OP_32, 0b0110000001, B, 4},
         {"ror", ROR, R, OP_OP, 0b0110000101, B, 4},
         {"rori", RORI, R, OP_IMM, 0b0110000101, B, 4, {.use_imm_for_rs2 = true}}, // Same idea as bclri
         {"roriw", RORIW, R, OP_IMM_32, 0b0110000101, B, 4, {.use_imm_for_rs2 = true}},
         {"rorw", RORW, R, OP_32, 0b0110000101, B, 4},
         {"sext.b", SEXTB, R, OP_IMM, 0b0110000001, B, 4, {.custom_reg_val = 0b00100}},
         {"sext.h", SEXTH, R, OP_IMM, 0b0110000001, B, 4, {.custom_reg_val = 0b00101}},
         {"sh1add", SH1ADD, R, OP_OP, 0b0010000010, B, 4},
         {"sh2add.uw", SH1ADDUW, R, OP_32, 0b0010000010, B, 4},
         {"sh2add", SH2ADD, R, OP_OP, 0b0010000100, B, 4},
         {"sh2add.uw", SH2ADDUW, R, OP_32, 0b0010000100, B, 4},
         {"sh3add", SH3ADD, R, OP_OP, 0b0010000110, B, 4},
         {"sh3add.uw", SH3ADDUW, R, OP_32, 0b0010000110, B, 4},
         {"slli.uw", SLLIUW, R, OP_IMM_32, 0b000010001, B, 4, {.use_imm_for_rs2 = true}},
         {"unzip", UNZIP, R, OP_IMM, 0b0000100101, B, 4, {.custom_reg_val = 0b11111}},
         {"xnor", XNOR, R, OP_OP, 0b0100000100, B, 4},
         {"xperm.b", XPERMB, R, OP_OP, 0b0010100100, B, 4},
         {"xperm.n", XPERMN, R, OP_OP, 0b0010100010, B, 4},
         {"zext.h", ZEXTH, R, OP_OP, 0b0000100100, B, 4, {.custom_reg_val = 0b00000}}, // Similar to rev8, but we make bit 4 (in the opcode) 1 instead for rv64
         {"zip", ZIP, R, OP_IMM, 0b0000100001, B, 4, {.custom_reg_val = 0b11110}},
         {"vsetvli", VSETVLI, I, OP_V, 0b111, V, 4, {.super_special_snowflake = true}},
         {"vsetivli", VSETIVLI, I, OP_V, 0b111, V, 4, {.use_imm_for_rs2 = true, .super_special_snowflake = true}},
         {"vsetvl", VSETVL, R, OP_V, 0b1000000111, V, 4},
         {"vle8.v", VLE8V, VL, OP_LOAD_FP, 0b000001000, V, 4, {.custom_reg_val = 0b00000}},
         {"vle16.v", VLE16V, VL, OP_LOAD_FP, 0b000001101, V, 4, {.custom_reg_val = 0b00000}},
         {"vle32.v", VLE32V, VL, OP_LOAD_FP, 0b000001110, V, 4, {.custom_reg_val = 0b00000}},
         {"vle64.v", VLE64V, VL, OP_LOAD_FP, 0b000001111, V, 4, {.custom_reg_val = 0b00000}},
         {"vse8.v", VSE8V, VS, OP_STORE_FP, 0b000001000, V, 4, {.custom_reg_val = 0b00000}},
         {"vse16.v", VSE16V, VS, OP_STORE_FP, 0b000001101, V, 4, {.custom_reg_val = 0b00000}},
         {"vse32.v", VSE32V, VS, OP_STORE_FP, 0b000001110, V, 4, {.custom_reg_val = 0b00000}},
         {"vse64.v", VSE64V, VS, OP_STORE_FP, 0b000001111, V, 4, {.custom_reg_val = 0b00000}},
         {"vlm.v", VLMV, VL, OP_LOAD_FP, 0b0000001000, V, 4, {.custom_reg_val = 0b01011}},
         {"vsm.v", VSMV, VS, OP_STORE_FP, 0b0000001000, V, 4, {.custom_reg_val = 0b01011}},
         {"vlse8.v", VLSE8V, VLS, OP_LOAD_FP, 0b0000101000, V, 4},
         {"vlse16.v", VLSE16V, VLS, OP_LOAD_FP, 0b0000101101, V, 4},
         {"vlse32.v", VLSE32V, VLS, OP_LOAD_FP, 0b0000101110, V, 4},
         {"vlse64.v", VLSE64V, VLS, OP_LOAD_FP, 0b0000101111, V, 4},
         {"vsse8.v", VSSE8V, VSS, OP_STORE_FP, 0b0000101000, V, 4},
         {"vsse16.v", VSSE16V, VSS, OP_STORE_FP, 0b0000101101, V, 4},
         {"vsse32.v", VSSE32V, VSS, OP_STORE_FP, 0b0000101110, V, 4},
         {"vsse64.v", VSSE64V, VSS, OP_STORE_FP, 0b0000101111, V, 4},
         {"vluxei8.v", VLUXEI8V, VLX, OP_LOAD_FP, 0b0000011000, V, 4},
         {"vluxei16.v", VLUXEI16V, VLX, OP_LOAD_FP, 0b0000011101, V, 4},
         {"vluxei32.v", VLUXEI32V, VLX, OP_LOAD_FP, 0b0000011110, V, 4},
         {"vluxei64.v", VLUXEI64V, VLX, OP_LOAD_FP, 0b0000011111, V, 4},
         {"vloxei8.v", VLOXEI8V, VLX, OP_LOAD_FP, 0b0000111000, V, 4},
         {"vloxei16.v", VLOXEI16V, VLX, OP_LOAD_FP, 0b0000111101, V, 4},
         {"vloxei32.v", VLOXEI32V, VLX, OP_LOAD_FP, 0b0000111110, V, 4},
         {"vloxei64.v", VLOXEI64V, VLX, OP_LOAD_FP, 0b0000111111, V, 4},
         {"vsuxei8.v", VSUXEI8V, VSX, OP_STORE_FP, 0b0000011000, V, 4},
         {"vsuxei16.v", VSUXEI16V, VSX, OP_STORE_FP, 0b0000011101, V, 4},
         {"vsuxei32.v", VSUXEI32V, VSX, OP_STORE_FP, 0b0000011110, V, 4},
         {"vsuxei64.v", VSUXEI64V, VSX, OP_STORE_FP, 0b0000011111, V, 4},
         {"vsoxei8.v", VSOXEI8V, VSX, OP_STORE_FP, 0b0000111000, V, 4},
         {"vsoxei16.v", VSOXEI16V, VSX, OP_STORE_FP, 0b0000111101, V, 4},
         {"vsoxei32.v", VSOXEI32V, VSX, OP_STORE_FP, 0b0000111110, V, 4},
         {"vsoxei64.v", VSOXEI64V, VSX, OP_STORE_FP, 0b0000111111, V, 4},
         {"vle8ff.v", VLE8FFV, VL, OP_LOAD_FP, 0b000000110000000, V, 4},
         {"vle16ff.v", VLE16FFV, VL, OP_LOAD_FP, 0b000000110000101, V, 4},
         {"vle32ff.v", VLE32FFV, VL, OP_LOAD_FP, 0b000000110000110, V, 4},
         {"vle64ff.v", VLE64FFV, VL, OP_LOAD_FP, 0b000000110000111, V, 4},
         {"vlseg2e8.v", VLSEG2E8V, VL, OP_LOAD_FP, 0b001000100000000, V, 4},
         {"vsseg2e8.v", VSSEG2E8V, VS, OP_STORE_FP, 0b001000100000000, V, 4},
         {"vlseg2e16.v", VLSEG2E16V, VL, OP_LOAD_FP, 0b001000100000101, V, 4},
         {"vsseg2e16.v", VSSEG2E16V, VS, OP_STORE_FP, 0b001000100000101, V, 4},
         {"vlseg2e32.v", VLSEG2E32V, VL, OP_LOAD_FP, 0b001000100000110, V, 4},
         {"vsseg2e32.v", VSSEG2E32V, VS, OP_STORE_FP, 0b001000100000110, V, 4},
         {"vlseg2e64.v", VLSEG2E64V, VL, OP_LOAD_FP, 0b001000100000111, V, 4},
         {"vsseg2e64.v", VSSEG2E64V, VS, OP_STORE_FP, 0b001000100000111, V, 4},
         {"vlseg3e8.v", VLSEG3E8V, VL, OP_LOAD_FP, 0b010000100000000, V, 4},
         {"vsseg3e8.v", VSSEG3E8V, VS, OP_STORE_FP, 0b010000100000000, V, 4},
         {"vlseg3e16.v", VLSEG3E16V, VL, OP_LOAD_FP, 0b010000100000101, V, 4},
         {"vsseg3e16.v", VSSEG3E16V, VS, OP_STORE_FP, 0b010000100000101, V, 4},
         {"vlseg3e32.v", VLSEG3E32V, VL, OP_LOAD_FP, 0b010000100000110, V, 4},
         {"vsseg3e32.v", VSSEG3E32V, VS, OP_STORE_FP, 0b010000100000110, V, 4},
         {"vlseg3e64.v", VLSEG3E64V, VL, OP_LOAD_FP, 0b010000100000111, V, 4},
         {"vsseg3e64.v", VSSEG3E64V, VS, OP_STORE_FP, 0b010000100000111, V, 4},
         {"vlseg4e8.v", VLSEG4E8V, VL, OP_LOAD_FP, 0b011000100000000, V, 4},
         {"vsseg4e8.v", VSSEG4E8V, VS, OP_STORE_FP, 0b011000100000000, V, 4},
         {"vlseg4e16.v", VLSEG4E16V, VL, OP_LOAD_FP, 0b011000100000101, V, 4},
         {"vsseg3e16.v", VSSEG4E16V, VS, OP_STORE_FP, 0b011000100000101, V, 4},
         {"vlseg4e32.v", VLSEG4E32V, VL, OP_LOAD_FP, 0b011000100000110, V, 4},
         {"vsseg3e32.v", VSSEG4E32V, VS, OP_STORE_FP, 0b011000100000110, V, 4},
         {"vlseg4e64.v", VLSEG4E64V, VL, OP_LOAD_FP, 0b011000100000111, V, 4},
         {"vsseg4e64.v", VSSEG4E64V, VS, OP_STORE_FP, 0b011000100000111, V, 4},
         {"vlseg5e8.v", VLSEG5E8V, VL, OP_LOAD_FP, 0b100000100000000, V, 4},
         {"vsseg5e8.v", VSSEG5E8V, VS, OP_STORE_FP, 0b100000100000000, V, 4},
         {"vlseg5e16.v", VLSEG5E16V, VL, OP_LOAD_FP, 0b100000100000101, V, 4},
         {"vsseg5e16.v", VSSEG5E16V, VS, OP_STORE_FP, 0b100000100000101, V, 4},
         {"vlseg5e32.v", VLSEG5E32V, VL, OP_LOAD_FP, 0b100000100000110, V, 4},
         {"vsseg5e32.v", VSSEG5E32V, VS, OP_STORE_FP, 0b100000100000110, V, 4},
         {"vlseg5e64.v", VLSEG5E64V, VL, OP_LOAD_FP, 0b100000100000111, V, 4},
         {"vsseg5e64.v", VSSEG5E64V, VS, OP_STORE_FP, 0b100000100000111, V, 4},
         {"vlseg6e8.v", VLSEG6E8V, VL, OP_LOAD_FP, 0b101000100000000, V, 4},
         {"vsseg6e8.v", VSSEG6E8V, VS, OP_STORE_FP, 0b101000100000000, V, 4},
         {"vlseg6e16.v", VLSEG6E16V, VL, OP_LOAD_FP, 0b101000100000101, V, 4},
         {"vsseg6e16.v", VSSEG6E16V, VS, OP_STORE_FP, 0b101000100000101, V, 4},
         {"vlseg6e32.v", VLSEG6E32V, VL, OP_LOAD_FP, 0b101000100000110, V, 4},
         {"vsseg6e32.v", VSSEG6E32V, VS, OP_STORE_FP, 0b101000100000110, V, 4},
         {"vlseg6e64.v", VLSEG6E64V, VL, OP_LOAD_FP, 0b101000100000111, V, 4},
         {"vsseg6e64.v", VSSEG6E64V, VS, OP_STORE_FP, 0b101000100000111, V, 4},
         {"vlseg7e8.v", VLSEG7E8V, VL, OP_LOAD_FP, 0b110000100000000, V, 4},
         {"vsseg7e8.v", VSSEG7E8V, VS, OP_STORE_FP, 0b110000100000000, V, 4},
         {"vlseg7e16.v", VLSEG7E16V, VL, OP_LOAD_FP, 0b110000100000101, V, 4},
         {"vsseg7e16.v", VSSEG7E16V, VS, OP_STORE_FP, 0b110000100000101, V, 4},
         {"vlseg7e32.v", VLSEG7E32V, VL, OP_LOAD_FP, 0b110000100000110, V, 4},
         {"vsseg7e32.v", VSSEG7E32V, VS, OP_STORE_FP, 0b110000100000110, V, 4},
         {"vlseg7e64.v", VLSEG7E64V, VL, OP_LOAD_FP, 0b110000100000111, V, 4},
         {"vsseg7e64.v", VSSEG7E64V, VS, OP_STORE_FP, 0b110000100000111, V, 4},
         {"vlseg8e8.v", VLSEG8E8V, VL, OP_LOAD_FP, 0b111000100000000, V, 4},
         {"vsseg8e8.v", VSSEG8E8V, VS, OP_STORE_FP, 0b111000100000000, V, 4},
         {"vlseg8e16.v", VLSEG8E16V, VL, OP_LOAD_FP, 0b111000100000101, V, 4},
         {"vsseg8e16.v", VSSEG8E16V, VS, OP_STORE_FP, 0b111000100000101, V, 4},
         {"vlseg8e32.v", VLSEG8E32V, VL, OP_LOAD_FP, 0b111000100000110, V, 4},
         {"vsseg8e32.v", VSSEG8E32V, VS, OP_STORE_FP, 0b111000100000110, V, 4},
         {"vlseg8e64.v", VLSEG8E64V, VL, OP_LOAD_FP, 0b111000100000111, V, 4},
         {"vsseg8e64.v", VSSEG8E64V, VS, OP_STORE_FP, 0b111000100000111, V, 4},
         {"vlseg2e8ff.v", VLSEG2E8FFV, VL, OP_LOAD_FP, 0b001000110000000, V, 4},
         {"vlseg2e16ff.v", VLSEG2E16FFV, VL, OP_LOAD_FP, 0b001000110000101, V, 4},
         {"vlseg2e32ff.v", VLSEG2E32FFV, VL, OP_LOAD_FP, 0b001000110000110, V, 4},
         {"vlseg2e64ff.v", VLSEG2E64FFV, VL, OP_LOAD_FP, 0b001000110000111, V, 4},
         {"vlseg3e8ff.v", VLSEG3E8FFV, VL, OP_LOAD_FP, 0b010000110000000, V, 4},
         {"vlseg3e16ff.v", VLSEG3E16FFV, VL, OP_LOAD_FP, 0b010000110000101, V, 4},
         {"vlseg3e32ff.v", VLSEG3E32FFV, VL, OP_LOAD_FP, 0b010000110000110, V, 4},
         {"vlseg3e64ff.v", VLSEG3E64FFV, VL, OP_LOAD_FP, 0b010000110000111, V, 4},
         {"vlseg4e8ff.v", VLSEG4E8FFV, VL, OP_LOAD_FP, 0b011000110000000, V, 4},
         {"vlseg4e16ff.v", VLSEG4E16FFV, VL, OP_LOAD_FP, 0b011000110000101, V, 4},
         {"vlseg4e32ff.v", VLSEG4E32FFV, VL, OP_LOAD_FP, 0b011000110000110, V, 4},
         {"vlseg4e64ff.v", VLSEG4E64FFV, VL, OP_LOAD_FP, 0b011000110000111, V, 4},
         {"vlseg5e8ff.v", VLSEG5E8FFV, VL, OP_LOAD_FP, 0b100000110000000, V, 4},
         {"vlseg5e16ff.v", VLSEG5E16FFV, VL, OP_LOAD_FP, 0b100000110000101, V, 4},
         {"vlseg5e32ff.v", VLSEG5E32FFV, VL, OP_LOAD_FP, 0b100000110000110, V, 4},
         {"vlseg5e64ff.v", VLSEG5E64FFV, VL, OP_LOAD_FP, 0b100000110000111, V, 4},
         {"vlseg6e8ff.v", VLSEG6E8FFV, VL, OP_LOAD_FP, 0b101000110000000, V, 4},
         {"vlseg6e16ff.v", VLSEG6E16FFV, VL, OP_LOAD_FP, 0b101000110000101, V, 4},
         {"vlseg6e32ff.v", VLSEG6E32FFV, VL, OP_LOAD_FP, 0b101000110000110, V, 4},
         {"vlseg6e64ff.v", VLSEG6E64FFV, VL, OP_LOAD_FP, 0b101000110000111, V, 4},
         {"vlseg7e8ff.v", VLSEG7E8FFV, VL, OP_LOAD_FP, 0b110000110000000, V, 4},
         {"vlseg7e16ff.v", VLSEG7E16FFV, VL, OP_LOAD_FP, 0b110000110000101, V, 4},
         {"vlseg7e32ff.v", VLSEG7E32FFV, VL, OP_LOAD_FP, 0b110000110000110, V, 4},
         {"vlseg7e64ff.v", VLSEG7E64FFV, VL, OP_LOAD_FP, 0b110000110000111, V, 4},
         {"vlseg8e8ff.v", VLSEG8E8FFV, VL, OP_LOAD_FP, 0b111000110000000, V, 4},
         {"vlseg8e16ff.v", VLSEG8E16FFV, VL, OP_LOAD_FP, 0b111000110000101, V, 4},
         {"vlseg8e32ff.v", VLSEG8E32FFV, VL, OP_LOAD_FP, 0b111000110000110, V, 4},
         {"vlseg8e64ff.v", VLSEG8E64FFV, VL, OP_LOAD_FP, 0b111000110000111, V, 4},
         {"vlsseg2e8.v", VLSSEG2E8V, VLS, OP_LOAD_FP, 0b001010100000000, V, 4},
         {"vsseg2e8.v", VSSEG2E8V, VSS, OP_STORE_FP, 0b001010100000000, V, 4},
         {"vlsseg2e16.v", VLSSEG2E16V, VLS, OP_LOAD_FP, 0b001010100000101, V, 4},
         {"vsseg2e16.v", VSSEG2E16V, VSS, OP_STORE_FP, 0b001010100000101, V, 4},
         {"vlsseg2e32.v", VLSSEG2E32V, VLS, OP_LOAD_FP, 0b001010100000110, V, 4},
         {"vsseg2e32.v", VSSEG2E32V, VSS, OP_STORE_FP, 0b001010100000110, V, 4},
         {"vlsseg2e64.v", VLSSEG2E64V, VLS, OP_LOAD_FP, 0b001010100000111, V, 4},
         {"vsseg2e64.v", VSSEG2E64V, VSS, OP_STORE_FP, 0b001010100000111, V, 4},
         {"vlsseg3e8.v", VLSSEG3E8V, VLS, OP_LOAD_FP, 0b010010100000000, V, 4},
         {"vsseg3e8.v", VSSEG3E8V, VSS, OP_STORE_FP, 0b010010100000000, V, 4},
         {"vlsseg3e16.v", VLSSEG3E16V, VLS, OP_LOAD_FP, 0b010010100000101, V, 4},
         {"vsseg3e16.v", VSSEG3E16V, VSS, OP_STORE_FP, 0b010010100000101, V, 4},
         {"vlsseg3e32.v", VLSSEG3E32V, VLS, OP_LOAD_FP, 0b010010100000110, V, 4},
         {"vsseg3e32.v", VSSEG3E32V, VSS, OP_STORE_FP, 0b010010100000110, V, 4},
         {"vlsseg3e64.v", VLSSEG3E64V, VLS, OP_LOAD_FP, 0b010010100000111, V, 4},
         {"vsseg3e64.v", VSSEG3E64V, VSS, OP_STORE_FP, 0b010010100000111, V, 4},
         {"vlsseg4e8.v", VLSSEG4E8V, VLS, OP_LOAD_FP, 0b011010100000000, V, 4},
         {"vsseg4e8.v", VSSEG4E8V, VSS, OP_STORE_FP, 0b011010100000000, V, 4},
         {"vlsseg4e16.v", VLSSEG4E16V, VLS, OP_LOAD_FP, 0b011010100000101, V, 4},
         {"vsseg4e16.v", VSSEG4E16V, VSS, OP_STORE_FP, 0b011010100000101, V, 4},
         {"vlsseg4e32.v", VLSSEG4E32V, VLS, OP_LOAD_FP, 0b011010100000110, V, 4},
         {"vsseg4e32.v", VSSEG4E32V, VSS, OP_STORE_FP, 0b011010100000110, V, 4},
         {"vlsseg4e64.v", VLSSEG4E64V, VLS, OP_LOAD_FP, 0b011010100000111, V, 4},
         {"vsseg4e64.v", VSSEG4E64V, VSS, OP_STORE_FP, 0b011010100000111, V, 4},
         {"vlsseg5e8.v", VLSSEG5E8V, VLS, OP_LOAD_FP, 0b100010100000000, V, 4},
         {"vsseg5e8.v", VSSEG5E8V, VSS, OP_STORE_FP, 0b100010100000000, V, 4},
         {"vlsseg5e.v", VLSSEG5E16V, VLS, OP_LOAD_FP, 0b100010100000101, V, 4},
         {"vsseg5e16.v", VSSEG5E16V, VSS, OP_STORE_FP, 0b100010100000101, V, 4},
         {"vlsseg5e32.v", VLSSEG5E32V, VLS, OP_LOAD_FP, 0b100010100000110, V, 4},
         {"vsseg5e32.v", VSSEG5E32V, VSS, OP_STORE_FP, 0b100010100000110, V, 4},
         {"vlsseg5e64.v", VLSSEG5E64V, VLS, OP_LOAD_FP, 0b100010100000111, V, 4},
         {"vsseg5e64.v", VSSEG5E64V, VSS, OP_STORE_FP, 0b100010100000111, V, 4},
         {"vlsseg6e8.v", VLSSEG6E8V, VLS, OP_LOAD_FP, 0b101010100000000, V, 4},
         {"vsseg6e8.v", VSSEG6E8V, VSS, OP_STORE_FP, 0b101010100000000, V, 4},
         {"vlsseg6e16.v", VLSSEG6E16V, VLS, OP_LOAD_FP, 0b101010100000101, V, 4},
         {"vsseg6e16.v", VSSEG6E16V, VSS, OP_STORE_FP, 0b101010100000101, V, 4},
         {"vlsseg6e32.v", VLSSEG6E32V, VLS, OP_LOAD_FP, 0b101010100000110, V, 4},
         {"vsseg6e32.v", VSSEG6E32V, VSS, OP_STORE_FP, 0b101010100000110, V, 4},
         {"vlsseg6e64.v", VLSSEG6E64V, VLS, OP_LOAD_FP, 0b101010100000111, V, 4},
         {"vsseg6e64.v", VSSEG6E64V, VSS, OP_STORE_FP, 0b101010100000111, V, 4},
         {"vlsseg7e8.v", VLSSEG7E8V, VLS, OP_LOAD_FP, 0b110010100000000, V, 4},
         {"vsseg7e8.v", VSSEG7E8V, VSS, OP_STORE_FP, 0b110010100000000, V, 4},
         {"vlsseg7e16.v", VLSSEG7E16V, VLS, OP_LOAD_FP, 0b110010100000101, V, 4},
         {"vsseg7e16.v", VSSEG7E16V, VSS, OP_STORE_FP, 0b110010100000101, V, 4},
         {"vlsseg7e32.v", VLSSEG7E32V, VLS, OP_LOAD_FP, 0b110010100000110, V, 4},
         {"vsseg7e32.v", VSSEG7E32V, VSS, OP_STORE_FP, 0b110010100000110, V, 4},
         {"vlsseg7e64.v", VLSSEG7E64V, VLS, OP_LOAD_FP, 0b110010100000111, V, 4},
         {"vsseg7e64.v", VSSEG7E64V, VSS, OP_STORE_FP, 0b110010100000111, V, 4},
         {"vlsseg8e8.v", VLSSEG8E8V, VLS, OP_LOAD_FP, 0b111010100000000, V, 4},
         {"vsseg8e8.v", VSSEG8E8V, VSS, OP_STORE_FP, 0b111010100000000, V, 4},
         {"vlsseg8e16.v", VLSSEG8E16V, VLS, OP_LOAD_FP, 0b111010100000101, V, 4},
         {"vsseg8e16.v", VSSEG8E16V, VSS, OP_STORE_FP, 0b111010100000101, V, 4},
         {"vlsseg8e32.v", VLSSEG8E32V, VLS, OP_LOAD_FP, 0b111010100000110, V, 4},
         {"vsseg8e32.v", VSSEG8E32V, VSS, OP_STORE_FP, 0b111010100000110, V, 4},
         {"vlsseg8e64.v", VLSSEG8E64V, VLS, OP_LOAD_FP, 0b111010100000111, V, 4},
         {"vsseg8e64.v", VSSEG8E64V, VSS, OP_STORE_FP, 0b111010100000111, V, 4},
         {"vluxseg2ei8.v", VLUXSEG2EI8V, VLX, OP_LOAD_FP, 0b0010011000, V, 4},
         {"vloxseg2ei8.v", VLOXSEG2EI8V, VLX, OP_LOAD_FP, 0b0010111000, V, 4},
         {"vsuxseg2ei8.v", VSUXSEG2EI8V, VSX, OP_STORE_FP, 0b0010011000, V, 4},
         {"vsoxseg2ei8.v", VSOXSEG2EI8V, VSX, OP_STORE_FP, 0b0010111000, V, 4},
         {"vluxseg2ei16.v", VLUXSEG2EI16V, VLX, OP_LOAD_FP, 0b0010011101, V, 4},
         {"vloxseg2ei16.v", VLOXSEG2EI16V, VLX, OP_LOAD_FP, 0b0010111101, V, 4},
         {"vsuxseg2ei16.v", VSUXSEG2EI16V, VSX, OP_STORE_FP, 0b0010011101, V, 4},
         {"vsoxseg2ei16.v", VSOXSEG2EI16V, VSX, OP_STORE_FP, 0b0010111101, V, 4},
         {"vluxseg2ei32.v", VLUXSEG2EI32V, VLX, OP_LOAD_FP, 0b0010011110, V, 4},
         {"vloxseg2ei32.v", VLOXSEG2EI32V, VLX, OP_LOAD_FP, 0b0010111110, V, 4},
         {"vsuxseg2ei32.v", VSUXSEG2EI32V, VSX, OP_STORE_FP, 0b0010011110, V, 4},
         {"vsoxseg2ei32.v", VSOXSEG2EI32V, VSX, OP_STORE_FP, 0b0010111110, V, 4},
         {"vluxseg2ei64.v", VLUXSEG2EI64V, VLX, OP_LOAD_FP, 0b0010011111, V, 4},
         {"vloxseg2ei64.v", VLOXSEG2EI64V, VLX, OP_LOAD_FP, 0b0010111111, V, 4},
         {"vsuxseg2ei64.v", VSUXSEG2EI64V, VSX, OP_STORE_FP, 0b0010011111, V, 4},
         {"vsoxseg2ei64.v", VSOXSEG2EI64V, VSX, OP_STORE_FP, 0b0010111111, V, 4},
         {"vluxseg3ei8.v", VLUXSEG3EI8V, VLX, OP_LOAD_FP, 0b0100011000, V, 4},
         {"vloxseg3ei8.v", VLOXSEG3EI8V, VLX, OP_LOAD_FP, 0b0100111000, V, 4},
         {"vsuxseg3ei8.v", VSUXSEG3EI8V, VSX, OP_STORE_FP, 0b0100011000, V, 4},
         {"vsoxseg3ei8.v", VSOXSEG3EI8V, VSX, OP_STORE_FP, 0b0100111000, V, 4},
         {"vluxseg3ei16.v", VLUXSEG3EI16V, VLX, OP_LOAD_FP, 0b0100011101, V, 4},
         {"vloxseg3ei16.v", VLOXSEG3EI16V, VLX, OP_LOAD_FP, 0b0100111101, V, 4},
         {"vsuxseg3ei16.v", VSUXSEG3EI16V, VSX, OP_STORE_FP, 0b0100011101, V, 4},
         {"vsoxseg3ei16.v", VSOXSEG3EI16V, VSX, OP_STORE_FP, 0b0100111101, V, 4},
         {"vluxseg3ei32.v", VLUXSEG3EI32V, VLX, OP_LOAD_FP, 0b0100011110, V, 4},
         {"vloxseg3ei32.v", VLOXSEG3EI32V, VLX, OP_LOAD_FP, 0b0100111110, V, 4},
         {"vsuxseg3ei32.v", VSUXSEG3EI32V, VSX, OP_STORE_FP, 0b0100011110, V, 4},
         {"vsoxseg3ei32.v", VSOXSEG3EI32V, VSX, OP_STORE_FP, 0b0100111110, V, 4},
         {"vluxseg3ei64.v", VLUXSEG3EI64V, VLX, OP_LOAD_FP, 0b0100011111, V, 4},
         {"vloxseg3ei64.v", VLOXSEG3EI64V, VLX, OP_LOAD_FP, 0b0100111111, V, 4},
         {"vsuxseg3ei64.v", VSUXSEG3EI64V, VSX, OP_STORE_FP, 0b0100011111, V, 4},
         {"vsoxseg3ei64.v", VSOXSEG3EI64V, VSX, OP_STORE_FP, 0b0100111111, V, 4},
         {"vluxseg4ei8.v", VLUXSEG4EI8V, VLX, OP_LOAD_FP, 0b0110011000, V, 4},
         {"vloxseg4ei8.v", VLOXSEG4EI8V, VLX, OP_LOAD_FP, 0b0110111000, V, 4},
         {"vsuxseg4ei8.v", VSUXSEG4EI8V, VSX, OP_STORE_FP, 0b0110011000, V, 4},
         {"vsoxseg4ei8.v", VSOXSEG4EI8V, VSX, OP_STORE_FP, 0b0110111000, V, 4},
         {"vluxseg4ei16.v", VLUXSEG4EI16V, VLX, OP_LOAD_FP, 0b0110011101, V, 4},
         {"vloxseg4ei16.v", VLOXSEG4EI16V, VLX, OP_LOAD_FP, 0b0110111101, V, 4},
         {"vsuxseg4ei16.v", VSUXSEG4EI16V, VSX, OP_STORE_FP, 0b0110011101, V, 4},
         {"vsoxseg4ei16.v", VSOXSEG4EI16V, VSX, OP_STORE_FP, 0b0110111101, V, 4},
         {"vluxseg4ei32.v", VLUXSEG4EI32V, VLX, OP_LOAD_FP, 0b0110011110, V, 4},
         {"vloxseg4ei32.v", VLOXSEG4EI32V, VLX, OP_LOAD_FP, 0b0110111110, V, 4},
         {"vsuxseg4ei32.v", VSUXSEG4EI32V, VSX, OP_STORE_FP, 0b0110011110, V, 4},
         {"vsoxseg4ei32.v", VSOXSEG4EI32V, VSX, OP_STORE_FP, 0b0110111110, V, 4},
         {"vluxseg4ei64.v", VLUXSEG4EI64V, VLX, OP_LOAD_FP, 0b0110011111, V, 4},
         {"vloxseg4ei64.v", VLOXSEG4EI64V, VLX, OP_LOAD_FP, 0b0110111111, V, 4},
         {"vsuxseg4ei64.v", VSUXSEG4EI64V, VSX, OP_STORE_FP, 0b0110011111, V, 4},
         {"vsoxseg4ei64.v", VSOXSEG4EI64V, VSX, OP_STORE_FP, 0b0110111111, V, 4},
         {"vluxseg5ei8.v", VLUXSEG5EI8V, VLX, OP_LOAD_FP, 0b1000011000, V, 4},
         {"vloxseg5ei8.v", VLOXSEG5EI8V, VLX, OP_LOAD_FP, 0b1000111000, V, 4},
         {"vsuxseg5ei8.v", VSUXSEG5EI8V, VSX, OP_STORE_FP, 0b1000011000, V, 4},
         {"vsoxseg5ei8.v", VSOXSEG5EI8V, VSX, OP_STORE_FP, 0b1000111000, V, 4},
         {"vluxseg5ei16.v", VLUXSEG5EI16V, VLX, OP_LOAD_FP, 0b1000011101, V, 4},
         {"vloxseg5ei16.v", VLOXSEG5EI16V, VLX, OP_LOAD_FP, 0b1000111101, V, 4},
         {"vsuxseg5ei16.v", VSUXSEG5EI16V, VSX, OP_STORE_FP, 0b1000011101, V, 4},
         {"vsoxseg5ei16.v", VSOXSEG5EI16V, VSX, OP_STORE_FP, 0b1000111101, V, 4},
         {"vluxseg5ei32.v", VLUXSEG5EI32V, VLX, OP_LOAD_FP, 0b1000011110, V, 4},
         {"vloxseg5ei32.v", VLOXSEG5EI32V, VLX, OP_LOAD_FP, 0b1000111110, V, 4},
         {"vsuxseg5ei32.v", VSUXSEG5EI32V, VSX, OP_STORE_FP, 0b1000011110, V, 4},
         {"vsoxseg5ei32.v", VSOXSEG5EI32V, VSX, OP_STORE_FP, 0b1000111110, V, 4},
         {"vluxseg5ei64.v", VLUXSEG5EI64V, VLX, OP_LOAD_FP, 0b1000011111, V, 4},
         {"vloxseg5ei64.v", VLOXSEG5EI64V, VLX, OP_LOAD_FP, 0b1000111111, V, 4},
         {"vsuxseg5ei64.v", VSUXSEG5EI64V, VSX, OP_STORE_FP, 0b1000011111, V, 4},
         {"vsoxseg5ei64.v", VSOXSEG5EI64V, VSX, OP_STORE_FP, 0b1000111111, V, 4},
         {"vluxseg6ei8.v", VLUXSEG6EI8V, VLX, OP_LOAD_FP, 0b1010011000, V, 4},
         {"vloxseg6ei8.v", VLOXSEG6EI8V, VLX, OP_LOAD_FP, 0b1010111000, V, 4},
         {"vsuxseg6ei8.v", VSUXSEG6EI8V, VSX, OP_STORE_FP, 0b1010011000, V, 4},
         {"vsoxseg6ei8.v", VSOXSEG6EI8V, VSX, OP_STORE_FP, 0b1010111000, V, 4},
         {"vluxseg6ei16.v", VLUXSEG6EI16V, VLX, OP_LOAD_FP, 0b1010011101, V, 4},
         {"vloxseg6ei16.v", VLOXSEG6EI16V, VLX, OP_LOAD_FP, 0b1010111101, V, 4},
         {"vsuxseg6ei16.v", VSUXSEG6EI16V, VSX, OP_STORE_FP, 0b1010011101, V, 4},
         {"vsoxseg6ei16.v", VSOXSEG6EI16V, VSX, OP_STORE_FP, 0b1010111101, V, 4},
         {"vluxseg6ei32.v", VLUXSEG6EI32V, VLX, OP_LOAD_FP, 0b1010011110, V, 4},
         {"vloxseg6ei32.v", VLOXSEG6EI32V, VLX, OP_LOAD_FP, 0b1010111110, V, 4},
         {"vsuxseg6ei32.v", VSUXSEG6EI32V, VSX, OP_STORE_FP, 0b1010011110, V, 4},
         {"vsoxseg6ei32.v", VSOXSEG6EI32V, VSX, OP_STORE_FP, 0b1010111110, V, 4},
         {"vluxseg6ei64.v", VLUXSEG6EI64V, VLX, OP_LOAD_FP, 0b1010011111, V, 4},
         {"vloxseg6ei64.v", VLOXSEG6EI64V, VLX, OP_LOAD_FP, 0b1010111111, V, 4},
         {"vsuxseg6ei64.v", VSUXSEG6EI64V, VSX, OP_STORE_FP, 0b1010011111, V, 4},
         {"vsoxseg6ei64.v", VSOXSEG6EI64V, VSX, OP_STORE_FP, 0b1010111111, V, 4},
         {"vluxseg7ei8.v", VLUXSEG7EI8V, VLX, OP_LOAD_FP, 0b1100011000, V, 4},
         {"vloxseg7ei8.v", VLOXSEG7EI8V, VLX, OP_LOAD_FP, 0b1100111000, V, 4},
         {"vsuxseg7ei8.v", VSUXSEG7EI8V, VSX, OP_STORE_FP, 0b1100011000, V, 4},
         {"vsoxseg7ei8.v", VSOXSEG7EI8V, VSX, OP_STORE_FP, 0b1100111000, V, 4},
         {"vluxseg7ei16.v", VLUXSEG7EI16V, VLX, OP_LOAD_FP, 0b1100011101, V, 4},
         {"vloxseg7ei16.v", VLOXSEG7EI16V, VLX, OP_LOAD_FP, 0b1100111101, V, 4},
         {"vsuxseg7ei16.v", VSUXSEG7EI16V, VSX, OP_STORE_FP, 0b1100011101, V, 4},
         {"vsoxseg7ei16.v", VSOXSEG7EI16V, VSX, OP_STORE_FP, 0b1100111101, V, 4},
         {"vluxseg7ei32.v", VLUXSEG7EI32V, VLX, OP_LOAD_FP, 0b1100011110, V, 4},
         {"vloxseg7ei32.v", VLOXSEG7EI32V, VLX, OP_LOAD_FP, 0b1100111110, V, 4},
         {"vsuxseg7ei32.v", VSUXSEG7EI32V, VSX, OP_STORE_FP, 0b1100011110, V, 4},
         {"vsoxseg7ei32.v", VSOXSEG7EI32V, VSX, OP_STORE_FP, 0b1100111110, V, 4},
         {"vluxseg7ei64.v", VLUXSEG7EI64V, VLX, OP_LOAD_FP, 0b1100011111, V, 4},
         {"vloxseg7ei64.v", VLOXSEG7EI64V, VLX, OP_LOAD_FP, 0b1100111111, V, 4},
         {"vsuxseg7ei64.v", VSUXSEG7EI64V, VSX, OP_STORE_FP, 0b1100011111, V, 4},
         {"vsoxseg7ei64.v", VSOXSEG7EI64V, VSX, OP_STORE_FP, 0b1100111111, V, 4},
         {"vluxseg8ei8.v", VLUXSEG8EI8V, VLX, OP_LOAD_FP, 0b1110011000, V, 4},
         {"vloxseg8ei8.v", VLOXSEG8EI8V, VLX, OP_LOAD_FP, 0b1110111000, V, 4},
         {"vsuxseg8ei8.v", VSUXSEG8EI8V, VSX, OP_STORE_FP, 0b1110011000, V, 4},
         {"vsoxseg8ei8.v", VSOXSEG8EI8V, VSX, OP_STORE_FP, 0b1110111000, V, 4},
         {"vluxseg8ei16.v", VLUXSEG8EI16V, VLX, OP_LOAD_FP, 0b1110011101, V, 4},
         {"vloxseg8ei16.v", VLOXSEG8EI16V, VLX, OP_LOAD_FP, 0b1110111101, V, 4},
         {"vsuxseg8ei16.v", VSUXSEG8EI16V, VSX, OP_STORE_FP, 0b1110011101, V, 4},
         {"vsoxseg8ei16.v", VSOXSEG8EI16V, VSX, OP_STORE_FP, 0b1110111101, V, 4},
         {"vluxseg8ei32.v", VLUXSEG8EI32V, VLX, OP_LOAD_FP, 0b1110011110, V, 4},
         {"vloxseg8ei32.v", VLOXSEG8EI32V, VLX, OP_LOAD_FP, 0b1110111110, V, 4},
         {"vsuxseg8ei32.v", VSUXSEG8EI32V, VSX, OP_STORE_FP, 0b1110011110, V, 4},
         {"vsoxseg8ei32.v", VSOXSEG8EI32V, VSX, OP_STORE_FP, 0b1110111110, V, 4},
         {"vluxseg8ei64.v", VLUXSEG8EI64V, VLX, OP_LOAD_FP, 0b1110011111, V, 4},
         {"vloxseg8ei64.v", VLOXSEG8EI64V, VLX, OP_LOAD_FP, 0b1110111111, V, 4},
         {"vsuxseg8ei64.v", VSUXSEG8EI64V, VSX, OP_STORE_FP, 0b1110011111, V, 4},
         {"vsoxseg8ei64.v", VSOXSEG8EI64V, VSX, OP_STORE_FP, 0b1110111111, V, 4},
         {"vl1re8.v", VL1RE8V, VLR, OP_LOAD_FP, 0b000000101000000, V, 4},
         {"vl1re16.v", VL1RE16V, VLR, OP_LOAD_FP, 0b000000101000101, V, 4},
         {"vl1re32.v", VL1RE32V, VLR, OP_LOAD_FP, 0b000000101000110, V, 4},
         {"vl1re64.v", VL1RE64V, VLR, OP_LOAD_FP, 0b000000101000111, V, 4},
         {"vl2re8.v", VL2RE8V, VLR, OP_LOAD_FP, 0b001000101000000, V, 4},
         {"vl2re16.v", VL2RE16V, VLR, OP_LOAD_FP, 0b001000101000101, V, 4},
         {"vl2re32.v", VL2RE32V, VLR, OP_LOAD_FP, 0b001000101000110, V, 4},
         {"vl2re64.v", VL2RE64V, VLR, OP_LOAD_FP, 0b001000101000111, V, 4},
         {"vl4re8.v", VL4RE8V, VLR, OP_LOAD_FP, 0b011000101000000, V, 4},
         {"vl4re16.v", VL4RE16V, VLR, OP_LOAD_FP, 0b011000101000101, V, 4},
         {"vl4re32.v", VL4RE32V, VLR, OP_LOAD_FP, 0b011000101000110, V, 4},
         {"vl4re64.v", VL4RE64V, VLR, OP_LOAD_FP, 0b011000101000111, V, 4},
         {"vl8re8.v", VL8RE8V, VLR, OP_LOAD_FP, 0b111000101000000, V, 4},
         {"vl8re16.v", VL8RE16V, VLR, OP_LOAD_FP, 0b111000101000101, V, 4},
         {"vl8re32.v", VL8RE32V, VLR, OP_LOAD_FP, 0b111000101000110, V, 4},
         {"vl8re64.v", VL8RE64V, VLR, OP_LOAD_FP, 0b111000101000111, V, 4},
         {"vs1r.v", VS1RV, VSR, OP_STORE_FP, 0b000000101000000, V, 4},
         {"vs2r.v", VS2RV, VSR, OP_STORE_FP, 0b001000101000000, V, 4},
         {"vs4r.v", VS4RV, VSR, OP_STORE_FP, 0b011000101000000, V, 4},
         {"vs8r.v", VS8RV, VSR, OP_STORE_FP, 0b111000101000000, V, 4},
         {"vadd.vv", VADDVV, IVV, OP_V, 0b0000001000, V, 4},
         {"vadd.vx", VADDVX, IVX, OP_V, 0b0000001100, V, 4},
         {"vadd.vi", VADDVI, IVI, OP_V, 0b0000001011, V, 4},
         {"vsub.vv", VSUBVV, IVV, OP_V, 0b0000101000, V, 4},
         {"vsub.vx", VSUBVX, IVX, OP_V, 0b0000101100, V, 4},
         {"vrsub.vx", VRSUBVX, IVX, OP_V, 0b0000111100, V, 4},
         {"vrsub.vi", VRSUBVI, IVI, OP_V, 0b0000111011, V, 4},
         {"vwaddu.vv", VWADDUVV, IVV, OP_V, 0b1100001000, V, 4},
         {"vwaddu.vx", VWADDUVX, IVX, OP_V, 0b1100001100, V, 4},
         {"vwsubu.vv", VWSUBUVV, IVV, OP_V, 0b1100101000, V, 4},
         {"vwsubu.vx", VWSUBUVX, IVX, OP_V, 0b1100101100, V, 4},
         {"vwadd.vv", VWADDVV, IVV, OP_V, 0b1100011000, V, 4},
         {"vwadd.vx", VWADDVX, IVX, OP_V, 0b1100011100, V, 4},
         {"vwsub.vv", VWSUBVV, IVV, OP_V, 0b1100111000, V, 4},
         {"vwsub.vx", VWSUBVX, IVX, OP_V, 0b1100111100, V, 4},
         {"vwaddu.wv", VWADDUWV, IVV, OP_V, 0b1101001000, V, 4},
         {"vwaddu.wx", VWADDUWX, IVX, OP_V, 0b1101001100, V, 4},
         {"vwsubu.wv", VWSUBUWV, IVV, OP_V, 0b1101101000, V, 4},
         {"vwsubu.wx", VWSUBUWX, IVX, OP_V, 0b1101101100, V, 4},
         {"vwadd.wv", VWADDWV, IVV, OP_V, 0b1101011000, V, 4},
         {"vwadd.wx", VWADDWX, IVX, OP_V, 0b1101011100, V, 4},
         {"vwsub.wv", VWSUBWV, IVV, OP_V, 0b1101111000, V, 4},
         {"vwsub.wx", VWSUBWX, IVX, OP_V, 0b1101111100, V, 4},
         {"vzext.vf2", VZEXTVF2, IVV, OP_V, 0b0100101000, V, 4, {.custom_reg_val = 0b00110}},
         {"vsext.vf2", VSEXTVF2, IVV, OP_V, 0b0100101000, V, 4, {.custom_reg_val = 0b00111}},
         {"vzext.vf4", VZEXTVF4, IVV, OP_V, 0b0100101000, V, 4, {.custom_reg_val = 0b00100}},
         {"vsext.vf4", VSEXTVF4, IVV, OP_V, 0b0100101000, V, 4, {.custom_reg_val = 0b00101}},
         {"vzext.vf8", VZEXTVF8, IVV, OP_V, 0b0100101000, V, 4, {.custom_reg_val = 0b00010}},
         {"vsext.vf8", VSEXTVF8, IVV, OP_V, 0b0100101000, V, 4, {.custom_reg_val = 0b00011}},
         {"vadc.vvm", VADCVVM, MVV, OP_V, 0b0100001010, V, 4},
         {"vadc.vxm", VADCVXM, MVX, OP_V, 0b0100001110, V, 4},
         {"vadc.vim", VADCVIM, IVI, OP_V, 0b0100001011, V, 4},
         {"vmadc.vvm", VMADCVVM, MVV, OP_V, 0b0100011010, V, 4},
         {"vmadc.vxm", VMADCVXM, MVX, OP_V, 0b0100011110, V, 4},
         {"vmadc.vim", VMADCVIM, IVI, OP_V, 0b0100011011, V, 4},
         {"vmadc.vv", VMADCVV, IVV, OP_V, 0b0100011000, V, 4},
         {"vmadc.vx", VMADCVX, IVX, OP_V, 0b0100011100, V, 4},
         {"vmadc.vi", VMADCVI, IVI, OP_V, 0b0100011011, V, 4},
         {"vsbc.vvm", VSBCVVM, MVV, OP_V, 0b0100101010, V, 4},
         {"vsbc.vxm", VSBCVXM, MVX, OP_V, 0b0100101110, V, 4},
         {"vmsbc.vvm", VMSBCVVM, MVV, OP_V, 0b0100111010, V, 4},
         {"vmsbc.vxm", VMSBCVXM, MVX, OP_V, 0b0100111110, V, 4},
         {"vmsbc.vv", VMSBCVV, IVV, OP_V, 0b0100111000, V, 4},
         {"vmsbc.vx", VMSBCVX, IVX, OP_V, 0b0100111100, V, 4},
         {"vand.vv", VANDVV, IVV, OP_V, 0b0010011000, V, 4},
         {"vand.vx", VANDVX, IVX, OP_V, 0b0010011100, V, 4},
         {"vand.vi", VANDVI, IVI, OP_V, 0b0010011011, V, 4},
         {"vor.vv", VORVV, IVV, OP_V, 0b0010101000, V, 4},
         {"vor.vx", VORVX, IVX, OP_V, 0b0010101100, V, 4},
         {"vor.vi", VORVI, IVI, OP_V, 0b0010101011, V, 4},
         {"vxor.vv", VXORVV, IVV, OP_V, 0b0010111000, V, 4},
         {"vxor.vx", VXORVX, IVX, OP_V, 0b0010111100, V, 4},
         {"vxor.vi", VXORVI, IVI, OP_V, 0b0010111011, V, 4},
         {"vsll.vv", VSLLVV, IVV, OP_V, 0b1001011000, V, 4},
         {"vsll.vx", VSLLVX, IVX, OP_V, 0b1001011100, V, 4},
         {"vsll.vi", VSLLVI, IVI, OP_V, 0b1001011011, V, 4},
         {"vsrl.vv", VSRLVV, IVV, OP_V, 0b1010001000, V, 4},
         {"vsrl.vx", VSRLVX, IVX, OP_V, 0b1010001100, V, 4},
         {"vsrl.vi", VSRLVI, IVI, OP_V, 0b1010001011, V, 4},
         {"vsra.vv", VSRAVV, IVV, OP_V, 0b1010011000, V, 4},
         {"vsra.vx", VSRAVX, IVX, OP_V, 0b1010011100, V, 4},
         {"vsra.vi", VSRAVI, IVI, OP_V, 0b1010011011, V, 4},
         {"vnsrl.wv", VNSRLWV, IVV, OP_V, 0b1011001000, V, 4},
         {"vnsrl.wx", VNSRLWX, IVX, OP_V, 0b1011001100, V, 4},
         {"vnsrl.wi", VNSRLWI, IVI, OP_V, 0b1011001011, V, 4},
         {"vnsra.wv", VNSRAWV, IVV, OP_V, 0b1011011000, V, 4},
         {"vnsra.wx", VNSRAWX, IVX, OP_V, 0b1011011100, V, 4},
         {"vnsra.wi", VNSRAWI, IVI, OP_V, 0b1011011011, V, 4},
         {"vmseq.vv", VMSEQVV, IVV, OP_V, 0b0110001000, V, 4},
         {"vmseq.vx", VMSEQVX, IVX, OP_V, 0b0110001100, V, 4},
         {"vmseq.vi", VMSEQVI, IVI, OP_V, 0b0110001011, V, 4},
         {"vmsne.vv", VMSNEVV, IVV, OP_V, 0b0110011000, V, 4},
         {"vmsne.vx", VMSNEVX, IVX, OP_V, 0b0110011100, V, 4},
         {"vmsne.vi", VMSNEVI, IVI, OP_V, 0b0110011011, V, 4},
         {"vmsltu.vv", VMSLTUVV, IVV, OP_V, 0b0110101000, V, 4},
         {"vmsltu.vx", VMSLTUVX, IVX, OP_V, 0b0110101100, V, 4},
         {"vmslt.vv", VMSLTVV, IVV, OP_V, 0b0110111000, V, 4},
         {"vmslt.vx", VMSLTVX, IVX, OP_V, 0b0110111100, V, 4},
         {"vmsleu.vv", VMSLEUVV, IVV, OP_V, 0b0111001000, V, 4},
         {"vmsleu.vx", VMSLEUVX, IVX, OP_V, 0b0111001100, V, 4},
         {"vmsleu.vi", VMSLEUVI, IVI, OP_V, 0b0111001011, V, 4},
         {"vmsle.vv", VMSLEVV, IVV, OP_V, 0b0111011000, V, 4},
         {"vmsle.vx", VMSLEVX, IVX, OP_V, 0b0111011100, V, 4},
         {"vmsle.vi", VMSLEVI, IVI, OP_V, 0b0111011011, V, 4},
         {"vmsgtu.vx", VMSGTUVX, IVX, OP_V, 0b0111101100, V, 4},
         {"vmsgtu.vi", VMSGTUVI, IVI, OP_V, 0b0111101011, V, 4},
         {"vmsgt.vx", VMSGTVX, IVX, OP_V, 0b0111111100, V, 4},
         {"vmsgt.vi", VMSGTVI, IVI, OP_V, 0b0111111011, V, 4},
         {"vminu.vv", VMINUVV, IVV, OP_V, 0b0001001000, V, 4},
         {"vminu.vx", VMINUVX, IVX, OP_V, 0b0001001100, V, 4},
         {"vmin.vv", VMINVV, IVV, OP_V, 0b0001011000, V, 4},
         {"vmin.vx", VMINVX, IVX, OP_V, 0b0001011100, V, 4},
         {"vmaxu.vv", VMAXUVV, IVV, OP_V, 0b0001101000, V, 4},
         {"vmaxu.vx", VMAXUVX, IVX, OP_V, 0b0001101100, V, 4},
         {"vmax.vv", VMAXVV, IVV, OP_V, 0b0001111000, V, 4},
         {"vmax.vx", VMAXVX, IVX, OP_V, 0b0001111100, V, 4},
         {"vmul.vv", VMULVV, IVV, OP_V, 0b1001011000, V, 4},
         {"vmul.vx", VMULVX, IVX, OP_V, 0b1001011100, V, 4},
         {"vmulh.vv", VMULHVV, IVV, OP_V, 0b1001111000, V, 4},
         {"vmulh.vx", VMULHVX, IVX, OP_V, 0b1001111100, V, 4},
         {"vmulhu.vv", VMULHUVV, IVV, OP_V, 0b1001001000, V, 4},
         {"vmulhu.vx", VMULHUVX, IVX, OP_V, 0b1001001100, V, 4},
         {"vmulhsu.vv", VMULHSUVV, IVV, OP_V, 0b1001101000, V, 4},
         {"vmulhsu.vx", VMULHSUVX, IVX, OP_V, 0b1001101100, V, 4},
         {"vdivu.vv", VDIVUVV, IVV, OP_V, 0b1000001000, V, 4},
         {"vdivu.vx", VDIVUVX, IVX, OP_V, 0b1000001100, V, 4},
         {"vdiv.vv", VDIVVV, IVV, OP_V, 0b1000011000, V, 4},
         {"vdiv.vx", VDIVVX, IVX, OP_V, 0b1000011100, V, 4},
         {"vremu.vv", VREMUVV, IVV, OP_V, 0b1000101000, V, 4},
         {"vremu.vx", VREMUVX, IVX, OP_V, 0b1000101100, V, 4},
         {"vrem.vv", VREMVV, IVV, OP_V, 0b1000111000, V, 4},
         {"vrem.vx", VREMVX, IVX, OP_V, 0b1000111100, V, 4},
         {"vwmul.vv", VWMULVV, IVV, OP_V, 0b1110111000, V, 4},
         {"vwmul.vx", VWMULVX, IVX, OP_V, 0b1110111100, V, 4},
         {"vwmulu.vv", VWMULUVV, IVV, OP_V, 0b1110001000, V, 4},
         {"vwmulu.vx", VWMULUVX, IVX, OP_V, 0b1110001100, V, 4},
         {"vwmulsu.vv", VWMULSUVV, IVV, OP_V, 0b1110101000, V, 4},
         {"vwmulsu.vx", VWMULSUVX, IVX, OP_V, 0b1110101100, V, 4},
         {"vmacc.vv", VMACCVV, IVV, OP_V, 0b1011011000, V, 4},
         {"vmacc.vx", VMACCVX, IVX, OP_V, 0b1011011100, V, 4},
         {"vnmsac.vv", VNMSACVV, IVV, OP_V, 0b1011111000, V, 4},
         {"vnmsac.vx", VNMSACVX, IVX, OP_V, 0b1011111100, V, 4},
         {"vmadd.vv", VMADDVV, IVV, OP_V, 0b1010011000, V, 4},
         {"vmadd.vx", VMADDVX, IVX, OP_V, 0b1010011100, V, 4},
         {"vnmsub.vv", VNMSUBVV, IVV, OP_V, 0b1010111000, V, 4},
         {"vnmsub.vx", VNMSUBVX, IVX, OP_V, 0b1010111100, V, 4},
         {"vwmaccu.vv", VWMACCUVV, IVV, OP_V, 0b1111001000, V, 4},
         {"vwmaccu.vx", VWMACCUVX, IVX, OP_V, 0b1111001100, V, 4},
         {"vwmacc.vv", VWMACCVV, IVV, OP_V, 0b1111011000, V, 4},
         {"vwmacc.vx", VWMACCVX, IVX, OP_V, 0b1111011100, V, 4},
         {"vwmaccsu.vv", VWMACCSUVV, IVV, OP_V, 0b1111111000, V, 4},
         {"vwmaccsu.vx", VWMACCSUVX, IVX, OP_V, 0b1111111100, V, 4},
         {"vwmaccus.vx", VWMACCUSVX, IVX, OP_V, 0b1111101100, V, 4},
         {"vmerge.vvm", VMERGEVVM, MVV, OP_V, 0b0101111010, V, 4},
         {"vmerge.vxm", VMERGEVXM, MVX, OP_V, 0b0101111110, V, 4},
         {"vmerge.vim", VMERGEVIM, IVI, OP_V, 0b0101111011, V, 4},
         {"vmv.v.v", VMVVV, IVV, OP_V, 0b0101111000, V, 4, {.custom_reg_val = 0b00000}},
         {"vmv.v.x", VMVVX, IVX, OP_V, 0b0101111100, V, 4, {.custom_reg_val = 0b00000}},
         {"vmv.v.i", VMVVI, IVI, OP_V, 0b0101111011, V, 4, {.custom_reg_val = 0b00000}},
         {"vsaddu.vv", VSADDUVV, IVV, OP_V, 0b1000001000, V, 4},
         {"vsaddu.vx", VSADDUVX, IVX, OP_V, 0b1000001100, V, 4},
         {"vsaddu.vi", VSADDUVI, IVI, OP_V, 0b1000001011, V, 4},
         {"vsadd.vv", VSADDVV, IVV, OP_V, 0b1000011000, V, 4},
         {"vsadd.vx", VSADDVX, IVX, OP_V, 0b1000011100, V, 4},
         {"vsadd.vi", VSADDVI, IVI, OP_V, 0b1000011011, V, 4},
         {"vssubu.vv", VSSUBUVV, IVV, OP_V, 0b1000101000, V, 4},
         {"vssubu.vx", VSSUBUVX, IVX, OP_V, 0b1000101100, V, 4},
         {"vssub.vv", VSSUBVV, IVV, OP_V, 0b1000111000, V, 4},
         {"vssub.vx", VSSUBVX, IVX, OP_V, 0b1000111100, V, 4},
         {"vaaddu.vv", VAADDUVV, IVV, OP_V, 0b0010001000, V, 4},
         {"vaaddu.vx", VAADDUVX, IVX, OP_V, 0b0010001100, V, 4},
         {"vaadd.vv", VAADDVV, IVV, OP_V, 0b0010011000, V, 4},
         {"vaadd.vx", VAADDVX, IVX, OP_V, 0b0010011100, V, 4},
         {"vasubu.vv", VASUBUVV, IVV, OP_V, 0b0010101000, V, 4},
         {"vasubu.vx", VASUBUVX, IVX, OP_V, 0b0010101100, V, 4},
         {"vasub.vv", VASUBVV, IVV, OP_V, 0b0010111000, V, 4},
         {"vasub.vx", VASUBVX, IVX, OP_V, 0b0010111100, V, 4},
         {"vsmul.vv", VSMULVV, IVV, OP_V, 0b1001111000, V, 4},
         {"vsmul.vx", VSMULVX, IVX, OP_V, 0b1001111100, V, 4},
         {"vssrl.vv", VSSRLVV, IVV, OP_V, 0b1010101000, V, 4},
         {"vssrl.vx", VSSRLVX, IVX, OP_V, 0b1010101100, V, 4},
         {"vssrl.vi", VSSRLVI, IVI, OP_V, 0b1010101011, V, 4},
         {"vssra.vv", VSSRAVV, IVV, OP_V, 0b1010111000, V, 4},
         {"vssra.vx", VSSRAVX, IVX, OP_V, 0b1010111100, V, 4},
         {"vssra.vi", VSSRAVI, IVI, OP_V, 0b1010111011, V, 4},
         {"vnclipu.wv", VNCLIPUWV, IVV, OP_V, 0b1011101000, V, 4},
         {"vnclipu.wx", VNCLIPUWX, IVX, OP_V, 0b1011101100, V, 4},
         {"vnclipu.wi", VNCLIPUWI, IVI, OP_V, 0b1011101011, V, 4},
         {"vnclip.wv", VNCLIPWV, IVV, OP_V, 0b1011111000, V, 4},
         {"vnclip.wx", VNCLIPWX, IVX, OP_V, 0b1011111100, V, 4},
         {"vnclip.wi", VNCLIPWI, IVI, OP_V, 0b1011111011, V, 4},
         {"vfadd.vv", VFADDVV, FVV, OP_V, 0b0000001001, V, 4},
         {"vfadd.vf", VFADDVF, FVF, OP_V, 0b0000001101, V, 4},
         {"vfsub.vv", VFSUBVV, FVV, OP_V, 0b0000101001, V, 4},
         {"vfsub.vf", VFSUBVF, FVF, OP_V, 0b0000101101, V, 4},
         {"vfrsub.vf", VFRSUBVF, FVF, OP_V, 0b1001111101, V, 4},
         {"vfwadd.vv", VFWADDVV, FVV, OP_V, 0b1100001001, V, 4},
         {"vfwadd.vf", VFWADDVF, FVF, OP_V, 0b1100001101, V, 4},
         {"vfwsub.vv", VFWSUBVV, FVV, OP_V, 0b1100101001, V, 4},
         {"vfwsub.vf", VFWSUBVF, FVF, OP_V, 0b1100101101, V, 4},
         {"vfwadd.wv", VFWADDWV, FVV, OP_V, 0b1101001001, V, 4},
         {"vfwadd.wf", VFWADDWF, FVF, OP_V, 0b1101001101, V, 4},
         {"vfwsub.wv", VFWSUBWV, FVV, OP_V, 0b1101101001, V, 4},
         {"vfwsub.wf", VFWSUBWF, FVF, OP_V, 0b1101101101, V, 4},
         {"vfmul.vv", VFMULVV, FVV, OP_V, 0b1001001001, V, 4},
         {"vfmul.vf", VFMULVF, FVF, OP_V, 0b1001001101, V, 4},
         {"vfdiv.vv", VFDIVVV, FVV, OP_V, 0b1000001001, V, 4},
         {"vfdiv.vf", VFDIVVF, FVF, OP_V, 0b1000001101, V, 4},
         {"vfrdiv.vf", VFRDIVVF, FVF, OP_V, 0b1000011101, V, 4},
         {"vfwmul.vv", VFWMULVV, FVV, OP_V, 0b1110001001, V, 4},
         {"vfwmul.vf", VFWMULVF, FVF, OP_V, 0b1110001101, V, 4},
         {"vfmacc.vv", VFMACCVV, FVV, OP_V, 0b1011001001, V, 4},
         {"vfmacc.vf", VFMACCVF, FVF, OP_V, 0b1011001101, V, 4},
         {"vfnmacc.vv", VFNMACCVV, FVV, OP_V, 0b1011011001, V, 4},
         {"vfnmacc.vf", VFNMACCVF, FVF, OP_V, 0b1011011101, V, 4},
         {"vfmsac.vv", VFMSACVV, FVV, OP_V, 0b1011101001, V, 4},
         {"vfmsac.vf", VFMSACVF, FVF, OP_V, 0b1011101101, V, 4},
         {"vfnmsac.vv", VFNMSACVV, FVV, OP_V, 0b1011111001, V, 4},
         {"vfnmsac.vf", VFNMSACVF, FVF, OP_V, 0b1011111101, V, 4},
         {"vfmadd.vv", VFMADDVV, FVV, OP_V, 0b1010001001, V, 4},
         {"vfmadd.vf", VFMADDVF, FVF, OP_V, 0b1010001101, V, 4},
         {"vfnmadd.vv", VFNMADDVV, FVV, OP_V, 0b1010011001, V, 4},
         {"vfnmadd.vf", VFNMADDVF, FVF, OP_V, 0b1010011101, V, 4},
         {"vfmsub.vv", VFMSUBVV, FVV, OP_V, 0b1010101001, V, 4},
         {"vfmsub.vf", VFMSUBVF, FVF, OP_V, 0b1010101101, V, 4},
         {"vfnmsub.vv", VFNMSUBVV, FVV, OP_V, 0b1010111001, V, 4},
         {"vfnmsub.vf", VFNMSUBVF, FVF, OP_V, 0b1010111101, V, 4},
         {"vfsqrt.v", VFSQRTV, FVV, OP_V, 0b0100111001, V, 4, {.custom_reg_val = 0b00000}},
         {"vfrsqrt7.v", VFRSQRT7V, FVV, OP_V, 0b0100111001, V, 4, {.custom_reg_val = 0b00100}},
         {"vfrec7.v", VFREC7V, FVV, OP_V, 0b0100111001, V, 4, {.custom_reg_val = 0b00101}},
         {"vfmin.vv", VFMINVV, FVV, OP_V, 0b0001001001, V, 4},
         {"vfmin.vf", VFMINVF, FVF, OP_V, 0b0001001101, V, 4},
         {"vfmax.vv", VFMAXVV, FVV, OP_V, 0b0001101001, V, 4},
         {"vfmax.vf", VFMAXVF, FVF, OP_V, 0b0001101101, V, 4},
         {"vfsgnj.vv", VFSGNJVV, FVV, OP_V, 0b0010001001, V, 4},
         {"vfsgnj.vf", VFSGNJVF, FVF, OP_V, 0b0010001101, V, 4},
         {"vfsgnjn.vv", VFSGNJNVV, FVV, OP_V, 0b0010011001, V, 4},
         {"vfsgnjn.vf", VFSGNJNVF, FVF, OP_V, 0b0010011101, V, 4},
         {"vfsgnjx.vv", VFSGNJXVV, FVV, OP_V, 0b0010101001, V, 4},
         {"vfsgnjx.vf", VFSGNJXVF, FVF, OP_V, 0b0010101101, V, 4},
         {"vmfeq.vv", VMFEQVV, FVV, OP_V, 0b0110001001, V, 4},
         {"vmfeq.vf", VMFEQVF, FVF, OP_V, 0b0110001101, V, 4},
         {"vmfne.vv", VMFNEVV, FVV, OP_V, 0b0111001001, V, 4},
         {"vmfne.vf", VMFNEVF, FVF, OP_V, 0b0111001101, V, 4},
         {"vmflt.vv", VMFLTVV, FVV, OP_V, 0b0110111001, V, 4},
         {"vmflt.vf", VMFLTVF, FVF, OP_V, 0b0110111101, V, 4},
         {"vmfle.vv", VMFLEVV, FVV, OP_V, 0b0110011001, V, 4},
         {"vmfle.vf", VMFLEVF, FVF, OP_V, 0b0110011101, V, 4},
         {"vmfgt.vf", VMFGTVF, FVF, OP_V, 0b0111011101, V, 4},
         {"vmfge.vf", VMFGEVF, FVF, OP_V, 0b0111111101, V, 4},
         {"vfclass.v", VFCLASSV, FVV, OP_V, 0b0100111001, V, 4, {.custom_reg_val = 0b10000}},
         {"vfmerge.vfm", VFMERGEVFM, FVF, OP_V, 0b0101111101, V, 4},
         {"vfmv.v.f", VFMVVF, FVF, OP_V, 0b0101111101, V, 4, {.custom_reg_val = 0b00000}},
         {"vfcvt.xu.f.v", VFCVTXUFV, FVV, OP_V, 0b0100101001, V, 4, {.custom_reg_val = 0b00000}},
         {"vfcvt.x.f.v", VFCVTXFV, FVV, OP_V, 0b0100101001, V, 4, {.custom_reg_val = 0b00001}},
         {"vfcvt.rtz.xu.f.v", VFCVTRTZXUFV, FVV, OP_V, 0b0100101001, V, 4, {.custom_reg_val = 0b00110}},
         {"vfcvt.rtz.x.f.v", VFCVTRTZXFV, FVV, OP_V, 0b0100101001, V, 4, {.custom_reg_val = 0b00111}},
         {"vfcvt.f.xu.v", VFCVTFXUV, FVV, OP_V, 0b0100101001, V, 4, {.custom_reg_val = 0b00010}},
         {"vfcvt.f.x.v", VFCVTFXV, FVV, OP_V, 0b0100101001, V, 4, {.custom_reg_val = 0b00011}},
         {"vfwcvt.xu.f.v", VFWCVTXUFV, FVV, OP_V, 0b0100101001, V, 4, {.custom_reg_val = 0b01000}},
         {"vfwcvt.x.f.v", VFWCVTXFV, FVV, OP_V, 0b0100101001, V, 4, {.custom_reg_val = 0b01001}},
         {"vfwcvt.rtz.xu.f.v", VFWCVTRTZXUFV, FVV, OP_V, 0b0100101001, V, 4, {.custom_reg_val = 0b01110}},
         {"vfwcvt.rtz.x.f.v", VFWCVTRTZXFV, FVV, OP_V, 0b0100101001, V, 4, {.custom_reg_val = 0b01111}},
         {"vfwcvt.f.xu.v", VFWCVTFXUV, FVV, OP_V, 0b0100101001, V, 4, {.custom_reg_val = 0b01010}},
         {"vfwcvt.f.x.v", VFWCVTFXV, FVV, OP_V, 0b0100101001, V, 4, {.custom_reg_val = 0b01011}},
         {"vfwcvt.f.f.v", VFWCVTFFV, FVV, OP_V, 0b0100101001, V, 4, {.custom_reg_val = 0b01100}},
         {"vfncvt.xu.f.w", VFNCVTXUFW, FVV, OP_V, 0b0100101001, V, 4, {.custom_reg_val = 0b10000}},
         {"vfncvt.x.f.w", VFNCVTXFW, FVV, OP_V, 0b0100101001, V, 4, {.custom_reg_val = 0b10001}},
         {"vfncvt.rtz.xu.f.w", VFNCVTRTZXUFW, FVV, OP_V, 0b0100101001, V, 4, {.custom_reg_val = 0b10110}},
         {"vfncvt.rtz.x.f.w", VFNCVTRTZXFW, FVV, OP_V, 0b0100101001, V, 4, {.custom_reg_val = 0b10111}},
         {"vfncvt.f.xu.w", VFNCVTFXUW, FVV, OP_V, 0b0100101001, V, 4, {.custom_reg_val = 0b10010}},
         {"vfncvt.f.x.w", VFNCVTFXW, FVV, OP_V, 0b0100101001, V, 4, {.custom_reg_val = 0b10011}},
         {"vfncvt.f.f.w", VFNCVTFFW, FVV, OP_V, 0b0100101001, V, 4, {.custom_reg_val = 0b10100}},
         {"vfncvt.rod.f.f.w", VFNCVTRODFFW, FVV, OP_V, 0b0100101001, V, 4, {.custom_reg_val = 0b10101}},
         {"vredsum.vs", VREDSUMVS, MVV, OP_V, 0b0000001010, V, 4},
         {"vredmaxu.vs", VREDMAXUVS, MVV, OP_V, 0b00011010010, V, 4},
         {"vredmax.vs", VREDMAXVS, MVV, OP_V, 0b0001111010, V, 4},
         {"vredminu.vs", VREDMINUVS, MVV, OP_V, 0b0001001010, V, 4},
         {"vredmin.vs", VREDMINVS, MVV, OP_V, 0b0001011010, V, 4},
         {"vredand.vs", VREDANDVS, MVV, OP_V, 0b0000011010, V, 4},
         {"vredor.vs", VREDORVS, MVV, OP_V, 0b0000101010, V, 4},
         {"vredxor.vs", VREDXORVS, MVV, OP_V, 0b0000111010, V, 4},
         {"vwredsumu.vs", VWREDSUMUVS, IVV, OP_V, 0b1100001000, V, 4},
         {"vwredsum.vs", VWREDSUMVS, IVV, OP_V, 0b1100011000, V, 4},
         {"vfredosum.vs", VFREDOSUMVS, FVV, OP_V, 0b0000111001, V, 4},
         {"vfredusum.vs", VFREDUSUMVS, FVV, OP_V, 0b0000011001, V, 4},
         {"vfredmax.vs", VFREDMAXVS, FVV, OP_V, 0b0001111001, V, 4},
         {"vfredmin.vs", VFREDMINVS, FVV, OP_V, 0b0001011001, V, 4},
         {"vfwredosum.vs", VFWREDOSUMVS, FVV, OP_V, 0b1100111001, V, 4},
         {"vfwredusum.vs", VFWREDUSUMVS, FVV, OP_V, 0b1100011001, V, 4},
         {"vmand.mm", VMANDMM, MVV, OP_V, 0b0110011010, V, 4},
         {"vmnand.mm", VMNANDMM, MVV, OP_V, 0b0111011010, V, 4},
         {"vmandn.mm", VMANDNMM, MVV, OP_V, 0b0110001010, V, 4},
         {"vmxor.mm", VMXORMM, MVV, OP_V, 0b0110111010, V, 4},
         {"vmor.mm", VMORMM, MVV, OP_V, 0b0110101010, V, 4},
         {"vmnor.mm", VMNORMM, MVV, OP_V, 0b0111101010, V, 4},
         {"vmorn.mm", VMORNMM, MVV, OP_V, 0b0111001010, V, 4},
         {"vmxnor.mm", VMXNORMM, MVV, OP_V, 0b0111111010, V, 4},
         {"vcpop.m", VCPOPM, MVV, OP_V, 0b0100001010, V, 4, {.custom_reg_val = 0b10000}},
         {"vfirst.m", VFIRSTM, MVV, OP_V, 0b0100001010, V, 4, {.custom_reg_val = 0b10001}},
         {"vmsbf.m", VMSBFM, MVV, OP_V, 0b0101001010, V, 4, {.custom_reg_val = 0b00001}},
         {"vmsif.m", VMSIFM, MVV, OP_V, 0b0101001010, V, 4, {.custom_reg_val = 0b00011}},
         {"vmsof.m", VMSOFM, MVV, OP_V, 0b0101001010, V, 4, {.custom_reg_val = 0b00010}},
         {"viota.m", VIOTAM, MVV, OP_V, 0b0101001010, V, 4, {.custom_reg_val = 0b10000}},
         {"vid.v", VIDV, MVV, OP_V, 0b0101001010, V, 4, {.custom_reg_val = 0b10001}},
         {"vmv.x.s", VMVXS, MVV, OP_V, 0b0101001010, V, 4, {.custom_reg_val = 0b00000}},
         {"vmv.s.x", VMVSX, MVX, OP_V, 0b0100001110, V, 4, {.custom_reg_val = 0b00000}},
         {"vfmv.f.s", VFMVFS, FVV, OP_V, 0b0100001001, V, 4, {.custom_reg_val = 0b00000}},
         {"vfmv.s.f", VFMVSF, FVF, OP_V, 0b0100001101, V, 4, {.custom_reg_val = 0b00000}},
         {"vslideup.vx", VSLIDEUPVX, IVX, OP_V, 0b0011101100, V, 4},
         {"vslideup.vi", VSLIDEUPVI, IVI, OP_V, 0b0011101011, V, 4},
         {"vslidedown.vx", VSLIDEDOWNVX, IVX, OP_V, 0b0011111100, V, 4},
         {"vslidedown.vi", VSLIDEDOWNVI, IVI, OP_V, 0b0011111011, V, 4},
         {"vslide1up.vx", VSLIDE1UPVX, MVX, OP_V, 0b0011101110, V, 4},
         {"vfslide1up.vf", VFSLIDE1UPVF, FVF, OP_V, 0b0011101101, V, 4},
         {"vslide1down.vx", VSLIDE1DOWNVX, MVX, OP_V, 0b0011111110, V, 4},
         {"vfslide1down.vf", VFSLIDE1DOWNVF, FVF, OP_V, 0b0011111101, V, 4},
         {"vrgather.vv", VRGATHERVV, IVV, OP_V, 0b0011001000, V, 4},
         {"vrgatherei16.vv", VRGATHEREI16VV, IVV, OP_V, 0b0011101000, V, 4},
         {"vrgather.vx", VRGATHERVX, IVX, OP_V, 0b0011001100, V, 4},
         {"vrgather.vi", VRGATHERVI, IVI, OP_V, 0b0011001011, V, 4},
         {"vcompress.vm", VCOMPRESSVM, MVV, OP_V, 0b0101111010, V, 4},
         {"vmv1r.v", VMV1RV, IVV, OP_V, 0b1001111011, V, 4, {.custom_reg_val = 0b00000}}, // Actually IVI, but we just need a custom rs1 value
         {"vmv2r.v", VMV2RV, IVV, OP_V, 0b1001111011, V, 4, {.custom_reg_val = 0b00001}},
         {"vmv4r.v", VMV4RV, IVV, OP_V, 0b1001111011, V, 4, {.custom_reg_val = 0b00011}},
         {"vmv8r.v", VMV8RV, IVV, OP_V, 0b1001111011, V, 4, {.custom_reg_val = 0b00111}}}};

} // namespace libchata_internal