<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Machine_Learning_Core_STM32WL55/SHUBv3_MLC: PWR_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Machine_Learning_Core_STM32WL55/SHUBv3_MLC
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('structPWR__TypeDef.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">PWR_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group__CMSIS__Device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32wl55xx.html">Stm32wl55xx</a> &raquo; <a class="el" href="group__Peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Power Control.  
 <a href="#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab0ec7102960640751d44e92ddac994f0" id="r_ab0ec7102960640751d44e92ddac994f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab0ec7102960640751d44e92ddac994f0">CR1</a></td></tr>
<tr class="separator:ab0ec7102960640751d44e92ddac994f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdfa307571967afb1d97943e982b6586" id="r_afdfa307571967afb1d97943e982b6586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afdfa307571967afb1d97943e982b6586">CR2</a></td></tr>
<tr class="separator:afdfa307571967afb1d97943e982b6586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add5b8e29a64c55dcd65ca4201118e9d1" id="r_add5b8e29a64c55dcd65ca4201118e9d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#add5b8e29a64c55dcd65ca4201118e9d1">CR3</a></td></tr>
<tr class="separator:add5b8e29a64c55dcd65ca4201118e9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad73b4746976ca75f784db4062482f07" id="r_aad73b4746976ca75f784db4062482f07"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad73b4746976ca75f784db4062482f07">CR4</a></td></tr>
<tr class="separator:aad73b4746976ca75f784db4062482f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acefca4fd83c4b7846ae6d3cfe7bb8df9" id="r_acefca4fd83c4b7846ae6d3cfe7bb8df9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acefca4fd83c4b7846ae6d3cfe7bb8df9">SR1</a></td></tr>
<tr class="separator:acefca4fd83c4b7846ae6d3cfe7bb8df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89623ee198737b29dc0a803310605a83" id="r_a89623ee198737b29dc0a803310605a83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a89623ee198737b29dc0a803310605a83">SR2</a></td></tr>
<tr class="separator:a89623ee198737b29dc0a803310605a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64a95891ad3e904dd5548112539c1c98" id="r_a64a95891ad3e904dd5548112539c1c98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a64a95891ad3e904dd5548112539c1c98">SCR</a></td></tr>
<tr class="separator:a64a95891ad3e904dd5548112539c1c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bbbf567fcfbb44116c5ae184dca8b58" id="r_a0bbbf567fcfbb44116c5ae184dca8b58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0bbbf567fcfbb44116c5ae184dca8b58">CR5</a></td></tr>
<tr class="separator:a0bbbf567fcfbb44116c5ae184dca8b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeead890c47f378dffcb852b99d303ee6" id="r_aeead890c47f378dffcb852b99d303ee6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeead890c47f378dffcb852b99d303ee6">PUCRA</a></td></tr>
<tr class="separator:aeead890c47f378dffcb852b99d303ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2676bf9a592b8a6befd85ae98ea597b0" id="r_a2676bf9a592b8a6befd85ae98ea597b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2676bf9a592b8a6befd85ae98ea597b0">PDCRA</a></td></tr>
<tr class="separator:a2676bf9a592b8a6befd85ae98ea597b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab72f8959a6bd611677cd4afbe9cf07d9" id="r_ab72f8959a6bd611677cd4afbe9cf07d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab72f8959a6bd611677cd4afbe9cf07d9">PUCRB</a></td></tr>
<tr class="separator:ab72f8959a6bd611677cd4afbe9cf07d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bc6c88bc9f84bd8b0f527cb86bfabe0" id="r_a1bc6c88bc9f84bd8b0f527cb86bfabe0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1bc6c88bc9f84bd8b0f527cb86bfabe0">PDCRB</a></td></tr>
<tr class="separator:a1bc6c88bc9f84bd8b0f527cb86bfabe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c4eba2c90ea7bf1ceb653301a77e8bf" id="r_a5c4eba2c90ea7bf1ceb653301a77e8bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5c4eba2c90ea7bf1ceb653301a77e8bf">PUCRC</a></td></tr>
<tr class="separator:a5c4eba2c90ea7bf1ceb653301a77e8bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b419b22309c807ea4e6f1121c1afc12" id="r_a8b419b22309c807ea4e6f1121c1afc12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8b419b22309c807ea4e6f1121c1afc12">PDCRC</a></td></tr>
<tr class="separator:a8b419b22309c807ea4e6f1121c1afc12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d4fec652de15d2b4ea87fa1b80ec82c" id="r_a9d4fec652de15d2b4ea87fa1b80ec82c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9d4fec652de15d2b4ea87fa1b80ec82c">RESERVED0</a> [8]</td></tr>
<tr class="separator:a9d4fec652de15d2b4ea87fa1b80ec82c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83c60692b67555ed20c6ea990698242e" id="r_a83c60692b67555ed20c6ea990698242e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a83c60692b67555ed20c6ea990698242e">PUCRH</a></td></tr>
<tr class="separator:a83c60692b67555ed20c6ea990698242e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a331f512e0a904c7e356e9ab2a7c1769f" id="r_a331f512e0a904c7e356e9ab2a7c1769f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a331f512e0a904c7e356e9ab2a7c1769f">PDCRH</a></td></tr>
<tr class="separator:a331f512e0a904c7e356e9ab2a7c1769f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a005fc2236e87de1efbef0fbd506ab5a1" id="r_a005fc2236e87de1efbef0fbd506ab5a1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a005fc2236e87de1efbef0fbd506ab5a1">RESERVED1</a> [8]</td></tr>
<tr class="separator:a005fc2236e87de1efbef0fbd506ab5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacce4e99fd4d45862a1f81251abf9457" id="r_aacce4e99fd4d45862a1f81251abf9457"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aacce4e99fd4d45862a1f81251abf9457">C2CR1</a></td></tr>
<tr class="separator:aacce4e99fd4d45862a1f81251abf9457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac08e044942a48e01334e4fa5e56bba3" id="r_aac08e044942a48e01334e4fa5e56bba3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aac08e044942a48e01334e4fa5e56bba3">C2CR3</a></td></tr>
<tr class="separator:aac08e044942a48e01334e4fa5e56bba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5307ccc16bd5ea41c2d7ee3821588e28" id="r_a5307ccc16bd5ea41c2d7ee3821588e28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5307ccc16bd5ea41c2d7ee3821588e28">EXTSCR</a></td></tr>
<tr class="separator:a5307ccc16bd5ea41c2d7ee3821588e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af02167f064f76326d181f4456aa92647" id="r_af02167f064f76326d181f4456aa92647"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af02167f064f76326d181f4456aa92647">SECCFGR</a></td></tr>
<tr class="separator:af02167f064f76326d181f4456aa92647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01da8362dc3687f77323c3e64734d21f" id="r_a01da8362dc3687f77323c3e64734d21f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a01da8362dc3687f77323c3e64734d21f">SUBGHZSPICR</a></td></tr>
<tr class="separator:a01da8362dc3687f77323c3e64734d21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c9b972a304c0e08ca27cbe57627c496" id="r_a4c9b972a304c0e08ca27cbe57627c496"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a></td></tr>
<tr class="separator:a4c9b972a304c0e08ca27cbe57627c496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba7e25109836cea76da27f3aeed47c4a" id="r_aba7e25109836cea76da27f3aeed47c4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba7e25109836cea76da27f3aeed47c4a">RSSCMDR</a></td></tr>
<tr class="separator:aba7e25109836cea76da27f3aeed47c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Power Control. </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00623">623</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aacce4e99fd4d45862a1f81251abf9457" name="aacce4e99fd4d45862a1f81251abf9457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacce4e99fd4d45862a1f81251abf9457">&#9670;&#160;</a></span>C2CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C2CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR Power Control Register 1 for CPU2, Address offset: 0x80 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00643">643</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="aac08e044942a48e01334e4fa5e56bba3" name="aac08e044942a48e01334e4fa5e56bba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac08e044942a48e01334e4fa5e56bba3">&#9670;&#160;</a></span>C2CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C2CR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR Power Control Register 3 for CPU2, Address offset: 0x84 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00644">644</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="ab0ec7102960640751d44e92ddac994f0" name="ab0ec7102960640751d44e92ddac994f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0ec7102960640751d44e92ddac994f0">&#9670;&#160;</a></span>CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR Power Control Register 1, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00625">625</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="afdfa307571967afb1d97943e982b6586" name="afdfa307571967afb1d97943e982b6586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdfa307571967afb1d97943e982b6586">&#9670;&#160;</a></span>CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR Power Control Register 2, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00626">626</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="add5b8e29a64c55dcd65ca4201118e9d1" name="add5b8e29a64c55dcd65ca4201118e9d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add5b8e29a64c55dcd65ca4201118e9d1">&#9670;&#160;</a></span>CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR Power Control Register 3, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00627">627</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="aad73b4746976ca75f784db4062482f07" name="aad73b4746976ca75f784db4062482f07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad73b4746976ca75f784db4062482f07">&#9670;&#160;</a></span>CR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR Power Control Register 4, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00628">628</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a0bbbf567fcfbb44116c5ae184dca8b58" name="a0bbbf567fcfbb44116c5ae184dca8b58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bbbf567fcfbb44116c5ae184dca8b58">&#9670;&#160;</a></span>CR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR Power Control Register 5, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00632">632</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a5307ccc16bd5ea41c2d7ee3821588e28" name="a5307ccc16bd5ea41c2d7ee3821588e28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5307ccc16bd5ea41c2d7ee3821588e28">&#9670;&#160;</a></span>EXTSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR Power Status Reset Register for CPU2, Address offset: 0x88 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00645">645</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a2676bf9a592b8a6befd85ae98ea597b0" name="a2676bf9a592b8a6befd85ae98ea597b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2676bf9a592b8a6befd85ae98ea597b0">&#9670;&#160;</a></span>PDCRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDCRA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR Pull-Down Control Register of port A, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00634">634</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a1bc6c88bc9f84bd8b0f527cb86bfabe0" name="a1bc6c88bc9f84bd8b0f527cb86bfabe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bc6c88bc9f84bd8b0f527cb86bfabe0">&#9670;&#160;</a></span>PDCRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDCRB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR Pull-Down Control Register of port B, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00636">636</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a8b419b22309c807ea4e6f1121c1afc12" name="a8b419b22309c807ea4e6f1121c1afc12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b419b22309c807ea4e6f1121c1afc12">&#9670;&#160;</a></span>PDCRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDCRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR Pull-Down Control Register of port C, Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00638">638</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a331f512e0a904c7e356e9ab2a7c1769f" name="a331f512e0a904c7e356e9ab2a7c1769f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a331f512e0a904c7e356e9ab2a7c1769f">&#9670;&#160;</a></span>PDCRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDCRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR Pull-Down Control Register of port H, Address offset: 0x5C </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00641">641</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="aeead890c47f378dffcb852b99d303ee6" name="aeead890c47f378dffcb852b99d303ee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeead890c47f378dffcb852b99d303ee6">&#9670;&#160;</a></span>PUCRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUCRA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR Pull-Up Control Register of port A, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00633">633</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="ab72f8959a6bd611677cd4afbe9cf07d9" name="ab72f8959a6bd611677cd4afbe9cf07d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab72f8959a6bd611677cd4afbe9cf07d9">&#9670;&#160;</a></span>PUCRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUCRB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR Pull-Up Control Register of port B, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00635">635</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a5c4eba2c90ea7bf1ceb653301a77e8bf" name="a5c4eba2c90ea7bf1ceb653301a77e8bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c4eba2c90ea7bf1ceb653301a77e8bf">&#9670;&#160;</a></span>PUCRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUCRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR Pull-Up Control Register of port C, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00637">637</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a83c60692b67555ed20c6ea990698242e" name="a83c60692b67555ed20c6ea990698242e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83c60692b67555ed20c6ea990698242e">&#9670;&#160;</a></span>PUCRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUCRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR Pull-Up Control Register of port H, Address offset: 0x58 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00640">640</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a9d4fec652de15d2b4ea87fa1b80ec82c" name="a9d4fec652de15d2b4ea87fa1b80ec82c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d4fec652de15d2b4ea87fa1b80ec82c">&#9670;&#160;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x38-0x54 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00639">639</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a005fc2236e87de1efbef0fbd506ab5a1" name="a005fc2236e87de1efbef0fbd506ab5a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a005fc2236e87de1efbef0fbd506ab5a1">&#9670;&#160;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x60-0x7C </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00642">642</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a4c9b972a304c0e08ca27cbe57627c496" name="a4c9b972a304c0e08ca27cbe57627c496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c9b972a304c0e08ca27cbe57627c496">&#9670;&#160;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x94 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00648">648</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="aba7e25109836cea76da27f3aeed47c4a" name="aba7e25109836cea76da27f3aeed47c4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba7e25109836cea76da27f3aeed47c4a">&#9670;&#160;</a></span>RSSCMDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RSSCMDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR RSS Command Register, Address offset: 0x98 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00649">649</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a64a95891ad3e904dd5548112539c1c98" name="a64a95891ad3e904dd5548112539c1c98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64a95891ad3e904dd5548112539c1c98">&#9670;&#160;</a></span>SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR Power Status Reset Register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00631">631</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="af02167f064f76326d181f4456aa92647" name="af02167f064f76326d181f4456aa92647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af02167f064f76326d181f4456aa92647">&#9670;&#160;</a></span>SECCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR Security Configuration Register, Address offset: 0x8C </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00646">646</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="acefca4fd83c4b7846ae6d3cfe7bb8df9" name="acefca4fd83c4b7846ae6d3cfe7bb8df9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acefca4fd83c4b7846ae6d3cfe7bb8df9">&#9670;&#160;</a></span>SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR Power Status Register 1, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00629">629</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a89623ee198737b29dc0a803310605a83" name="a89623ee198737b29dc0a803310605a83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89623ee198737b29dc0a803310605a83">&#9670;&#160;</a></span>SR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR Power Status Register 2, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00630">630</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a01da8362dc3687f77323c3e64734d21f" name="a01da8362dc3687f77323c3e64734d21f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01da8362dc3687f77323c3e64734d21f">&#9670;&#160;</a></span>SUBGHZSPICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SUBGHZSPICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR SUBGHZSPI Control Register, Address offset: 0x90 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00647">647</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Drivers/CMSIS/Device/ST/STM32WLxx/Include/<a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structPWR__TypeDef.html">PWR_TypeDef</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0 </li>
  </ul>
</div>
</body>
</html>
