PPA Report for falling_edge_detector.v (Module: falling_edge_detector)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 5
FF Count: 10
IO Count: 5
Cell Count: 31

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 769.23 MHz
Reg-to-Reg Critical Path Delay: 1.095 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
