#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue May  8 21:10:06 2018
# Process ID: 8060
# Current directory: C:/Users/shlab_89/Desktop/Latest/Lab3/Lab3/Lab3.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/shlab_89/Desktop/Latest/Lab3/Lab3/Lab3.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/shlab_89/Desktop/Latest/Lab3/Lab3/Lab3.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/shlab_89/Desktop/Latest/Lab3/Lab3/ip_repo/compute_sad_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/shlab_89/Desktop/Latest/Lab3/ip_repo/compute_sad_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found 'c:/Users/shlab_89/Desktop/Latest/Lab3/Lab3/Lab3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shlab_89/Desktop/Latest/Lab3/Lab3/Lab3.srcs/sources_1/bd/design_1/ip/design_1_compute_sad_0_1/design_1_compute_sad_0_1.dcp' for cell 'design_1_i/compute_sad_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shlab_89/Desktop/Latest/Lab3/Lab3/Lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shlab_89/Desktop/Latest/Lab3/Lab3/Lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shlab_89/Desktop/Latest/Lab3/Lab3/Lab3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1050 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'design_1_wrapper' is not ideal for floorplanning, since the cellview 'design_1_compute_sad_0_1_compute_sad_v1_0_S00_AXI' defined in file 'design_1_compute_sad_0_1.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/shlab_89/Desktop/Latest/Lab3/Lab3/Lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/shlab_89/Desktop/Latest/Lab3/Lab3/Lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/shlab_89/Desktop/Latest/Lab3/Lab3/Lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/shlab_89/Desktop/Latest/Lab3/Lab3/Lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/shlab_89/Desktop/Latest/Lab3/Lab3/Lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/shlab_89/Desktop/Latest/Lab3/Lab3/Lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [C:/Users/shlab_89/Desktop/Latest/Lab3/Lab3/Lab3.srcs/constrs_1/new/Save.xdc]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/S[4]'. [C:/Users/shlab_89/Desktop/Latest/Lab3/Lab3/Lab3.srcs/constrs_1/new/Save.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/shlab_89/Desktop/Latest/Lab3/Lab3/Lab3.srcs/constrs_1/new/Save.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/shlab_89/Desktop/Latest/Lab3/Lab3/Lab3.srcs/constrs_1/new/Save.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 656.145 ; gain = 354.707
CRITICAL WARNING: [Pfi 67-13] Hardware Handoff file design_1_processing_system7_0_0.hwdef does not exist for instance design_1_i/processing_system7_0/inst
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 665.527 ; gain = 9.383
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d3c2bf28

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1194.805 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 60 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c9aaeb11

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1194.805 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 12 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1803b8831

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1194.805 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 323 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1803b8831

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1194.805 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1803b8831

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1194.805 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1194.805 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1803b8831

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1194.805 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 107bbe90b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1194.805 ; gain = 0.000
28 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1194.805 ; gain = 538.660
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.174 . Memory (MB): peak = 1194.805 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/shlab_89/Desktop/Latest/Lab3/Lab3/Lab3.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1194.805 ; gain = 0.000
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/shlab_89/Desktop/Latest/Lab3/Lab3/Lab3.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1194.805 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1194.805 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b0bc8311

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1194.805 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1194.805 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3dc1a56c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1194.805 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e2d2abfe

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1357.066 ; gain = 162.262

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e2d2abfe

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1357.066 ; gain = 162.262
Phase 1 Placer Initialization | Checksum: 1e2d2abfe

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1357.066 ; gain = 162.262

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 13dea0177

Time (s): cpu = 00:01:53 ; elapsed = 00:01:18 . Memory (MB): peak = 1357.066 ; gain = 162.262

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13dea0177

Time (s): cpu = 00:01:53 ; elapsed = 00:01:19 . Memory (MB): peak = 1357.066 ; gain = 162.262

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 27787fe6e

Time (s): cpu = 00:02:21 ; elapsed = 00:01:37 . Memory (MB): peak = 1357.066 ; gain = 162.262

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c7f68aad

Time (s): cpu = 00:02:23 ; elapsed = 00:01:38 . Memory (MB): peak = 1357.066 ; gain = 162.262

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c7f68aad

Time (s): cpu = 00:02:23 ; elapsed = 00:01:38 . Memory (MB): peak = 1357.066 ; gain = 162.262

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 2b8db6853

Time (s): cpu = 00:02:33 ; elapsed = 00:01:45 . Memory (MB): peak = 1357.066 ; gain = 162.262

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 2a718769b

Time (s): cpu = 00:02:35 ; elapsed = 00:01:47 . Memory (MB): peak = 1357.066 ; gain = 162.262

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 262a0c384

Time (s): cpu = 00:03:14 ; elapsed = 00:02:23 . Memory (MB): peak = 1357.066 ; gain = 162.262

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 2444a71be

Time (s): cpu = 00:03:17 ; elapsed = 00:02:26 . Memory (MB): peak = 1357.066 ; gain = 162.262

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 2444a71be

Time (s): cpu = 00:03:17 ; elapsed = 00:02:27 . Memory (MB): peak = 1357.066 ; gain = 162.262
Phase 3 Detail Placement | Checksum: 2444a71be

Time (s): cpu = 00:03:17 ; elapsed = 00:02:27 . Memory (MB): peak = 1357.066 ; gain = 162.262

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ae31867a

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ae31867a

Time (s): cpu = 00:03:44 ; elapsed = 00:02:44 . Memory (MB): peak = 1357.066 ; gain = 162.262
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.503. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19284cc9c

Time (s): cpu = 00:04:03 ; elapsed = 00:03:02 . Memory (MB): peak = 1357.066 ; gain = 162.262
Phase 4.1 Post Commit Optimization | Checksum: 19284cc9c

Time (s): cpu = 00:04:04 ; elapsed = 00:03:02 . Memory (MB): peak = 1357.066 ; gain = 162.262

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19284cc9c

Time (s): cpu = 00:04:05 ; elapsed = 00:03:03 . Memory (MB): peak = 1357.066 ; gain = 162.262

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19284cc9c

Time (s): cpu = 00:04:05 ; elapsed = 00:03:04 . Memory (MB): peak = 1357.066 ; gain = 162.262

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 22da42f33

Time (s): cpu = 00:04:05 ; elapsed = 00:03:04 . Memory (MB): peak = 1357.066 ; gain = 162.262
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22da42f33

Time (s): cpu = 00:04:06 ; elapsed = 00:03:04 . Memory (MB): peak = 1357.066 ; gain = 162.262
Ending Placer Task | Checksum: 15d7284c5

Time (s): cpu = 00:04:06 ; elapsed = 00:03:04 . Memory (MB): peak = 1357.066 ; gain = 162.262
47 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:12 ; elapsed = 00:03:09 . Memory (MB): peak = 1357.066 ; gain = 162.262
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 1357.066 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/shlab_89/Desktop/Latest/Lab3/Lab3/Lab3.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1357.066 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1357.066 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.481 . Memory (MB): peak = 1357.066 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1357.066 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7b253f64 ConstDB: 0 ShapeSum: e24d4561 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b1780240

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1446.570 ; gain = 76.645

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b1780240

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 1446.570 ; gain = 76.645

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b1780240

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 1446.570 ; gain = 76.645

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b1780240

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 1446.570 ; gain = 76.645
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e0217b34

Time (s): cpu = 00:01:28 ; elapsed = 00:01:00 . Memory (MB): peak = 1515.992 ; gain = 146.066
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.640  | TNS=0.000  | WHS=-0.146 | THS=-20.837|

Phase 2 Router Initialization | Checksum: 18446ad6d

Time (s): cpu = 00:01:38 ; elapsed = 00:01:06 . Memory (MB): peak = 1517.875 ; gain = 147.949

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1987c6e98

Time (s): cpu = 00:02:17 ; elapsed = 00:01:27 . Memory (MB): peak = 1549.109 ; gain = 179.184

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 21195
 Number of Nodes with overlaps = 4500
 Number of Nodes with overlaps = 1523
 Number of Nodes with overlaps = 451
 Number of Nodes with overlaps = 223
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.102  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 203bb5ad3

Time (s): cpu = 00:06:15 ; elapsed = 00:03:40 . Memory (MB): peak = 1549.109 ; gain = 179.184

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 365
 Number of Nodes with overlaps = 297
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.102  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: eb64ed9d

Time (s): cpu = 00:07:45 ; elapsed = 00:04:41 . Memory (MB): peak = 1549.109 ; gain = 179.184
Phase 4 Rip-up And Reroute | Checksum: eb64ed9d

Time (s): cpu = 00:07:45 ; elapsed = 00:04:41 . Memory (MB): peak = 1549.109 ; gain = 179.184

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: eb64ed9d

Time (s): cpu = 00:07:46 ; elapsed = 00:04:41 . Memory (MB): peak = 1549.109 ; gain = 179.184

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: eb64ed9d

Time (s): cpu = 00:07:46 ; elapsed = 00:04:41 . Memory (MB): peak = 1549.109 ; gain = 179.184
Phase 5 Delay and Skew Optimization | Checksum: eb64ed9d

Time (s): cpu = 00:07:46 ; elapsed = 00:04:41 . Memory (MB): peak = 1549.109 ; gain = 179.184

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17b9c02a6

Time (s): cpu = 00:07:51 ; elapsed = 00:04:45 . Memory (MB): peak = 1549.109 ; gain = 179.184
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.102  | TNS=0.000  | WHS=0.053  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17b9c02a6

Time (s): cpu = 00:07:51 ; elapsed = 00:04:45 . Memory (MB): peak = 1549.109 ; gain = 179.184
Phase 6 Post Hold Fix | Checksum: 17b9c02a6

Time (s): cpu = 00:07:51 ; elapsed = 00:04:45 . Memory (MB): peak = 1549.109 ; gain = 179.184

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 19.9974 %
  Global Horizontal Routing Utilization  = 25.1287 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: c480389f

Time (s): cpu = 00:07:52 ; elapsed = 00:04:45 . Memory (MB): peak = 1549.109 ; gain = 179.184

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c480389f

Time (s): cpu = 00:07:52 ; elapsed = 00:04:46 . Memory (MB): peak = 1549.109 ; gain = 179.184

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f09a11fc

Time (s): cpu = 00:07:58 ; elapsed = 00:04:51 . Memory (MB): peak = 1549.109 ; gain = 179.184

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.102  | TNS=0.000  | WHS=0.053  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f09a11fc

Time (s): cpu = 00:07:58 ; elapsed = 00:04:51 . Memory (MB): peak = 1549.109 ; gain = 179.184
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:58 ; elapsed = 00:04:52 . Memory (MB): peak = 1549.109 ; gain = 179.184

Routing Is Done.
60 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:08:08 ; elapsed = 00:04:59 . Memory (MB): peak = 1549.109 ; gain = 192.043
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1549.109 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/shlab_89/Desktop/Latest/Lab3/Lab3/Lab3.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1549.109 ; gain = 0.000
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/shlab_89/Desktop/Latest/Lab3/Lab3/Lab3.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1556.090 ; gain = 6.980
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/shlab_89/Desktop/Latest/Lab3/Lab3/Lab3.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 1695.555 ; gain = 139.465
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
67 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 1770.664 ; gain = 75.109
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue May  8 21:20:56 2018...
