{"vcs1":{"timestamp_begin":1678132306.287223623, "rt":0.36, "ut":0.15, "st":0.10}}
{"vcselab":{"timestamp_begin":1678132306.703409870, "rt":0.38, "ut":0.22, "st":0.09}}
{"link":{"timestamp_begin":1678132307.133872934, "rt":0.19, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678132305.983545621}
{"VCS_COMP_START_TIME": 1678132305.983545621}
{"VCS_COMP_END_TIME": 1678132307.382427467}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338168}}
{"stitch_vcselab": {"peak_mem": 239040}}
