{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744321324953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744321324965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 10 17:42:04 2025 " "Processing started: Thu Apr 10 17:42:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744321324965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321324965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sls_SSRM_vhdl -c sls_SSRM_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off sls_SSRM_vhdl -c sls_SSRM_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321324965 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744321325448 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744321325448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sls3445/documents/ds2_labs/sls_package/sls_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/sls3445/documents/ds2_labs/sls_package/sls_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_package " "Found design unit 1: sls_package" {  } { { "../../sls_package/sls_package.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/sls_package/sls_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321333115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321333115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_ssrm_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_ssrm_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_SSRM_vhdl-mixed " "Found design unit 1: sls_SSRM_vhdl-mixed" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321333121 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_SSRM_vhdl " "Found entity 1: sls_SSRM_vhdl" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321333121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321333121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sls_SSRM_vhdl " "Elaborating entity \"sls_SSRM_vhdl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744321333155 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FP sls_SSRM_vhdl.vhd(9) " "VHDL Signal Declaration warning at sls_SSRM_vhdl.vhd(9): used implicit default value for signal \"FP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1744321333156 "|sls_SSRM_vhdl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DONE sls_SSRM_vhdl.vhd(10) " "Output port \"DONE\" at sls_SSRM_vhdl.vhd(10) has no driver" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744321333156 "|sls_SSRM_vhdl"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FP\[0\] GND " "Pin \"FP\[0\]\" is stuck at GND" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744321333468 "|sls_SSRM_vhdl|FP[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FP\[1\] GND " "Pin \"FP\[1\]\" is stuck at GND" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744321333468 "|sls_SSRM_vhdl|FP[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FP\[2\] GND " "Pin \"FP\[2\]\" is stuck at GND" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744321333468 "|sls_SSRM_vhdl|FP[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FP\[3\] GND " "Pin \"FP\[3\]\" is stuck at GND" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744321333468 "|sls_SSRM_vhdl|FP[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FP\[4\] GND " "Pin \"FP\[4\]\" is stuck at GND" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744321333468 "|sls_SSRM_vhdl|FP[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FP\[5\] GND " "Pin \"FP\[5\]\" is stuck at GND" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744321333468 "|sls_SSRM_vhdl|FP[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FP\[6\] GND " "Pin \"FP\[6\]\" is stuck at GND" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744321333468 "|sls_SSRM_vhdl|FP[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FP\[7\] GND " "Pin \"FP\[7\]\" is stuck at GND" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744321333468 "|sls_SSRM_vhdl|FP[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DONE GND " "Pin \"DONE\" is stuck at GND" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744321333468 "|sls_SSRM_vhdl|DONE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1744321333468 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744321333547 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744321333547 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Md_val\[0\] " "No output dependent on input pin \"Md_val\[0\]\"" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744321333575 "|sls_SSRM_vhdl|Md_val[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Md_val\[1\] " "No output dependent on input pin \"Md_val\[1\]\"" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744321333575 "|sls_SSRM_vhdl|Md_val[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Md_val\[2\] " "No output dependent on input pin \"Md_val\[2\]\"" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744321333575 "|sls_SSRM_vhdl|Md_val[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Md_val\[3\] " "No output dependent on input pin \"Md_val\[3\]\"" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744321333575 "|sls_SSRM_vhdl|Md_val[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mr_val\[0\] " "No output dependent on input pin \"mr_val\[0\]\"" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744321333575 "|sls_SSRM_vhdl|mr_val[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mr_val\[1\] " "No output dependent on input pin \"mr_val\[1\]\"" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744321333575 "|sls_SSRM_vhdl|mr_val[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mr_val\[2\] " "No output dependent on input pin \"mr_val\[2\]\"" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744321333575 "|sls_SSRM_vhdl|mr_val[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mr_val\[3\] " "No output dependent on input pin \"mr_val\[3\]\"" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744321333575 "|sls_SSRM_vhdl|mr_val[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "START " "No output dependent on input pin \"START\"" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744321333575 "|sls_SSRM_vhdl|START"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock " "No output dependent on input pin \"Clock\"" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744321333575 "|sls_SSRM_vhdl|Clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1744321333575 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744321333576 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744321333576 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744321333576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744321333585 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 10 17:42:13 2025 " "Processing ended: Thu Apr 10 17:42:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744321333585 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744321333585 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744321333585 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321333585 ""}
