Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu May  8 11:08:51 2025
| Host         : srth-ThinkPadP50 running 64-bit Linux Mint 22.1
| Command      : report_control_sets -verbose -file uart_control_sets_placed.rpt
| Design       : uart
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    79 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              35 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              21 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+----------------------------------+-----------------------+------------------+----------------+--------------+
|    Clock Signal    |           Enable Signal          |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+----------------------------------+-----------------------+------------------+----------------+--------------+
|  baudGenerator/CLK | reciever/data[4]_i_1_n_0         |                       |                1 |              1 |         1.00 |
|  baudGenerator/CLK | reciever/data[6]_i_1_n_0         |                       |                1 |              1 |         1.00 |
|  baudGenerator/CLK | reciever/data[7]_i_1_n_0         |                       |                1 |              1 |         1.00 |
|  baudGenerator/CLK | reciever/data[5]_i_1_n_0         |                       |                1 |              1 |         1.00 |
|  baudGenerator/CLK | reciever/data[3]_i_1_n_0         |                       |                1 |              1 |         1.00 |
|  baudGenerator/CLK | reciever/data[2]_i_1_n_0         |                       |                1 |              1 |         1.00 |
|  baudGenerator/CLK | reciever/data[0]_i_1_n_0         |                       |                1 |              1 |         1.00 |
|  baudGenerator/CLK | reciever/data[1]_i_1_n_0         |                       |                1 |              1 |         1.00 |
|  reciever/trigFSM  |                                  |                       |                2 |              2 |         1.00 |
|  baudGenerator/CLK | rxEnable                         |                       |                2 |              4 |         2.00 |
|  sysClk_IBUF_BUFG  | baudGenerator/numBits[3]_i_1_n_0 | resetOnStartBit/SR[0] |                1 |              4 |         4.00 |
|  sysClk_IBUF_BUFG  | baudGenerator/count[16]_i_2_n_0  | resetOnStartBit/SR[0] |                5 |             17 |         3.40 |
|  sysClk_IBUF_BUFG  |                                  |                       |                8 |             23 |         2.88 |
|  sysClk_IBUF_BUFG  | sel                              |                       |                6 |             23 |         3.83 |
+--------------------+----------------------------------+-----------------------+------------------+----------------+--------------+


