{"sha": "8d2f437448007e2a41b957590a1468e0246b58d5", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OGQyZjQzNzQ0ODAwN2UyYTQxYjk1NzU5MGExNDY4ZTAyNDZiNThkNQ==", "commit": {"author": {"name": "Jim Wilson", "email": "wilson@gcc.gnu.org", "date": "1993-01-14T19:23:09Z"}, "committer": {"name": "Jim Wilson", "email": "wilson@gcc.gnu.org", "date": "1993-01-14T19:23:09Z"}, "message": "(muldf+1, muldf+2):  Add patterns for fsmuld and fdmulq.\n\nFrom-SVN: r3237", "tree": {"sha": "0ab61ce84d07176ab98ab7cf7413beea3219a7b8", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/0ab61ce84d07176ab98ab7cf7413beea3219a7b8"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/8d2f437448007e2a41b957590a1468e0246b58d5", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8d2f437448007e2a41b957590a1468e0246b58d5", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8d2f437448007e2a41b957590a1468e0246b58d5", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8d2f437448007e2a41b957590a1468e0246b58d5/comments", "author": null, "committer": null, "parents": [{"sha": "5b485d2c39f2090470aab982739cb0cc71bbeb58", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5b485d2c39f2090470aab982739cb0cc71bbeb58", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5b485d2c39f2090470aab982739cb0cc71bbeb58"}], "stats": {"total": 16, "additions": 16, "deletions": 0}, "files": [{"sha": "92714ab30a1d2abed7a7845b4412760caae638d7", "filename": "gcc/config/sparc/sparc.md", "status": "modified", "additions": 16, "deletions": 0, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8d2f437448007e2a41b957590a1468e0246b58d5/gcc%2Fconfig%2Fsparc%2Fsparc.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8d2f437448007e2a41b957590a1468e0246b58d5/gcc%2Fconfig%2Fsparc%2Fsparc.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fsparc%2Fsparc.md?ref=8d2f437448007e2a41b957590a1468e0246b58d5", "patch": "@@ -2361,6 +2361,22 @@\n   \"fmuls %1,%2,%0\"\n   [(set_attr \"type\" \"fpmul\")])\n \n+(define_insn \"\"\n+  [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n+\t(mult:DF (float_extend:DF (match_operand:SF 1 \"register_operand\" \"f\"))\n+\t\t (float_extend:DF (match_operand:SF 2 \"register_operand\" \"f\"))))]\n+  \"TARGET_V8 && TARGET_FPU\"\n+  \"fsmuld %1,%2,%0\"\n+  [(set_attr \"type\" \"fpmul\")])\n+\n+(define_insn \"\"\n+  [(set (match_operand:TF 0 \"register_operand\" \"=f\")\n+\t(mult:TF (float_extend:TF (match_operand:DF 1 \"register_operand\" \"f\"))\n+\t\t (float_extend:TF (match_operand:DF 2 \"register_operand\" \"f\"))))]\n+  \"TARGET_V8 && TARGET_FPU\"\n+  \"fdmulq %1,%2,%0\"\n+  [(set_attr \"type\" \"fpmul\")])\n+\n (define_insn \"divtf3\"\n   [(set (match_operand:TF 0 \"register_operand\" \"=f\")\n \t(div:TF (match_operand:TF 1 \"register_operand\" \"f\")"}]}