-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "Z:/git/Chip/Chip-Design/proj_asic/rtl/Data Flow Subsystem/chip_test_isim_beh.exe" -prj "Z:/git/Chip/Chip-Design/proj_asic/rtl/Data Flow Subsystem/chip_test_beh.prj" "work.chip_test" "work.glbl" 
