<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv</a>
defines: 
time_elapsed: 0.772s
ram usage: 38520 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpp8dc3w_z/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:1</a>: No timescale set for &#34;top_legal&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:1</a>: Compile module &#34;work@top_legal&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:1</a>: Top level module &#34;work@top_legal&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpp8dc3w_z/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top_legal
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpp8dc3w_z/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpp8dc3w_z/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top_legal)
 |vpiName:work@top_legal
 |uhdmallPackages:
 \_package: builtin, parent:work@top_legal
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@top_legal, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv</a>, line:1, parent:work@top_legal
   |vpiDefName:work@top_legal
   |vpiFullName:work@top_legal
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:4
       |vpiFullName:work@top_legal
       |vpiStmt:
       \_for_stmt: , line:5
         |vpiFullName:work@top_legal
         |vpiCondition:
         \_operation: , line:5
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (i), line:5
             |vpiName:i
             |vpiFullName:work@top_legal.i
           |vpiOperand:
           \_constant: , line:5
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_constant: , line:5
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiLhs:
           \_int_var: (i), line:5
             |vpiName:i
             |vpiFullName:work@top_legal.i
         |vpiForIncStmt:
         \_operation: , line:5
           |vpiOpType:62
           |vpiOperand:
           \_ref_obj: (i), line:5
             |vpiName:i
         |vpiStmt:
         \_begin: , line:5
           |vpiFullName:work@top_legal
           |vpiStmt:
           \_assign_stmt: 
             |vpiRhs:
             \_constant: , line:6
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiLhs:
             \_int_var: (loop3), line:6
               |vpiName:loop3
               |vpiFullName:work@top_legal.loop3
               |vpiAutomatic:1
           |vpiStmt:
           \_for_stmt: , line:8
             |vpiFullName:work@top_legal
             |vpiCondition:
             \_operation: , line:8
               |vpiOpType:20
               |vpiOperand:
               \_ref_obj: (j), line:8
                 |vpiName:j
                 |vpiFullName:work@top_legal.j
               |vpiOperand:
               \_constant: , line:8
                 |vpiConstType:7
                 |vpiDecompile:3
                 |vpiSize:32
                 |INT:3
             |vpiForInitStmt:
             \_assign_stmt: 
               |vpiRhs:
               \_constant: , line:8
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
               |vpiLhs:
               \_int_var: (j), line:8
                 |vpiName:j
                 |vpiFullName:work@top_legal.j
             |vpiForIncStmt:
             \_operation: , line:8
               |vpiOpType:62
               |vpiOperand:
               \_ref_obj: (j), line:8
                 |vpiName:j
             |vpiStmt:
             \_begin: , line:8
               |vpiFullName:work@top_legal
               |vpiStmt:
               \_operation: , line:9
                 |vpiOpType:62
                 |vpiOperand:
                 \_ref_obj: (loop3), line:9
                   |vpiName:loop3
                   |vpiFullName:work@top_legal.loop3
               |vpiStmt:
               \_sys_func_call: ($display), line:10
                 |vpiName:$display
                 |vpiArgument:
                 \_ref_obj: (loop3), line:10
                   |vpiName:loop3
       |vpiStmt:
       \_for_stmt: , line:13
         |vpiFullName:work@top_legal
         |vpiCondition:
         \_operation: , line:13
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (i), line:13
             |vpiName:i
             |vpiFullName:work@top_legal.i
           |vpiOperand:
           \_constant: , line:13
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_constant: , line:13
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiLhs:
           \_int_var: (i), line:13
             |vpiName:i
             |vpiFullName:work@top_legal.i
         |vpiForIncStmt:
         \_operation: , line:13
           |vpiOpType:62
           |vpiOperand:
           \_ref_obj: (i), line:13
             |vpiName:i
         |vpiStmt:
         \_begin: , line:13
           |vpiFullName:work@top_legal
           |vpiStmt:
           \_assign_stmt: 
             |vpiRhs:
             \_constant: , line:14
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiLhs:
             \_int_var: (loop2), line:14
               |vpiName:loop2
               |vpiFullName:work@top_legal.loop2
               |vpiConstantVariable:1
           |vpiStmt:
           \_for_stmt: , line:16
             |vpiFullName:work@top_legal
             |vpiCondition:
             \_operation: , line:16
               |vpiOpType:20
               |vpiOperand:
               \_ref_obj: (j), line:16
                 |vpiName:j
                 |vpiFullName:work@top_legal.j
               |vpiOperand:
               \_constant: , line:16
                 |vpiConstType:7
                 |vpiDecompile:3
                 |vpiSize:32
                 |INT:3
             |vpiForInitStmt:
             \_assign_stmt: 
               |vpiRhs:
               \_constant: , line:16
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
               |vpiLhs:
               \_int_var: (j), line:16
                 |vpiName:j
                 |vpiFullName:work@top_legal.j
             |vpiForIncStmt:
             \_operation: , line:16
               |vpiOpType:62
               |vpiOperand:
               \_ref_obj: (j), line:16
                 |vpiName:j
             |vpiStmt:
             \_begin: , line:16
               |vpiFullName:work@top_legal
               |vpiStmt:
               \_operation: , line:17
                 |vpiOpType:62
                 |vpiOperand:
                 \_ref_obj: (loop2), line:17
                   |vpiName:loop2
                   |vpiFullName:work@top_legal.loop2
               |vpiStmt:
               \_sys_func_call: ($display), line:18
                 |vpiName:$display
                 |vpiArgument:
                 \_ref_obj: (loop2), line:18
                   |vpiName:loop2
   |vpiNet:
   \_logic_net: (svar1), line:2
     |vpiName:svar1
     |vpiFullName:work@top_legal.svar1
 |uhdmtopModules:
 \_module: work@top_legal (work@top_legal), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv</a>, line:1
   |vpiDefName:work@top_legal
   |vpiName:work@top_legal
   |vpiNet:
   \_logic_net: (svar1), line:2, parent:work@top_legal
     |vpiName:svar1
     |vpiFullName:work@top_legal.svar1
Object: \work_top_legal of type 3000
Object: \work_top_legal of type 32
Object: \svar1 of type 36
Object: \work_top_legal of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 15
Object:  of type 2
Object: \i of type 612
Object:  of type 7
Object:  of type 39
Object: \i of type 608
Object:  of type 7
Object:  of type 39
Object: \i of type 608
Object:  of type 4
Object:  of type 2
Object: \loop3 of type 612
Object:  of type 7
Object:  of type 15
Object:  of type 2
Object: \j of type 612
Object:  of type 7
Object:  of type 39
Object: \j of type 608
Object:  of type 7
Object:  of type 39
Object: \j of type 608
Object:  of type 4
Object:  of type 39
Object: \loop3 of type 608
Object: \$display of type 56
Object: \loop3 of type 608
Object:  of type 15
Object:  of type 2
Object: \i of type 612
Object:  of type 7
Object:  of type 39
Object: \i of type 608
Object:  of type 7
Object:  of type 39
Object: \i of type 608
Object:  of type 4
Object:  of type 2
Object: \loop2 of type 612
Object:  of type 7
Object:  of type 15
Object:  of type 2
Object: \j of type 612
Object:  of type 7
Object:  of type 39
Object: \j of type 608
Object:  of type 7
Object:  of type 39
Object: \j of type 608
Object:  of type 4
Object:  of type 39
Object: \loop2 of type 608
Object: \$display of type 56
Object: \loop2 of type 608
Object: \svar1 of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_top_legal&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2aafa00] str=&#39;\work_top_legal&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:2</a>.0-2.0&gt; [0x2aafc20] str=&#39;\svar1&#39;
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ab1360]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:4</a>.0-4.0&gt; [0x2ab1570]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:5</a>.0-5.0&gt; [0x2ab18e0]
            AST_FOR &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ab1a90]
              AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ab1e20]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:5</a>.0-5.0&gt; [0x2ab2280] str=&#39;\i&#39;
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:5</a>.0-5.0&gt; [0x2ab2630] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:5</a>.0-5.0&gt; [0x2ab24f0]
                AST_LT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ab27f0]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:5</a>.0-5.0&gt; [0x2ab2910] str=&#39;\i&#39;
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:5</a>.0-5.0&gt; [0x2ab2d20] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
              AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:5</a>.0-5.0&gt; [0x2ab2be0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:5</a>.0-5.0&gt; [0x2ab2ee0] str=&#39;\i&#39;
                AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:5</a>.0-5.0&gt; [0x2ab31e0]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:5</a>.0-5.0&gt; [0x2ab30c0] str=&#39;\i&#39;
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ac4360] bits=&#39;00000000000000000000000000000001&#39;(32) signed range=[31:0] int=1
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ac7780]
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:5</a>.0-5.0&gt; [0x2ac4540]
                  AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ac4660]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:6</a>.0-6.0&gt; [0x2ac4900] str=&#39;\loop3&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:6</a>.0-6.0&gt; [0x2ac4cb0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:8</a>.0-8.0&gt; [0x2ac4b70]
                    AST_FOR &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ac4e70]
                      AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ac4f90]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:8</a>.0-8.0&gt; [0x2ac53f0] str=&#39;\j&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:8</a>.0-8.0&gt; [0x2ac5760] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                      AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:8</a>.0-8.0&gt; [0x2ac5620]
                        AST_LT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ac5920]
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:8</a>.0-8.0&gt; [0x2ac5a40] str=&#39;\j&#39;
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:8</a>.0-8.0&gt; [0x2ac5eb0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:8</a>.0-8.0&gt; [0x2ac5d70]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:8</a>.0-8.0&gt; [0x2ac6070] str=&#39;\j&#39;
                        AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:8</a>.0-8.0&gt; [0x2ac6370]
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:8</a>.0-8.0&gt; [0x2ac6250] str=&#39;\j&#39;
                          AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ac6490] bits=&#39;00000000000000000000000000000001&#39;(32) signed range=[31:0] int=1
                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ac7660]
                        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:8</a>.0-8.0&gt; [0x2ac6670]
                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:9</a>.0-9.0&gt; [0x2ac6790]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:9</a>.0-9.0&gt; [0x2ac6b00] str=&#39;\loop3&#39;
                            AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:9</a>.0-9.0&gt; [0x2ac7000]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:9</a>.0-9.0&gt; [0x2ac6ee0] str=&#39;\loop3&#39;
                              AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ac7120] bits=&#39;00000000000000000000000000000001&#39;(32) signed range=[31:0] int=1
                          AST_TCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:10</a>.0-10.0&gt; [0x2ac7300] str=&#39;$display&#39;
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:10</a>.0-10.0&gt; [0x2ac7460] str=&#39;\loop3&#39;
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:13</a>.0-13.0&gt; [0x2ac78a0]
            AST_FOR &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ac79c0]
              AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ac7ae0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:13</a>.0-13.0&gt; [0x2ac7c00] str=&#39;\i&#39;
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:13</a>.0-13.0&gt; [0x2ac7f00] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:13</a>.0-13.0&gt; [0x2ac7de0]
                AST_LT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ac80c0]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:13</a>.0-13.0&gt; [0x2ac81e0] str=&#39;\i&#39;
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:13</a>.0-13.0&gt; [0x2ac8500] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
              AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:13</a>.0-13.0&gt; [0x2ac83c0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:13</a>.0-13.0&gt; [0x2ac86c0] str=&#39;\i&#39;
                AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:13</a>.0-13.0&gt; [0x2ac89c0]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:13</a>.0-13.0&gt; [0x2ac88a0] str=&#39;\i&#39;
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ac8ae0] bits=&#39;00000000000000000000000000000001&#39;(32) signed range=[31:0] int=1
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2acb540]
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:13</a>.0-13.0&gt; [0x2ac8cc0]
                  AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ac8de0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:14</a>.0-14.0&gt; [0x2ac8f40] str=&#39;\loop2&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:14</a>.0-14.0&gt; [0x2ac9280] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:16</a>.0-16.0&gt; [0x2ac9140]
                    AST_FOR &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ac9440]
                      AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ac9560]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:16</a>.0-16.0&gt; [0x2ac96c0] str=&#39;\j&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:16</a>.0-16.0&gt; [0x2ac9a00] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                      AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:16</a>.0-16.0&gt; [0x2ac98c0]
                        AST_LT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ac9bc0]
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:16</a>.0-16.0&gt; [0x2ac9ce0] str=&#39;\j&#39;
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:16</a>.0-16.0&gt; [0x2aca000] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:16</a>.0-16.0&gt; [0x2ac9ec0]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:16</a>.0-16.0&gt; [0x2aca1c0] str=&#39;\j&#39;
                        AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:16</a>.0-16.0&gt; [0x2aca4c0]
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:16</a>.0-16.0&gt; [0x2aca3a0] str=&#39;\j&#39;
                          AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2aca5e0] bits=&#39;00000000000000000000000000000001&#39;(32) signed range=[31:0] int=1
                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2acb420]
                        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:16</a>.0-16.0&gt; [0x2aca7c0]
                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:17</a>.0-17.0&gt; [0x2aca8e0]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:17</a>.0-17.0&gt; [0x2acaaa0] str=&#39;\loop2&#39;
                            AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:17</a>.0-17.0&gt; [0x2acadc0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:17</a>.0-17.0&gt; [0x2acaca0] str=&#39;\loop2&#39;
                              AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2acaee0] bits=&#39;00000000000000000000000000000001&#39;(32) signed range=[31:0] int=1
                          AST_TCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:18</a>.0-18.0&gt; [0x2acb0c0] str=&#39;$display&#39;
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:18</a>.0-18.0&gt; [0x2acb220] str=&#39;\loop2&#39;
--- END OF AST DUMP ---
Warning: wire &#39;\i&#39; is assigned in a block at slpp_all/surelog.uhdm:0.0-0.0.
Warning: wire &#39;\i&#39; is assigned in a block at <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:5</a>.0-5.0.
Warning: wire &#39;\loop3&#39; is assigned in a block at slpp_all/surelog.uhdm:0.0-0.0.
Warning: wire &#39;\j&#39; is assigned in a block at slpp_all/surelog.uhdm:0.0-0.0.
Warning: wire &#39;\j&#39; is assigned in a block at <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:8</a>.0-8.0.
Warning: wire &#39;\loop3&#39; is assigned in a block at <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:9</a>.0-9.0.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p127.sv:10</a>: ERROR: Failed to evaluate system task `$display&#39; with non-constant 1st argument.

</pre>
</body>