# Dadda-Tree-Multiplier
A 16-bit multiplier design in Dadda Tree architecture written in Verilog 
