<module name="HDMI_WP_L3_MAIN" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="HDMI_WP_PWR_CTRL" acronym="HDMI_WP_PWR_CTRL" offset="0x40" width="32" description="Power control">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PLL_PWR_CMD" width="2" begin="3" end="2" resetval="0x0" description="Command for power control of the HDMI PLL Control module" range="" rwaccess="RW">
      <bitenum value="0" id="STATE_OFF" token="PLL_PWR_CMD_0" description="Command to change to OFF state (PLL_PWR_CMD_OFF signal)"/>
      <bitenum value="1" id="STATE_ON_HSCLK" token="PLL_PWR_CMD_1" description="Command to change to ON state for PLL (DCOCLK is power down) (PLL_PWR_CMD_ON_HS_CLK signal)"/>
      <bitenum value="3" id="STATE_ON_DIV" token="PLL_PWR_CMD_3" description="Command to change to ON state for PLL (no DCOCLKLDO/CLKDCOLDO clock output to the HDMI-PHY) (PLL_PWR_CMD_ON_DIV signal)"/>
      <bitenum value="2" id="STATE_ON_ALL" token="PLL_PWR_CMD_2" description="Command to change to ON state for PLL (PLL_PWR_CMD_ON_ALL signal)"/>
    </bitfield>
    <bitfield id="PLL_PWR_STATUS" width="2" begin="1" end="0" resetval="0x0" description="Status of the power control of the HDMI PLL Control module" range="" rwaccess="R">
      <bitenum value="0" id="STATE_OFF" token="PLL_PWR_STATUS_0" description="HDMI PLL Control module in OFF state"/>
      <bitenum value="1" id="STATE_ON_HSCLK" token="PLL_PWR_STATUS_1" description="HDMI PLL Control module in ON state for PLL"/>
      <bitenum value="3" id="STATE_ON_DIV" token="PLL_PWR_STATUS_3" description="HDMI PLL Control module in ON state for PLL (no clock output to the HDMI-PHY)"/>
      <bitenum value="2" id="STATE_ON_ALL" token="PLL_PWR_STATUS_2" description="HDMI PLL Control module in ON state for PLL"/>
    </bitfield>
  </register>
  <register id="HDMI_WP_CLK" acronym="HDMI_WP_CLK" offset="0x70" width="32" description="Configuration of clocks">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="SCP_PWR_DIV" width="3" begin="10" end="8" resetval="0x0" description="Defines the divisor value to be used for the generation of the SCP_PWR clock (up to 66.5MHz) from the input interface clock (up to 266MHz). 0x0 means gated 0x1 means free-running The valid values are from 0 to 7. In case of interface access to register through SCP interface, if the SCP_PWR clock is gated, the HW automatically generates the clock by using a divisor of 7 and updates the bit-field with the value 7. It is then software responsibility to change the value at any time in order to improve SCP latency when accessing the registers in the HDMI_PHY and PLLCTRL_HDMI by reducing the value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
</module>
