<a href='D:\Code_Projects\RequirementAnalyzer\RequirementAnalyzer.App\Output\Index.html'>Home</a><h1>SYR_SM_MCU_3_30</h1></br><li>7.10.1.1.42 SYR_SM_MCU_3_30</br></li><li>7.10.1.1.42.1 Description</br></li><li>7.10.1.1.42.1.0-1 Brief description:After reset, execute MBIST / LBIST using STCU2.
In case of LBIST failure or MBIST uncorrectable failure, the STCU2 shall trigger a destructive reset, causing the execution of the self-tests again.
The method of generating the reset is TBD.
</br></li><li>7.10.1.1.42.1.0-2 Preconditions:</br></li><li>7.10.1.1.42.1.0-3 Trigger:</br></li><li>7.10.1.1.42.1.0-4 Input data:</br></li><li>7.10.1.1.42.1.0-5 Description of behaviour:</br></li><li>7.10.1.1.42.1.0-6 Timing Requirements:</br></li><li>7.10.1.1.42.1.0-7 Output data:</br></li><li>7.10.1.1.42.1.0-8 Postconditions:</br></li><li>7.10.1.1.42.1.0-9 Descriptions of exceptions:</br></li><li>7.10.1.1.42.1.0-10 Dependencies and interactions:</br></li><li>7.10.1.1.42.2 Differences to CRS</br></li><li>7.10.1.1.42.2.0-1 xxx</br></li><li>7.10.1.1.42.3 Questions and Answers</br></li><li>7.10.1.1.42.3.0-1 xxx</br></li>