Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Aug 21 18:35:13 2022
| Host         : DESKTOP-BDA8VGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   3           
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.898        0.000                      0                 1060        0.116        0.000                      0                 1060        3.000        0.000                       0                   386  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100M              {0.000 5.000}      10.000          100.000         
  clk_mic_clk_wiz_0   {0.000 5.000}      10.000          100.000         
  clk_sys_clk_wiz_0   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                3.000        0.000                       0                     1  
  clk_mic_clk_wiz_0         8.867        0.000                      0                    1        0.265        0.000                      0                    1        4.500        0.000                       0                     3  
  clk_sys_clk_wiz_0         1.898        0.000                      0                  755        0.116        0.000                      0                  755        4.500        0.000                       0                   379  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_mic_clk_wiz_0  clk_sys_clk_wiz_0        6.256        0.000                      0                    8        0.374        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_sys_clk_wiz_0  clk_sys_clk_wiz_0        4.737        0.000                      0                  304        0.766        0.000                      0                  304  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_sys_clk_wiz_0                       
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_mic_clk_wiz_0   
(none)                                  clk_sys_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_mic_clk_wiz_0
  To Clock:  clk_mic_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.867ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_mic_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_mic_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.580ns (53.335%)  route 0.507ns (46.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.574    -0.893    input/clk_mic
    SLICE_X51Y1          FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.507     0.071    input/read_en
    SLICE_X51Y1          LUT2 (Prop_lut2_I1_O)        0.124     0.195 r  input/read_en_i_1/O
                         net (fo=1, routed)           0.000     0.195    input/read_en_i_1_n_0
    SLICE_X51Y1          FDCE                                         r  input/read_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.456     8.505    input/clk_mic
    SLICE_X51Y1          FDCE                                         r  input/read_en_reg/C
                         clock pessimism              0.603     9.107    
                         clock uncertainty           -0.074     9.033    
    SLICE_X51Y1          FDCE (Setup_fdce_C_D)        0.029     9.062    input/read_en_reg
  -------------------------------------------------------------------
                         required time                          9.062    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  8.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_mic_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mic_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.569    -0.578    input/clk_mic
    SLICE_X51Y1          FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.437 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.170    -0.267    input/read_en
    SLICE_X51Y1          LUT2 (Prop_lut2_I1_O)        0.045    -0.222 r  input/read_en_i_1/O
                         net (fo=1, routed)           0.000    -0.222    input/read_en_i_1_n_0
    SLICE_X51Y1          FDCE                                         r  input/read_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.840    -0.815    input/clk_mic
    SLICE_X51Y1          FDCE                                         r  input/read_en_reg/C
                         clock pessimism              0.237    -0.578    
    SLICE_X51Y1          FDCE (Hold_fdce_C_D)         0.091    -0.487    input/read_en_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mic_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   CLOCK/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X51Y1      input/read_en_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y1      input/read_en_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y1      input/read_en_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y1      input/read_en_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y1      input/read_en_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.898ns  (required time - arrival time)
  Source:                 Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.675ns (16.536%)  route 3.407ns (83.464%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.664    -0.803    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.434    -0.369 r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[27]
                         net (fo=7, routed)           1.729     1.360    Series_recombination_loop/P[17]
    SLICE_X62Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.484 r  Series_recombination_loop/first_i_56/O
                         net (fo=128, routed)         1.155     2.639    Series_recombination_loop/first_i_56_n_0
    SLICE_X54Y1          LUT3 (Prop_lut3_I1_O)        0.117     2.756 r  Series_recombination_loop/first_i_17/O
                         net (fo=1, routed)           0.523     3.279    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[2]
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.546     8.594    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.603     9.197    
                         clock uncertainty           -0.074     9.123    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.946     5.177    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          5.177    
                         arrival time                          -3.279    
  -------------------------------------------------------------------
                         slack                                  1.898    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 0.682ns (15.859%)  route 3.619ns (84.141%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.664    -0.803    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.434    -0.369 r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[27]
                         net (fo=7, routed)           1.729     1.360    Series_recombination_loop/P[17]
    SLICE_X62Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.484 r  Series_recombination_loop/first_i_56/O
                         net (fo=128, routed)         1.122     2.607    Series_recombination_loop/first_i_56_n_0
    SLICE_X55Y4          LUT3 (Prop_lut3_I1_O)        0.124     2.731 r  Series_recombination_loop/first_i_2/O
                         net (fo=13, routed)          0.767     3.497    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[17]
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.546     8.594    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.603     9.197    
                         clock uncertainty           -0.074     9.123    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -3.722     5.401    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          5.401    
                         arrival time                          -3.497    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 0.682ns (15.859%)  route 3.619ns (84.141%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.664    -0.803    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.434    -0.369 r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[27]
                         net (fo=7, routed)           1.729     1.360    Series_recombination_loop/P[17]
    SLICE_X62Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.484 r  Series_recombination_loop/first_i_56/O
                         net (fo=128, routed)         1.122     2.607    Series_recombination_loop/first_i_56_n_0
    SLICE_X55Y4          LUT3 (Prop_lut3_I1_O)        0.124     2.731 r  Series_recombination_loop/first_i_2/O
                         net (fo=13, routed)          0.767     3.497    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[17]
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.546     8.594    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.603     9.197    
                         clock uncertainty           -0.074     9.123    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -3.722     5.401    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          5.401    
                         arrival time                          -3.497    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 0.682ns (15.859%)  route 3.619ns (84.141%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.664    -0.803    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.434    -0.369 r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[27]
                         net (fo=7, routed)           1.729     1.360    Series_recombination_loop/P[17]
    SLICE_X62Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.484 r  Series_recombination_loop/first_i_56/O
                         net (fo=128, routed)         1.122     2.607    Series_recombination_loop/first_i_56_n_0
    SLICE_X55Y4          LUT3 (Prop_lut3_I1_O)        0.124     2.731 r  Series_recombination_loop/first_i_2/O
                         net (fo=13, routed)          0.767     3.497    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[17]
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.546     8.594    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.603     9.197    
                         clock uncertainty           -0.074     9.123    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -3.722     5.401    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          5.401    
                         arrival time                          -3.497    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 0.682ns (15.859%)  route 3.619ns (84.141%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.664    -0.803    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.434    -0.369 r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[27]
                         net (fo=7, routed)           1.729     1.360    Series_recombination_loop/P[17]
    SLICE_X62Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.484 r  Series_recombination_loop/first_i_56/O
                         net (fo=128, routed)         1.122     2.607    Series_recombination_loop/first_i_56_n_0
    SLICE_X55Y4          LUT3 (Prop_lut3_I1_O)        0.124     2.731 r  Series_recombination_loop/first_i_2/O
                         net (fo=13, routed)          0.767     3.497    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[17]
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.546     8.594    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.603     9.197    
                         clock uncertainty           -0.074     9.123    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -3.722     5.401    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          5.401    
                         arrival time                          -3.497    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.917ns  (required time - arrival time)
  Source:                 DFTBD_RAMs/DFTBD31_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.031ns  (logic 3.708ns (46.173%)  route 4.323ns (53.827%))
  Logic Levels:           16  (CARRY4=11 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.573    -0.894    DFTBD_RAMs/clk_sys
    SLICE_X54Y5          FDCE                                         r  DFTBD_RAMs/DFTBD31_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDCE (Prop_fdce_C_Q)         0.518    -0.376 r  DFTBD_RAMs/DFTBD31_reg[10]/Q
                         net (fo=4, routed)           1.176     0.800    DFTBD_RAMs/DFTOUT[10]
    SLICE_X60Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.924 r  DFTBD_RAMs/temp2[19]_i_25/O
                         net (fo=4, routed)           0.895     1.819    DFTBD_RAMs/DFTBD31_reg[11]_0
    SLICE_X58Y2          LUT5 (Prop_lut5_I4_O)        0.150     1.969 r  DFTBD_RAMs/temp2[19]_i_12/O
                         net (fo=4, routed)           0.626     2.595    DFTBD_RAMs/DFTBD31_reg[15]_3
    SLICE_X58Y1          LUT4 (Prop_lut4_I3_O)        0.326     2.921 f  DFTBD_RAMs/temp2[3]_i_15/O
                         net (fo=3, routed)           0.439     3.360    DFTBD_RAMs/DFTBD31_reg[15]_0
    SLICE_X58Y0          LUT6 (Prop_lut6_I0_O)        0.124     3.484 r  DFTBD_RAMs/temp2[3]_i_20/O
                         net (fo=1, routed)           0.565     4.048    Series_recombination_loop/DI[0]
    SLICE_X56Y0          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.452 r  Series_recombination_loop/temp2_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.452    Series_recombination_loop/temp2_reg[3]_i_13_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.569 r  Series_recombination_loop/temp2_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.569    Series_recombination_loop/temp2_reg[7]_i_11_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.686 r  Series_recombination_loop/temp2_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.686    Series_recombination_loop/temp2_reg[11]_i_11_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.803 r  Series_recombination_loop/temp2_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.803    DFTBD_RAMs/temp2[15]_i_6[0]
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.920 r  DFTBD_RAMs/temp2_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.920    Series_recombination_loop/CO[0]
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.037 r  Series_recombination_loop/temp2_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.037    DFTBD_RAMs/temp2[23]_i_6_0[0]
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.154 r  DFTBD_RAMs/temp2_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.154    DFTBD_RAMs/temp2_reg[27]_i_10_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.271 r  DFTBD_RAMs/temp2_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.271    DFTBD_RAMs/temp2_reg[31]_i_10_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.586 r  DFTBD_RAMs/temp2_reg[35]_i_10/O[3]
                         net (fo=1, routed)           0.623     6.209    Series_recombination_loop/temp2_reg[35]_0[15]
    SLICE_X57Y8          LUT4 (Prop_lut4_I1_O)        0.307     6.516 r  Series_recombination_loop/temp2[35]_i_7/O
                         net (fo=1, routed)           0.000     6.516    Series_recombination_loop/temp2[35]_i_7_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.914 r  Series_recombination_loop/temp2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.914    Series_recombination_loop/temp2_reg[35]_i_1_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.137 r  Series_recombination_loop/temp2_reg[36]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.137    Series_recombination_loop/temp2_reg[36]_i_1_n_7
    SLICE_X57Y9          FDCE                                         r  Series_recombination_loop/temp2_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.454     8.503    Series_recombination_loop/clk_sys
    SLICE_X57Y9          FDCE                                         r  Series_recombination_loop/temp2_reg[36]/C
                         clock pessimism              0.564     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X57Y9          FDCE (Setup_fdce_C_D)        0.062     9.054    Series_recombination_loop/temp2_reg[36]
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                          -7.137    
  -------------------------------------------------------------------
                         slack                                  1.917    

Slack (MET) :             1.924ns  (required time - arrival time)
  Source:                 DFTBD_RAMs/DFTBD31_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.025ns  (logic 3.702ns (46.133%)  route 4.323ns (53.867%))
  Logic Levels:           15  (CARRY4=10 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.573    -0.894    DFTBD_RAMs/clk_sys
    SLICE_X54Y5          FDCE                                         r  DFTBD_RAMs/DFTBD31_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDCE (Prop_fdce_C_Q)         0.518    -0.376 r  DFTBD_RAMs/DFTBD31_reg[10]/Q
                         net (fo=4, routed)           1.176     0.800    DFTBD_RAMs/DFTOUT[10]
    SLICE_X60Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.924 r  DFTBD_RAMs/temp2[19]_i_25/O
                         net (fo=4, routed)           0.895     1.819    DFTBD_RAMs/DFTBD31_reg[11]_0
    SLICE_X58Y2          LUT5 (Prop_lut5_I4_O)        0.150     1.969 r  DFTBD_RAMs/temp2[19]_i_12/O
                         net (fo=4, routed)           0.626     2.595    DFTBD_RAMs/DFTBD31_reg[15]_3
    SLICE_X58Y1          LUT4 (Prop_lut4_I3_O)        0.326     2.921 f  DFTBD_RAMs/temp2[3]_i_15/O
                         net (fo=3, routed)           0.439     3.360    DFTBD_RAMs/DFTBD31_reg[15]_0
    SLICE_X58Y0          LUT6 (Prop_lut6_I0_O)        0.124     3.484 r  DFTBD_RAMs/temp2[3]_i_20/O
                         net (fo=1, routed)           0.565     4.048    Series_recombination_loop/DI[0]
    SLICE_X56Y0          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.452 r  Series_recombination_loop/temp2_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.452    Series_recombination_loop/temp2_reg[3]_i_13_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.569 r  Series_recombination_loop/temp2_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.569    Series_recombination_loop/temp2_reg[7]_i_11_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.686 r  Series_recombination_loop/temp2_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.686    Series_recombination_loop/temp2_reg[11]_i_11_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.803 r  Series_recombination_loop/temp2_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.803    DFTBD_RAMs/temp2[15]_i_6[0]
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.920 r  DFTBD_RAMs/temp2_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.920    Series_recombination_loop/CO[0]
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.037 r  Series_recombination_loop/temp2_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.037    DFTBD_RAMs/temp2[23]_i_6_0[0]
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.154 r  DFTBD_RAMs/temp2_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.154    DFTBD_RAMs/temp2_reg[27]_i_10_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.469 r  DFTBD_RAMs/temp2_reg[31]_i_10/O[3]
                         net (fo=1, routed)           0.623     6.092    Series_recombination_loop/temp2_reg[35]_0[11]
    SLICE_X57Y7          LUT4 (Prop_lut4_I1_O)        0.307     6.399 r  Series_recombination_loop/temp2[31]_i_7/O
                         net (fo=1, routed)           0.000     6.399    Series_recombination_loop/temp2[31]_i_7_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.797 r  Series_recombination_loop/temp2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.797    Series_recombination_loop/temp2_reg[31]_i_1_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.131 r  Series_recombination_loop/temp2_reg[35]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.131    Series_recombination_loop/temp2_reg[35]_i_1_n_6
    SLICE_X57Y8          FDCE                                         r  Series_recombination_loop/temp2_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.455     8.504    Series_recombination_loop/clk_sys
    SLICE_X57Y8          FDCE                                         r  Series_recombination_loop/temp2_reg[33]/C
                         clock pessimism              0.564     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X57Y8          FDCE (Setup_fdce_C_D)        0.062     9.055    Series_recombination_loop/temp2_reg[33]
  -------------------------------------------------------------------
                         required time                          9.055    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                  1.924    

Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 DFTBD_RAMs/DFTBD31_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.004ns  (logic 3.681ns (45.991%)  route 4.323ns (54.009%))
  Logic Levels:           15  (CARRY4=10 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.573    -0.894    DFTBD_RAMs/clk_sys
    SLICE_X54Y5          FDCE                                         r  DFTBD_RAMs/DFTBD31_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDCE (Prop_fdce_C_Q)         0.518    -0.376 r  DFTBD_RAMs/DFTBD31_reg[10]/Q
                         net (fo=4, routed)           1.176     0.800    DFTBD_RAMs/DFTOUT[10]
    SLICE_X60Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.924 r  DFTBD_RAMs/temp2[19]_i_25/O
                         net (fo=4, routed)           0.895     1.819    DFTBD_RAMs/DFTBD31_reg[11]_0
    SLICE_X58Y2          LUT5 (Prop_lut5_I4_O)        0.150     1.969 r  DFTBD_RAMs/temp2[19]_i_12/O
                         net (fo=4, routed)           0.626     2.595    DFTBD_RAMs/DFTBD31_reg[15]_3
    SLICE_X58Y1          LUT4 (Prop_lut4_I3_O)        0.326     2.921 f  DFTBD_RAMs/temp2[3]_i_15/O
                         net (fo=3, routed)           0.439     3.360    DFTBD_RAMs/DFTBD31_reg[15]_0
    SLICE_X58Y0          LUT6 (Prop_lut6_I0_O)        0.124     3.484 r  DFTBD_RAMs/temp2[3]_i_20/O
                         net (fo=1, routed)           0.565     4.048    Series_recombination_loop/DI[0]
    SLICE_X56Y0          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.452 r  Series_recombination_loop/temp2_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.452    Series_recombination_loop/temp2_reg[3]_i_13_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.569 r  Series_recombination_loop/temp2_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.569    Series_recombination_loop/temp2_reg[7]_i_11_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.686 r  Series_recombination_loop/temp2_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.686    Series_recombination_loop/temp2_reg[11]_i_11_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.803 r  Series_recombination_loop/temp2_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.803    DFTBD_RAMs/temp2[15]_i_6[0]
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.920 r  DFTBD_RAMs/temp2_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.920    Series_recombination_loop/CO[0]
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.037 r  Series_recombination_loop/temp2_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.037    DFTBD_RAMs/temp2[23]_i_6_0[0]
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.154 r  DFTBD_RAMs/temp2_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.154    DFTBD_RAMs/temp2_reg[27]_i_10_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.469 r  DFTBD_RAMs/temp2_reg[31]_i_10/O[3]
                         net (fo=1, routed)           0.623     6.092    Series_recombination_loop/temp2_reg[35]_0[11]
    SLICE_X57Y7          LUT4 (Prop_lut4_I1_O)        0.307     6.399 r  Series_recombination_loop/temp2[31]_i_7/O
                         net (fo=1, routed)           0.000     6.399    Series_recombination_loop/temp2[31]_i_7_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.797 r  Series_recombination_loop/temp2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.797    Series_recombination_loop/temp2_reg[31]_i_1_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.110 r  Series_recombination_loop/temp2_reg[35]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.110    Series_recombination_loop/temp2_reg[35]_i_1_n_4
    SLICE_X57Y8          FDCE                                         r  Series_recombination_loop/temp2_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.455     8.504    Series_recombination_loop/clk_sys
    SLICE_X57Y8          FDCE                                         r  Series_recombination_loop/temp2_reg[35]/C
                         clock pessimism              0.564     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X57Y8          FDCE (Setup_fdce_C_D)        0.062     9.055    Series_recombination_loop/temp2_reg[35]
  -------------------------------------------------------------------
                         required time                          9.055    
                         arrival time                          -7.110    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.682ns (16.062%)  route 3.564ns (83.938%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.664    -0.803    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.434    -0.369 r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[27]
                         net (fo=7, routed)           1.729     1.360    Series_recombination_loop/P[17]
    SLICE_X62Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.484 r  Series_recombination_loop/first_i_56/O
                         net (fo=128, routed)         1.122     2.607    Series_recombination_loop/first_i_56_n_0
    SLICE_X55Y4          LUT3 (Prop_lut3_I1_O)        0.124     2.731 r  Series_recombination_loop/first_i_2/O
                         net (fo=13, routed)          0.712     3.443    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[17]
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.546     8.594    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.603     9.197    
                         clock uncertainty           -0.074     9.123    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -3.722     5.401    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          5.401    
                         arrival time                          -3.443    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.996ns  (required time - arrival time)
  Source:                 Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.682ns (16.209%)  route 3.526ns (83.791%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.664    -0.803    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.434    -0.369 r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[27]
                         net (fo=7, routed)           1.729     1.360    Series_recombination_loop/P[17]
    SLICE_X62Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.484 r  Series_recombination_loop/first_i_56/O
                         net (fo=128, routed)         1.122     2.607    Series_recombination_loop/first_i_56_n_0
    SLICE_X55Y4          LUT3 (Prop_lut3_I1_O)        0.124     2.731 r  Series_recombination_loop/first_i_2/O
                         net (fo=13, routed)          0.674     3.404    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[17]
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.546     8.594    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.603     9.197    
                         clock uncertainty           -0.074     9.123    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.722     5.401    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          5.401    
                         arrival time                          -3.404    
  -------------------------------------------------------------------
                         slack                                  1.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.368%)  route 0.236ns (62.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.568    -0.579    DFTBD_RAMs/clk_sys
    SLICE_X53Y4          FDCE                                         r  DFTBD_RAMs/ADDRESS1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  DFTBD_RAMs/ADDRESS1_reg[5]/Q
                         net (fo=2, routed)           0.236    -0.202    DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y2          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.880    -0.775    DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y2          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.501    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.318    DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.870%)  route 0.237ns (59.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.568    -0.579    DFTBD_RAMs/clk_sys
    SLICE_X50Y4          FDCE                                         r  DFTBD_RAMs/ADDRESS3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDCE (Prop_fdce_C_Q)         0.164    -0.415 r  DFTBD_RAMs/ADDRESS3_reg[5]/Q
                         net (fo=2, routed)           0.237    -0.178    DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.880    -0.775    DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.501    
    RAMB18_X1Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.318    DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.870%)  route 0.237ns (59.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.568    -0.579    DFTBD_RAMs/clk_sys
    SLICE_X50Y4          FDCE                                         r  DFTBD_RAMs/ADDRESS3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDCE (Prop_fdce_C_Q)         0.164    -0.415 r  DFTBD_RAMs/ADDRESS3_reg[5]/Q
                         net (fo=2, routed)           0.237    -0.178    DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.879    -0.776    DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.502    
    RAMB18_X1Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.319    DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 input/buffer_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/buffer_push_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.569    -0.578    input/clk_sys
    SLICE_X53Y1          FDRE                                         r  input/buffer_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.437 f  input/buffer_done_reg/Q
                         net (fo=2, routed)           0.098    -0.339    input/buffer_done
    SLICE_X52Y1          LUT6 (Prop_lut6_I4_O)        0.045    -0.294 r  input/buffer_push_i_1/O
                         net (fo=1, routed)           0.000    -0.294    input/buffer_push_i_1_n_0
    SLICE_X52Y1          FDCE                                         r  input/buffer_push_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.840    -0.815    input/clk_sys
    SLICE_X52Y1          FDCE                                         r  input/buffer_push_reg/C
                         clock pessimism              0.250    -0.565    
    SLICE_X52Y1          FDCE (Hold_fdce_C_D)         0.120    -0.445    input/buffer_push_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.702%)  route 0.249ns (60.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.568    -0.579    DFTBD_RAMs/clk_sys
    SLICE_X50Y4          FDCE                                         r  DFTBD_RAMs/ADDRESS3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDCE (Prop_fdce_C_Q)         0.164    -0.415 r  DFTBD_RAMs/ADDRESS3_reg[4]/Q
                         net (fo=2, routed)           0.249    -0.166    DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.880    -0.775    DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.501    
    RAMB18_X1Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.318    DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS6_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.965%)  route 0.274ns (66.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.567    -0.580    DFTBD_RAMs/clk_sys
    SLICE_X55Y9          FDCE                                         r  DFTBD_RAMs/ADDRESS6_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.439 r  DFTBD_RAMs/ADDRESS6_reg[5]/Q
                         net (fo=2, routed)           0.274    -0.165    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y5          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.879    -0.776    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y5          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.502    
    RAMB18_X2Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.319    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS7_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.861%)  route 0.275ns (66.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.568    -0.579    DFTBD_RAMs/clk_sys
    SLICE_X55Y6          FDCE                                         r  DFTBD_RAMs/ADDRESS7_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  DFTBD_RAMs/ADDRESS7_reg[4]/Q
                         net (fo=2, routed)           0.275    -0.163    DFTBD_RAMs/DFTBD_RAM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y2          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.881    -0.774    DFTBD_RAMs/DFTBD_RAM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y2          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.500    
    RAMB18_X2Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.317    DFTBD_RAMs/DFTBD_RAM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.488%)  route 0.213ns (62.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.568    -0.579    DFTBD_RAMs/clk_sys
    SLICE_X48Y3          FDCE                                         r  DFTBD_RAMs/ADDRESS2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDCE (Prop_fdce_C_Q)         0.128    -0.451 r  DFTBD_RAMs/ADDRESS2_reg[5]/Q
                         net (fo=2, routed)           0.213    -0.238    DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y0          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.880    -0.775    DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.521    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.129    -0.392    DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.553%)  route 0.251ns (60.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.568    -0.579    DFTBD_RAMs/clk_sys
    SLICE_X50Y4          FDCE                                         r  DFTBD_RAMs/ADDRESS3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDCE (Prop_fdce_C_Q)         0.164    -0.415 r  DFTBD_RAMs/ADDRESS3_reg[4]/Q
                         net (fo=2, routed)           0.251    -0.165    DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.879    -0.776    DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.502    
    RAMB18_X1Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.319    DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS7_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.735%)  route 0.277ns (66.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.568    -0.579    DFTBD_RAMs/clk_sys
    SLICE_X55Y6          FDCE                                         r  DFTBD_RAMs/ADDRESS7_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  DFTBD_RAMs/ADDRESS7_reg[4]/Q
                         net (fo=2, routed)           0.277    -0.161    DFTBD_RAMs/DFTBD_RAM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y2          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.880    -0.775    DFTBD_RAMs/DFTBD_RAM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y2          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.501    
    RAMB18_X2Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.318    DFTBD_RAMs/DFTBD_RAM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y0       Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y2      DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y2      DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y0      DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y0      DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y3      DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y3      DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y1      DFTBD_RAMs/DFTBD_RAM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y1      DFTBD_RAMs/DFTBD_RAM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y4      DFTBD_RAMs/DFTBD_RAM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y5      DFTBD_RAMs/ADDRESS1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y5      DFTBD_RAMs/ADDRESS1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y4      DFTBD_RAMs/ADDRESS1_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y4      DFTBD_RAMs/ADDRESS1_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y4      DFTBD_RAMs/ADDRESS2_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y4      DFTBD_RAMs/ADDRESS2_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y3      DFTBD_RAMs/ADDRESS2_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y3      DFTBD_RAMs/ADDRESS2_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y4      DFTBD_RAMs/ADDRESS3_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y4      DFTBD_RAMs/ADDRESS3_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y5      DFTBD_RAMs/ADDRESS1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y5      DFTBD_RAMs/ADDRESS1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y4      DFTBD_RAMs/ADDRESS1_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y4      DFTBD_RAMs/ADDRESS1_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y4      DFTBD_RAMs/ADDRESS2_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y4      DFTBD_RAMs/ADDRESS2_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y3      DFTBD_RAMs/ADDRESS2_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y3      DFTBD_RAMs/ADDRESS2_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y4      DFTBD_RAMs/ADDRESS3_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y4      DFTBD_RAMs/ADDRESS3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_mic_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.256ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.608ns (20.838%)  route 2.310ns (79.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.574    -0.893    input/clk_mic
    SLICE_X51Y1          FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.823     1.386    input/read_en
    SLICE_X52Y1          LUT3 (Prop_lut3_I2_O)        0.152     1.538 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.487     2.025    input/count0
    SLICE_X53Y0          FDRE                                         r  input/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.456     8.505    input/clk_sys
    SLICE_X53Y0          FDRE                                         r  input/count_reg[4]/C
                         clock pessimism              0.399     8.904    
                         clock uncertainty           -0.194     8.710    
    SLICE_X53Y0          FDRE (Setup_fdre_C_CE)      -0.429     8.281    input/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.281    
                         arrival time                          -2.025    
  -------------------------------------------------------------------
                         slack                                  6.256    

Slack (MET) :             6.292ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.608ns (20.838%)  route 2.310ns (79.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.574    -0.893    input/clk_mic
    SLICE_X51Y1          FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.823     1.386    input/read_en
    SLICE_X52Y1          LUT3 (Prop_lut3_I2_O)        0.152     1.538 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.487     2.025    input/count0
    SLICE_X52Y0          FDRE                                         r  input/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.456     8.505    input/clk_sys
    SLICE_X52Y0          FDRE                                         r  input/count_reg[0]/C
                         clock pessimism              0.399     8.904    
                         clock uncertainty           -0.194     8.710    
    SLICE_X52Y0          FDRE (Setup_fdre_C_CE)      -0.393     8.317    input/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -2.025    
  -------------------------------------------------------------------
                         slack                                  6.292    

Slack (MET) :             6.292ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.608ns (20.838%)  route 2.310ns (79.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.574    -0.893    input/clk_mic
    SLICE_X51Y1          FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.823     1.386    input/read_en
    SLICE_X52Y1          LUT3 (Prop_lut3_I2_O)        0.152     1.538 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.487     2.025    input/count0
    SLICE_X52Y0          FDRE                                         r  input/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.456     8.505    input/clk_sys
    SLICE_X52Y0          FDRE                                         r  input/count_reg[1]/C
                         clock pessimism              0.399     8.904    
                         clock uncertainty           -0.194     8.710    
    SLICE_X52Y0          FDRE (Setup_fdre_C_CE)      -0.393     8.317    input/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -2.025    
  -------------------------------------------------------------------
                         slack                                  6.292    

Slack (MET) :             6.292ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.608ns (20.838%)  route 2.310ns (79.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.574    -0.893    input/clk_mic
    SLICE_X51Y1          FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.823     1.386    input/read_en
    SLICE_X52Y1          LUT3 (Prop_lut3_I2_O)        0.152     1.538 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.487     2.025    input/count0
    SLICE_X52Y0          FDRE                                         r  input/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.456     8.505    input/clk_sys
    SLICE_X52Y0          FDRE                                         r  input/count_reg[2]/C
                         clock pessimism              0.399     8.904    
                         clock uncertainty           -0.194     8.710    
    SLICE_X52Y0          FDRE (Setup_fdre_C_CE)      -0.393     8.317    input/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -2.025    
  -------------------------------------------------------------------
                         slack                                  6.292    

Slack (MET) :             6.292ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.608ns (20.838%)  route 2.310ns (79.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.574    -0.893    input/clk_mic
    SLICE_X51Y1          FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.823     1.386    input/read_en
    SLICE_X52Y1          LUT3 (Prop_lut3_I2_O)        0.152     1.538 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.487     2.025    input/count0
    SLICE_X52Y0          FDRE                                         r  input/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.456     8.505    input/clk_sys
    SLICE_X52Y0          FDRE                                         r  input/count_reg[3]/C
                         clock pessimism              0.399     8.904    
                         clock uncertainty           -0.194     8.710    
    SLICE_X52Y0          FDRE (Setup_fdre_C_CE)      -0.393     8.317    input/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -2.025    
  -------------------------------------------------------------------
                         slack                                  6.292    

Slack (MET) :             6.292ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.608ns (20.838%)  route 2.310ns (79.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.574    -0.893    input/clk_mic
    SLICE_X51Y1          FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.823     1.386    input/read_en
    SLICE_X52Y1          LUT3 (Prop_lut3_I2_O)        0.152     1.538 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.487     2.025    input/count0
    SLICE_X52Y0          FDRE                                         r  input/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.456     8.505    input/clk_sys
    SLICE_X52Y0          FDRE                                         r  input/count_reg[5]/C
                         clock pessimism              0.399     8.904    
                         clock uncertainty           -0.194     8.710    
    SLICE_X52Y0          FDRE (Setup_fdre_C_CE)      -0.393     8.317    input/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -2.025    
  -------------------------------------------------------------------
                         slack                                  6.292    

Slack (MET) :             7.233ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.580ns (24.167%)  route 1.820ns (75.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.574    -0.893    input/clk_mic
    SLICE_X51Y1          FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.456    -0.437 f  input/read_en_reg/Q
                         net (fo=4, routed)           1.820     1.383    input/read_en
    SLICE_X53Y1          LUT3 (Prop_lut3_I2_O)        0.124     1.507 r  input/read_en2_i_1/O
                         net (fo=1, routed)           0.000     1.507    input/read_en2_i_1_n_0
    SLICE_X53Y1          FDRE                                         r  input/read_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.456     8.505    input/clk_sys
    SLICE_X53Y1          FDRE                                         r  input/read_en2_reg/C
                         clock pessimism              0.399     8.904    
                         clock uncertainty           -0.194     8.710    
    SLICE_X53Y1          FDRE (Setup_fdre_C_D)        0.031     8.741    input/read_en2_reg
  -------------------------------------------------------------------
                         required time                          8.741    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                  7.233    

Slack (MET) :             7.266ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/buffer_push_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.580ns (24.037%)  route 1.833ns (75.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.574    -0.893    input/clk_mic
    SLICE_X51Y1          FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.833     1.396    input/read_en
    SLICE_X52Y1          LUT6 (Prop_lut6_I2_O)        0.124     1.520 r  input/buffer_push_i_1/O
                         net (fo=1, routed)           0.000     1.520    input/buffer_push_i_1_n_0
    SLICE_X52Y1          FDCE                                         r  input/buffer_push_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.456     8.505    input/clk_sys
    SLICE_X52Y1          FDCE                                         r  input/buffer_push_reg/C
                         clock pessimism              0.399     8.904    
                         clock uncertainty           -0.194     8.710    
    SLICE_X52Y1          FDCE (Setup_fdce_C_D)        0.077     8.787    input/buffer_push_reg
  -------------------------------------------------------------------
                         required time                          8.787    
                         arrival time                          -1.520    
  -------------------------------------------------------------------
                         slack                                  7.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/buffer_push_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.186ns (18.490%)  route 0.820ns (81.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.569    -0.578    input/clk_mic
    SLICE_X51Y1          FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.437 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.820     0.383    input/read_en
    SLICE_X52Y1          LUT6 (Prop_lut6_I2_O)        0.045     0.428 r  input/buffer_push_i_1/O
                         net (fo=1, routed)           0.000     0.428    input/buffer_push_i_1_n_0
    SLICE_X52Y1          FDCE                                         r  input/buffer_push_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.840    -0.815    input/clk_sys
    SLICE_X52Y1          FDCE                                         r  input/buffer_push_reg/C
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.194    -0.066    
    SLICE_X52Y1          FDCE (Hold_fdce_C_D)         0.120     0.054    input/buffer_push_reg
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.186ns (18.657%)  route 0.811ns (81.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.569    -0.578    input/clk_mic
    SLICE_X51Y1          FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.437 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.811     0.374    input/read_en
    SLICE_X53Y1          LUT3 (Prop_lut3_I2_O)        0.045     0.419 r  input/read_en2_i_1/O
                         net (fo=1, routed)           0.000     0.419    input/read_en2_i_1_n_0
    SLICE_X53Y1          FDRE                                         r  input/read_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.840    -0.815    input/clk_sys
    SLICE_X53Y1          FDRE                                         r  input/read_en2_reg/C
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.194    -0.066    
    SLICE_X53Y1          FDRE (Hold_fdre_C_D)         0.092     0.026    input/read_en2_reg
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.186ns (15.740%)  route 0.996ns (84.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.569    -0.578    input/clk_mic
    SLICE_X51Y1          FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.437 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.815     0.378    input/read_en
    SLICE_X52Y1          LUT3 (Prop_lut3_I2_O)        0.045     0.423 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.181     0.603    input/count0
    SLICE_X52Y0          FDRE                                         r  input/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.840    -0.815    input/clk_sys
    SLICE_X52Y0          FDRE                                         r  input/count_reg[0]/C
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.194    -0.066    
    SLICE_X52Y0          FDRE (Hold_fdre_C_CE)       -0.089    -0.155    input/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.186ns (15.740%)  route 0.996ns (84.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.569    -0.578    input/clk_mic
    SLICE_X51Y1          FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.437 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.815     0.378    input/read_en
    SLICE_X52Y1          LUT3 (Prop_lut3_I2_O)        0.045     0.423 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.181     0.603    input/count0
    SLICE_X52Y0          FDRE                                         r  input/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.840    -0.815    input/clk_sys
    SLICE_X52Y0          FDRE                                         r  input/count_reg[1]/C
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.194    -0.066    
    SLICE_X52Y0          FDRE (Hold_fdre_C_CE)       -0.089    -0.155    input/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.186ns (15.740%)  route 0.996ns (84.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.569    -0.578    input/clk_mic
    SLICE_X51Y1          FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.437 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.815     0.378    input/read_en
    SLICE_X52Y1          LUT3 (Prop_lut3_I2_O)        0.045     0.423 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.181     0.603    input/count0
    SLICE_X52Y0          FDRE                                         r  input/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.840    -0.815    input/clk_sys
    SLICE_X52Y0          FDRE                                         r  input/count_reg[2]/C
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.194    -0.066    
    SLICE_X52Y0          FDRE (Hold_fdre_C_CE)       -0.089    -0.155    input/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.186ns (15.740%)  route 0.996ns (84.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.569    -0.578    input/clk_mic
    SLICE_X51Y1          FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.437 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.815     0.378    input/read_en
    SLICE_X52Y1          LUT3 (Prop_lut3_I2_O)        0.045     0.423 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.181     0.603    input/count0
    SLICE_X52Y0          FDRE                                         r  input/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.840    -0.815    input/clk_sys
    SLICE_X52Y0          FDRE                                         r  input/count_reg[3]/C
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.194    -0.066    
    SLICE_X52Y0          FDRE (Hold_fdre_C_CE)       -0.089    -0.155    input/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.186ns (15.740%)  route 0.996ns (84.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.569    -0.578    input/clk_mic
    SLICE_X51Y1          FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.437 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.815     0.378    input/read_en
    SLICE_X52Y1          LUT3 (Prop_lut3_I2_O)        0.045     0.423 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.181     0.603    input/count0
    SLICE_X52Y0          FDRE                                         r  input/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.840    -0.815    input/clk_sys
    SLICE_X52Y0          FDRE                                         r  input/count_reg[5]/C
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.194    -0.066    
    SLICE_X52Y0          FDRE (Hold_fdre_C_CE)       -0.089    -0.155    input/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.186ns (15.740%)  route 0.996ns (84.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.569    -0.578    input/clk_mic
    SLICE_X51Y1          FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.437 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.815     0.378    input/read_en
    SLICE_X52Y1          LUT3 (Prop_lut3_I2_O)        0.045     0.423 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.181     0.603    input/count0
    SLICE_X53Y0          FDRE                                         r  input/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.840    -0.815    input/clk_sys
    SLICE_X53Y0          FDRE                                         r  input/count_reg[4]/C
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.194    -0.066    
    SLICE_X53Y0          FDRE (Hold_fdre_C_CE)       -0.112    -0.178    input/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.782    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.766ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[4]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 0.718ns (15.350%)  route 3.959ns (84.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.640    -0.827    Series_recombination_loop/clk_sys
    SLICE_X63Y3          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=15, routed)          1.072     0.665    Series_recombination_loop/FFT_RESETs
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.299     0.964 f  Series_recombination_loop/count2[4]_i_2/O
                         net (fo=205, routed)         2.887     3.851    DFTBD_RAMs/FFT_begin2
    SLICE_X48Y1          FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.455     8.504    DFTBD_RAMs/clk_sys
    SLICE_X48Y1          FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[4]/C
                         clock pessimism              0.564     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X48Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.588    DFTBD_RAMs/DFTBD11_reg[4]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -3.851    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[5]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 0.718ns (15.350%)  route 3.959ns (84.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.640    -0.827    Series_recombination_loop/clk_sys
    SLICE_X63Y3          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=15, routed)          1.072     0.665    Series_recombination_loop/FFT_RESETs
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.299     0.964 f  Series_recombination_loop/count2[4]_i_2/O
                         net (fo=205, routed)         2.887     3.851    DFTBD_RAMs/FFT_begin2
    SLICE_X48Y1          FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.455     8.504    DFTBD_RAMs/clk_sys
    SLICE_X48Y1          FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[5]/C
                         clock pessimism              0.564     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X48Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.588    DFTBD_RAMs/DFTBD11_reg[5]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -3.851    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[6]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 0.718ns (15.350%)  route 3.959ns (84.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.640    -0.827    Series_recombination_loop/clk_sys
    SLICE_X63Y3          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=15, routed)          1.072     0.665    Series_recombination_loop/FFT_RESETs
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.299     0.964 f  Series_recombination_loop/count2[4]_i_2/O
                         net (fo=205, routed)         2.887     3.851    DFTBD_RAMs/FFT_begin2
    SLICE_X48Y1          FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.455     8.504    DFTBD_RAMs/clk_sys
    SLICE_X48Y1          FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[6]/C
                         clock pessimism              0.564     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X48Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.588    DFTBD_RAMs/DFTBD11_reg[6]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -3.851    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[7]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 0.718ns (15.350%)  route 3.959ns (84.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.640    -0.827    Series_recombination_loop/clk_sys
    SLICE_X63Y3          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=15, routed)          1.072     0.665    Series_recombination_loop/FFT_RESETs
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.299     0.964 f  Series_recombination_loop/count2[4]_i_2/O
                         net (fo=205, routed)         2.887     3.851    DFTBD_RAMs/FFT_begin2
    SLICE_X48Y1          FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.455     8.504    DFTBD_RAMs/clk_sys
    SLICE_X48Y1          FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[7]/C
                         clock pessimism              0.564     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X48Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.588    DFTBD_RAMs/DFTBD11_reg[7]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -3.851    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[10]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 0.718ns (15.513%)  route 3.910ns (84.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.640    -0.827    Series_recombination_loop/clk_sys
    SLICE_X63Y3          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=15, routed)          1.072     0.665    Series_recombination_loop/FFT_RESETs
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.299     0.964 f  Series_recombination_loop/count2[4]_i_2/O
                         net (fo=205, routed)         2.838     3.802    DFTBD_RAMs/FFT_begin2
    SLICE_X48Y2          FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.455     8.504    DFTBD_RAMs/clk_sys
    SLICE_X48Y2          FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[10]/C
                         clock pessimism              0.564     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X48Y2          FDCE (Recov_fdce_C_CLR)     -0.405     8.588    DFTBD_RAMs/DFTBD11_reg[10]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -3.802    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[11]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 0.718ns (15.513%)  route 3.910ns (84.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.640    -0.827    Series_recombination_loop/clk_sys
    SLICE_X63Y3          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=15, routed)          1.072     0.665    Series_recombination_loop/FFT_RESETs
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.299     0.964 f  Series_recombination_loop/count2[4]_i_2/O
                         net (fo=205, routed)         2.838     3.802    DFTBD_RAMs/FFT_begin2
    SLICE_X48Y2          FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.455     8.504    DFTBD_RAMs/clk_sys
    SLICE_X48Y2          FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[11]/C
                         clock pessimism              0.564     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X48Y2          FDCE (Recov_fdce_C_CLR)     -0.405     8.588    DFTBD_RAMs/DFTBD11_reg[11]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -3.802    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[8]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 0.718ns (15.513%)  route 3.910ns (84.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.640    -0.827    Series_recombination_loop/clk_sys
    SLICE_X63Y3          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=15, routed)          1.072     0.665    Series_recombination_loop/FFT_RESETs
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.299     0.964 f  Series_recombination_loop/count2[4]_i_2/O
                         net (fo=205, routed)         2.838     3.802    DFTBD_RAMs/FFT_begin2
    SLICE_X48Y2          FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.455     8.504    DFTBD_RAMs/clk_sys
    SLICE_X48Y2          FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[8]/C
                         clock pessimism              0.564     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X48Y2          FDCE (Recov_fdce_C_CLR)     -0.405     8.588    DFTBD_RAMs/DFTBD11_reg[8]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -3.802    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[9]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 0.718ns (15.513%)  route 3.910ns (84.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.640    -0.827    Series_recombination_loop/clk_sys
    SLICE_X63Y3          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=15, routed)          1.072     0.665    Series_recombination_loop/FFT_RESETs
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.299     0.964 f  Series_recombination_loop/count2[4]_i_2/O
                         net (fo=205, routed)         2.838     3.802    DFTBD_RAMs/FFT_begin2
    SLICE_X48Y2          FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.455     8.504    DFTBD_RAMs/clk_sys
    SLICE_X48Y2          FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[9]/C
                         clock pessimism              0.564     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X48Y2          FDCE (Recov_fdce_C_CLR)     -0.405     8.588    DFTBD_RAMs/DFTBD11_reg[9]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -3.802    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.890ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 0.718ns (15.867%)  route 3.807ns (84.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.640    -0.827    Series_recombination_loop/clk_sys
    SLICE_X63Y3          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=15, routed)          1.072     0.665    Series_recombination_loop/FFT_RESETs
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.299     0.964 f  Series_recombination_loop/count2[4]_i_2/O
                         net (fo=205, routed)         2.735     3.698    DFTBD_RAMs/FFT_begin2
    SLICE_X48Y0          FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.455     8.504    DFTBD_RAMs/clk_sys
    SLICE_X48Y0          FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[0]/C
                         clock pessimism              0.564     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X48Y0          FDCE (Recov_fdce_C_CLR)     -0.405     8.588    DFTBD_RAMs/DFTBD11_reg[0]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -3.698    
  -------------------------------------------------------------------
                         slack                                  4.890    

Slack (MET) :             4.890ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[1]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 0.718ns (15.867%)  route 3.807ns (84.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.640    -0.827    Series_recombination_loop/clk_sys
    SLICE_X63Y3          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=15, routed)          1.072     0.665    Series_recombination_loop/FFT_RESETs
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.299     0.964 f  Series_recombination_loop/count2[4]_i_2/O
                         net (fo=205, routed)         2.735     3.698    DFTBD_RAMs/FFT_begin2
    SLICE_X48Y0          FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.455     8.504    DFTBD_RAMs/clk_sys
    SLICE_X48Y0          FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[1]/C
                         clock pessimism              0.564     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X48Y0          FDCE (Recov_fdce_C_CLR)     -0.405     8.588    DFTBD_RAMs/DFTBD11_reg[1]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -3.698    
  -------------------------------------------------------------------
                         slack                                  4.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/byte_select_full_temp_reg[0]/PRE
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.227ns (32.166%)  route 0.479ns (67.834%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.597    -0.550    Series_recombination_loop/clk_sys
    SLICE_X63Y3          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDRE (Prop_fdre_C_Q)         0.128    -0.422 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=15, routed)          0.290    -0.132    Series_recombination_loop/FFT_RESETs
    SLICE_X63Y3          LUT2 (Prop_lut2_I0_O)        0.099    -0.033 f  Series_recombination_loop/hold[1]_i_3/O
                         net (fo=62, routed)          0.189     0.155    input/AS[0]
    SLICE_X61Y4          FDPE                                         f  input/byte_select_full_temp_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.866    -0.789    input/clk_sys
    SLICE_X61Y4          FDPE                                         r  input/byte_select_full_temp_reg[0]/C
                         clock pessimism              0.274    -0.515    
    SLICE_X61Y4          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.610    input/byte_select_full_temp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[4]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.192ns (25.224%)  route 0.569ns (74.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.597    -0.550    Series_recombination_loop/clk_sys
    SLICE_X63Y3          FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=5, routed)           0.368    -0.041    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X55Y2          LUT3 (Prop_lut3_I2_O)        0.051     0.010 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=37, routed)          0.201     0.211    Series_recombination_loop/temp20
    SLICE_X57Y1          FDCE                                         f  Series_recombination_loop/temp2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.840    -0.815    Series_recombination_loop/clk_sys
    SLICE_X57Y1          FDCE                                         r  Series_recombination_loop/temp2_reg[4]/C
                         clock pessimism              0.274    -0.541    
    SLICE_X57Y1          FDCE (Remov_fdce_C_CLR)     -0.157    -0.698    Series_recombination_loop/temp2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.698    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[5]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.192ns (25.224%)  route 0.569ns (74.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.597    -0.550    Series_recombination_loop/clk_sys
    SLICE_X63Y3          FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=5, routed)           0.368    -0.041    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X55Y2          LUT3 (Prop_lut3_I2_O)        0.051     0.010 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=37, routed)          0.201     0.211    Series_recombination_loop/temp20
    SLICE_X57Y1          FDCE                                         f  Series_recombination_loop/temp2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.840    -0.815    Series_recombination_loop/clk_sys
    SLICE_X57Y1          FDCE                                         r  Series_recombination_loop/temp2_reg[5]/C
                         clock pessimism              0.274    -0.541    
    SLICE_X57Y1          FDCE (Remov_fdce_C_CLR)     -0.157    -0.698    Series_recombination_loop/temp2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.698    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[6]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.192ns (25.224%)  route 0.569ns (74.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.597    -0.550    Series_recombination_loop/clk_sys
    SLICE_X63Y3          FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=5, routed)           0.368    -0.041    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X55Y2          LUT3 (Prop_lut3_I2_O)        0.051     0.010 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=37, routed)          0.201     0.211    Series_recombination_loop/temp20
    SLICE_X57Y1          FDCE                                         f  Series_recombination_loop/temp2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.840    -0.815    Series_recombination_loop/clk_sys
    SLICE_X57Y1          FDCE                                         r  Series_recombination_loop/temp2_reg[6]/C
                         clock pessimism              0.274    -0.541    
    SLICE_X57Y1          FDCE (Remov_fdce_C_CLR)     -0.157    -0.698    Series_recombination_loop/temp2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.698    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[7]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.192ns (25.224%)  route 0.569ns (74.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.597    -0.550    Series_recombination_loop/clk_sys
    SLICE_X63Y3          FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=5, routed)           0.368    -0.041    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X55Y2          LUT3 (Prop_lut3_I2_O)        0.051     0.010 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=37, routed)          0.201     0.211    Series_recombination_loop/temp20
    SLICE_X57Y1          FDCE                                         f  Series_recombination_loop/temp2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.840    -0.815    Series_recombination_loop/clk_sys
    SLICE_X57Y1          FDCE                                         r  Series_recombination_loop/temp2_reg[7]/C
                         clock pessimism              0.274    -0.541    
    SLICE_X57Y1          FDCE (Remov_fdce_C_CLR)     -0.157    -0.698    Series_recombination_loop/temp2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.698    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.227ns (26.339%)  route 0.635ns (73.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.597    -0.550    Series_recombination_loop/clk_sys
    SLICE_X63Y3          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDRE (Prop_fdre_C_Q)         0.128    -0.422 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=15, routed)          0.411    -0.011    Series_recombination_loop/FFT_RESETs
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.099     0.088 f  Series_recombination_loop/count2[4]_i_2/O
                         net (fo=205, routed)         0.224     0.312    Series_recombination_loop/FFT_begin2
    SLICE_X63Y5          FDCE                                         f  Series_recombination_loop/count2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.868    -0.787    Series_recombination_loop/clk_sys
    SLICE_X63Y5          FDCE                                         r  Series_recombination_loop/count2_reg[0]/C
                         clock pessimism              0.253    -0.534    
    SLICE_X63Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.626    Series_recombination_loop/count2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.227ns (26.339%)  route 0.635ns (73.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.597    -0.550    Series_recombination_loop/clk_sys
    SLICE_X63Y3          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDRE (Prop_fdre_C_Q)         0.128    -0.422 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=15, routed)          0.411    -0.011    Series_recombination_loop/FFT_RESETs
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.099     0.088 f  Series_recombination_loop/count2[4]_i_2/O
                         net (fo=205, routed)         0.224     0.312    Series_recombination_loop/FFT_begin2
    SLICE_X63Y5          FDCE                                         f  Series_recombination_loop/count2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.868    -0.787    Series_recombination_loop/clk_sys
    SLICE_X63Y5          FDCE                                         r  Series_recombination_loop/count2_reg[1]/C
                         clock pessimism              0.253    -0.534    
    SLICE_X63Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.626    Series_recombination_loop/count2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[2]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.227ns (26.339%)  route 0.635ns (73.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.597    -0.550    Series_recombination_loop/clk_sys
    SLICE_X63Y3          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDRE (Prop_fdre_C_Q)         0.128    -0.422 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=15, routed)          0.411    -0.011    Series_recombination_loop/FFT_RESETs
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.099     0.088 f  Series_recombination_loop/count2[4]_i_2/O
                         net (fo=205, routed)         0.224     0.312    Series_recombination_loop/FFT_begin2
    SLICE_X63Y5          FDCE                                         f  Series_recombination_loop/count2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.868    -0.787    Series_recombination_loop/clk_sys
    SLICE_X63Y5          FDCE                                         r  Series_recombination_loop/count2_reg[2]/C
                         clock pessimism              0.253    -0.534    
    SLICE_X63Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.626    Series_recombination_loop/count2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[3]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.227ns (26.339%)  route 0.635ns (73.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.597    -0.550    Series_recombination_loop/clk_sys
    SLICE_X63Y3          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDRE (Prop_fdre_C_Q)         0.128    -0.422 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=15, routed)          0.411    -0.011    Series_recombination_loop/FFT_RESETs
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.099     0.088 f  Series_recombination_loop/count2[4]_i_2/O
                         net (fo=205, routed)         0.224     0.312    Series_recombination_loop/FFT_begin2
    SLICE_X63Y5          FDCE                                         f  Series_recombination_loop/count2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.868    -0.787    Series_recombination_loop/clk_sys
    SLICE_X63Y5          FDCE                                         r  Series_recombination_loop/count2_reg[3]/C
                         clock pessimism              0.253    -0.534    
    SLICE_X63Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.626    Series_recombination_loop/count2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[4]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.227ns (26.339%)  route 0.635ns (73.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.597    -0.550    Series_recombination_loop/clk_sys
    SLICE_X63Y3          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDRE (Prop_fdre_C_Q)         0.128    -0.422 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=15, routed)          0.411    -0.011    Series_recombination_loop/FFT_RESETs
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.099     0.088 f  Series_recombination_loop/count2[4]_i_2/O
                         net (fo=205, routed)         0.224     0.312    Series_recombination_loop/FFT_begin2
    SLICE_X63Y5          FDCE                                         f  Series_recombination_loop/count2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.868    -0.787    Series_recombination_loop/clk_sys
    SLICE_X63Y5          FDCE                                         r  Series_recombination_loop/count2_reg[4]/C
                         clock pessimism              0.253    -0.534    
    SLICE_X63Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.626    Series_recombination_loop/count2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.938    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_clk_wiz_0
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.317ns  (logic 3.039ns (48.114%)  route 3.278ns (51.886%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.664    -0.803    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.434    -0.369 r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[27]
                         net (fo=7, routed)           3.278     2.909    output_OBUF[17]
    M4                   OBUF (Prop_obuf_I_O)         2.605     5.514 r  output[17]_INST_0/O
                         net (fo=0)                   0.000     5.514    output[17]
    M4                                                                r  output[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.276ns  (logic 3.044ns (48.508%)  route 3.232ns (51.492%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.664    -0.803    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.434    -0.369 r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[23]
                         net (fo=6, routed)           3.232     2.863    output_OBUF[13]
    M6                   OBUF (Prop_obuf_I_O)         2.610     5.473 r  output[13]_INST_0/O
                         net (fo=0)                   0.000     5.473    output[13]
    M6                                                                r  output[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.948ns  (logic 3.038ns (51.081%)  route 2.910ns (48.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.664    -0.803    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.434    -0.369 r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[26]
                         net (fo=7, routed)           2.910     2.541    output_OBUF[16]
    N4                   OBUF (Prop_obuf_I_O)         2.604     5.145 r  output[16]_INST_0/O
                         net (fo=0)                   0.000     5.145    output[16]
    N4                                                                r  output[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 3.039ns (51.626%)  route 2.848ns (48.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.664    -0.803    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.434    -0.369 r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[22]
                         net (fo=6, routed)           2.848     2.479    output_OBUF[12]
    N6                   OBUF (Prop_obuf_I_O)         2.605     5.084 r  output[12]_INST_0/O
                         net (fo=0)                   0.000     5.084    output[12]
    N6                                                                r  output[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.861ns  (logic 3.055ns (52.119%)  route 2.806ns (47.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.664    -0.803    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434    -0.369 r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[21]
                         net (fo=6, routed)           2.806     2.437    output_OBUF[11]
    R6                   OBUF (Prop_obuf_I_O)         2.621     5.058 r  output[11]_INST_0/O
                         net (fo=0)                   0.000     5.058    output[11]
    R6                                                                r  output[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.801ns  (logic 3.049ns (52.556%)  route 2.752ns (47.444%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.664    -0.803    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.434    -0.369 r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[10]
                         net (fo=5, routed)           2.752     2.383    output_OBUF[0]
    T8                   OBUF (Prop_obuf_I_O)         2.615     4.998 r  output[0]_INST_0/O
                         net (fo=0)                   0.000     4.998    output[0]
    T8                                                                r  output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.771ns  (logic 3.048ns (52.806%)  route 2.724ns (47.194%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.664    -0.803    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.434    -0.369 r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[24]
                         net (fo=6, routed)           2.724     2.355    output_OBUF[14]
    T1                   OBUF (Prop_obuf_I_O)         2.614     4.968 r  output[14]_INST_0/O
                         net (fo=0)                   0.000     4.968    output[14]
    T1                                                                r  output[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.725ns  (logic 3.051ns (53.287%)  route 2.674ns (46.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.664    -0.803    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434    -0.369 r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[20]
                         net (fo=6, routed)           2.674     2.305    output_OBUF[10]
    R5                   OBUF (Prop_obuf_I_O)         2.617     4.922 r  output[10]_INST_0/O
                         net (fo=0)                   0.000     4.922    output[10]
    R5                                                                r  output[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.715ns  (logic 3.071ns (53.737%)  route 2.644ns (46.263%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.664    -0.803    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.434    -0.369 r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[19]
                         net (fo=6, routed)           2.644     2.275    output_OBUF[9]
    V7                   OBUF (Prop_obuf_I_O)         2.637     4.912 r  output[9]_INST_0/O
                         net (fo=0)                   0.000     4.912    output[9]
    V7                                                                r  output[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.646ns  (logic 3.060ns (54.203%)  route 2.586ns (45.797%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.664    -0.803    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.434    -0.369 r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[12]
                         net (fo=6, routed)           2.586     2.217    output_OBUF[2]
    T6                   OBUF (Prop_obuf_I_O)         2.626     4.843 r  output[2]_INST_0/O
                         net (fo=0)                   0.000     4.843    output[2]
    T6                                                                r  output[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.270ns (66.689%)  route 0.634ns (33.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.658    -0.489    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.126    -0.363 r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[13]
                         net (fo=6, routed)           0.634     0.272    output_OBUF[3]
    R7                   OBUF (Prop_obuf_I_O)         1.144     1.415 r  output[3]_INST_0/O
                         net (fo=0)                   0.000     1.415    output[3]
    R7                                                                r  output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.942ns  (logic 1.262ns (65.011%)  route 0.679ns (34.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.658    -0.489    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126    -0.363 r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[11]
                         net (fo=6, routed)           0.679     0.317    output_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         1.136     1.453 r  output[1]_INST_0/O
                         net (fo=0)                   0.000     1.453    output[1]
    R8                                                                r  output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 1.272ns (64.898%)  route 0.688ns (35.102%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.658    -0.489    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.126    -0.363 r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[14]
                         net (fo=6, routed)           0.688     0.325    output_OBUF[4]
    U6                   OBUF (Prop_obuf_I_O)         1.146     1.471 r  output[4]_INST_0/O
                         net (fo=0)                   0.000     1.471    output[4]
    U6                                                                r  output[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 1.270ns (64.632%)  route 0.695ns (35.368%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.658    -0.489    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.126    -0.363 r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[16]
                         net (fo=6, routed)           0.695     0.333    output_OBUF[6]
    V9                   OBUF (Prop_obuf_I_O)         1.144     1.477 r  output[6]_INST_0/O
                         net (fo=0)                   0.000     1.477    output[6]
    V9                                                                r  output[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.972ns  (logic 1.273ns (64.567%)  route 0.699ns (35.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.658    -0.489    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.126    -0.363 r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[15]
                         net (fo=6, routed)           0.699     0.336    output_OBUF[5]
    U7                   OBUF (Prop_obuf_I_O)         1.147     1.483 r  output[5]_INST_0/O
                         net (fo=0)                   0.000     1.483    output[5]
    U7                                                                r  output[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.269ns (63.716%)  route 0.723ns (36.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.658    -0.489    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.126    -0.363 r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[12]
                         net (fo=6, routed)           0.723     0.360    output_OBUF[2]
    T6                   OBUF (Prop_obuf_I_O)         1.143     1.503 r  output[2]_INST_0/O
                         net (fo=0)                   0.000     1.503    output[2]
    T6                                                                r  output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.277ns (63.959%)  route 0.720ns (36.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.658    -0.489    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.126    -0.363 r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[17]
                         net (fo=6, routed)           0.720     0.357    output_OBUF[7]
    U9                   OBUF (Prop_obuf_I_O)         1.151     1.508 r  output[7]_INST_0/O
                         net (fo=0)                   0.000     1.508    output[7]
    U9                                                                r  output[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.257ns (62.795%)  route 0.745ns (37.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.658    -0.489    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.126    -0.363 r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[25]
                         net (fo=6, routed)           0.745     0.382    output_OBUF[15]
    R1                   OBUF (Prop_obuf_I_O)         1.131     1.513 r  output[15]_INST_0/O
                         net (fo=0)                   0.000     1.513    output[15]
    R1                                                                r  output[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 1.277ns (63.732%)  route 0.726ns (36.268%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.658    -0.489    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.126    -0.363 r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[18]
                         net (fo=6, routed)           0.726     0.364    output_OBUF[8]
    V6                   OBUF (Prop_obuf_I_O)         1.151     1.514 r  output[8]_INST_0/O
                         net (fo=0)                   0.000     1.514    output[8]
    V6                                                                r  output[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.052ns  (logic 1.259ns (61.388%)  route 0.792ns (38.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.658    -0.489    Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.126    -0.363 r  Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[20]
                         net (fo=6, routed)           0.792     0.429    output_OBUF[10]
    R5                   OBUF (Prop_obuf_I_O)         1.133     1.563 r  output[10]_INST_0/O
                         net (fo=0)                   0.000     1.563    output[10]
    R5                                                                r  output[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.787 f  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.316    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.345 f  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     4.158    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_mic_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            input/read_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.479ns  (logic 1.068ns (30.706%)  route 2.411ns (69.294%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 r  nrst_IBUF_inst/O
                         net (fo=19, routed)          2.411     3.355    input/nrst_IBUF
    SLICE_X51Y1          LUT2 (Prop_lut2_I0_O)        0.124     3.479 r  input/read_en_i_1/O
                         net (fo=1, routed)           0.000     3.479    input/read_en_i_1_n_0
    SLICE_X51Y1          FDCE                                         r  input/read_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.456    -1.495    input/clk_mic
    SLICE_X51Y1          FDCE                                         r  input/read_en_reg/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            input/read_en_reg/CLR
                            (recovery check against rising-edge clock clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.294ns  (logic 0.944ns (28.663%)  route 2.350ns (71.337%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 f  nrst_IBUF_inst/O
                         net (fo=19, routed)          2.350     3.294    input/nrst_IBUF
    SLICE_X51Y1          FDCE                                         f  input/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.456    -1.495    input/clk_mic
    SLICE_X51Y1          FDCE                                         r  input/read_en_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            input/read_en_reg/CLR
                            (removal check against rising-edge clock clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.202ns  (logic 0.173ns (14.409%)  route 1.029ns (85.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    U8                   IBUF (Prop_ibuf_I_O)         0.173     0.173 f  nrst_IBUF_inst/O
                         net (fo=19, routed)          1.029     1.202    input/nrst_IBUF
    SLICE_X51Y1          FDCE                                         f  input/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.840    -0.815    input/clk_mic
    SLICE_X51Y1          FDCE                                         r  input/read_en_reg/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            input/read_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.257ns  (logic 0.218ns (17.364%)  route 1.039ns (82.636%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    U8                   IBUF (Prop_ibuf_I_O)         0.173     0.173 r  nrst_IBUF_inst/O
                         net (fo=19, routed)          1.039     1.212    input/nrst_IBUF
    SLICE_X51Y1          LUT2 (Prop_lut2_I0_O)        0.045     1.257 r  input/read_en_i_1/O
                         net (fo=1, routed)           0.000     1.257    input/read_en_i_1_n_0
    SLICE_X51Y1          FDCE                                         r  input/read_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.840    -0.815    input/clk_mic
    SLICE_X51Y1          FDCE                                         r  input/read_en_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sys_clk_wiz_0

Max Delay           425 Endpoints
Min Delay           425 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD11_reg[4]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.357ns  (logic 1.068ns (19.941%)  route 4.288ns (80.059%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 r  nrst_IBUF_inst/O
                         net (fo=19, routed)          1.401     2.345    Series_recombination_loop/nrst_IBUF
    SLICE_X63Y4          LUT2 (Prop_lut2_I1_O)        0.124     2.469 f  Series_recombination_loop/count2[4]_i_2/O
                         net (fo=205, routed)         2.887     5.357    DFTBD_RAMs/FFT_begin2
    SLICE_X48Y1          FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.455    -1.496    DFTBD_RAMs/clk_sys
    SLICE_X48Y1          FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[4]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD11_reg[5]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.357ns  (logic 1.068ns (19.941%)  route 4.288ns (80.059%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 r  nrst_IBUF_inst/O
                         net (fo=19, routed)          1.401     2.345    Series_recombination_loop/nrst_IBUF
    SLICE_X63Y4          LUT2 (Prop_lut2_I1_O)        0.124     2.469 f  Series_recombination_loop/count2[4]_i_2/O
                         net (fo=205, routed)         2.887     5.357    DFTBD_RAMs/FFT_begin2
    SLICE_X48Y1          FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.455    -1.496    DFTBD_RAMs/clk_sys
    SLICE_X48Y1          FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[5]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD11_reg[6]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.357ns  (logic 1.068ns (19.941%)  route 4.288ns (80.059%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 r  nrst_IBUF_inst/O
                         net (fo=19, routed)          1.401     2.345    Series_recombination_loop/nrst_IBUF
    SLICE_X63Y4          LUT2 (Prop_lut2_I1_O)        0.124     2.469 f  Series_recombination_loop/count2[4]_i_2/O
                         net (fo=205, routed)         2.887     5.357    DFTBD_RAMs/FFT_begin2
    SLICE_X48Y1          FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.455    -1.496    DFTBD_RAMs/clk_sys
    SLICE_X48Y1          FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[6]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD11_reg[7]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.357ns  (logic 1.068ns (19.941%)  route 4.288ns (80.059%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 r  nrst_IBUF_inst/O
                         net (fo=19, routed)          1.401     2.345    Series_recombination_loop/nrst_IBUF
    SLICE_X63Y4          LUT2 (Prop_lut2_I1_O)        0.124     2.469 f  Series_recombination_loop/count2[4]_i_2/O
                         net (fo=205, routed)         2.887     5.357    DFTBD_RAMs/FFT_begin2
    SLICE_X48Y1          FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.455    -1.496    DFTBD_RAMs/clk_sys
    SLICE_X48Y1          FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[7]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD11_reg[10]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.308ns  (logic 1.068ns (20.125%)  route 4.239ns (79.875%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 r  nrst_IBUF_inst/O
                         net (fo=19, routed)          1.401     2.345    Series_recombination_loop/nrst_IBUF
    SLICE_X63Y4          LUT2 (Prop_lut2_I1_O)        0.124     2.469 f  Series_recombination_loop/count2[4]_i_2/O
                         net (fo=205, routed)         2.838     5.308    DFTBD_RAMs/FFT_begin2
    SLICE_X48Y2          FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.455    -1.496    DFTBD_RAMs/clk_sys
    SLICE_X48Y2          FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[10]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD11_reg[11]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.308ns  (logic 1.068ns (20.125%)  route 4.239ns (79.875%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 r  nrst_IBUF_inst/O
                         net (fo=19, routed)          1.401     2.345    Series_recombination_loop/nrst_IBUF
    SLICE_X63Y4          LUT2 (Prop_lut2_I1_O)        0.124     2.469 f  Series_recombination_loop/count2[4]_i_2/O
                         net (fo=205, routed)         2.838     5.308    DFTBD_RAMs/FFT_begin2
    SLICE_X48Y2          FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.455    -1.496    DFTBD_RAMs/clk_sys
    SLICE_X48Y2          FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[11]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD11_reg[8]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.308ns  (logic 1.068ns (20.125%)  route 4.239ns (79.875%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 r  nrst_IBUF_inst/O
                         net (fo=19, routed)          1.401     2.345    Series_recombination_loop/nrst_IBUF
    SLICE_X63Y4          LUT2 (Prop_lut2_I1_O)        0.124     2.469 f  Series_recombination_loop/count2[4]_i_2/O
                         net (fo=205, routed)         2.838     5.308    DFTBD_RAMs/FFT_begin2
    SLICE_X48Y2          FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.455    -1.496    DFTBD_RAMs/clk_sys
    SLICE_X48Y2          FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[8]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD11_reg[9]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.308ns  (logic 1.068ns (20.125%)  route 4.239ns (79.875%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 r  nrst_IBUF_inst/O
                         net (fo=19, routed)          1.401     2.345    Series_recombination_loop/nrst_IBUF
    SLICE_X63Y4          LUT2 (Prop_lut2_I1_O)        0.124     2.469 f  Series_recombination_loop/count2[4]_i_2/O
                         net (fo=205, routed)         2.838     5.308    DFTBD_RAMs/FFT_begin2
    SLICE_X48Y2          FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.455    -1.496    DFTBD_RAMs/clk_sys
    SLICE_X48Y2          FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[9]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD11_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.204ns  (logic 1.068ns (20.525%)  route 4.136ns (79.475%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 r  nrst_IBUF_inst/O
                         net (fo=19, routed)          1.401     2.345    Series_recombination_loop/nrst_IBUF
    SLICE_X63Y4          LUT2 (Prop_lut2_I1_O)        0.124     2.469 f  Series_recombination_loop/count2[4]_i_2/O
                         net (fo=205, routed)         2.735     5.204    DFTBD_RAMs/FFT_begin2
    SLICE_X48Y0          FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.455    -1.496    DFTBD_RAMs/clk_sys
    SLICE_X48Y0          FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[0]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD11_reg[1]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.204ns  (logic 1.068ns (20.525%)  route 4.136ns (79.475%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 r  nrst_IBUF_inst/O
                         net (fo=19, routed)          1.401     2.345    Series_recombination_loop/nrst_IBUF
    SLICE_X63Y4          LUT2 (Prop_lut2_I1_O)        0.124     2.469 f  Series_recombination_loop/count2[4]_i_2/O
                         net (fo=205, routed)         2.735     5.204    DFTBD_RAMs/FFT_begin2
    SLICE_X48Y0          FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         1.455    -1.496    DFTBD_RAMs/clk_sys
    SLICE_X48Y0          FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            Series_recombination_loop/FFT_begin_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.218ns (34.591%)  route 0.413ns (65.409%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    U8                   IBUF (Prop_ibuf_I_O)         0.173     0.173 r  nrst_IBUF_inst/O
                         net (fo=19, routed)          0.413     0.586    Series_recombination_loop/nrst_IBUF
    SLICE_X62Y2          LUT6 (Prop_lut6_I5_O)        0.045     0.631 r  Series_recombination_loop/FFT_begin_i_1/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/FFT_begin_i_1_n_0
    SLICE_X62Y2          FDRE                                         r  Series_recombination_loop/FFT_begin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.869    -0.786    Series_recombination_loop/clk_sys
    SLICE_X62Y2          FDRE                                         r  Series_recombination_loop/FFT_begin_reg/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            Series_recombination_loop/DFT_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.218ns (26.277%)  route 0.612ns (73.723%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    U8                   IBUF (Prop_ibuf_I_O)         0.173     0.173 r  nrst_IBUF_inst/O
                         net (fo=19, routed)          0.612     0.785    Series_recombination_loop/nrst_IBUF
    SLICE_X63Y3          LUT6 (Prop_lut6_I1_O)        0.045     0.830 r  Series_recombination_loop/DFT_RESET_i_1/O
                         net (fo=1, routed)           0.000     0.830    Series_recombination_loop/DFT_RESET_i_1_n_0
    SLICE_X63Y3          FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.868    -0.787    Series_recombination_loop/clk_sys
    SLICE_X63Y3          FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            Series_recombination_loop/order_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.909ns  (logic 0.216ns (23.789%)  route 0.693ns (76.211%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    U8                   IBUF (Prop_ibuf_I_O)         0.173     0.173 r  nrst_IBUF_inst/O
                         net (fo=19, routed)          0.552     0.725    Series_recombination_loop/nrst_IBUF
    SLICE_X63Y4          LUT5 (Prop_lut5_I3_O)        0.043     0.768 r  Series_recombination_loop/order[30]_i_2/O
                         net (fo=31, routed)          0.140     0.909    Series_recombination_loop/order0
    SLICE_X64Y4          FDRE                                         r  Series_recombination_loop/order_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.868    -0.787    Series_recombination_loop/clk_sys
    SLICE_X64Y4          FDRE                                         r  Series_recombination_loop/order_reg[5]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            Series_recombination_loop/order_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.909ns  (logic 0.216ns (23.789%)  route 0.693ns (76.211%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    U8                   IBUF (Prop_ibuf_I_O)         0.173     0.173 r  nrst_IBUF_inst/O
                         net (fo=19, routed)          0.552     0.725    Series_recombination_loop/nrst_IBUF
    SLICE_X63Y4          LUT5 (Prop_lut5_I3_O)        0.043     0.768 r  Series_recombination_loop/order[30]_i_2/O
                         net (fo=31, routed)          0.140     0.909    Series_recombination_loop/order0
    SLICE_X64Y4          FDRE                                         r  Series_recombination_loop/order_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.868    -0.787    Series_recombination_loop/clk_sys
    SLICE_X64Y4          FDRE                                         r  Series_recombination_loop/order_reg[6]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            Series_recombination_loop/order_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.909ns  (logic 0.216ns (23.789%)  route 0.693ns (76.211%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    U8                   IBUF (Prop_ibuf_I_O)         0.173     0.173 r  nrst_IBUF_inst/O
                         net (fo=19, routed)          0.552     0.725    Series_recombination_loop/nrst_IBUF
    SLICE_X63Y4          LUT5 (Prop_lut5_I3_O)        0.043     0.768 r  Series_recombination_loop/order[30]_i_2/O
                         net (fo=31, routed)          0.140     0.909    Series_recombination_loop/order0
    SLICE_X64Y4          FDRE                                         r  Series_recombination_loop/order_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.868    -0.787    Series_recombination_loop/clk_sys
    SLICE_X64Y4          FDRE                                         r  Series_recombination_loop/order_reg[7]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            Series_recombination_loop/order_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.909ns  (logic 0.216ns (23.789%)  route 0.693ns (76.211%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    U8                   IBUF (Prop_ibuf_I_O)         0.173     0.173 r  nrst_IBUF_inst/O
                         net (fo=19, routed)          0.552     0.725    Series_recombination_loop/nrst_IBUF
    SLICE_X63Y4          LUT5 (Prop_lut5_I3_O)        0.043     0.768 r  Series_recombination_loop/order[30]_i_2/O
                         net (fo=31, routed)          0.140     0.909    Series_recombination_loop/order0
    SLICE_X64Y4          FDRE                                         r  Series_recombination_loop/order_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.868    -0.787    Series_recombination_loop/clk_sys
    SLICE_X64Y4          FDRE                                         r  Series_recombination_loop/order_reg[8]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            Series_recombination_loop/order_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.218ns (23.886%)  route 0.695ns (76.114%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    U8                   IBUF (Prop_ibuf_I_O)         0.173     0.173 r  nrst_IBUF_inst/O
                         net (fo=19, routed)          0.504     0.677    Series_recombination_loop/nrst_IBUF
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.045     0.722 r  Series_recombination_loop/order[30]_i_1/O
                         net (fo=31, routed)          0.192     0.914    Series_recombination_loop/order[30]_i_1_n_0
    SLICE_X62Y3          FDRE                                         r  Series_recombination_loop/order_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.868    -0.787    Series_recombination_loop/clk_sys
    SLICE_X62Y3          FDRE                                         r  Series_recombination_loop/order_reg[0]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            Series_recombination_loop/order_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.218ns (23.588%)  route 0.707ns (76.412%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    U8                   IBUF (Prop_ibuf_I_O)         0.173     0.173 r  nrst_IBUF_inst/O
                         net (fo=19, routed)          0.504     0.677    Series_recombination_loop/nrst_IBUF
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.045     0.722 r  Series_recombination_loop/order[30]_i_1/O
                         net (fo=31, routed)          0.203     0.925    Series_recombination_loop/order[30]_i_1_n_0
    SLICE_X64Y4          FDRE                                         r  Series_recombination_loop/order_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.868    -0.787    Series_recombination_loop/clk_sys
    SLICE_X64Y4          FDRE                                         r  Series_recombination_loop/order_reg[5]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            Series_recombination_loop/order_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.218ns (23.588%)  route 0.707ns (76.412%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    U8                   IBUF (Prop_ibuf_I_O)         0.173     0.173 r  nrst_IBUF_inst/O
                         net (fo=19, routed)          0.504     0.677    Series_recombination_loop/nrst_IBUF
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.045     0.722 r  Series_recombination_loop/order[30]_i_1/O
                         net (fo=31, routed)          0.203     0.925    Series_recombination_loop/order[30]_i_1_n_0
    SLICE_X64Y4          FDRE                                         r  Series_recombination_loop/order_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.868    -0.787    Series_recombination_loop/clk_sys
    SLICE_X64Y4          FDRE                                         r  Series_recombination_loop/order_reg[6]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            Series_recombination_loop/order_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.218ns (23.588%)  route 0.707ns (76.412%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    U8                   IBUF (Prop_ibuf_I_O)         0.173     0.173 r  nrst_IBUF_inst/O
                         net (fo=19, routed)          0.504     0.677    Series_recombination_loop/nrst_IBUF
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.045     0.722 r  Series_recombination_loop/order[30]_i_1/O
                         net (fo=31, routed)          0.203     0.925    Series_recombination_loop/order[30]_i_1_n_0
    SLICE_X64Y4          FDRE                                         r  Series_recombination_loop/order_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=377, routed)         0.868    -0.787    Series_recombination_loop/clk_sys
    SLICE_X64Y4          FDRE                                         r  Series_recombination_loop/order_reg[7]/C





