// Seed: 2020079065
module module_0 (
    output wire id_0,
    output wire id_1,
    output wire id_2,
    input tri0 id_3,
    output wor id_4,
    output tri0 id_5,
    input supply1 id_6,
    output wor id_7,
    output wire id_8,
    input tri0 id_9,
    input supply0 id_10
);
  genvar id_12;
  integer id_13 (
      .id_0(id_2),
      .id_1(id_9)
  );
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input wire id_3,
    input wire id_4,
    input wor id_5,
    output wand id_6,
    input supply0 id_7,
    output tri0 id_8,
    input tri0 id_9,
    input tri1 id_10,
    input tri0 id_11,
    input tri id_12,
    output tri id_13,
    input uwire id_14,
    output uwire id_15,
    input wire id_16,
    input supply1 id_17,
    input supply1 id_18,
    output wand id_19,
    input tri id_20,
    input tri1 id_21,
    input supply1 id_22,
    input tri1 id_23,
    output wire id_24,
    input wire id_25,
    output supply1 id_26,
    input tri id_27,
    input tri id_28,
    input supply0 id_29,
    input uwire id_30,
    output uwire id_31
    , id_33
);
  integer id_34;
  module_0(
      id_19, id_19, id_26, id_21, id_31, id_24, id_3, id_24, id_24, id_17, id_11
  );
endmodule
