<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 267</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:18px;font-family:Times;color:#0860a8;}
	.ft06{font-size:18px;font-family:Times;color:#000000;}
	.ft07{font-size:8px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft011{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page267-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a267.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:768px;white-space:nowrap" class="ft00">Vol. 1&#160;11-13</p>
<p style="position:absolute;top:47px;left:401px;white-space:nowrap" class="ft01">PROGRAMMING&#160;WITH INTEL¬Æ STREAMING SIMD EXTENSIONS 2&#160;(INTEL¬Æ SSE2)</p>
<p style="position:absolute;top:98px;left:69px;white-space:nowrap" class="ft02">11.4.5 Branch&#160;</p>
<p style="position:absolute;top:98px;left:210px;white-space:nowrap" class="ft02">Hints</p>
<p style="position:absolute;top:129px;left:69px;white-space:nowrap" class="ft08">SSE2 extensions&#160;designate two instruction prefixes (2EH and 3EH)&#160;to provide&#160;branch hints to&#160;the&#160;processor (see&#160;<br/>‚ÄúInstruction Prefix<a href="˛ˇ">es‚Äù in Chapter 2 of th</a>e&#160;<i>Intel¬Æ&#160;64&#160;and IA-32 Architectures Software Developer‚Äôs Manual, Volume&#160;<br/>2A)</i>. These&#160;prefixes&#160;can only&#160;be&#160;used&#160;with the&#160;J<i>cc</i>&#160;instruction and only at the&#160;machine&#160;code&#160;level (that is, there&#160;are&#160;<br/>no mnemonics&#160;for the&#160;branch hints).</p>
<p style="position:absolute;top:234px;left:69px;white-space:nowrap" class="ft05">11.5&#160;</p>
<p style="position:absolute;top:234px;left:148px;white-space:nowrap" class="ft05">SSE, SSE2, AND SSE3 EXCEPTIONS</p>
<p style="position:absolute;top:270px;left:69px;white-space:nowrap" class="ft03">SSE/SSE2/SSE3&#160;extensions generate&#160;two&#160;general types of exceptions:</p>
<p style="position:absolute;top:292px;left:69px;white-space:nowrap" class="ft06">‚Ä¢</p>
<p style="position:absolute;top:292px;left:95px;white-space:nowrap" class="ft03">Non-numeric exceptions</p>
<p style="position:absolute;top:314px;left:69px;white-space:nowrap" class="ft06">‚Ä¢</p>
<p style="position:absolute;top:315px;left:95px;white-space:nowrap" class="ft03">SIMD floating-point&#160;exceptions</p>
<p style="position:absolute;top:312px;left:303px;white-space:nowrap" class="ft07">1</p>
<p style="position:absolute;top:339px;left:69px;white-space:nowrap" class="ft08">SSE/SSE2/SSE3 instructions can&#160;generate the same&#160;type&#160;of&#160;memory-access&#160;and non-numeric exceptions&#160;as other&#160;<br/>IA-32&#160;architecture instructions. Existing&#160;exception&#160;handlers&#160;can generally&#160;handle these exceptions&#160;without any&#160;<br/>code modification.&#160;See&#160;‚ÄúProviding Non-Numeric Exception&#160;Handlers for Exceptions&#160;Generated&#160;by&#160;the SSE,&#160;SSE2&#160;<br/>and&#160;SSE3&#160;Instructions‚Äù in&#160;<a href="˛ˇ">Chapter 13 of the&#160;</a><i>Intel¬Æ 64 and&#160;IA-32 Architectures&#160;Software&#160;Developer‚Äôs Manual,&#160;<br/>Volume 3A,</i>&#160;for&#160;a list&#160;of the non-numeric&#160;exceptions&#160;that can&#160;be generated by&#160;SSE/SSE2/SSE3&#160;instructions&#160;and&#160;for&#160;<br/>guidelines&#160;for handling these&#160;exceptions.<br/>SSE/SSE2/SSE3 instructions do not generate&#160;numeric&#160;exceptions&#160;on packed&#160;integer operations; however,&#160;they can&#160;<br/>generate&#160;numeric (SIMD floating-point)&#160;exceptions on packed single-precision&#160;and&#160;double-precision&#160;floating-point&#160;<br/>operations.&#160;These&#160;SIMD&#160;floating-point&#160;exceptions are&#160;defined&#160;in&#160;the&#160;IEEE&#160;Standard&#160;754 for Binary Floating-Point&#160;<br/>Arithmetic and&#160;are&#160;the same&#160;exceptions that are generated&#160;for&#160;x87 FPU&#160;instructions.&#160;See<a href="o_7281d5ea06a5b67a-267.html">&#160;Section 11.5.1,&#160;‚ÄúSIMD&#160;<br/>Floating-Point&#160;Exceptions,‚Äù&#160;fo</a>r a&#160;description of these exceptions.</p>
<p style="position:absolute;top:562px;left:69px;white-space:nowrap" class="ft02">11.5.1&#160;</p>
<p style="position:absolute;top:562px;left:149px;white-space:nowrap" class="ft02">SIMD Floating-Point&#160;Exceptions</p>
<p style="position:absolute;top:592px;left:69px;white-space:nowrap" class="ft011">SIMD floating-point&#160;exceptions are those exceptions that can be&#160;generated by&#160;SSE/SSE2/SSE3&#160;instructions&#160;that&#160;<br/>operate on packed or scalar floating-point operands.<br/>Six classes of&#160;SIMD floating-point&#160;exceptions can&#160;be&#160;generated:</p>
<p style="position:absolute;top:655px;left:69px;white-space:nowrap" class="ft06">‚Ä¢</p>
<p style="position:absolute;top:655px;left:95px;white-space:nowrap" class="ft03">Invalid operation (#I)</p>
<p style="position:absolute;top:677px;left:69px;white-space:nowrap" class="ft06">‚Ä¢</p>
<p style="position:absolute;top:678px;left:95px;white-space:nowrap" class="ft03">Divide-by-zero (#Z)</p>
<p style="position:absolute;top:700px;left:69px;white-space:nowrap" class="ft06">‚Ä¢</p>
<p style="position:absolute;top:700px;left:95px;white-space:nowrap" class="ft03">Denormal operand&#160;(#D)</p>
<p style="position:absolute;top:722px;left:69px;white-space:nowrap" class="ft06">‚Ä¢</p>
<p style="position:absolute;top:723px;left:95px;white-space:nowrap" class="ft03">Numeric overflow (#O)</p>
<p style="position:absolute;top:745px;left:69px;white-space:nowrap" class="ft06">‚Ä¢</p>
<p style="position:absolute;top:745px;left:95px;white-space:nowrap" class="ft03">Numeric underflow&#160;(#U)</p>
<p style="position:absolute;top:767px;left:69px;white-space:nowrap" class="ft06">‚Ä¢</p>
<p style="position:absolute;top:768px;left:95px;white-space:nowrap" class="ft03">Inexact&#160;result (Precision) (#P)</p>
<p style="position:absolute;top:792px;left:69px;white-space:nowrap" class="ft08">All of these exceptions&#160;(except the&#160;denormal&#160;operand&#160;exception) are&#160;defined in&#160;IEEE&#160;Standard&#160;754, and&#160;they are&#160;<br/>the same&#160;exceptions that&#160;are generated with the&#160;x87&#160;floating-point&#160;<a href="o_7281d5ea06a5b67a-102.html">instructions. Section 4.9, ‚ÄúOverview&#160;of&#160;<br/>Floating-Point&#160;Exceptions,‚Äù&#160;giv</a>es&#160;a detailed description of&#160;these exceptions&#160;and of&#160;how and&#160;when&#160;they are&#160;gener-<br/>ated.&#160;The&#160;following&#160;sections discuss the&#160;implementation&#160;of these exceptions&#160;in SSE/SSE2/SSE3&#160;extensions.<br/>All&#160;SIMD&#160;floating-point exceptions are&#160;precise&#160;and occur&#160;as soon as&#160;the instruction completes&#160;execution.<br/>Each&#160;of the&#160;six exception&#160;conditions has a&#160;corresponding&#160;flag&#160;(IE,&#160;DE,&#160;ZE,&#160;OE,&#160;UE,&#160;and&#160;PE)&#160;and&#160;mask&#160;bit (IM,&#160;DM,&#160;<br/>ZM,&#160;OM,&#160;UM,&#160;and PM) in&#160;the MXCSR&#160;register (see&#160;<a href="o_7281d5ea06a5b67a-240.html">Figure&#160;10-3).&#160;</a>The mask bits can&#160;be&#160;set with the&#160;LDMXCSR&#160;or&#160;<br/>FXRSTOR instruction; the&#160;mask&#160;and flag bits&#160;can&#160;be read with the&#160;STMXCSR or&#160;FXSAVE instruction.<br/>The OSXMMEXCEPT flag (bit&#160;10)&#160;of&#160;control register&#160;CR4&#160;provides&#160;additional control over generation&#160;of&#160;SIMD&#160;<br/>floating-point exceptions&#160;by&#160;allowing&#160;the&#160;operating system to&#160;indicate&#160;whether or not&#160;it supports software&#160;excep-<br/>tion handlers&#160;for&#160;SIMD&#160;floating-point exceptions. If an&#160;unmasked SIMD floating-point&#160;exception is&#160;generated&#160;and&#160;<br/>the OSXMMEXCEPT&#160;flag is&#160;set,&#160;the&#160;processor&#160;invokes a&#160;software&#160;exception&#160;handler by generating&#160;a&#160;SIMD floating-</p>
<p style="position:absolute;top:1038px;left:69px;white-space:nowrap" class="ft03">1.&#160;The&#160;FISTTP&#160;instruction in&#160;SSE3&#160;does&#160;not generate SIMD&#160;floating-point&#160;exceptions, but it&#160;can generate x87 FPU floating-point&#160;excep-</p>
<p style="position:absolute;top:1054px;left:91px;white-space:nowrap" class="ft03">tions.</p>
</div>
</body>
</html>
