{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 12 10:03:43 2010 " "Info: Processing started: Wed May 12 10:03:43 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off serial -c serial --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off serial -c serial --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clkbaud8x " "Info: Detected ripple clock \"clkbaud8x\" as buffer" {  } { { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 41 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkbaud8x" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register key_entry2 register key_entry1 143.78 MHz 6.955 ns Internal " "Info: Clock \"clk\" has Internal fmax of 143.78 MHz between source register \"key_entry2\" and destination register \"key_entry1\" (period= 6.955 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.097 ns + Longest register register " "Info: + Longest register to register delay is 2.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns key_entry2 1 REG LCFF_X23_Y11_N25 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y11_N25; Fanout = 18; REG Node = 'key_entry2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_entry2 } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.660 ns) 2.097 ns key_entry1 2 REG LCFF_X17_Y11_N7 3 " "Info: 2: + IC(1.437 ns) + CELL(0.660 ns) = 2.097 ns; Loc. = LCFF_X17_Y11_N7; Fanout = 3; REG Node = 'key_entry1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { key_entry2 key_entry1 } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.660 ns ( 31.47 % ) " "Info: Total cell delay = 0.660 ns ( 31.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.437 ns ( 68.53 % ) " "Info: Total interconnect delay = 1.437 ns ( 68.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { key_entry2 key_entry1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.097 ns" { key_entry2 {} key_entry1 {} } { 0.000ns 1.437ns } { 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.594 ns - Smallest " "Info: - Smallest clock skew is -4.594 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.843 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 38 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 38; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 2.843 ns key_entry1 3 REG LCFF_X17_Y11_N7 3 " "Info: 3: + IC(0.898 ns) + CELL(0.666 ns) = 2.843 ns; Loc. = LCFF_X17_Y11_N7; Fanout = 3; REG Node = 'key_entry1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { clk~clkctrl key_entry1 } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.52 % ) " "Info: Total cell delay = 1.806 ns ( 63.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.037 ns ( 36.48 % ) " "Info: Total interconnect delay = 1.037 ns ( 36.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl key_entry1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} key_entry1 {} } { 0.000ns 0.000ns 0.139ns 0.898ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.437 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.970 ns) 3.607 ns clkbaud8x 2 REG LCFF_X17_Y11_N17 2 " "Info: 2: + IC(1.497 ns) + CELL(0.970 ns) = 3.607 ns; Loc. = LCFF_X17_Y11_N17; Fanout = 2; REG Node = 'clkbaud8x'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clkbaud8x } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.000 ns) 5.884 ns clkbaud8x~clkctrl 3 COMB CLKCTRL_G4 39 " "Info: 3: + IC(2.277 ns) + CELL(0.000 ns) = 5.884 ns; Loc. = CLKCTRL_G4; Fanout = 39; COMB Node = 'clkbaud8x~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { clkbaud8x clkbaud8x~clkctrl } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 7.437 ns key_entry2 4 REG LCFF_X23_Y11_N25 18 " "Info: 4: + IC(0.887 ns) + CELL(0.666 ns) = 7.437 ns; Loc. = LCFF_X23_Y11_N25; Fanout = 18; REG Node = 'key_entry2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { clkbaud8x~clkctrl key_entry2 } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 37.33 % ) " "Info: Total cell delay = 2.776 ns ( 37.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.661 ns ( 62.67 % ) " "Info: Total interconnect delay = 4.661 ns ( 62.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.437 ns" { clk clkbaud8x clkbaud8x~clkctrl key_entry2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.437 ns" { clk {} clk~combout {} clkbaud8x {} clkbaud8x~clkctrl {} key_entry2 {} } { 0.000ns 0.000ns 1.497ns 2.277ns 0.887ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl key_entry1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} key_entry1 {} } { 0.000ns 0.000ns 0.139ns 0.898ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.437 ns" { clk clkbaud8x clkbaud8x~clkctrl key_entry2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.437 ns" { clk {} clk~combout {} clkbaud8x {} clkbaud8x~clkctrl {} key_entry2 {} } { 0.000ns 0.000ns 1.497ns 2.277ns 0.887ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 54 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { key_entry2 key_entry1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.097 ns" { key_entry2 {} key_entry1 {} } { 0.000ns 1.437ns } { 0.000ns 0.660ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl key_entry1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} key_entry1 {} } { 0.000ns 0.000ns 0.139ns 0.898ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.437 ns" { clk clkbaud8x clkbaud8x~clkctrl key_entry2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.437 ns" { clk {} clk~combout {} clkbaud8x {} clkbaud8x~clkctrl {} key_entry2 {} } { 0.000ns 0.000ns 1.497ns 2.277ns 0.887ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "key_entry1 key_entry2 clk 1.827 ns " "Info: Found hold time violation between source  pin or register \"key_entry1\" and destination pin or register \"key_entry2\" for clock \"clk\" (Hold time is 1.827 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.594 ns + Largest " "Info: + Largest clock skew is 4.594 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.437 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.970 ns) 3.607 ns clkbaud8x 2 REG LCFF_X17_Y11_N17 2 " "Info: 2: + IC(1.497 ns) + CELL(0.970 ns) = 3.607 ns; Loc. = LCFF_X17_Y11_N17; Fanout = 2; REG Node = 'clkbaud8x'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clkbaud8x } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.000 ns) 5.884 ns clkbaud8x~clkctrl 3 COMB CLKCTRL_G4 39 " "Info: 3: + IC(2.277 ns) + CELL(0.000 ns) = 5.884 ns; Loc. = CLKCTRL_G4; Fanout = 39; COMB Node = 'clkbaud8x~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { clkbaud8x clkbaud8x~clkctrl } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 7.437 ns key_entry2 4 REG LCFF_X23_Y11_N25 18 " "Info: 4: + IC(0.887 ns) + CELL(0.666 ns) = 7.437 ns; Loc. = LCFF_X23_Y11_N25; Fanout = 18; REG Node = 'key_entry2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { clkbaud8x~clkctrl key_entry2 } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 37.33 % ) " "Info: Total cell delay = 2.776 ns ( 37.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.661 ns ( 62.67 % ) " "Info: Total interconnect delay = 4.661 ns ( 62.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.437 ns" { clk clkbaud8x clkbaud8x~clkctrl key_entry2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.437 ns" { clk {} clk~combout {} clkbaud8x {} clkbaud8x~clkctrl {} key_entry2 {} } { 0.000ns 0.000ns 1.497ns 2.277ns 0.887ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.843 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 38 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 38; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 2.843 ns key_entry1 3 REG LCFF_X17_Y11_N7 3 " "Info: 3: + IC(0.898 ns) + CELL(0.666 ns) = 2.843 ns; Loc. = LCFF_X17_Y11_N7; Fanout = 3; REG Node = 'key_entry1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { clk~clkctrl key_entry1 } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.52 % ) " "Info: Total cell delay = 1.806 ns ( 63.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.037 ns ( 36.48 % ) " "Info: Total interconnect delay = 1.037 ns ( 36.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl key_entry1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} key_entry1 {} } { 0.000ns 0.000ns 0.139ns 0.898ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.437 ns" { clk clkbaud8x clkbaud8x~clkctrl key_entry2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.437 ns" { clk {} clk~combout {} clkbaud8x {} clkbaud8x~clkctrl {} key_entry2 {} } { 0.000ns 0.000ns 1.497ns 2.277ns 0.887ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl key_entry1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} key_entry1 {} } { 0.000ns 0.000ns 0.139ns 0.898ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.769 ns - Shortest register register " "Info: - Shortest register to register delay is 2.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns key_entry1 1 REG LCFF_X17_Y11_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y11_N7; Fanout = 3; REG Node = 'key_entry1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_entry1 } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.309 ns) + CELL(0.460 ns) 2.769 ns key_entry2 2 REG LCFF_X23_Y11_N25 18 " "Info: 2: + IC(2.309 ns) + CELL(0.460 ns) = 2.769 ns; Loc. = LCFF_X23_Y11_N25; Fanout = 18; REG Node = 'key_entry2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.769 ns" { key_entry1 key_entry2 } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 16.61 % ) " "Info: Total cell delay = 0.460 ns ( 16.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.309 ns ( 83.39 % ) " "Info: Total interconnect delay = 2.309 ns ( 83.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.769 ns" { key_entry1 key_entry2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.769 ns" { key_entry1 {} key_entry2 {} } { 0.000ns 2.309ns } { 0.000ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 54 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.437 ns" { clk clkbaud8x clkbaud8x~clkctrl key_entry2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.437 ns" { clk {} clk~combout {} clkbaud8x {} clkbaud8x~clkctrl {} key_entry2 {} } { 0.000ns 0.000ns 1.497ns 2.277ns 0.887ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl key_entry1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} key_entry1 {} } { 0.000ns 0.000ns 0.139ns 0.898ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.769 ns" { key_entry1 key_entry2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.769 ns" { key_entry1 {} key_entry2 {} } { 0.000ns 2.309ns } { 0.000ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "start_delaycnt key_input clk 6.750 ns register " "Info: tsu for register \"start_delaycnt\" (data pin = \"key_input\", clock pin = \"clk\") is 6.750 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.633 ns + Longest pin register " "Info: + Longest pin to register delay is 9.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns key_input 1 PIN PIN_144 2 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 2; PIN Node = 'key_input'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_input } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.834 ns) + CELL(0.651 ns) 8.480 ns start_delaycnt~9 2 COMB LCCOMB_X17_Y11_N20 1 " "Info: 2: + IC(6.834 ns) + CELL(0.651 ns) = 8.480 ns; Loc. = LCCOMB_X17_Y11_N20; Fanout = 1; COMB Node = 'start_delaycnt~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.485 ns" { key_input start_delaycnt~9 } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.651 ns) 9.525 ns start_delaycnt~10 3 COMB LCCOMB_X17_Y11_N2 1 " "Info: 3: + IC(0.394 ns) + CELL(0.651 ns) = 9.525 ns; Loc. = LCCOMB_X17_Y11_N2; Fanout = 1; COMB Node = 'start_delaycnt~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { start_delaycnt~9 start_delaycnt~10 } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.633 ns start_delaycnt 4 REG LCFF_X17_Y11_N3 21 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.633 ns; Loc. = LCFF_X17_Y11_N3; Fanout = 21; REG Node = 'start_delaycnt'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { start_delaycnt~10 start_delaycnt } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.405 ns ( 24.97 % ) " "Info: Total cell delay = 2.405 ns ( 24.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.228 ns ( 75.03 % ) " "Info: Total interconnect delay = 7.228 ns ( 75.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.633 ns" { key_input start_delaycnt~9 start_delaycnt~10 start_delaycnt } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.633 ns" { key_input {} key_input~combout {} start_delaycnt~9 {} start_delaycnt~10 {} start_delaycnt {} } { 0.000ns 0.000ns 6.834ns 0.394ns 0.000ns } { 0.000ns 0.995ns 0.651ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.843 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 38 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 38; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 2.843 ns start_delaycnt 3 REG LCFF_X17_Y11_N3 21 " "Info: 3: + IC(0.898 ns) + CELL(0.666 ns) = 2.843 ns; Loc. = LCFF_X17_Y11_N3; Fanout = 21; REG Node = 'start_delaycnt'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { clk~clkctrl start_delaycnt } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.52 % ) " "Info: Total cell delay = 1.806 ns ( 63.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.037 ns ( 36.48 % ) " "Info: Total interconnect delay = 1.037 ns ( 36.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl start_delaycnt } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} start_delaycnt {} } { 0.000ns 0.000ns 0.139ns 0.898ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.633 ns" { key_input start_delaycnt~9 start_delaycnt~10 start_delaycnt } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.633 ns" { key_input {} key_input~combout {} start_delaycnt~9 {} start_delaycnt~10 {} start_delaycnt {} } { 0.000ns 0.000ns 6.834ns 0.394ns 0.000ns } { 0.000ns 0.995ns 0.651ns 0.651ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl start_delaycnt } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} start_delaycnt {} } { 0.000ns 0.000ns 0.139ns 0.898ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg_data\[2\] rxd_buf\[1\] 20.413 ns register " "Info: tco from clock \"clk\" to destination pin \"seg_data\[2\]\" through register \"rxd_buf\[1\]\" is 20.413 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.452 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.970 ns) 3.607 ns clkbaud8x 2 REG LCFF_X17_Y11_N17 2 " "Info: 2: + IC(1.497 ns) + CELL(0.970 ns) = 3.607 ns; Loc. = LCFF_X17_Y11_N17; Fanout = 2; REG Node = 'clkbaud8x'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clkbaud8x } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.000 ns) 5.884 ns clkbaud8x~clkctrl 3 COMB CLKCTRL_G4 39 " "Info: 3: + IC(2.277 ns) + CELL(0.000 ns) = 5.884 ns; Loc. = CLKCTRL_G4; Fanout = 39; COMB Node = 'clkbaud8x~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { clkbaud8x clkbaud8x~clkctrl } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.666 ns) 7.452 ns rxd_buf\[1\] 4 REG LCFF_X21_Y13_N9 9 " "Info: 4: + IC(0.902 ns) + CELL(0.666 ns) = 7.452 ns; Loc. = LCFF_X21_Y13_N9; Fanout = 9; REG Node = 'rxd_buf\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clkbaud8x~clkctrl rxd_buf[1] } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 37.25 % ) " "Info: Total cell delay = 2.776 ns ( 37.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.676 ns ( 62.75 % ) " "Info: Total interconnect delay = 4.676 ns ( 62.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.452 ns" { clk clkbaud8x clkbaud8x~clkctrl rxd_buf[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.452 ns" { clk {} clk~combout {} clkbaud8x {} clkbaud8x~clkctrl {} rxd_buf[1] {} } { 0.000ns 0.000ns 1.497ns 2.277ns 0.902ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.657 ns + Longest register pin " "Info: + Longest register to pin delay is 12.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rxd_buf\[1\] 1 REG LCFF_X21_Y13_N9 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y13_N9; Fanout = 9; REG Node = 'rxd_buf\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rxd_buf[1] } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.624 ns) 1.153 ns Mux29~2 2 COMB LCCOMB_X21_Y13_N14 1 " "Info: 2: + IC(0.529 ns) + CELL(0.624 ns) = 1.153 ns; Loc. = LCCOMB_X21_Y13_N14; Fanout = 1; COMB Node = 'Mux29~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { rxd_buf[1] Mux29~2 } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 338 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.624 ns) 2.814 ns Mux29~3 3 COMB LCCOMB_X24_Y13_N16 4 " "Info: 3: + IC(1.037 ns) + CELL(0.624 ns) = 2.814 ns; Loc. = LCCOMB_X24_Y13_N16; Fanout = 4; COMB Node = 'Mux29~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { Mux29~2 Mux29~3 } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 338 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.623 ns) 4.452 ns Mux23~0 4 COMB LCCOMB_X24_Y13_N26 4 " "Info: 4: + IC(1.015 ns) + CELL(0.623 ns) = 4.452 ns; Loc. = LCCOMB_X24_Y13_N26; Fanout = 4; COMB Node = 'Mux23~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { Mux29~3 Mux23~0 } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 338 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.370 ns) 5.860 ns Mux27~2 5 COMB LCCOMB_X21_Y13_N12 1 " "Info: 5: + IC(1.038 ns) + CELL(0.370 ns) = 5.860 ns; Loc. = LCCOMB_X21_Y13_N12; Fanout = 1; COMB Node = 'Mux27~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { Mux23~0 Mux27~2 } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 338 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.701 ns) + CELL(3.096 ns) 12.657 ns seg_data\[2\] 6 PIN PIN_31 0 " "Info: 6: + IC(3.701 ns) + CELL(3.096 ns) = 12.657 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'seg_data\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.797 ns" { Mux27~2 seg_data[2] } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.337 ns ( 42.17 % ) " "Info: Total cell delay = 5.337 ns ( 42.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.320 ns ( 57.83 % ) " "Info: Total interconnect delay = 7.320 ns ( 57.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.657 ns" { rxd_buf[1] Mux29~2 Mux29~3 Mux23~0 Mux27~2 seg_data[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.657 ns" { rxd_buf[1] {} Mux29~2 {} Mux29~3 {} Mux23~0 {} Mux27~2 {} seg_data[2] {} } { 0.000ns 0.529ns 1.037ns 1.015ns 1.038ns 3.701ns } { 0.000ns 0.624ns 0.624ns 0.623ns 0.370ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.452 ns" { clk clkbaud8x clkbaud8x~clkctrl rxd_buf[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.452 ns" { clk {} clk~combout {} clkbaud8x {} clkbaud8x~clkctrl {} rxd_buf[1] {} } { 0.000ns 0.000ns 1.497ns 2.277ns 0.902ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.657 ns" { rxd_buf[1] Mux29~2 Mux29~3 Mux23~0 Mux27~2 seg_data[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.657 ns" { rxd_buf[1] {} Mux29~2 {} Mux29~3 {} Mux23~0 {} Mux27~2 {} seg_data[2] {} } { 0.000ns 0.529ns 1.037ns 1.015ns 1.038ns 3.701ns } { 0.000ns 0.624ns 0.624ns 0.623ns 0.370ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "rxd_reg1 rxd clk -0.356 ns register " "Info: th for register \"rxd_reg1\" (data pin = \"rxd\", clock pin = \"clk\") is -0.356 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.455 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.970 ns) 3.607 ns clkbaud8x 2 REG LCFF_X17_Y11_N17 2 " "Info: 2: + IC(1.497 ns) + CELL(0.970 ns) = 3.607 ns; Loc. = LCFF_X17_Y11_N17; Fanout = 2; REG Node = 'clkbaud8x'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clkbaud8x } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.000 ns) 5.884 ns clkbaud8x~clkctrl 3 COMB CLKCTRL_G4 39 " "Info: 3: + IC(2.277 ns) + CELL(0.000 ns) = 5.884 ns; Loc. = CLKCTRL_G4; Fanout = 39; COMB Node = 'clkbaud8x~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { clkbaud8x clkbaud8x~clkctrl } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.666 ns) 7.455 ns rxd_reg1 4 REG LCFF_X24_Y13_N9 2 " "Info: 4: + IC(0.905 ns) + CELL(0.666 ns) = 7.455 ns; Loc. = LCFF_X24_Y13_N9; Fanout = 2; REG Node = 'rxd_reg1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clkbaud8x~clkctrl rxd_reg1 } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 37.24 % ) " "Info: Total cell delay = 2.776 ns ( 37.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.679 ns ( 62.76 % ) " "Info: Total interconnect delay = 4.679 ns ( 62.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.455 ns" { clk clkbaud8x clkbaud8x~clkctrl rxd_reg1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.455 ns" { clk {} clk~combout {} clkbaud8x {} clkbaud8x~clkctrl {} rxd_reg1 {} } { 0.000ns 0.000ns 1.497ns 2.277ns 0.905ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.117 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns rxd 1 PIN PIN_160 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_160; Fanout = 1; PIN Node = 'rxd'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rxd } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.829 ns) + CELL(0.206 ns) 8.009 ns rxd_reg1~feeder 2 COMB LCCOMB_X24_Y13_N8 1 " "Info: 2: + IC(6.829 ns) + CELL(0.206 ns) = 8.009 ns; Loc. = LCCOMB_X24_Y13_N8; Fanout = 1; COMB Node = 'rxd_reg1~feeder'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.035 ns" { rxd rxd_reg1~feeder } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.117 ns rxd_reg1 3 REG LCFF_X24_Y13_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.117 ns; Loc. = LCFF_X24_Y13_N9; Fanout = 2; REG Node = 'rxd_reg1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { rxd_reg1~feeder rxd_reg1 } "NODE_NAME" } } { "serial.vhd" "" { Text "G:/做视频教材要用的/VHDL/串口与电脑通信1/serial.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.288 ns ( 15.87 % ) " "Info: Total cell delay = 1.288 ns ( 15.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.829 ns ( 84.13 % ) " "Info: Total interconnect delay = 6.829 ns ( 84.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.117 ns" { rxd rxd_reg1~feeder rxd_reg1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.117 ns" { rxd {} rxd~combout {} rxd_reg1~feeder {} rxd_reg1 {} } { 0.000ns 0.000ns 6.829ns 0.000ns } { 0.000ns 0.974ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.455 ns" { clk clkbaud8x clkbaud8x~clkctrl rxd_reg1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.455 ns" { clk {} clk~combout {} clkbaud8x {} clkbaud8x~clkctrl {} rxd_reg1 {} } { 0.000ns 0.000ns 1.497ns 2.277ns 0.905ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.117 ns" { rxd rxd_reg1~feeder rxd_reg1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.117 ns" { rxd {} rxd~combout {} rxd_reg1~feeder {} rxd_reg1 {} } { 0.000ns 0.000ns 6.829ns 0.000ns } { 0.000ns 0.974ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 12 10:03:44 2010 " "Info: Processing ended: Wed May 12 10:03:44 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
