
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    display:block;  
    width:60%;
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 95%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:black;
  }
  #descriptions{
    width: 90%;
    margin-left:5.5%;
    margin-right:3%;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:2px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=neorv32_cpu_bus><h1 id="entity-neorv32_cpu_bus">Entity: neorv32_cpu_bus</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 1285 630"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="465,0 480,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="340" height="90" fill="black" x="480" y="0"></rect><rect id="SvgjsRect1007" width="336" height="85" fill="#bdecb6" x="482" y="2"></rect><text id="SvgjsText1008" font-family="Helvetica" x="460" y="-5.698437500000001" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   boolean </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="495" y="-5.698437500000001" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   CPU_EXTENSION_RISCV_A </tspan></text><line id="SvgjsLine1012" x1="465" y1="15" x2="480" y2="15" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1013" font-family="Helvetica" x="460" y="14.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1014" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   boolean </tspan></text><text id="SvgjsText1015" font-family="Helvetica" x="495" y="14.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   CPU_EXTENSION_RISCV_C </tspan></text><line id="SvgjsLine1017" x1="465" y1="35" x2="480" y2="35" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1018" font-family="Helvetica" x="460" y="34.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1019" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   natural </tspan></text><text id="SvgjsText1020" font-family="Helvetica" x="495" y="34.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   PMP_NUM_REGIONS </tspan></text><line id="SvgjsLine1022" x1="465" y1="55" x2="480" y2="55" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1023" font-family="Helvetica" x="460" y="54.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1024" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   natural </tspan></text><text id="SvgjsText1025" font-family="Helvetica" x="495" y="54.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   PMP_MIN_GRANULARITY </tspan></text><line id="SvgjsLine1027" x1="465" y1="75" x2="480" y2="75" stroke-linecap="rec" stroke="black" stroke-width="5"></line><rect id="SvgjsRect1028" width="340" height="530" fill="black" x="480" y="95"></rect><rect id="SvgjsRect1029" width="336" height="525" fill="#fdfd96" x="482" y="97"></rect><text id="SvgjsText1030" font-family="Helvetica" x="460" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1032" font-family="Helvetica" x="495" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1033" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   clk_i </tspan></text><line id="SvgjsLine1034" x1="465" y1="110" x2="480" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1035" font-family="Helvetica" x="460" y="109.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1036" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1037" font-family="Helvetica" x="495" y="109.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1038" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   rstn_i </tspan></text><line id="SvgjsLine1039" x1="465" y1="130" x2="480" y2="130" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1040" font-family="Helvetica" x="460" y="129.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1041" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(ctrl_width_c-1 downto 0) </tspan></text><text id="SvgjsText1042" font-family="Helvetica" x="495" y="129.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1043" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   ctrl_i </tspan></text><line id="SvgjsLine1044" x1="465" y1="150" x2="480" y2="150" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1045" font-family="Helvetica" x="460" y="149.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1046" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1047" font-family="Helvetica" x="495" y="149.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1048" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   fetch_pc_i </tspan></text><line id="SvgjsLine1049" x1="465" y1="170" x2="480" y2="170" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1050" font-family="Helvetica" x="460" y="169.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1051" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1052" font-family="Helvetica" x="495" y="169.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1053" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   addr_i </tspan></text><line id="SvgjsLine1054" x1="465" y1="190" x2="480" y2="190" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1055" font-family="Helvetica" x="460" y="189.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1056" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1057" font-family="Helvetica" x="495" y="189.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1058" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   wdata_i </tspan></text><line id="SvgjsLine1059" x1="465" y1="210" x2="480" y2="210" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1060" font-family="Helvetica" x="460" y="209.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1061" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   pmp_addr_if_t </tspan></text><text id="SvgjsText1062" font-family="Helvetica" x="495" y="209.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1063" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   pmp_addr_i </tspan></text><line id="SvgjsLine1064" x1="465" y1="230" x2="480" y2="230" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1065" font-family="Helvetica" x="460" y="229.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1066" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   pmp_ctrl_if_t </tspan></text><text id="SvgjsText1067" font-family="Helvetica" x="495" y="229.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1068" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   pmp_ctrl_i </tspan></text><line id="SvgjsLine1069" x1="465" y1="250" x2="480" y2="250" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1070" font-family="Helvetica" x="460" y="249.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1071" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1072" font-family="Helvetica" x="495" y="249.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1073" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   i_bus_rdata_i </tspan></text><line id="SvgjsLine1074" x1="465" y1="270" x2="480" y2="270" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1075" font-family="Helvetica" x="460" y="269.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1076" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1077" font-family="Helvetica" x="495" y="269.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1078" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   i_bus_ack_i </tspan></text><line id="SvgjsLine1079" x1="465" y1="290" x2="480" y2="290" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1080" font-family="Helvetica" x="460" y="289.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1081" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1082" font-family="Helvetica" x="495" y="289.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1083" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   i_bus_err_i </tspan></text><line id="SvgjsLine1084" x1="465" y1="310" x2="480" y2="310" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1085" font-family="Helvetica" x="460" y="309.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1086" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1087" font-family="Helvetica" x="495" y="309.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1088" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   d_bus_rdata_i </tspan></text><line id="SvgjsLine1089" x1="465" y1="330" x2="480" y2="330" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1090" font-family="Helvetica" x="460" y="329.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1091" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1092" font-family="Helvetica" x="495" y="329.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1093" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   d_bus_ack_i </tspan></text><line id="SvgjsLine1094" x1="465" y1="350" x2="480" y2="350" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1095" font-family="Helvetica" x="460" y="349.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1096" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1097" font-family="Helvetica" x="495" y="349.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1098" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   d_bus_err_i </tspan></text><line id="SvgjsLine1099" x1="465" y1="370" x2="480" y2="370" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1100" font-family="Helvetica" x="840" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1101" dy="26" x="840" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1102" font-family="Helvetica" x="805" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1103" dy="26" x="805" svgjs:data="{&quot;newLined&quot;:true}">   instr_o </tspan></text><line id="SvgjsLine1104" x1="820" y1="110" x2="835" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1105" font-family="Helvetica" x="840" y="109.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1106" dy="26" x="840" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1107" font-family="Helvetica" x="805" y="109.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1108" dy="26" x="805" svgjs:data="{&quot;newLined&quot;:true}">   i_wait_o </tspan></text><line id="SvgjsLine1109" x1="820" y1="130" x2="835" y2="130" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1110" font-family="Helvetica" x="840" y="129.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1111" dy="26" x="840" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1112" font-family="Helvetica" x="805" y="129.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1113" dy="26" x="805" svgjs:data="{&quot;newLined&quot;:true}">   ma_instr_o </tspan></text><line id="SvgjsLine1114" x1="820" y1="150" x2="835" y2="150" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1115" font-family="Helvetica" x="840" y="149.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1116" dy="26" x="840" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1117" font-family="Helvetica" x="805" y="149.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1118" dy="26" x="805" svgjs:data="{&quot;newLined&quot;:true}">   be_instr_o </tspan></text><line id="SvgjsLine1119" x1="820" y1="170" x2="835" y2="170" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1120" font-family="Helvetica" x="840" y="169.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1121" dy="26" x="840" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1122" font-family="Helvetica" x="805" y="169.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1123" dy="26" x="805" svgjs:data="{&quot;newLined&quot;:true}">   rdata_o </tspan></text><line id="SvgjsLine1124" x1="820" y1="190" x2="835" y2="190" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1125" font-family="Helvetica" x="840" y="189.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1126" dy="26" x="840" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1127" font-family="Helvetica" x="805" y="189.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1128" dy="26" x="805" svgjs:data="{&quot;newLined&quot;:true}">   mar_o </tspan></text><line id="SvgjsLine1129" x1="820" y1="210" x2="835" y2="210" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1130" font-family="Helvetica" x="840" y="209.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1131" dy="26" x="840" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1132" font-family="Helvetica" x="805" y="209.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1133" dy="26" x="805" svgjs:data="{&quot;newLined&quot;:true}">   d_wait_o </tspan></text><line id="SvgjsLine1134" x1="820" y1="230" x2="835" y2="230" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1135" font-family="Helvetica" x="840" y="229.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1136" dy="26" x="840" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1137" font-family="Helvetica" x="805" y="229.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1138" dy="26" x="805" svgjs:data="{&quot;newLined&quot;:true}">   excl_state_o </tspan></text><line id="SvgjsLine1139" x1="820" y1="250" x2="835" y2="250" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1140" font-family="Helvetica" x="840" y="249.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1141" dy="26" x="840" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1142" font-family="Helvetica" x="805" y="249.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1143" dy="26" x="805" svgjs:data="{&quot;newLined&quot;:true}">   ma_load_o </tspan></text><line id="SvgjsLine1144" x1="820" y1="270" x2="835" y2="270" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1145" font-family="Helvetica" x="840" y="269.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1146" dy="26" x="840" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1147" font-family="Helvetica" x="805" y="269.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1148" dy="26" x="805" svgjs:data="{&quot;newLined&quot;:true}">   ma_store_o </tspan></text><line id="SvgjsLine1149" x1="820" y1="290" x2="835" y2="290" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1150" font-family="Helvetica" x="840" y="289.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1151" dy="26" x="840" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1152" font-family="Helvetica" x="805" y="289.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1153" dy="26" x="805" svgjs:data="{&quot;newLined&quot;:true}">   be_load_o </tspan></text><line id="SvgjsLine1154" x1="820" y1="310" x2="835" y2="310" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1155" font-family="Helvetica" x="840" y="309.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1156" dy="26" x="840" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1157" font-family="Helvetica" x="805" y="309.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1158" dy="26" x="805" svgjs:data="{&quot;newLined&quot;:true}">   be_store_o </tspan></text><line id="SvgjsLine1159" x1="820" y1="330" x2="835" y2="330" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1160" font-family="Helvetica" x="840" y="329.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1161" dy="26" x="840" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1162" font-family="Helvetica" x="805" y="329.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1163" dy="26" x="805" svgjs:data="{&quot;newLined&quot;:true}">   i_bus_addr_o </tspan></text><line id="SvgjsLine1164" x1="820" y1="350" x2="835" y2="350" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1165" font-family="Helvetica" x="840" y="349.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1166" dy="26" x="840" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1167" font-family="Helvetica" x="805" y="349.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1168" dy="26" x="805" svgjs:data="{&quot;newLined&quot;:true}">   i_bus_wdata_o </tspan></text><line id="SvgjsLine1169" x1="820" y1="370" x2="835" y2="370" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1170" font-family="Helvetica" x="840" y="369.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1171" dy="26" x="840" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(03 downto 0) </tspan></text><text id="SvgjsText1172" font-family="Helvetica" x="805" y="369.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1173" dy="26" x="805" svgjs:data="{&quot;newLined&quot;:true}">   i_bus_ben_o </tspan></text><line id="SvgjsLine1174" x1="820" y1="390" x2="835" y2="390" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1175" font-family="Helvetica" x="840" y="389.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1176" dy="26" x="840" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1177" font-family="Helvetica" x="805" y="389.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1178" dy="26" x="805" svgjs:data="{&quot;newLined&quot;:true}">   i_bus_we_o </tspan></text><line id="SvgjsLine1179" x1="820" y1="410" x2="835" y2="410" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1180" font-family="Helvetica" x="840" y="409.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1181" dy="26" x="840" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1182" font-family="Helvetica" x="805" y="409.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1183" dy="26" x="805" svgjs:data="{&quot;newLined&quot;:true}">   i_bus_re_o </tspan></text><line id="SvgjsLine1184" x1="820" y1="430" x2="835" y2="430" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1185" font-family="Helvetica" x="840" y="429.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1186" dy="26" x="840" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1187" font-family="Helvetica" x="805" y="429.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1188" dy="26" x="805" svgjs:data="{&quot;newLined&quot;:true}">   i_bus_lock_o </tspan></text><line id="SvgjsLine1189" x1="820" y1="450" x2="835" y2="450" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1190" font-family="Helvetica" x="840" y="449.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1191" dy="26" x="840" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1192" font-family="Helvetica" x="805" y="449.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1193" dy="26" x="805" svgjs:data="{&quot;newLined&quot;:true}">   i_bus_fence_o </tspan></text><line id="SvgjsLine1194" x1="820" y1="470" x2="835" y2="470" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1195" font-family="Helvetica" x="840" y="469.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1196" dy="26" x="840" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1197" font-family="Helvetica" x="805" y="469.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1198" dy="26" x="805" svgjs:data="{&quot;newLined&quot;:true}">   d_bus_addr_o </tspan></text><line id="SvgjsLine1199" x1="820" y1="490" x2="835" y2="490" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1200" font-family="Helvetica" x="840" y="489.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1201" dy="26" x="840" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1202" font-family="Helvetica" x="805" y="489.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1203" dy="26" x="805" svgjs:data="{&quot;newLined&quot;:true}">   d_bus_wdata_o </tspan></text><line id="SvgjsLine1204" x1="820" y1="510" x2="835" y2="510" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1205" font-family="Helvetica" x="840" y="509.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1206" dy="26" x="840" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(03 downto 0) </tspan></text><text id="SvgjsText1207" font-family="Helvetica" x="805" y="509.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1208" dy="26" x="805" svgjs:data="{&quot;newLined&quot;:true}">   d_bus_ben_o </tspan></text><line id="SvgjsLine1209" x1="820" y1="530" x2="835" y2="530" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1210" font-family="Helvetica" x="840" y="529.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1211" dy="26" x="840" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1212" font-family="Helvetica" x="805" y="529.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1213" dy="26" x="805" svgjs:data="{&quot;newLined&quot;:true}">   d_bus_we_o </tspan></text><line id="SvgjsLine1214" x1="820" y1="550" x2="835" y2="550" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1215" font-family="Helvetica" x="840" y="549.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1216" dy="26" x="840" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1217" font-family="Helvetica" x="805" y="549.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1218" dy="26" x="805" svgjs:data="{&quot;newLined&quot;:true}">   d_bus_re_o </tspan></text><line id="SvgjsLine1219" x1="820" y1="570" x2="835" y2="570" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1220" font-family="Helvetica" x="840" y="569.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1221" dy="26" x="840" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1222" font-family="Helvetica" x="805" y="569.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1223" dy="26" x="805" svgjs:data="{&quot;newLined&quot;:true}">   d_bus_lock_o </tspan></text><line id="SvgjsLine1224" x1="820" y1="590" x2="835" y2="590" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1225" font-family="Helvetica" x="840" y="589.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1226" dy="26" x="840" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1227" font-family="Helvetica" x="805" y="589.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1228" dy="26" x="805" svgjs:data="{&quot;newLined&quot;:true}">   d_bus_fence_o </tspan></text><line id="SvgjsLine1229" x1="820" y1="610" x2="835" y2="610" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>################################################################################################# # << NEORV32 - Bus Interface Unit >&gt;                                                            # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # Instruction and data bus interfaces and physical memory protection (PMP).                     # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # BSD 3-Clause License                                                                          # #                                                                                               # # Copyright (c) 2021, Stephan Nolting. All rights reserved.                                     # #                                                                                               # # Redistribution and use in source and binary forms, with or without modification, are          # # permitted provided that the following conditions are met:                                     # #                                                                                               # # 1. Redistributions of source code must retain the above copyright notice, this list of        # #    conditions and the following disclaimer.                                                   # #                                                                                               # # 2. Redistributions in binary form must reproduce the above copyright notice, this list of     # #    conditions and the following disclaimer in the documentation and/or other materials        # #    provided with the distribution.                                                            # #                                                                                               # # 3. Neither the name of the copyright holder nor the names of its contributors may be used to  # #    endorse or promote products derived from this software without specific prior written      # #    permission.                                                                                # #                                                                                               # # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS   # # OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF               # # MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE    # # COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,     # # EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE # # GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED    # # AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING     # # NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED  # # OF THE POSSIBILITY OF SUCH DAMAGE.                                                            # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # The NEORV32 Processor - <a href="https://github.com/stnolting/neorv32">https://github.com/stnolting/neorv32</a>              (c) Stephan Nolting # #################################################################################################</p></div><h2 id="generics">Generics</h2>
<table>
<thead>
<tr>
<th id="generic_name">Generic name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU_EXTENSION_RISCV_A</td>
<td>boolean</td>
<td>false</td>
<td>implement atomic extension?</td>
</tr>
<tr>
<td>CPU_EXTENSION_RISCV_C</td>
<td>boolean</td>
<td>true</td>
<td>implement compressed extension?</td>
</tr>
<tr>
<td>PMP_NUM_REGIONS</td>
<td>natural</td>
<td>0</td>
<td>number of regions (0..64)</td>
</tr>
<tr>
<td>PMP_MIN_GRANULARITY</td>
<td>natural</td>
<td>64*1024</td>
<td>minimal region granularity in bytes, has to be a power of 2, min 8 bytes</td>
</tr>
</tbody>
</table>
<h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>global clock, rising edge</td>
</tr>
<tr>
<td>rstn_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>global reset, low-active, async</td>
</tr>
<tr>
<td>ctrl_i</td>
<td>in</td>
<td>std_ulogic_vector(ctrl_width_c-1 downto 0)</td>
<td>main control bus</td>
</tr>
<tr>
<td>fetch_pc_i</td>
<td>in</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>PC for instruction fetch</td>
</tr>
<tr>
<td>instr_o</td>
<td>out</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>instruction</td>
</tr>
<tr>
<td>i_wait_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>wait for fetch to complete</td>
</tr>
<tr>
<td>ma_instr_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>misaligned instruction address</td>
</tr>
<tr>
<td>be_instr_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>bus error on instruction access</td>
</tr>
<tr>
<td>addr_i</td>
<td>in</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>ALU result -&gt; access address</td>
</tr>
<tr>
<td>wdata_i</td>
<td>in</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>write data</td>
</tr>
<tr>
<td>rdata_o</td>
<td>out</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>read data</td>
</tr>
<tr>
<td>mar_o</td>
<td>out</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>current memory address register</td>
</tr>
<tr>
<td>d_wait_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>wait for access to complete</td>
</tr>
<tr>
<td>excl_state_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>atomic/exclusive access status</td>
</tr>
<tr>
<td>ma_load_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>misaligned load data address</td>
</tr>
<tr>
<td>ma_store_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>misaligned store data address</td>
</tr>
<tr>
<td>be_load_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>bus error on load data access</td>
</tr>
<tr>
<td>be_store_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>bus error on store data access</td>
</tr>
<tr>
<td>pmp_addr_i</td>
<td>in</td>
<td>pmp_addr_if_t</td>
<td>addresses</td>
</tr>
<tr>
<td>pmp_ctrl_i</td>
<td>in</td>
<td>pmp_ctrl_if_t</td>
<td>configs</td>
</tr>
<tr>
<td>i_bus_addr_o</td>
<td>out</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>bus access address</td>
</tr>
<tr>
<td>i_bus_rdata_i</td>
<td>in</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>bus read data</td>
</tr>
<tr>
<td>i_bus_wdata_o</td>
<td>out</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>bus write data</td>
</tr>
<tr>
<td>i_bus_ben_o</td>
<td>out</td>
<td>std_ulogic_vector(03 downto 0)</td>
<td>byte enable</td>
</tr>
<tr>
<td>i_bus_we_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>write enable</td>
</tr>
<tr>
<td>i_bus_re_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>read enable</td>
</tr>
<tr>
<td>i_bus_lock_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>exclusive access request</td>
</tr>
<tr>
<td>i_bus_ack_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>bus transfer acknowledge</td>
</tr>
<tr>
<td>i_bus_err_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>bus transfer error</td>
</tr>
<tr>
<td>i_bus_fence_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>fence operation</td>
</tr>
<tr>
<td>d_bus_addr_o</td>
<td>out</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>bus access address</td>
</tr>
<tr>
<td>d_bus_rdata_i</td>
<td>in</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>bus read data</td>
</tr>
<tr>
<td>d_bus_wdata_o</td>
<td>out</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>bus write data</td>
</tr>
<tr>
<td>d_bus_ben_o</td>
<td>out</td>
<td>std_ulogic_vector(03 downto 0)</td>
<td>byte enable</td>
</tr>
<tr>
<td>d_bus_we_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>write enable</td>
</tr>
<tr>
<td>d_bus_re_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>read enable</td>
</tr>
<tr>
<td>d_bus_lock_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>exclusive access request</td>
</tr>
<tr>
<td>d_bus_ack_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>bus transfer acknowledge</td>
</tr>
<tr>
<td>d_bus_err_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>bus transfer error</td>
</tr>
<tr>
<td>d_bus_fence_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>fence operation</td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>mar</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>data interface registers --</td>
</tr>
<tr>
<td>mdo</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>data interface registers --</td>
</tr>
<tr>
<td>mdi</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>data interface registers --</td>
</tr>
<tr>
<td>d_bus_wdata</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>write data</td>
</tr>
<tr>
<td>d_bus_rdata</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>read data</td>
</tr>
<tr>
<td>rdata_align</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>read-data alignment</td>
</tr>
<tr>
<td>d_bus_ben</td>
<td>std_ulogic_vector(3 downto 0)</td>
<td>write data byte enable</td>
</tr>
<tr>
<td>d_misaligned</td>
<td>std_ulogic</td>
<td>misaligned access? --</td>
</tr>
<tr>
<td>i_misaligned</td>
<td>std_ulogic</td>
<td>misaligned access? --</td>
</tr>
<tr>
<td>i_arbiter</td>
<td>bus_arbiter_t</td>
<td></td>
</tr>
<tr>
<td>d_arbiter</td>
<td>bus_arbiter_t</td>
<td></td>
</tr>
<tr>
<td>exclusive_lock</td>
<td>std_ulogic</td>
<td>atomic/exclusive access - reservation controller --</td>
</tr>
<tr>
<td>exclusive_lock_status</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>read data</td>
</tr>
<tr>
<td>pmp</td>
<td>pmp_t</td>
<td></td>
</tr>
<tr>
<td>d_bus_we</td>
<td>std_ulogic</td>
<td>memory control signal buffer (when using PMP) --</td>
</tr>
<tr>
<td>d_bus_we_buf</td>
<td>std_ulogic</td>
<td>memory control signal buffer (when using PMP) --</td>
</tr>
<tr>
<td>d_bus_re</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>d_bus_re_buf</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>i_bus_re</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>i_bus_re_buf</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>if_pmp_fault</td>
<td>std_ulogic</td>
<td>pmp instruction access fault</td>
</tr>
<tr>
<td>ld_pmp_fault</td>
<td>std_ulogic</td>
<td>pmp load access fault</td>
</tr>
<tr>
<td>st_pmp_fault</td>
<td>std_ulogic</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="constants">Constants</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>pmp_off_mode_c</td>
<td>std_ulogic_vector(1 downto 0)</td>
<td>"00"</td>
<td>null region (disabled)</td>
</tr>
<tr>
<td>pmp_napot_mode_c</td>
<td>std_ulogic_vector(1 downto 0)</td>
<td>"11"</td>
<td>naturally aligned power-of-two region (&gt;= 8 bytes)</td>
</tr>
<tr>
<td>pmp_g_c</td>
<td>natural</td>
<td>index_size_f(PMP_MIN_GRANULARITY)</td>
<td>PMP granularity --</td>
</tr>
<tr>
<td>pmp_cfg_r_c</td>
<td>natural</td>
<td>0</td>
<td>read permit</td>
</tr>
<tr>
<td>pmp_cfg_w_c</td>
<td>natural</td>
<td>1</td>
<td>write permit</td>
</tr>
<tr>
<td>pmp_cfg_x_c</td>
<td>natural</td>
<td>2</td>
<td>execute permit</td>
</tr>
<tr>
<td>pmp_cfg_al_c</td>
<td>natural</td>
<td>3</td>
<td>mode bit low</td>
</tr>
<tr>
<td>pmp_cfg_ah_c</td>
<td>natural</td>
<td>4</td>
<td>mode bit high</td>
</tr>
<tr>
<td>pmp_cfg_l_c</td>
<td>natural</td>
<td>7</td>
<td>locked entry</td>
</tr>
</tbody>
</table>
<h2 id="types">Types</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>bus_arbiter_t</td>
<td></td>
<td>bus arbiter --</td>
</tr>
<tr>
<td>pmp_addr_t</td>
<td></td>
<td>physical memory protection --</td>
</tr>
<tr>
<td>pmp_t</td>
<td></td>
<td></td>
</tr>
</tbody>
</table><h2 id="processes">Processes</h2><ul>
<li>mem_adr_reg: ( rstn_i, clk_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong></p>
<h2 id="data-interface-access-address----------------------------------------------------------">Data Interface: Access Address ---------------------------------------------------------</h2></div><ul>
<li>misaligned_d_check: ( mar, ctrl_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
alignment check --</p></div><ul>
<li>mem_do_reg: ( rstn_i, clk_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong></p>
<h2 id="data-interface-write-data--------------------------------------------------------------">Data Interface: Write Data -------------------------------------------------------------</h2></div><ul>
<li>byte_enable: ( mar, mdo, ctrl_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
byte enable and output data alignment --</p></div><ul>
<li>mem_di_reg: ( rstn_i, clk_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong></p>
<h2 id="data-interface-read-data---------------------------------------------------------------">Data Interface: Read Data --------------------------------------------------------------</h2></div><ul>
<li>read_align: ( mdi, mar, ctrl_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
input data alignment and sign extension --</p></div><ul>
<li>data_access_arbiter: ( rstn_i, clk_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong></p>
<h2 id="data-access-arbiter---------------------------------------------------------------------">Data Access Arbiter --------------------------------------------------------------------</h2></div><ul>
<li>pmp_dbus_buffer: ( rstn_i, clk_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
additional register stage for control signals if using PMP_NUM_REGIONS &gt; pmp_num_regions_critical_c --</p></div><ul>
<li>exclusive_access_controller: ( rstn_i, clk_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong></p>
<h2 id="reservation-controller-lrsc-a-extension--------------------------------------------">Reservation Controller (LR/SC [A extension]) -------------------------------------------</h2></div><ul>
<li>ifetch_arbiter: ( rstn_i, clk_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong></p>
<h2 id="instruction-fetch-arbiter---------------------------------------------------------------">Instruction Fetch Arbiter --------------------------------------------------------------</h2></div><ul>
<li>pmp_ibus_buffer: ( rstn_i, clk_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
32-bit accesses only<br />
additional register stage for control signals if using PMP_NUM_REGIONS &gt; pmp_num_regions_critical_c --</p></div><ul>
<li>pmp_masks: ( rstn_i, clk_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong></p>
<h2 id="physical-memory-protection-pmp--------------------------------------------------------">Physical Memory Protection (PMP) -------------------------------------------------------</h2>
<p>compute address masks (ITERATIVE!!!) --</p></div><ul>
<li>pmp_check_permission: ( pmp, pmp_ctrl_i, ctrl_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
r<br />
check access type and region's permissions --</p></div><br><br><br><br><br><br>