$date
	Fri Sep 11 01:42:29 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module _____00003aT0 $end
$var wire 1 ! _00005e_0000600 $end
$var wire 1 " _00005e_0000601 $end
$var wire 1 # ack__mac $end
$var wire 1 $ _00005e_0000602 $end
$var reg 1 % ack $end
$var reg 1 & rst $end
$scope module my__cnt $end
$var wire 1 ! ack $end
$var wire 1 " rst $end
$var reg 1 $ ack__mac $end
$var reg 2 ' q [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
0&
0%
x$
x#
0"
0!
$end
#5
0#
0$
b0 '
1"
1&
#10
b1 '
1!
1%
#15
0!
0%
#20
1#
1$
b10 '
1!
1%
#25
0#
0$
b0 '
0!
0%
#30
b1 '
1!
1%
#35
0!
0%
#40
1#
1$
b10 '
1!
1%
#45
0#
0$
b0 '
0!
0%
#50
b1 '
1!
1%
#55
0!
0%
#60
1#
1$
b10 '
1!
1%
#65
0#
0$
b0 '
0!
0%
#70
b1 '
1!
1%
#75
0!
0%
#80
1#
1$
b10 '
1!
1%
#85
0#
0$
b0 '
0!
0%
#90
b1 '
1!
1%
#95
0!
0%
#100
1#
1$
b10 '
1!
1%
#105
0#
0$
b0 '
0!
0%
#110
