--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
SensorMP_stub.twr -v 30 -l 30 SensorMP_stub_routed.ncd SensorMP_stub.pcf

Design file:              SensorMP_stub_routed.ncd
Physical constraint file: SensorMP_stub.pcf
Device,package,speed:     xc7z010,clg400,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "fsl_i2s_0_i2s_bck_pin_BUFGP/IBUFG" PERIOD = 50 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 691 paths analyzed, 363 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.748ns.
--------------------------------------------------------------------------------
Slack:                  20.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.335ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.814 - 0.818)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y25.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y23.A4        net (fanout=4)        0.619   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y23.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y24.A5        net (fanout=4)        0.432   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y24.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAU3      net (fanout=40)       2.045   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        4.335ns (1.239ns logic, 3.096ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  20.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.335ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.814 - 0.818)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y25.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y23.A4        net (fanout=4)        0.619   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y23.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y24.A5        net (fanout=4)        0.432   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y24.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAU2      net (fanout=40)       2.045   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        4.335ns (1.239ns logic, 3.096ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  20.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.335ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.814 - 0.818)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y25.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y23.A4        net (fanout=4)        0.619   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y23.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y24.A5        net (fanout=4)        0.432   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y24.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAL3      net (fanout=40)       2.045   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        4.335ns (1.239ns logic, 3.096ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  20.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.335ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.814 - 0.818)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y25.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y23.A4        net (fanout=4)        0.619   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y23.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y24.A5        net (fanout=4)        0.432   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y24.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAL2      net (fanout=40)       2.045   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        4.335ns (1.239ns logic, 3.096ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  20.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.312ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.814 - 0.818)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y25.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y23.A4        net (fanout=4)        0.619   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y23.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y24.A5        net (fanout=4)        0.432   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y24.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAU1      net (fanout=40)       2.022   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        4.312ns (1.239ns logic, 3.073ns route)
                                                         (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  20.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.312ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.814 - 0.818)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y25.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y23.A4        net (fanout=4)        0.619   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y23.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y24.A5        net (fanout=4)        0.432   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y24.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAL1      net (fanout=40)       2.022   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        4.312ns (1.239ns logic, 3.073ns route)
                                                         (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  20.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.210ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.814 - 0.818)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y25.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X31Y23.A6        net (fanout=5)        0.494   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X31Y23.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y24.A5        net (fanout=4)        0.432   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y24.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAU2      net (fanout=40)       2.045   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        4.210ns (1.239ns logic, 2.971ns route)
                                                         (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  20.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.210ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.814 - 0.818)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y25.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X31Y23.A6        net (fanout=5)        0.494   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X31Y23.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y24.A5        net (fanout=4)        0.432   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y24.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAL2      net (fanout=40)       2.045   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        4.210ns (1.239ns logic, 2.971ns route)
                                                         (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  20.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.210ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.814 - 0.818)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y25.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X31Y23.A6        net (fanout=5)        0.494   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X31Y23.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y24.A5        net (fanout=4)        0.432   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y24.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAU3      net (fanout=40)       2.045   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        4.210ns (1.239ns logic, 2.971ns route)
                                                         (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  20.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.210ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.814 - 0.818)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y25.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X31Y23.A6        net (fanout=5)        0.494   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X31Y23.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y24.A5        net (fanout=4)        0.432   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y24.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAL3      net (fanout=40)       2.045   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        4.210ns (1.239ns logic, 2.971ns route)
                                                         (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  20.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.187ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.814 - 0.818)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y25.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X31Y23.A6        net (fanout=5)        0.494   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X31Y23.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y24.A5        net (fanout=4)        0.432   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y24.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAU1      net (fanout=40)       2.022   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        4.187ns (1.239ns logic, 2.948ns route)
                                                         (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  20.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.187ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.814 - 0.818)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y25.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X31Y23.A6        net (fanout=5)        0.494   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X31Y23.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y24.A5        net (fanout=4)        0.432   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y24.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAL1      net (fanout=40)       2.022   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        4.187ns (1.239ns logic, 2.948ns route)
                                                         (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  20.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.111ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.814 - 0.818)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y25.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y23.A4        net (fanout=4)        0.619   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y23.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y24.A5        net (fanout=4)        0.432   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y24.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAU0      net (fanout=40)       1.821   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        4.111ns (1.239ns logic, 2.872ns route)
                                                         (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  20.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.111ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.814 - 0.818)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y25.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y23.A4        net (fanout=4)        0.619   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y23.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y24.A5        net (fanout=4)        0.432   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y24.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAL0      net (fanout=40)       1.821   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        4.111ns (1.239ns logic, 2.872ns route)
                                                         (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  20.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.090ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.815 - 0.818)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y25.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y23.A4        net (fanout=4)        0.619   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y23.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y24.A5        net (fanout=4)        0.432   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y24.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y6.WEAL3      net (fanout=40)       1.800   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y6.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.090ns (1.239ns logic, 2.851ns route)
                                                         (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  20.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.090ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.815 - 0.818)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y25.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y23.A4        net (fanout=4)        0.619   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y23.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y24.A5        net (fanout=4)        0.432   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y24.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y6.WEAL2      net (fanout=40)       1.800   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y6.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.090ns (1.239ns logic, 2.851ns route)
                                                         (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  20.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.090ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.815 - 0.818)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y25.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y23.A4        net (fanout=4)        0.619   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y23.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y24.A5        net (fanout=4)        0.432   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y24.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y6.WEAU2      net (fanout=40)       1.800   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y6.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.090ns (1.239ns logic, 2.851ns route)
                                                         (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  20.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.090ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.815 - 0.818)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y25.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y23.A4        net (fanout=4)        0.619   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y23.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y24.A5        net (fanout=4)        0.432   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y24.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y6.WEAU3      net (fanout=40)       1.800   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y6.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.090ns (1.239ns logic, 2.851ns route)
                                                         (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  20.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      3.986ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.814 - 0.818)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y25.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X31Y23.A6        net (fanout=5)        0.494   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X31Y23.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y24.A5        net (fanout=4)        0.432   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y24.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAU0      net (fanout=40)       1.821   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        3.986ns (1.239ns logic, 2.747ns route)
                                                         (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  20.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      3.986ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.814 - 0.818)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y25.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X31Y23.A6        net (fanout=5)        0.494   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X31Y23.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y24.A5        net (fanout=4)        0.432   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y24.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAL0      net (fanout=40)       1.821   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        3.986ns (1.239ns logic, 2.747ns route)
                                                         (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  20.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      3.965ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.815 - 0.818)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y25.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X31Y23.A6        net (fanout=5)        0.494   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X31Y23.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y24.A5        net (fanout=4)        0.432   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y24.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y6.WEAU2      net (fanout=40)       1.800   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y6.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        3.965ns (1.239ns logic, 2.726ns route)
                                                         (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  20.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      3.965ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.815 - 0.818)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y25.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X31Y23.A6        net (fanout=5)        0.494   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X31Y23.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y24.A5        net (fanout=4)        0.432   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y24.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y6.WEAL3      net (fanout=40)       1.800   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y6.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        3.965ns (1.239ns logic, 2.726ns route)
                                                         (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  20.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      3.965ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.815 - 0.818)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y25.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X31Y23.A6        net (fanout=5)        0.494   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X31Y23.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y24.A5        net (fanout=4)        0.432   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y24.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y6.WEAU3      net (fanout=40)       1.800   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y6.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        3.965ns (1.239ns logic, 2.726ns route)
                                                         (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  20.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      3.965ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.815 - 0.818)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y25.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X31Y23.A6        net (fanout=5)        0.494   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X31Y23.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y24.A5        net (fanout=4)        0.432   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y24.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y6.WEAL2      net (fanout=40)       1.800   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y6.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        3.965ns (1.239ns logic, 2.726ns route)
                                                         (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  21.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      3.866ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.815 - 0.818)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y25.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y23.A4        net (fanout=4)        0.619   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y23.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y24.A5        net (fanout=4)        0.432   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y24.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y6.WEAL0      net (fanout=40)       1.576   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y6.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        3.866ns (1.239ns logic, 2.627ns route)
                                                         (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  21.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      3.866ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.815 - 0.818)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y25.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y23.A4        net (fanout=4)        0.619   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y23.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y24.A5        net (fanout=4)        0.432   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y24.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y6.WEAU0      net (fanout=40)       1.576   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y6.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        3.866ns (1.239ns logic, 2.627ns route)
                                                         (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  21.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      3.866ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.815 - 0.818)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y25.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y23.A4        net (fanout=4)        0.619   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y23.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y24.A5        net (fanout=4)        0.432   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y24.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y6.WEAU1      net (fanout=40)       1.576   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y6.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        3.866ns (1.239ns logic, 2.627ns route)
                                                         (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  21.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      3.866ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.815 - 0.818)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y25.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y23.A4        net (fanout=4)        0.619   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y23.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y24.A5        net (fanout=4)        0.432   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y24.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y6.WEAL1      net (fanout=40)       1.576   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y6.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        3.866ns (1.239ns logic, 2.627ns route)
                                                         (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  21.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      3.834ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.809 - 0.818)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y25.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y23.A4        net (fanout=4)        0.619   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y23.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y24.A5        net (fanout=4)        0.432   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y24.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y5.WEAU2      net (fanout=40)       1.544   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y5.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    ---------------------------------------------------  ---------------------------
    Total                                        3.834ns (1.239ns logic, 2.595ns route)
                                                         (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  21.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      3.834ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.809 - 0.818)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y25.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X31Y23.A4        net (fanout=4)        0.619   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X31Y23.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]
                                                         SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X31Y24.A5        net (fanout=4)        0.432   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X31Y24.A         Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y5.WEAU3      net (fanout=40)       1.544   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y5.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
                                                         SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    ---------------------------------------------------  ---------------------------
    Total                                        3.834ns (1.239ns logic, 2.595ns route)
                                                         (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "fsl_i2s_0_i2s_bck_pin_BUFGP/IBUFG" PERIOD = 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKL
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKL
  Location pin: RAMB36_X1Y5.CLKARDCLKL
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKU
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKU
  Location pin: RAMB36_X1Y5.CLKARDCLKU
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKL
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKL
  Location pin: RAMB36_X2Y6.CLKARDCLKL
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKU
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKU
  Location pin: RAMB36_X2Y6.CLKARDCLKU
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKL
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKL
  Location pin: RAMB36_X2Y5.CLKARDCLKL
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKU
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKU
  Location pin: RAMB36_X2Y5.CLKARDCLKU
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKL
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKL
  Location pin: RAMB36_X1Y6.CLKARDCLKL
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKU
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKU
  Location pin: RAMB36_X1Y6.CLKARDCLKU
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.845ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: fsl_i2s_0_i2s_bck_pin_BUFGP/BUFG/I0
  Logical resource: fsl_i2s_0_i2s_bck_pin_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 48.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/FSL_Rst/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/POR_SRL_I/CLK
  Location pin: SLICE_X28Y21.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 48.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/FSL_Rst/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/POR_SRL_I/CLK
  Location pin: SLICE_X28Y21.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 48.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Data[28]/CLK
  Logical resource: SensorMP_i/fsl_i2s_0/fsl_i2s_0/Mshreg_adc_sregl_3/CLK
  Location pin: SLICE_X32Y28.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 48.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Data[28]/CLK
  Logical resource: SensorMP_i/fsl_i2s_0/fsl_i2s_0/Mshreg_adc_sregl_3/CLK
  Location pin: SLICE_X32Y28.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CK
  Location pin: SLICE_X31Y17.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CK
  Location pin: SLICE_X31Y17.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CK
  Location pin: SLICE_X31Y17.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_1/CK
  Location pin: SLICE_X30Y25.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_1/CK
  Location pin: SLICE_X30Y25.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_1/CK
  Location pin: SLICE_X30Y25.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_2/CK
  Location pin: SLICE_X30Y25.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_2/CK
  Location pin: SLICE_X30Y25.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_2/CK
  Location pin: SLICE_X30Y25.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_3/CK
  Location pin: SLICE_X30Y25.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_3/CK
  Location pin: SLICE_X30Y25.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_3/CK
  Location pin: SLICE_X30Y25.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_4/CK
  Location pin: SLICE_X30Y26.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_4/CK
  Location pin: SLICE_X30Y26.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_4/CK
  Location pin: SLICE_X30Y26.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_5/CK
  Location pin: SLICE_X30Y26.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_5/CK
  Location pin: SLICE_X30Y26.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "fsl_i2s_1_i2s_bck_pin_BUFGP/IBUFG" PERIOD = 50 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 691 paths analyzed, 363 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.038ns.
--------------------------------------------------------------------------------
Slack:                  20.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.470ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.811 - 0.825)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X33Y12.B3        net (fanout=4)        1.030   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X33Y12.B         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X33Y13.D5        net (fanout=4)        0.657   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X33Y13.D         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y3.WEAU3      net (fanout=39)       1.544   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y3.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.470ns (1.239ns logic, 3.231ns route)
                                                         (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  20.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.470ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.811 - 0.825)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X33Y12.B3        net (fanout=4)        1.030   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X33Y12.B         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X33Y13.D5        net (fanout=4)        0.657   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X33Y13.D         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y3.WEAU2      net (fanout=39)       1.544   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y3.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.470ns (1.239ns logic, 3.231ns route)
                                                         (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  20.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.470ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.811 - 0.825)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X33Y12.B3        net (fanout=4)        1.030   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X33Y12.B         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X33Y13.D5        net (fanout=4)        0.657   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X33Y13.D         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y3.WEAL3      net (fanout=39)       1.544   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y3.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.470ns (1.239ns logic, 3.231ns route)
                                                         (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  20.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.470ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.811 - 0.825)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X33Y12.B3        net (fanout=4)        1.030   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X33Y12.B         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X33Y13.D5        net (fanout=4)        0.657   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X33Y13.D         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y3.WEAL2      net (fanout=39)       1.544   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y3.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.470ns (1.239ns logic, 3.231ns route)
                                                         (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  20.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.447ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.811 - 0.825)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X33Y12.B3        net (fanout=4)        1.030   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X33Y12.B         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X33Y13.D5        net (fanout=4)        0.657   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X33Y13.D         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y3.WEAU1      net (fanout=39)       1.521   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y3.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.447ns (1.239ns logic, 3.208ns route)
                                                         (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  20.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.447ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.811 - 0.825)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X33Y12.B3        net (fanout=4)        1.030   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X33Y12.B         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X33Y13.D5        net (fanout=4)        0.657   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X33Y13.D         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y3.WEAL1      net (fanout=39)       1.521   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y3.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.447ns (1.239ns logic, 3.208ns route)
                                                         (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  20.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.329ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.198 - 0.182)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X33Y12.B3        net (fanout=4)        1.030   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X33Y12.B         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X33Y13.D5        net (fanout=4)        0.657   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X33Y13.D         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y4.WEAL2      net (fanout=39)       1.403   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y4.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    ---------------------------------------------------  ---------------------------
    Total                                        4.329ns (1.239ns logic, 3.090ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  20.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.329ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.198 - 0.182)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X33Y12.B3        net (fanout=4)        1.030   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X33Y12.B         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X33Y13.D5        net (fanout=4)        0.657   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X33Y13.D         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y4.WEAU3      net (fanout=39)       1.403   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y4.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    ---------------------------------------------------  ---------------------------
    Total                                        4.329ns (1.239ns logic, 3.090ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  20.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.329ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.198 - 0.182)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X33Y12.B3        net (fanout=4)        1.030   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X33Y12.B         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X33Y13.D5        net (fanout=4)        0.657   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X33Y13.D         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y4.WEAL3      net (fanout=39)       1.403   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y4.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    ---------------------------------------------------  ---------------------------
    Total                                        4.329ns (1.239ns logic, 3.090ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  20.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.329ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.198 - 0.182)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X33Y12.B3        net (fanout=4)        1.030   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X33Y12.B         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X33Y13.D5        net (fanout=4)        0.657   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X33Y13.D         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y4.WEAU2      net (fanout=39)       1.403   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y4.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    ---------------------------------------------------  ---------------------------
    Total                                        4.329ns (1.239ns logic, 3.090ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  20.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.306ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.198 - 0.182)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X33Y12.B3        net (fanout=4)        1.030   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X33Y12.B         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X33Y13.D5        net (fanout=4)        0.657   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X33Y13.D         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y4.WEAU1      net (fanout=39)       1.380   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y4.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    ---------------------------------------------------  ---------------------------
    Total                                        4.306ns (1.239ns logic, 3.067ns route)
                                                         (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  20.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.306ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.198 - 0.182)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X33Y12.B3        net (fanout=4)        1.030   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X33Y12.B         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X33Y13.D5        net (fanout=4)        0.657   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X33Y13.D         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y4.WEAL1      net (fanout=39)       1.380   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y4.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    ---------------------------------------------------  ---------------------------
    Total                                        4.306ns (1.239ns logic, 3.067ns route)
                                                         (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  20.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.249ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.811 - 0.825)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X33Y12.B5        net (fanout=5)        0.809   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X33Y12.B         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X33Y13.D5        net (fanout=4)        0.657   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X33Y13.D         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y3.WEAU3      net (fanout=39)       1.544   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y3.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.249ns (1.239ns logic, 3.010ns route)
                                                         (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  20.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.249ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.811 - 0.825)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X33Y12.B5        net (fanout=5)        0.809   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X33Y12.B         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X33Y13.D5        net (fanout=4)        0.657   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X33Y13.D         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y3.WEAU2      net (fanout=39)       1.544   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y3.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.249ns (1.239ns logic, 3.010ns route)
                                                         (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  20.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.249ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.811 - 0.825)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X33Y12.B5        net (fanout=5)        0.809   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X33Y12.B         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X33Y13.D5        net (fanout=4)        0.657   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X33Y13.D         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y3.WEAL2      net (fanout=39)       1.544   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y3.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.249ns (1.239ns logic, 3.010ns route)
                                                         (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  20.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.249ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.811 - 0.825)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X33Y12.B5        net (fanout=5)        0.809   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X33Y12.B         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X33Y13.D5        net (fanout=4)        0.657   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X33Y13.D         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y3.WEAL3      net (fanout=39)       1.544   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y3.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.249ns (1.239ns logic, 3.010ns route)
                                                         (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  20.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.246ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.811 - 0.825)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X33Y12.B3        net (fanout=4)        1.030   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X33Y12.B         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X33Y13.D5        net (fanout=4)        0.657   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X33Y13.D         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y3.WEAU0      net (fanout=39)       1.320   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y3.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.246ns (1.239ns logic, 3.007ns route)
                                                         (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  20.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.246ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.811 - 0.825)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X33Y12.B3        net (fanout=4)        1.030   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X33Y12.B         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X33Y13.D5        net (fanout=4)        0.657   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X33Y13.D         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y3.WEAL0      net (fanout=39)       1.320   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y3.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.246ns (1.239ns logic, 3.007ns route)
                                                         (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  20.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.226ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.811 - 0.825)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X33Y12.B5        net (fanout=5)        0.809   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X33Y12.B         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X33Y13.D5        net (fanout=4)        0.657   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X33Y13.D         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y3.WEAU1      net (fanout=39)       1.521   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y3.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.226ns (1.239ns logic, 2.987ns route)
                                                         (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  20.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.226ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.811 - 0.825)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X33Y12.B5        net (fanout=5)        0.809   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X33Y12.B         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X33Y13.D5        net (fanout=4)        0.657   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X33Y13.D         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y3.WEAL1      net (fanout=39)       1.521   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y3.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.226ns (1.239ns logic, 2.987ns route)
                                                         (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  20.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.108ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.198 - 0.182)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X33Y12.B5        net (fanout=5)        0.809   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X33Y12.B         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X33Y13.D5        net (fanout=4)        0.657   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X33Y13.D         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y4.WEAL2      net (fanout=39)       1.403   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y4.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    ---------------------------------------------------  ---------------------------
    Total                                        4.108ns (1.239ns logic, 2.869ns route)
                                                         (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  20.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.108ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.198 - 0.182)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X33Y12.B5        net (fanout=5)        0.809   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X33Y12.B         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X33Y13.D5        net (fanout=4)        0.657   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X33Y13.D         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y4.WEAU3      net (fanout=39)       1.403   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y4.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    ---------------------------------------------------  ---------------------------
    Total                                        4.108ns (1.239ns logic, 2.869ns route)
                                                         (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  20.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.108ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.198 - 0.182)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X33Y12.B5        net (fanout=5)        0.809   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X33Y12.B         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X33Y13.D5        net (fanout=4)        0.657   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X33Y13.D         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y4.WEAU2      net (fanout=39)       1.403   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y4.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    ---------------------------------------------------  ---------------------------
    Total                                        4.108ns (1.239ns logic, 2.869ns route)
                                                         (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  20.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.108ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.198 - 0.182)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X33Y12.B5        net (fanout=5)        0.809   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X33Y12.B         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X33Y13.D5        net (fanout=4)        0.657   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X33Y13.D         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y4.WEAL3      net (fanout=39)       1.403   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y4.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    ---------------------------------------------------  ---------------------------
    Total                                        4.108ns (1.239ns logic, 2.869ns route)
                                                         (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  20.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.105ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.198 - 0.182)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X33Y12.B3        net (fanout=4)        1.030   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X33Y12.B         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X33Y13.D5        net (fanout=4)        0.657   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X33Y13.D         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y4.WEAU0      net (fanout=39)       1.179   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y4.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    ---------------------------------------------------  ---------------------------
    Total                                        4.105ns (1.239ns logic, 2.866ns route)
                                                         (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  20.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.105ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.198 - 0.182)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X33Y12.B3        net (fanout=4)        1.030   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X33Y12.B         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X33Y13.D5        net (fanout=4)        0.657   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X33Y13.D         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y4.WEAL0      net (fanout=39)       1.179   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y4.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    ---------------------------------------------------  ---------------------------
    Total                                        4.105ns (1.239ns logic, 2.866ns route)
                                                         (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  20.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.085ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.198 - 0.182)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X33Y12.B5        net (fanout=5)        0.809   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X33Y12.B         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X33Y13.D5        net (fanout=4)        0.657   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X33Y13.D         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y4.WEAL1      net (fanout=39)       1.380   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y4.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    ---------------------------------------------------  ---------------------------
    Total                                        4.085ns (1.239ns logic, 2.846ns route)
                                                         (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  20.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.085ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.198 - 0.182)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X33Y12.B5        net (fanout=5)        0.809   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X33Y12.B         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X33Y13.D5        net (fanout=4)        0.657   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X33Y13.D         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y4.WEAU1      net (fanout=39)       1.380   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y4.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    ---------------------------------------------------  ---------------------------
    Total                                        4.085ns (1.239ns logic, 2.846ns route)
                                                         (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  20.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.025ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.811 - 0.825)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X33Y12.B5        net (fanout=5)        0.809   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X33Y12.B         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X33Y13.D5        net (fanout=4)        0.657   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X33Y13.D         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y3.WEAL0      net (fanout=39)       1.320   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y3.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.025ns (1.239ns logic, 2.786ns route)
                                                         (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  20.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.025ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.811 - 0.825)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X33Y12.B5        net (fanout=5)        0.809   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X33Y12.B         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X33Y13.D5        net (fanout=4)        0.657   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X33Y13.D         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y3.WEAU0      net (fanout=39)       1.320   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y3.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.025ns (1.239ns logic, 2.786ns route)
                                                         (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "fsl_i2s_1_i2s_bck_pin_BUFGP/IBUFG" PERIOD = 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKL
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKL
  Location pin: RAMB36_X2Y4.CLKARDCLKL
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKU
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKU
  Location pin: RAMB36_X2Y4.CLKARDCLKU
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKL
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKL
  Location pin: RAMB36_X1Y3.CLKARDCLKL
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKU
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKU
  Location pin: RAMB36_X1Y3.CLKARDCLKU
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKL
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKL
  Location pin: RAMB36_X2Y3.CLKARDCLKL
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKU
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKU
  Location pin: RAMB36_X2Y3.CLKARDCLKU
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKL
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKL
  Location pin: RAMB36_X2Y2.CLKARDCLKL
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKU
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKU
  Location pin: RAMB36_X2Y2.CLKARDCLKU
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.845ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: fsl_i2s_1_i2s_bck_pin_BUFGP/BUFG/I0
  Logical resource: fsl_i2s_1_i2s_bck_pin_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 48.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/FSL_Rst/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/POR_SRL_I/CLK
  Location pin: SLICE_X28Y18.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 48.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/FSL_Rst/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/POR_SRL_I/CLK
  Location pin: SLICE_X28Y18.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 48.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Data[28]/CLK
  Logical resource: SensorMP_i/fsl_i2s_1/fsl_i2s_1/Mshreg_adc_sregl_3/CLK
  Location pin: SLICE_X34Y23.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 48.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Data[28]/CLK
  Logical resource: SensorMP_i/fsl_i2s_1/fsl_i2s_1/Mshreg_adc_sregl_3/CLK
  Location pin: SLICE_X34Y23.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CK
  Location pin: SLICE_X31Y8.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CK
  Location pin: SLICE_X31Y8.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CK
  Location pin: SLICE_X31Y8.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_1/CK
  Location pin: SLICE_X32Y12.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_1/CK
  Location pin: SLICE_X32Y12.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_1/CK
  Location pin: SLICE_X32Y12.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_2/CK
  Location pin: SLICE_X32Y12.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_2/CK
  Location pin: SLICE_X32Y12.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_2/CK
  Location pin: SLICE_X32Y12.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_3/CK
  Location pin: SLICE_X32Y12.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_3/CK
  Location pin: SLICE_X32Y12.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_3/CK
  Location pin: SLICE_X32Y12.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_4/CK
  Location pin: SLICE_X32Y13.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_4/CK
  Location pin: SLICE_X32Y13.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_4/CK
  Location pin: SLICE_X32Y13.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_5/CK
  Location pin: SLICE_X32Y13.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_5/CK
  Location pin: SLICE_X32Y13.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: SensorMP_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: SensorMP_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 6.751ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Logical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Location pin: MMCME2_ADV_X0Y0.CLKOUT0
  Clock network: SensorMP_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: SensorMP_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Logical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Location pin: MMCME2_ADV_X0Y0.CLKFBOUT
  Clock network: SensorMP_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT
--------------------------------------------------------------------------------
Slack: 90.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 100.000ns (10.000MHz) (Tmmcmper_CLKIN(Finmin))
  Physical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: SensorMP_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 203.360ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKFBOUT(Foutmin))
  Physical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Logical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Location pin: MMCME2_ADV_X0Y0.CLKFBOUT
  Clock network: SensorMP_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT
--------------------------------------------------------------------------------
Slack: 205.360ns (max period limit - period)
  Period: 8.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKOUT(Foutmin))
  Physical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Logical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Location pin: MMCME2_ADV_X0Y0.CLKOUT0
  Clock network: SensorMP_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_microblaze_0_axi_periph_reset_resync_path" TIG;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.259ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 (FF)
  Destination:          SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      3.035ns (Levels of Logic = 1)
  Clock Path Skew:      -0.153ns (1.364 - 1.517)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 to SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y6.CQ       Tcko                  0.456   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
                                                       SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0
    SLICE_X17Y1.A2       net (fanout=2)        1.318   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
    SLICE_X17Y1.A        Tilo                  0.124   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X14Y1.SR       net (fanout=1)        0.732   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X14Y1.CLK      Trck                  0.405   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      3.035ns (0.985ns logic, 2.050ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Delay:                  3.259ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 (FF)
  Destination:          SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      3.035ns (Levels of Logic = 1)
  Clock Path Skew:      -0.153ns (1.364 - 1.517)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 to SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y6.CQ       Tcko                  0.456   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
                                                       SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0
    SLICE_X17Y1.A2       net (fanout=2)        1.318   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
    SLICE_X17Y1.A        Tilo                  0.124   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X14Y1.SR       net (fanout=1)        0.732   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X14Y1.CLK      Trck                  0.405   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      3.035ns (0.985ns logic, 2.050ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Delay:                  3.259ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 (FF)
  Destination:          SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      3.035ns (Levels of Logic = 1)
  Clock Path Skew:      -0.153ns (1.364 - 1.517)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 to SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y6.CQ       Tcko                  0.456   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
                                                       SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0
    SLICE_X17Y1.A2       net (fanout=2)        1.318   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
    SLICE_X17Y1.A        Tilo                  0.124   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X14Y1.SR       net (fanout=1)        0.732   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X14Y1.CLK      Trck                  0.405   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    -------------------------------------------------  ---------------------------
    Total                                      3.035ns (0.985ns logic, 2.050ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Delay:                  1.110ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.039ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y1.CQ       Tcko                  0.456   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X14Y1.DX       net (fanout=1)        0.525   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X14Y1.CLK      Tdick                 0.058   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.039ns (0.514ns logic, 0.525ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Delay:                  1.065ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.994ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y1.BQ       Tcko                  0.456   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X14Y1.CX       net (fanout=1)        0.477   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X14Y1.CLK      Tdick                 0.061   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.994ns (0.517ns logic, 0.477ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_microblaze_0_axi_ipc_reset_resync_path" TIG;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  2.405ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 (FF)
  Destination:          SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      2.180ns (Levels of Logic = 1)
  Clock Path Skew:      -0.154ns (1.363 - 1.517)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 to SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y6.CQ       Tcko                  0.456   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
                                                       SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0
    SLICE_X19Y1.D4       net (fanout=2)        0.808   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
    SLICE_X19Y1.D        Tilo                  0.124   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X19Y1.SR       net (fanout=1)        0.387   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X19Y1.CLK      Trck                  0.405   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      2.180ns (0.985ns logic, 1.195ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Delay:                  2.405ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 (FF)
  Destination:          SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      2.180ns (Levels of Logic = 1)
  Clock Path Skew:      -0.154ns (1.363 - 1.517)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 to SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y6.CQ       Tcko                  0.456   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
                                                       SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0
    SLICE_X19Y1.D4       net (fanout=2)        0.808   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
    SLICE_X19Y1.D        Tilo                  0.124   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X19Y1.SR       net (fanout=1)        0.387   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X19Y1.CLK      Trck                  0.405   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      2.180ns (0.985ns logic, 1.195ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Delay:                  2.405ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 (FF)
  Destination:          SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      2.180ns (Levels of Logic = 1)
  Clock Path Skew:      -0.154ns (1.363 - 1.517)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 to SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y6.CQ       Tcko                  0.456   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
                                                       SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0
    SLICE_X19Y1.D4       net (fanout=2)        0.808   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
    SLICE_X19Y1.D        Tilo                  0.124   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X19Y1.SR       net (fanout=1)        0.387   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X19Y1.CLK      Trck                  0.405   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    -------------------------------------------------  ---------------------------
    Total                                      2.180ns (0.985ns logic, 1.195ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Delay:                  1.084ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.013ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y1.AQ       Tcko                  0.456   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X19Y1.BX       net (fanout=1)        0.476   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X19Y1.CLK      Tdick                 0.081   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.013ns (0.537ns logic, 0.476ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Delay:                  1.063ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.992ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y1.BQ       Tcko                  0.456   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X19Y1.CX       net (fanout=1)        0.475   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X19Y1.CLK      Tdick                 0.061   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.992ns (0.517ns logic, 0.475ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_Reset_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.832ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.797ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SensorMP_i/debug_module_0_MBDEBUG_0_Dbg_Update rising
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.AQ      Tcko                  0.518   SensorMP_i/debug_module_0_MBDEBUG_0_Debug_Rst
                                                       SensorMP_i/debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X24Y27.A1      net (fanout=1)        1.232   SensorMP_i/debug_module_0_MBDEBUG_0_Debug_Rst
    SLICE_X24Y27.CLK     Tas                   0.047   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.797ns (0.565ns logic, 1.232ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Delay:                  1.761ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_reset/microblaze_0_reset/MB_Reset (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.626ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (0.760 - 0.824)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_reset/microblaze_0_reset/MB_Reset to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y17.AQ      Tcko                  0.518   SensorMP_i/microblaze_0_MB_Reset
                                                       SensorMP_i/microblaze_0_reset/microblaze_0_reset/MB_Reset
    SLICE_X24Y27.A3      net (fanout=1)        1.061   SensorMP_i/microblaze_0_MB_Reset
    SLICE_X24Y27.CLK     Tas                   0.047   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.626ns (0.565ns logic, 1.061ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Delay:                  1.392ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/lmb_v10_1/lmb_v10_1/POR_FF_I (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.260ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.760 - 0.821)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/lmb_v10_1/lmb_v10_1/POR_FF_I to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y27.CMUX    Tshcko                0.650   SensorMP_i/lmb_v10_1_LMB_Rst
                                                       SensorMP_i/lmb_v10_1/lmb_v10_1/POR_FF_I
    SLICE_X24Y27.A6      net (fanout=2)        0.563   SensorMP_i/lmb_v10_1_LMB_Rst
    SLICE_X24Y27.CLK     Tas                   0.047   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.260ns (0.697ns logic, 0.563ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_lmb_v10_0_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  2.949ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_reset/microblaze_0_reset/Bus_Struct_Reset_0 (FF)
  Destination:          SensorMP_i/lmb_v10_0/lmb_v10_0/POR_FF_I (FF)
  Data Path Delay:      2.830ns (Levels of Logic = 0)
  Clock Path Skew:      -0.048ns (0.778 - 0.826)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_reset/microblaze_0_reset/Bus_Struct_Reset_0 to SensorMP_i/lmb_v10_0/lmb_v10_0/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y18.AQ      Tcko                  0.456   SensorMP_i/microblaze_0_reset_Bus_Struct_Reset
                                                       SensorMP_i/microblaze_0_reset/microblaze_0_reset/Bus_Struct_Reset_0
    SLICE_X28Y43.SR      net (fanout=4)        1.850   SensorMP_i/microblaze_0_reset_Bus_Struct_Reset
    SLICE_X28Y43.CLK     Tsrck                 0.524   SensorMP_i/lmb_v10_0_LMB_Rst
                                                       SensorMP_i/lmb_v10_0/lmb_v10_0/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      2.830ns (0.980ns logic, 1.850ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_lmb_v10_1_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  2.427ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_reset/microblaze_0_reset/Bus_Struct_Reset_0 (FF)
  Destination:          SensorMP_i/lmb_v10_1/lmb_v10_1/POR_FF_I (FF)
  Data Path Delay:      2.294ns (Levels of Logic = 0)
  Clock Path Skew:      -0.062ns (0.764 - 0.826)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_reset/microblaze_0_reset/Bus_Struct_Reset_0 to SensorMP_i/lmb_v10_1/lmb_v10_1/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y18.AQ      Tcko                  0.456   SensorMP_i/microblaze_0_reset_Bus_Struct_Reset
                                                       SensorMP_i/microblaze_0_reset/microblaze_0_reset/Bus_Struct_Reset_0
    SLICE_X28Y27.SR      net (fanout=4)        1.314   SensorMP_i/microblaze_0_reset_Bus_Struct_Reset
    SLICE_X28Y27.CLK     Tsrck                 0.524   SensorMP_i/lmb_v10_1_LMB_Rst
                                                       SensorMP_i/lmb_v10_1/lmb_v10_1/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      2.294ns (0.980ns logic, 1.314ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_CLKOUT0 = PERIOD TIMEGRP 
"tnm_clk_125MHz" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.944ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generator_0_CLKOUT0 = PERIOD TIMEGRP "tnm_clk_125MHz" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.056ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKL
  Logical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKL
  Location pin: RAMB36_X0Y11.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.056ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKU
  Logical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKU
  Location pin: RAMB36_X0Y11.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.056ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKL
  Logical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKL
  Location pin: RAMB36_X0Y11.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.056ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLK_RF(FMAX_BRAM_RF_PERFORMANCE))
  Physical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKU
  Logical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKU
  Location pin: RAMB36_X0Y11.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X1Y12.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X1Y12.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X1Y12.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X1Y12.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X2Y11.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X2Y11.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X2Y11.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X2Y11.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKL
  Location pin: RAMB36_X1Y10.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKU
  Location pin: RAMB36_X1Y10.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKL
  Location pin: RAMB36_X1Y10.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKU
  Location pin: RAMB36_X1Y10.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKL
  Location pin: RAMB36_X1Y11.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKU
  Location pin: RAMB36_X1Y11.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKL
  Location pin: RAMB36_X1Y11.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKU
  Location pin: RAMB36_X1Y11.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKL
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKL
  Location pin: RAMB36_X2Y4.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKU
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKU
  Location pin: RAMB36_X2Y4.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKL
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKL
  Location pin: RAMB36_X1Y5.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKU
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKU
  Location pin: RAMB36_X1Y5.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKL
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKL
  Location pin: RAMB36_X1Y3.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKU
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKU
  Location pin: RAMB36_X1Y3.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKL
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKL
  Location pin: RAMB36_X2Y6.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKU
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKU
  Location pin: RAMB36_X2Y6.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKBWRCLKL
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKBWRCLKL
  Location pin: RAMB36_X2Y3.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKBWRCLKU
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKBWRCLKU
  Location pin: RAMB36_X2Y3.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_SensorMP_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = PERIOD    
     TIMEGRP         
"SensorMP_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0"         
TS_clk_fpga_0 * 1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 524614 paths analyzed, 17958 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.985ns.
--------------------------------------------------------------------------------
Slack:                  0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_8 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.750ns (Levels of Logic = 5)
  Clock Path Skew:      -0.164ns (1.498 - 1.662)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_8 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y53.CQ      Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[8]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_8
    SLICE_X31Y50.C2      net (fanout=11)       1.534   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[8]
    SLICE_X31Y50.CMUX    Topcc                 0.627   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.byte2
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[0].Compare_All_Bits.sel_I1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable
    SLICE_X41Y49.B4      net (fanout=9)        1.358   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.byte_equal[1]
    SLICE_X41Y49.B       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res25
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res26
    SLICE_X41Y49.D1      net (fanout=1)        1.025   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res25
    SLICE_X41Y49.CMUX    Topdc                 0.536   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res25
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res27
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_4
    SLICE_X30Y41.C6      net (fanout=1)        0.961   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_shift_logic_result[30]
    SLICE_X30Y41.C       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[31]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd241
    SLICE_X30Y44.C2      net (fanout=3)        0.960   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd[30]
    SLICE_X30Y44.CLK     Tas                   0.045   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op3[31]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op3241
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_30
    -------------------------------------------------  ---------------------------
    Total                                      7.750ns (1.912ns logic, 5.838ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.688ns (Levels of Logic = 4)
  Clock Path Skew:      -0.187ns (1.481 - 1.668)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y45.BQ      Tcko                  0.518   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Ext_BRK_i
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo
    SLICE_X30Y55.B2      net (fanout=7)        1.726   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo
    SLICE_X30Y55.COUT    Topcyb                0.657   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_jump31
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X30Y56.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
    SLICE_X30Y56.AMUX    Tcina                 0.497   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_freeze_nohalt
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6
    SLICE_X28Y60.C2      net (fanout=30)       1.185   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump
    SLICE_X28Y60.C       Tilo                  0.124   SensorMP_i/bram_cntlr_instruction/bram_cntlr_instruction/lmb_as
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i
    SLICE_X28Y54.C1      net (fanout=4)        1.059   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i
    SLICE_X28Y54.CMUX    Tilo                  0.360   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg[27]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_pc_write1
    SLICE_X31Y66.CE      net (fanout=7)        1.357   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_pc_write
    SLICE_X31Y66.CLK     Tceck                 0.205   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[6]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_3
    -------------------------------------------------  ---------------------------
    Total                                      7.688ns (2.361ns logic, 5.327ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.688ns (Levels of Logic = 4)
  Clock Path Skew:      -0.187ns (1.481 - 1.668)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y45.BQ      Tcko                  0.518   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Ext_BRK_i
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo
    SLICE_X30Y55.B2      net (fanout=7)        1.726   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo
    SLICE_X30Y55.COUT    Topcyb                0.657   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_jump31
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X30Y56.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
    SLICE_X30Y56.AMUX    Tcina                 0.497   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_freeze_nohalt
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6
    SLICE_X28Y60.C2      net (fanout=30)       1.185   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump
    SLICE_X28Y60.C       Tilo                  0.124   SensorMP_i/bram_cntlr_instruction/bram_cntlr_instruction/lmb_as
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i
    SLICE_X28Y54.C1      net (fanout=4)        1.059   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i
    SLICE_X28Y54.CMUX    Tilo                  0.360   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg[27]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_pc_write1
    SLICE_X31Y66.CE      net (fanout=7)        1.357   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_pc_write
    SLICE_X31Y66.CLK     Tceck                 0.205   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[6]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_6
    -------------------------------------------------  ---------------------------
    Total                                      7.688ns (2.361ns logic, 5.327ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.688ns (Levels of Logic = 4)
  Clock Path Skew:      -0.187ns (1.481 - 1.668)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y45.BQ      Tcko                  0.518   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Ext_BRK_i
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo
    SLICE_X30Y55.B2      net (fanout=7)        1.726   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo
    SLICE_X30Y55.COUT    Topcyb                0.657   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_jump31
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X30Y56.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
    SLICE_X30Y56.AMUX    Tcina                 0.497   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_freeze_nohalt
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6
    SLICE_X28Y60.C2      net (fanout=30)       1.185   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump
    SLICE_X28Y60.C       Tilo                  0.124   SensorMP_i/bram_cntlr_instruction/bram_cntlr_instruction/lmb_as
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i
    SLICE_X28Y54.C1      net (fanout=4)        1.059   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i
    SLICE_X28Y54.CMUX    Tilo                  0.360   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg[27]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_pc_write1
    SLICE_X31Y66.CE      net (fanout=7)        1.357   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_pc_write
    SLICE_X31Y66.CLK     Tceck                 0.205   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[6]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_4
    -------------------------------------------------  ---------------------------
    Total                                      7.688ns (2.361ns logic, 5.327ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.688ns (Levels of Logic = 4)
  Clock Path Skew:      -0.187ns (1.481 - 1.668)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y45.BQ      Tcko                  0.518   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Ext_BRK_i
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo
    SLICE_X30Y55.B2      net (fanout=7)        1.726   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo
    SLICE_X30Y55.COUT    Topcyb                0.657   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_jump31
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X30Y56.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
    SLICE_X30Y56.AMUX    Tcina                 0.497   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_freeze_nohalt
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6
    SLICE_X28Y60.C2      net (fanout=30)       1.185   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump
    SLICE_X28Y60.C       Tilo                  0.124   SensorMP_i/bram_cntlr_instruction/bram_cntlr_instruction/lmb_as
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i
    SLICE_X28Y54.C1      net (fanout=4)        1.059   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i
    SLICE_X28Y54.CMUX    Tilo                  0.360   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg[27]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_pc_write1
    SLICE_X31Y66.CE      net (fanout=7)        1.357   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_pc_write
    SLICE_X31Y66.CLK     Tceck                 0.205   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[6]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_2
    -------------------------------------------------  ---------------------------
    Total                                      7.688ns (2.361ns logic, 5.327ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.688ns (Levels of Logic = 4)
  Clock Path Skew:      -0.187ns (1.481 - 1.668)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y45.BQ      Tcko                  0.518   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Ext_BRK_i
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo
    SLICE_X30Y55.B2      net (fanout=7)        1.726   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo
    SLICE_X30Y55.COUT    Topcyb                0.657   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_jump31
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X30Y56.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
    SLICE_X30Y56.AMUX    Tcina                 0.497   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_freeze_nohalt
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6
    SLICE_X28Y60.C2      net (fanout=30)       1.185   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump
    SLICE_X28Y60.C       Tilo                  0.124   SensorMP_i/bram_cntlr_instruction/bram_cntlr_instruction/lmb_as
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i
    SLICE_X28Y54.C1      net (fanout=4)        1.059   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i
    SLICE_X28Y54.CMUX    Tilo                  0.360   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg[27]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_pc_write1
    SLICE_X31Y66.CE      net (fanout=7)        1.357   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_pc_write
    SLICE_X31Y66.CLK     Tceck                 0.205   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[6]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_5
    -------------------------------------------------  ---------------------------
    Total                                      7.688ns (2.361ns logic, 5.327ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.688ns (Levels of Logic = 4)
  Clock Path Skew:      -0.187ns (1.481 - 1.668)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y45.BQ      Tcko                  0.518   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Ext_BRK_i
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo
    SLICE_X30Y55.B2      net (fanout=7)        1.726   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo
    SLICE_X30Y55.COUT    Topcyb                0.657   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_jump31
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X30Y56.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
    SLICE_X30Y56.AMUX    Tcina                 0.497   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_freeze_nohalt
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6
    SLICE_X28Y60.C2      net (fanout=30)       1.185   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump
    SLICE_X28Y60.C       Tilo                  0.124   SensorMP_i/bram_cntlr_instruction/bram_cntlr_instruction/lmb_as
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i
    SLICE_X28Y54.C1      net (fanout=4)        1.059   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i
    SLICE_X28Y54.CMUX    Tilo                  0.360   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg[27]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_pc_write1
    SLICE_X31Y66.CE      net (fanout=7)        1.357   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_pc_write
    SLICE_X31Y66.CLK     Tceck                 0.205   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[6]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_1
    -------------------------------------------------  ---------------------------
    Total                                      7.688ns (2.361ns logic, 5.327ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_11 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.616ns (Levels of Logic = 5)
  Clock Path Skew:      -0.245ns (1.498 - 1.743)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_11 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y52.CQ      Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[11]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_11
    SLICE_X31Y50.B5      net (fanout=3)        1.144   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[11]
    SLICE_X31Y50.CMUX    Topbc                 0.883   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.byte2
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[1].Compare_All_Bits.sel_I1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable
    SLICE_X41Y49.B4      net (fanout=9)        1.358   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.byte_equal[1]
    SLICE_X41Y49.B       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res25
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res26
    SLICE_X41Y49.D1      net (fanout=1)        1.025   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res25
    SLICE_X41Y49.CMUX    Topdc                 0.536   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res25
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res27
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_4
    SLICE_X30Y41.C6      net (fanout=1)        0.961   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_shift_logic_result[30]
    SLICE_X30Y41.C       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[31]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd241
    SLICE_X30Y44.C2      net (fanout=3)        0.960   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd[30]
    SLICE_X30Y44.CLK     Tas                   0.045   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op3[31]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op3241
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_30
    -------------------------------------------------  ---------------------------
    Total                                      7.616ns (2.168ns logic, 5.448ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.727ns (Levels of Logic = 3)
  Clock Path Skew:      -0.132ns (1.530 - 1.662)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X27Y50.AMUX         Tshcko                0.594   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30_1
                                                            SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i
    SLICE_X24Y46.D1           net (fanout=29)       1.220   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i
    SLICE_X24Y46.D            Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Will_Break
                                                            SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Get_Inhibit1
    SLICE_X28Y25.A2           net (fanout=6)        1.831   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Inhibit
    SLICE_X28Y25.A            Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addrgray[0]
                                                            SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Mmux_FSL_S_Read_I<1>11
    SLICE_X33Y9.A2            net (fanout=13)       1.521   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_S_Read
    SLICE_X33Y9.A             Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[2]
                                                            SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mmux_read_addr_next11
    RAMB36_X2Y4.ADDRBWRADDRU3 net (fanout=8)        1.623   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[0]
    RAMB36_X2Y4.CLKBWRCLKU    Trcck_ADDRB           0.566   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
                                                            SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    ------------------------------------------------------  ---------------------------
    Total                                           7.727ns (1.532ns logic, 6.195ns route)
                                                            (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.727ns (Levels of Logic = 3)
  Clock Path Skew:      -0.132ns (1.530 - 1.662)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X27Y50.AMUX         Tshcko                0.594   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30_1
                                                            SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i
    SLICE_X24Y46.D1           net (fanout=29)       1.220   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i
    SLICE_X24Y46.D            Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Will_Break
                                                            SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Get_Inhibit1
    SLICE_X28Y25.A2           net (fanout=6)        1.831   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Inhibit
    SLICE_X28Y25.A            Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addrgray[0]
                                                            SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Mmux_FSL_S_Read_I<1>11
    SLICE_X33Y9.A2            net (fanout=13)       1.521   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_S_Read
    SLICE_X33Y9.A             Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[2]
                                                            SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mmux_read_addr_next11
    RAMB36_X2Y4.ADDRBWRADDRL3 net (fanout=8)        1.623   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[0]
    RAMB36_X2Y4.CLKBWRCLKL    Trcck_ADDRB           0.566   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
                                                            SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    ------------------------------------------------------  ---------------------------
    Total                                           7.727ns (1.532ns logic, 6.195ns route)
                                                            (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.553ns (Levels of Logic = 3)
  Clock Path Skew:      -0.305ns (1.538 - 1.843)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/processing_system7_0/processing_system7_0/PS7_i to SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP1WREADY Tpsscko_SAXIHP1WREADY  1.234   SensorMP_i/processing_system7_0/processing_system7_0/PS7_i
                                                         SensorMP_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X6Y60.B5         net (fanout=4)        2.398   SensorMP_i/microblaze_0_axi_ipc_M_WREADY
    SLICE_X6Y60.CMUX       Topbc                 0.884   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/_n16071
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst/USE_FPGA.and_inst
    SLICE_X5Y66.A3         net (fanout=53)       1.445   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_next_wrap_last
    SLICE_X5Y66.A          Tilo                  0.124   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[26]
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<0>121
    SLICE_X3Y59.D1         net (fanout=72)       1.376   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<0>12
    SLICE_X3Y59.CLK        Tas                   0.092   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[3]
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<3>11
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst
    ---------------------------------------------------  ---------------------------
    Total                                        7.553ns (2.334ns logic, 5.219ns route)
                                                         (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_9 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.613ns (Levels of Logic = 5)
  Clock Path Skew:      -0.245ns (1.498 - 1.743)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_9 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y52.CQ      Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[9]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_9
    SLICE_X31Y50.C1      net (fanout=3)        1.397   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[9]
    SLICE_X31Y50.CMUX    Topcc                 0.627   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.byte2
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[0].Compare_All_Bits.sel_I1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable
    SLICE_X41Y49.B4      net (fanout=9)        1.358   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.byte_equal[1]
    SLICE_X41Y49.B       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res25
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res26
    SLICE_X41Y49.D1      net (fanout=1)        1.025   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res25
    SLICE_X41Y49.CMUX    Topdc                 0.536   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res25
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res27
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_4
    SLICE_X30Y41.C6      net (fanout=1)        0.961   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_shift_logic_result[30]
    SLICE_X30Y41.C       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[31]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd241
    SLICE_X30Y44.C2      net (fanout=3)        0.960   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd[30]
    SLICE_X30Y44.CLK     Tas                   0.045   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op3[31]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op3241
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_30
    -------------------------------------------------  ---------------------------
    Total                                      7.613ns (1.912ns logic, 5.701ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.553ns (Levels of Logic = 3)
  Clock Path Skew:      -0.305ns (1.538 - 1.843)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/processing_system7_0/processing_system7_0/PS7_i to SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP1WREADY Tpsscko_SAXIHP1WREADY  1.234   SensorMP_i/processing_system7_0/processing_system7_0/PS7_i
                                                         SensorMP_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X6Y60.B5         net (fanout=4)        2.398   SensorMP_i/microblaze_0_axi_ipc_M_WREADY
    SLICE_X6Y60.CMUX       Topbc                 0.884   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/_n16071
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst/USE_FPGA.and_inst
    SLICE_X5Y66.A3         net (fanout=53)       1.445   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_next_wrap_last
    SLICE_X5Y66.A          Tilo                  0.124   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[26]
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<0>121
    SLICE_X2Y59.C1         net (fanout=72)       1.375   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<0>12
    SLICE_X2Y59.CLK        Tas                   0.093   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[7]
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<6>11
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst
    ---------------------------------------------------  ---------------------------
    Total                                        7.553ns (2.335ns logic, 5.218ns route)
                                                         (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.553ns (Levels of Logic = 3)
  Clock Path Skew:      -0.305ns (1.538 - 1.843)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/processing_system7_0/processing_system7_0/PS7_i to SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP1WREADY Tpsscko_SAXIHP1WREADY  1.234   SensorMP_i/processing_system7_0/processing_system7_0/PS7_i
                                                         SensorMP_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X6Y60.B5         net (fanout=4)        2.398   SensorMP_i/microblaze_0_axi_ipc_M_WREADY
    SLICE_X6Y60.CMUX       Topbc                 0.884   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/_n16071
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst/USE_FPGA.and_inst
    SLICE_X5Y66.A3         net (fanout=53)       1.445   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_next_wrap_last
    SLICE_X5Y66.A          Tilo                  0.124   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[26]
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<0>121
    SLICE_X2Y59.D1         net (fanout=72)       1.376   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<0>12
    SLICE_X2Y59.CLK        Tas                   0.092   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[7]
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<7>11
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst
    ---------------------------------------------------  ---------------------------
    Total                                        7.553ns (2.334ns logic, 5.219ns route)
                                                         (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.549ns (Levels of Logic = 3)
  Clock Path Skew:      -0.305ns (1.538 - 1.843)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/processing_system7_0/processing_system7_0/PS7_i to SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP1WREADY Tpsscko_SAXIHP1WREADY  1.234   SensorMP_i/processing_system7_0/processing_system7_0/PS7_i
                                                         SensorMP_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X6Y60.B5         net (fanout=4)        2.398   SensorMP_i/microblaze_0_axi_ipc_M_WREADY
    SLICE_X6Y60.CMUX       Topbc                 0.884   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/_n16071
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst/USE_FPGA.and_inst
    SLICE_X5Y66.A3         net (fanout=53)       1.445   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_next_wrap_last
    SLICE_X5Y66.A          Tilo                  0.124   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[26]
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<0>121
    SLICE_X3Y59.C1         net (fanout=72)       1.371   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<0>12
    SLICE_X3Y59.CLK        Tas                   0.093   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[3]
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<2>11
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst
    ---------------------------------------------------  ---------------------------
    Total                                        7.549ns (2.335ns logic, 5.214ns route)
                                                         (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  0.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.532ns (Levels of Logic = 4)
  Clock Path Skew:      -0.315ns (1.528 - 1.843)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/processing_system7_0/processing_system7_0/PS7_i to SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP1WREADY Tpsscko_SAXIHP1WREADY  1.234   SensorMP_i/processing_system7_0/processing_system7_0/PS7_i
                                                         SensorMP_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X6Y60.B5         net (fanout=4)        2.398   SensorMP_i/microblaze_0_axi_ipc_M_WREADY
    SLICE_X6Y60.B          Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/_n16071
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1
    SLICE_X2Y66.A5         net (fanout=2)        0.854   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I
    SLICE_X2Y66.AMUX       Tilo                  0.320   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wrap_qualifier[3]
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_qualifier<0>31
    SLICE_X2Y60.C1         net (fanout=12)       1.119   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_qualifier<0>3
    SLICE_X2Y60.C          Tilo                  0.124   SensorMP_i/microblaze_0_axi_ipc_M_WDATA[38]
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_qualifier<4>2
    SLICE_X3Y71.A1         net (fanout=8)        1.264   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_qualifier[4]
    SLICE_X3Y71.CLK        Tas                   0.095   SensorMP_i/microblaze_0_axi_ipc_M_WDATA[42]
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].LUT6_data_inst
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst
    ---------------------------------------------------  ---------------------------
    Total                                        7.532ns (1.897ns logic, 5.635ns route)
                                                         (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.541ns (Levels of Logic = 3)
  Clock Path Skew:      -0.305ns (1.538 - 1.843)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/processing_system7_0/processing_system7_0/PS7_i to SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP1WREADY Tpsscko_SAXIHP1WREADY  1.234   SensorMP_i/processing_system7_0/processing_system7_0/PS7_i
                                                         SensorMP_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X6Y60.B5         net (fanout=4)        2.398   SensorMP_i/microblaze_0_axi_ipc_M_WREADY
    SLICE_X6Y60.CMUX       Topbc                 0.884   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/_n16071
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst/USE_FPGA.and_inst
    SLICE_X5Y66.A3         net (fanout=53)       1.445   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_next_wrap_last
    SLICE_X5Y66.A          Tilo                  0.124   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[26]
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<0>121
    SLICE_X2Y59.A2         net (fanout=72)       1.361   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<0>12
    SLICE_X2Y59.CLK        Tas                   0.095   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[7]
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<4>11
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst
    ---------------------------------------------------  ---------------------------
    Total                                        7.541ns (2.337ns logic, 5.204ns route)
                                                         (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  0.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.517ns (Levels of Logic = 3)
  Clock Path Skew:      -0.314ns (1.529 - 1.843)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/processing_system7_0/processing_system7_0/PS7_i to SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP1WREADY Tpsscko_SAXIHP1WREADY  1.234   SensorMP_i/processing_system7_0/processing_system7_0/PS7_i
                                                         SensorMP_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X6Y60.B5         net (fanout=4)        2.398   SensorMP_i/microblaze_0_axi_ipc_M_WREADY
    SLICE_X6Y60.CMUX       Topbc                 0.884   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/_n16071
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst/USE_FPGA.and_inst
    SLICE_X5Y66.A3         net (fanout=53)       1.445   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_next_wrap_last
    SLICE_X5Y66.A          Tilo                  0.124   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[26]
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<0>121
    SLICE_X3Y70.D1         net (fanout=72)       1.340   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<0>12
    SLICE_X3Y70.CLK        Tas                   0.092   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[42]
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<42>11
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst
    ---------------------------------------------------  ---------------------------
    Total                                        7.517ns (2.334ns logic, 5.183ns route)
                                                         (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.513ns (Levels of Logic = 3)
  Clock Path Skew:      -0.314ns (1.529 - 1.843)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/processing_system7_0/processing_system7_0/PS7_i to SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP1WREADY Tpsscko_SAXIHP1WREADY  1.234   SensorMP_i/processing_system7_0/processing_system7_0/PS7_i
                                                         SensorMP_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X6Y60.B5         net (fanout=4)        2.398   SensorMP_i/microblaze_0_axi_ipc_M_WREADY
    SLICE_X6Y60.CMUX       Topbc                 0.884   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/_n16071
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst/USE_FPGA.and_inst
    SLICE_X5Y66.A3         net (fanout=53)       1.445   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_next_wrap_last
    SLICE_X5Y66.A          Tilo                  0.124   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[26]
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<0>121
    SLICE_X3Y70.C1         net (fanout=72)       1.335   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<0>12
    SLICE_X3Y70.CLK        Tas                   0.093   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[42]
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<41>11
                                                         SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst
    ---------------------------------------------------  ---------------------------
    Total                                        7.513ns (2.335ns logic, 5.178ns route)
                                                         (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.684ns (Levels of Logic = 3)
  Clock Path Skew:      -0.132ns (1.530 - 1.662)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X27Y50.AMUX         Tshcko                0.594   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30_1
                                                            SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i
    SLICE_X24Y46.D1           net (fanout=29)       1.220   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i
    SLICE_X24Y46.D            Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Will_Break
                                                            SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Get_Inhibit1
    SLICE_X28Y25.A2           net (fanout=6)        1.831   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Inhibit
    SLICE_X28Y25.A            Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addrgray[0]
                                                            SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Mmux_FSL_S_Read_I<1>11
    SLICE_X33Y11.B1           net (fanout=13)       1.799   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_S_Read
    SLICE_X33Y11.B            Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[9]
                                                            SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mmux_read_addr_next71
    RAMB36_X2Y4.ADDRBWRADDRU7 net (fanout=8)        1.302   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[4]
    RAMB36_X2Y4.CLKBWRCLKU    Trcck_ADDRB           0.566   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
                                                            SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    ------------------------------------------------------  ---------------------------
    Total                                           7.684ns (1.532ns logic, 6.152ns route)
                                                            (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.599ns (Levels of Logic = 3)
  Clock Path Skew:      -0.217ns (1.490 - 1.707)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y3.DOBDO0   Trcko_DOB             2.454   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                       SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    SLICE_X33Y34.B1      net (fanout=1)        1.937   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_S_Data[13]
    SLICE_X33Y34.B       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result[15]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Mmux_FIFO_Data51
    SLICE_X30Y38.C2      net (fanout=1)        1.226   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data[13]
    SLICE_X30Y38.C       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[13]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd5
    SLICE_X34Y50.C2      net (fanout=3)        1.689   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd[13]
    SLICE_X34Y50.CLK     Tas                   0.045   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[13]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op210
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_13
    -------------------------------------------------  ---------------------------
    Total                                      7.599ns (2.747ns logic, 4.852ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.599ns (Levels of Logic = 3)
  Clock Path Skew:      -0.217ns (1.490 - 1.707)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y3.DOBDO0   Trcko_DOB             2.454   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                       SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    SLICE_X33Y34.B1      net (fanout=1)        1.937   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_S_Data[13]
    SLICE_X33Y34.B       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result[15]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Mmux_FIFO_Data51
    SLICE_X30Y38.C2      net (fanout=1)        1.226   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data[13]
    SLICE_X30Y38.C       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[13]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd5
    SLICE_X34Y50.C2      net (fanout=3)        1.689   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd[13]
    SLICE_X34Y50.CLK     Tas                   0.045   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[13]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op210
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_13
    -------------------------------------------------  ---------------------------
    Total                                      7.599ns (2.747ns logic, 4.852ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.684ns (Levels of Logic = 3)
  Clock Path Skew:      -0.132ns (1.530 - 1.662)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X27Y50.AMUX         Tshcko                0.594   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30_1
                                                            SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i
    SLICE_X24Y46.D1           net (fanout=29)       1.220   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i
    SLICE_X24Y46.D            Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Will_Break
                                                            SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Get_Inhibit1
    SLICE_X28Y25.A2           net (fanout=6)        1.831   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Inhibit
    SLICE_X28Y25.A            Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addrgray[0]
                                                            SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Mmux_FSL_S_Read_I<1>11
    SLICE_X33Y11.B1           net (fanout=13)       1.799   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_S_Read
    SLICE_X33Y11.B            Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[9]
                                                            SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mmux_read_addr_next71
    RAMB36_X2Y4.ADDRBWRADDRL7 net (fanout=8)        1.302   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[4]
    RAMB36_X2Y4.CLKBWRCLKL    Trcck_ADDRB           0.566   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
                                                            SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    ------------------------------------------------------  ---------------------------
    Total                                           7.684ns (1.532ns logic, 6.152ns route)
                                                            (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.678ns (Levels of Logic = 3)
  Clock Path Skew:      -0.132ns (1.530 - 1.662)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X27Y50.AMUX          Tshcko                0.594   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30_1
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i
    SLICE_X24Y46.D1            net (fanout=29)       1.220   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i
    SLICE_X24Y46.D             Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Will_Break
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Get_Inhibit1
    SLICE_X28Y25.A2            net (fanout=6)        1.831   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Inhibit
    SLICE_X28Y25.A             Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addrgray[0]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Mmux_FSL_S_Read_I<1>11
    SLICE_X33Y10.C3            net (fanout=13)       1.782   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_S_Read
    SLICE_X33Y10.C             Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_nextgray[11]
                                                             SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mmux_read_addr_next101
    RAMB36_X2Y4.ADDRBWRADDRU10 net (fanout=8)        1.313   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[7]
    RAMB36_X2Y4.CLKBWRCLKU     Trcck_ADDRB           0.566   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
                                                             SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    -------------------------------------------------------  ---------------------------
    Total                                            7.678ns (1.532ns logic, 6.146ns route)
                                                             (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.678ns (Levels of Logic = 3)
  Clock Path Skew:      -0.132ns (1.530 - 1.662)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X27Y50.AMUX          Tshcko                0.594   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30_1
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i
    SLICE_X24Y46.D1            net (fanout=29)       1.220   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i
    SLICE_X24Y46.D             Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Will_Break
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Get_Inhibit1
    SLICE_X28Y25.A2            net (fanout=6)        1.831   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Inhibit
    SLICE_X28Y25.A             Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addrgray[0]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Mmux_FSL_S_Read_I<1>11
    SLICE_X33Y10.C3            net (fanout=13)       1.782   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_S_Read
    SLICE_X33Y10.C             Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_nextgray[11]
                                                             SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mmux_read_addr_next101
    RAMB36_X2Y4.ADDRBWRADDRL10 net (fanout=8)        1.313   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[7]
    RAMB36_X2Y4.CLKBWRCLKL     Trcck_ADDRB           0.566   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
                                                             SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    -------------------------------------------------------  ---------------------------
    Total                                            7.678ns (1.532ns logic, 6.146ns route)
                                                             (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  0.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21 (FF)
  Destination:          SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.578ns (Levels of Logic = 3)
  Clock Path Skew:      -0.221ns (1.530 - 1.751)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21 to SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X36Y45.CQ             Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[21]
                                                              SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21
    SLICE_X21Y51.B1             net (fanout=4)        1.922   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[21]
    SLICE_X21Y51.COUT           Topcyb                0.674   SensorMP_i/microblaze_0_axi_periph_S_ARADDR[12]
                                                              SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X21Y52.CIN            net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[19]
    SLICE_X21Y52.AMUX           Tcina                 0.410   SensorMP_i/microblaze_0_axi_periph_S_ARADDR[16]
                                                              SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X28Y65.D2             net (fanout=10)       1.648   SensorMP_i/bram_cntlr_data_portb_BRAM_Addr[18]
    SLICE_X28Y65.DMUX           Tilo                  0.388   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[0]
                                                              SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc101
    RAMB36_X1Y10.ADDRARDADDRL14 net (fanout=9)        1.514   SensorMP_i/bram_cntlr_instruction_porta_BRAM_Addr[18]
    RAMB36_X1Y10.CLKARDCLKL     Trcck_ADDRA           0.566   SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2
                                                              SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2
    --------------------------------------------------------  ---------------------------
    Total                                             7.578ns (2.494ns logic, 5.084ns route)
                                                              (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21 (FF)
  Destination:          SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.576ns (Levels of Logic = 3)
  Clock Path Skew:      -0.221ns (1.530 - 1.751)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21 to SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X36Y45.CQ             Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[21]
                                                              SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21
    SLICE_X21Y51.B1             net (fanout=4)        1.922   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[21]
    SLICE_X21Y51.COUT           Topcyb                0.674   SensorMP_i/microblaze_0_axi_periph_S_ARADDR[12]
                                                              SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X21Y52.CIN            net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[19]
    SLICE_X21Y52.AMUX           Tcina                 0.410   SensorMP_i/microblaze_0_axi_periph_S_ARADDR[16]
                                                              SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X28Y65.D2             net (fanout=10)       1.648   SensorMP_i/bram_cntlr_data_portb_BRAM_Addr[18]
    SLICE_X28Y65.DMUX           Tilo                  0.388   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[0]
                                                              SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc101
    RAMB36_X1Y10.ADDRARDADDRU14 net (fanout=9)        1.512   SensorMP_i/bram_cntlr_instruction_porta_BRAM_Addr[18]
    RAMB36_X1Y10.CLKARDCLKU     Trcck_ADDRA           0.566   SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2
                                                              SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2
    --------------------------------------------------------  ---------------------------
    Total                                             7.576ns (2.494ns logic, 5.082ns route)
                                                              (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_8 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.628ns (Levels of Logic = 5)
  Clock Path Skew:      -0.164ns (1.498 - 1.662)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_8 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y53.CQ      Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[8]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_8
    SLICE_X31Y50.C2      net (fanout=11)       1.534   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[8]
    SLICE_X31Y50.CMUX    Topcc                 0.627   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.byte2
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[0].Compare_All_Bits.sel_I1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable
    SLICE_X41Y49.B4      net (fanout=9)        1.358   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.byte_equal[1]
    SLICE_X41Y49.B       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res25
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res26
    SLICE_X41Y49.D1      net (fanout=1)        1.025   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res25
    SLICE_X41Y49.CMUX    Topdc                 0.536   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res25
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res27
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_4
    SLICE_X30Y41.C6      net (fanout=1)        0.961   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_shift_logic_result[30]
    SLICE_X30Y41.C       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[31]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd241
    SLICE_X30Y43.D4      net (fanout=3)        0.631   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd[30]
    SLICE_X30Y43.CLK     Tas                   0.252   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[30]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp241
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Using_FPGA_LUT6.Gen_Bit[30].MUXF7_I1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30
    -------------------------------------------------  ---------------------------
    Total                                      7.628ns (2.119ns logic, 5.509ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.638ns (Levels of Logic = 3)
  Clock Path Skew:      -0.132ns (1.530 - 1.662)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X27Y50.AMUX         Tshcko                0.594   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30_1
                                                            SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i
    SLICE_X24Y46.D1           net (fanout=29)       1.220   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i
    SLICE_X24Y46.D            Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Will_Break
                                                            SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Get_Inhibit1
    SLICE_X28Y25.A2           net (fanout=6)        1.831   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Inhibit
    SLICE_X28Y25.A            Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addrgray[0]
                                                            SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Mmux_FSL_S_Read_I<1>11
    SLICE_X33Y8.B1            net (fanout=13)       1.531   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_S_Read
    SLICE_X33Y8.B             Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_nextgray[6]
                                                            SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mmux_read_addr_next61
    RAMB36_X2Y4.ADDRBWRADDRL6 net (fanout=8)        1.524   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[3]
    RAMB36_X2Y4.CLKBWRCLKL    Trcck_ADDRB           0.566   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
                                                            SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    ------------------------------------------------------  ---------------------------
    Total                                           7.638ns (1.532ns logic, 6.106ns route)
                                                            (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  0.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.638ns (Levels of Logic = 3)
  Clock Path Skew:      -0.132ns (1.530 - 1.662)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X27Y50.AMUX         Tshcko                0.594   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30_1
                                                            SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i
    SLICE_X24Y46.D1           net (fanout=29)       1.220   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i
    SLICE_X24Y46.D            Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Will_Break
                                                            SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Get_Inhibit1
    SLICE_X28Y25.A2           net (fanout=6)        1.831   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Inhibit
    SLICE_X28Y25.A            Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addrgray[0]
                                                            SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Mmux_FSL_S_Read_I<1>11
    SLICE_X33Y8.B1            net (fanout=13)       1.531   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_S_Read
    SLICE_X33Y8.B             Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_nextgray[6]
                                                            SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mmux_read_addr_next61
    RAMB36_X2Y4.ADDRBWRADDRU6 net (fanout=8)        1.524   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[3]
    RAMB36_X2Y4.CLKBWRCLKU    Trcck_ADDRB           0.566   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
                                                            SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    ------------------------------------------------------  ---------------------------
    Total                                           7.638ns (1.532ns logic, 6.106ns route)
                                                            (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SensorMP_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = PERIOD
        TIMEGRP
        "SensorMP_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0"
        TS_clk_fpga_0 * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.056ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKL
  Logical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKL
  Location pin: RAMB36_X0Y11.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.056ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKU
  Logical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKU
  Location pin: RAMB36_X0Y11.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.056ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKL
  Logical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKL
  Location pin: RAMB36_X0Y11.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.056ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLK_RF(FMAX_BRAM_RF_PERFORMANCE))
  Physical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKU
  Logical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKU
  Location pin: RAMB36_X0Y11.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X1Y12.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X1Y12.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X1Y12.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X1Y12.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X2Y11.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X2Y11.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X2Y11.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X2Y11.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKL
  Location pin: RAMB36_X1Y10.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKU
  Location pin: RAMB36_X1Y10.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKL
  Location pin: RAMB36_X1Y10.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKU
  Location pin: RAMB36_X1Y10.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKL
  Location pin: RAMB36_X1Y11.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKU
  Location pin: RAMB36_X1Y11.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKL
  Location pin: RAMB36_X1Y11.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKU
  Location pin: RAMB36_X1Y11.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKL
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKL
  Location pin: RAMB36_X2Y4.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKU
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKU
  Location pin: RAMB36_X2Y4.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKL
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKL
  Location pin: RAMB36_X1Y5.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKU
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKU
  Location pin: RAMB36_X1Y5.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKL
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKL
  Location pin: RAMB36_X1Y3.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKU
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKU
  Location pin: RAMB36_X1Y3.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKL
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKL
  Location pin: RAMB36_X2Y6.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKU
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKU
  Location pin: RAMB36_X2Y6.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKBWRCLKL
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKBWRCLKL
  Location pin: RAMB36_X2Y3.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKBWRCLKU
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKBWRCLKU
  Location pin: RAMB36_X2Y3.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_fpga_0
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_fpga_0                  |     10.000ns|      4.000ns|      9.981ns|            0|            0|            0|       524614|
| TS_SensorMP_i_clock_generator_|      8.000ns|      7.985ns|          N/A|            0|            0|       524614|            0|
| 0_clock_generator_0_SIG_MMCM1_|             |             |             |             |             |             |             |
| CLKOUT0                       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fsl_i2s_0_i2s_bck_pin
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
fsl_i2s_0_i2s_bck_pin|    4.642|    4.374|         |    1.777|
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fsl_i2s_1_i2s_bck_pin
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
fsl_i2s_1_i2s_bck_pin|    4.686|    4.519|         |    1.511|
---------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 526011 paths, 0 nets, and 20296 connections

Design statistics:
   Minimum period:   9.038ns{1}   (Maximum frequency: 110.644MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 07 00:09:42 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 590 MB



