
*** Running vivado
    with args -log numero8_block_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source numero8_block_wrapper.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source numero8_block_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/vini/Documents/FPGA/GIF4202_Lab3/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vini/Xilinx/Vivado/2022.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2707.805 ; gain = 88.043 ; free physical = 6634 ; free virtual = 11934
Command: synth_design -top numero8_block_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 176200
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2707.805 ; gain = 0.000 ; free physical = 4813 ; free virtual = 10109
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'numero8_block_wrapper' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/hdl/numero8_block_wrapper.vhd:34]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/vini/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734' bound to instance 'hdmi_in_ddc_scl_iobuf' of component 'IOBUF' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/hdl/numero8_block_wrapper.vhd:73]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/home/vini/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/home/vini/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/vini/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734' bound to instance 'hdmi_in_ddc_sda_iobuf' of component 'IOBUF' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/hdl/numero8_block_wrapper.vhd:80]
INFO: [Synth 8-3491] module 'numero8_block' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/synth/numero8_block.vhd:14' bound to instance 'numero8_block_i' of component 'numero8_block' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/hdl/numero8_block_wrapper.vhd:87]
INFO: [Synth 8-638] synthesizing module 'numero8_block' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/synth/numero8_block.vhd:42]
INFO: [Synth 8-3491] module 'numero8_block_clk_wiz_0_0' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.runs/synth_1/.Xil/Vivado-176110-pop-os/realtime/numero8_block_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'numero8_block_clk_wiz_0_0' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/synth/numero8_block.vhd:163]
INFO: [Synth 8-638] synthesizing module 'numero8_block_clk_wiz_0_0' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.runs/synth_1/.Xil/Vivado-176110-pop-os/realtime/numero8_block_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'numero8_block_color_detector_0_0' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.runs/synth_1/.Xil/Vivado-176110-pop-os/realtime/numero8_block_color_detector_0_0_stub.vhdl:5' bound to instance 'color_detector_0' of component 'numero8_block_color_detector_0_0' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/synth/numero8_block.vhd:170]
INFO: [Synth 8-638] synthesizing module 'numero8_block_color_detector_0_0' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.runs/synth_1/.Xil/Vivado-176110-pop-os/realtime/numero8_block_color_detector_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'numero8_block_dvi2rgb_0_0' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.runs/synth_1/.Xil/Vivado-176110-pop-os/realtime/numero8_block_dvi2rgb_0_0_stub.vhdl:5' bound to instance 'dvi2rgb_0' of component 'numero8_block_dvi2rgb_0_0' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/synth/numero8_block.vhd:177]
INFO: [Synth 8-638] synthesizing module 'numero8_block_dvi2rgb_0_0' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.runs/synth_1/.Xil/Vivado-176110-pop-os/realtime/numero8_block_dvi2rgb_0_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'numero8_block_rgb2dvi_0_0' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.runs/synth_1/.Xil/Vivado-176110-pop-os/realtime/numero8_block_rgb2dvi_0_0_stub.vhdl:5' bound to instance 'rgb2dvi_0' of component 'numero8_block_rgb2dvi_0_0' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/synth/numero8_block.vhd:200]
INFO: [Synth 8-638] synthesizing module 'numero8_block_rgb2dvi_0_0' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.runs/synth_1/.Xil/Vivado-176110-pop-os/realtime/numero8_block_rgb2dvi_0_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'numero8_block' (0#1) [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/synth/numero8_block.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'numero8_block_wrapper' (0#1) [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/hdl/numero8_block_wrapper.vhd:34]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2707.805 ; gain = 0.000 ; free physical = 5910 ; free virtual = 11207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2707.805 ; gain = 0.000 ; free physical = 5910 ; free virtual = 11207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2707.805 ; gain = 0.000 ; free physical = 5910 ; free virtual = 11207
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.805 ; gain = 0.000 ; free physical = 5908 ; free virtual = 11205
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0_in_context.xdc] for cell 'numero8_block_i/dvi2rgb_0'
Finished Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0_in_context.xdc] for cell 'numero8_block_i/dvi2rgb_0'
Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0_in_context.xdc] for cell 'numero8_block_i/rgb2dvi_0'
Finished Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0_in_context.xdc] for cell 'numero8_block_i/rgb2dvi_0'
Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_clk_wiz_0_0/numero8_block_clk_wiz_0_0/numero8_block_clk_wiz_0_0_in_context.xdc] for cell 'numero8_block_i/clk_wiz_0'
Finished Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_clk_wiz_0_0/numero8_block_clk_wiz_0_0/numero8_block_clk_wiz_0_0_in_context.xdc] for cell 'numero8_block_i/clk_wiz_0'
Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_color_detector_0_0/numero8_block_color_detector_0_0/numero8_block_color_detector_0_0_in_context.xdc] for cell 'numero8_block_i/color_detector_0'
Finished Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_color_detector_0_0/numero8_block_color_detector_0_0/numero8_block_color_detector_0_0_in_context.xdc] for cell 'numero8_block_i/color_detector_0'
Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.srcs/constrs_1/new/numero8_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_hpd'. [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.srcs/constrs_1/new/numero8_constraints.xdc:224]
Finished Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.srcs/constrs_1/new/numero8_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.srcs/constrs_1/new/numero8_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/numero8_block_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.srcs/constrs_1/new/numero8_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/numero8_block_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/numero8_block_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.805 ; gain = 0.000 ; free physical = 5821 ; free virtual = 11114
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.805 ; gain = 0.000 ; free physical = 5821 ; free virtual = 11114
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.805 ; gain = 0.000 ; free physical = 5869 ; free virtual = 11169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.805 ; gain = 0.000 ; free physical = 5869 ; free virtual = 11169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_clk_n. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_clk_n. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_clk_p. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_clk_p. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[0]. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[0]. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[1]. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[1]. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[2]. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[2]. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[0]. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[0]. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[1]. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[1]. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[2]. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[2]. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_clk_wiz_0_0/numero8_block_clk_wiz_0_0/numero8_block_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_clk_wiz_0_0/numero8_block_clk_wiz_0_0/numero8_block_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for numero8_block_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for numero8_block_i/dvi2rgb_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for numero8_block_i/rgb2dvi_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for numero8_block_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for numero8_block_i/color_detector_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.805 ; gain = 0.000 ; free physical = 5868 ; free virtual = 11168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.805 ; gain = 0.000 ; free physical = 5865 ; free virtual = 11166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2707.805 ; gain = 0.000 ; free physical = 5860 ; free virtual = 11165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2707.805 ; gain = 0.000 ; free physical = 5718 ; free virtual = 11025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2707.805 ; gain = 0.000 ; free physical = 5718 ; free virtual = 11025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2707.805 ; gain = 0.000 ; free physical = 5709 ; free virtual = 11016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2707.805 ; gain = 0.000 ; free physical = 5594 ; free virtual = 10938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2707.805 ; gain = 0.000 ; free physical = 5594 ; free virtual = 10938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2707.805 ; gain = 0.000 ; free physical = 5594 ; free virtual = 10938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2707.805 ; gain = 0.000 ; free physical = 5594 ; free virtual = 10938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2707.805 ; gain = 0.000 ; free physical = 5594 ; free virtual = 10938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2707.805 ; gain = 0.000 ; free physical = 5594 ; free virtual = 10938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |numero8_block_clk_wiz_0_0        |         1|
|2     |numero8_block_color_detector_0_0 |         1|
|3     |numero8_block_dvi2rgb_0_0        |         1|
|4     |numero8_block_rgb2dvi_0_0        |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |numero8_block_clk_wiz_0_0_bbox        |     1|
|2     |numero8_block_color_detector_0_0_bbox |     1|
|3     |numero8_block_dvi2rgb_0_0_bbox        |     1|
|4     |numero8_block_rgb2dvi_0_0_bbox        |     1|
|5     |IBUF                                  |     1|
|6     |IOBUF                                 |     2|
|7     |OBUF                                  |     3|
+------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2707.805 ; gain = 0.000 ; free physical = 5594 ; free virtual = 10938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2707.805 ; gain = 0.000 ; free physical = 5651 ; free virtual = 10995
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2707.805 ; gain = 0.000 ; free physical = 5651 ; free virtual = 10995
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.805 ; gain = 0.000 ; free physical = 5643 ; free virtual = 10987
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.805 ; gain = 0.000 ; free physical = 5669 ; free virtual = 11015
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Synth Design complete, checksum: 8871c5d3
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2707.805 ; gain = 0.000 ; free physical = 5863 ; free virtual = 11209
INFO: [Common 17-1381] The checkpoint '/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.runs/synth_1/numero8_block_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file numero8_block_wrapper_utilization_synth.rpt -pb numero8_block_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 13 17:22:20 2022...
