// // error when 000 signature occurs in pTable
// package coupledL2.prefetch
// import org.chipsalliance.cde.config.Parameters
// import xs.utils.perf.HasPerfLogging
// import xs.utils.sram.SRAMTemplate
// import chisel3._
// import chisel3.util._
// import xs.utils.Pipeline
// import xs.utils.SignExt
// import coupledL2._

// case class SPPParameters(
//   sTableEntries: Int = 1024,
//   pTableEntries: Int = 4096,
//   pTableDeltaEntries: Int = 4,
//   pTableQueueEntries: Int = 4,
//   lookCountBits: Int = 6,
//   signatureBits: Int = 12,
//   unpackQueueEntries: Int = 4,
//   fTableEntries: Int = 32
// )
//     extends PrefetchParameters {
//   override val hasPrefetchBit:  Boolean = true
//   override val inflightEntries: Int = 32
// }

// trait HasSPPParams extends HasCoupledL2Parameters {
//   val sppParams = prefetchOpt.get.asInstanceOf[SPPParameters]

//   val sTableEntries = sppParams.sTableEntries
//   val pTableEntries = sppParams.pTableEntries
//   val inflightEntries = sppParams.inflightEntries
//   val pTableDeltaEntries = sppParams.pTableDeltaEntries
//   val signatureBits = sppParams.signatureBits
//   val pTableQueueEntries = sppParams.pTableQueueEntries
//   val lookCountBits = sppParams.lookCountBits
//   val unpackQueueEntries = sppParams.unpackQueueEntries
//   val fTableEntries = sppParams.fTableEntries

//   val pageAddrBits = fullAddressBits - pageOffsetBits
//   val blkOffsetBits = pageOffsetBits - offsetBits
//   val sTagBits = pageAddrBits - log2Up(sTableEntries)
//   val fTagBits = fullAddressBits - offsetBits - log2Up(fTableEntries)

//   def strideMap(a: SInt) : UInt = {
//     val out = Wire(UInt(3.W))
//     when(a <= -5.S) {
//       out := "b100".U
//     } .elsewhen(a >= 5.S) {
//       out := "b011".U
//     } .elsewhen(a <= -3.S && a >= -4.S) {
//       out := "b101".U
//     } .elsewhen(a <= 4.S && a >= 3.S) {
//       out := "b000".U
//     } .otherwise {
//       out := a.asUInt(2, 0)
//     }
//     out
//   }
// }

// abstract class SPPBundle(implicit val p: Parameters) extends Bundle with HasSPPParams
// abstract class SPPModule(implicit val p: Parameters) extends Module with HasSPPParams with HasPerfLogging

// class SignatureTableReq(implicit p: Parameters) extends SPPBundle {
//   val pageAddr = UInt(pageAddrBits.W)
//   val blkOffset = UInt(blkOffsetBits.W)
// }

// class SignatureTableResp(implicit p: Parameters) extends SPPBundle {
//   val signature = UInt(signatureBits.W)
//   val delta = SInt((blkOffsetBits + 1).W)
//   val block = UInt((pageAddrBits + blkOffsetBits).W)
// }

// class PatternTableResp(implicit p: Parameters) extends SPPBundle {
//   val deltas = Vec(pTableDeltaEntries, SInt((blkOffsetBits + 1).W))
//   val block = UInt((pageAddrBits + blkOffsetBits).W)
//   val degree = UInt(lookCountBits.W)
// }

// class UnpackResp(implicit p: Parameters) extends SPPBundle {
//   val prefetchBlock = UInt((pageAddrBits + blkOffsetBits).W)
//   val needT = Bool()
//   val source = UInt(sourceIdBits.W)
//   val degree = UInt(lookCountBits.W)
// }

// class DeltaEntry(implicit p: Parameters) extends SPPBundle {
//   val delta = SInt((blkOffsetBits + 1).W)
//   val cDelta = UInt(4.W)

//   def apply(delta: SInt, cDelta: UInt) = {
//     val entry = Wire(this)
//     entry.delta := delta
//     entry.cDelta := cDelta
//     entry
//   }
// }


// class SignatureTable(implicit p: Parameters) extends SPPModule {
//   val io = IO(new Bundle {
//     val req = Flipped(DecoupledIO(new SignatureTableReq))
//     val resp = DecoupledIO(new SignatureTableResp) //output old signature and delta to write PT
//   })
//   assert(pageAddrBits>=(2 * log2Up(sTableEntries)),s"pageAddrBits as least 20 bits to use hash")
//   def hash1(addr:    UInt) = addr(log2Up(sTableEntries) - 1, 0)
//   def hash2(addr:    UInt) = addr(2 * log2Up(sTableEntries) - 1, log2Up(sTableEntries))
//   def idx(addr:      UInt) = hash1(addr) ^ hash2(addr)
//   def tag(addr:      UInt) = addr(pageAddrBits - 1, log2Up(sTableEntries))
//   def sTableEntry() = new Bundle {
//     val valid = Bool()
//     val tag = UInt(sTagBits.W)
//     val signature = UInt(signatureBits.W)
//     val lastBlock = UInt(blkOffsetBits.W)
//   }
//   println(s"pageAddrBits: ${pageAddrBits}")
//   println(s"log2Up(sTableEntries): ${log2Up(sTableEntries)}")
//   println(s"fullAddressBits: ${fullAddressBits}")
//   println(s"pageOffsetBits: ${pageOffsetBits}")
//   println(s"sTagBits: ${sTagBits}")
  
//   val sTable = Module(
//     new SRAMTemplate(sTableEntry(), set = sTableEntries, way = 1, bypassWrite = true, shouldReset = true)
//   )

//   val rAddr = io.req.bits.pageAddr
//   val rData = Wire(sTableEntry())
//   val lastAccessedPage = RegNext(io.req.bits.pageAddr)
//   val lastAccessedBlock = RegNext(io.req.bits.blkOffset)

//   sTable.io.r.req.valid := io.req.fire
//   sTable.io.r.req.bits.setIdx := idx(rAddr)
//   rData := sTable.io.r.resp.data(0)

//   val hit = rData.valid && rData.tag === tag(lastAccessedPage)
//   val oldSignature = Mux(hit, rData.signature, 0.U)
//   val newDelta = Mux(hit, lastAccessedBlock.asSInt - rData.lastBlock.asSInt, lastAccessedBlock.asSInt)

//   sTable.io.w.req.valid := RegNext(sTable.io.r.req.fire) && newDelta =/= 0.S
//   sTable.io.w.req.bits.setIdx := idx(lastAccessedPage)
//   sTable.io.w.req.bits.data(0).valid := true.B
//   sTable.io.w.req.bits.data(0).tag := tag(lastAccessedPage)
//   sTable.io.w.req.bits.data(0).signature := (oldSignature << 3) ^ strideMap(newDelta)
//   sTable.io.w.req.bits.data(0).lastBlock := lastAccessedBlock

//   io.resp.valid := RegNext(sTable.io.r.req.fire) && newDelta =/= 0.S
//   io.resp.bits.signature := oldSignature
//   io.resp.bits.delta := newDelta
//   io.resp.bits.block := RegNext(Cat(io.req.bits.pageAddr, io.req.bits.blkOffset))

//   io.req.ready := sTable.io.r.req.ready
// }

// class PatternTable(implicit p: Parameters) extends SPPModule {
//   val io = IO(new Bundle {
//     val req = Flipped(DecoupledIO(new SignatureTableResp))
//     val resp = DecoupledIO(new PatternTableResp)
//     val db_degree = Input(UInt(2.W))
//     val queue_used_degree = Input(UInt(2.W))
//   })

//   def pTableEntry() = new Bundle {
//     val valid = Bool()
//     //val deltaEntries = VecInit(Seq.fill(pTableDeltaEntries)((new DeltaEntry).apply(0.S, 0.U)))
//     val deltaEntries = Vec(pTableDeltaEntries, new DeltaEntry())
//     val count = UInt(4.W)
//   }

//   val db_degree = io.db_degree

//   val pTable = Module(
//     new SRAMTemplate(pTableEntry(), set = pTableEntries, way = 1, bypassWrite = true, shouldReset = true)
//   )

//   val q = Module(new ReplaceableQueueV2(chiselTypeOf(io.req.bits), pTableQueueEntries))
//   q.io.enq <> io.req
//   q.io.flush := false.B
//   val req = q.io.deq.bits

//   val s_idle :: s_lookahead0 :: s_lookahead :: Nil = Enum(3)
//   val state = RegInit(s_idle)
//   val readResult = Wire(pTableEntry())
//   val readSignature = WireDefault(0.U(signatureBits.W)) //to differentiate the result from io or lookahead, set based on state
//   val readDelta = WireDefault(0.S((blkOffsetBits + 1).W))
//   val lastSignature = Wire(UInt(signatureBits.W))
//   val lastDelta = Wire(SInt((blkOffsetBits + 1).W))
//   val hit = WireDefault(false.B)
//   val enread = WireDefault(false.B)
//   val enprefetch = WireDefault(false.B)
//   val enprefetchnl = WireDefault(false.B)
//   val enwrite = RegNext(q.io.deq.fire && pTable.io.r.req.fire) //we only modify-write on demand requests
//   val current = Reg(new SignatureTableResp) // RegInit(0.U.asTypeOf(new PatternTableResp))
//   val lookCount = RegInit(0.U(lookCountBits.W))
//   val miniCount = lookCount

//   //read pTable
//   pTable.io.r.req.valid := enread
//   pTable.io.r.req.bits.setIdx := readSignature
//   readResult := pTable.io.r.resp.data(0)
//   hit := readResult.valid
//   lastSignature := RegNext(readSignature)
//   lastDelta := RegNext(readDelta)
//   //set output
//   val maxEntry = readResult.deltaEntries.reduce((a, b) => Mux(a.cDelta >= b.cDelta, a, b))
//   val delta_list = readResult.deltaEntries.map(x => Mux(x.cDelta > miniCount, x.delta, 0.S))
//   val delta_list_checked = delta_list.map(x => 
//             Mux((current.block.asSInt + x).asUInt(pageAddrBits + blkOffsetBits - 1, blkOffsetBits)
//             === current.block(pageAddrBits + blkOffsetBits - 1, blkOffsetBits), x, 0.S))
//   val delta_list_nl = delta_list.map(_ => 1.S((blkOffsetBits + 1).W))

//   io.resp.valid := enprefetch || enprefetchnl
//   io.resp.bits.block := current.block
//   io.resp.bits.deltas := delta_list_checked
//   io.resp.bits.degree := lookCount
//   when(enprefetchnl) {
//     io.resp.bits.deltas := delta_list_nl
//   }

//   //modify table
//   val deltaEntries = Wire(Vec(pTableDeltaEntries, new DeltaEntry()))
//   val count = Wire(UInt(4.W))
//   when(hit) {
//     val exist = readResult.deltaEntries.map(_.delta === lastDelta).reduce(_ || _)
//     when(exist) {
//       val temp = readResult.deltaEntries.map(x =>
//         Mux(x.delta === lastDelta, (new DeltaEntry).apply(lastDelta, x.cDelta + 1.U), x)) 
//       //counter overflow
//       when(readResult.count + 1.U === ((1.U << count.getWidth) - 1.U)) {
//         deltaEntries := temp.map(x => (new DeltaEntry).apply(x.delta, x.cDelta >> 1))
//       } .otherwise {
//         deltaEntries := temp
//       }
//       count := deltaEntries.map(_.cDelta).reduce(_ + _)
//     } .otherwise {
//       //to do replacement
//       val smallest: SInt = readResult.deltaEntries.reduce((a, b) => {
//         Mux(a.cDelta < b.cDelta, a, b)
//       }).delta
//       val indexToReplace : UInt = readResult.deltaEntries.indexWhere(a => a.delta === smallest)
//       deltaEntries := VecInit.tabulate(readResult.deltaEntries.length) { i =>
//         Mux((i.U === indexToReplace), (new DeltaEntry).apply(lastDelta, 1.U), 
//         readResult.deltaEntries(i))
//       }
//       count := deltaEntries.map(_.cDelta).reduce(_ + _)
//     }
//     //to consider saturate here
//   } .otherwise {
//     deltaEntries := VecInit(Seq.fill(pTableDeltaEntries)((new DeltaEntry).apply(0.S, 0.U)))
//     deltaEntries(0).delta := lastDelta
//     deltaEntries(0).cDelta := 1.U
//     count := 1.U
//   }
//   //write pTable
//   pTable.io.w.req.valid := enwrite
//   pTable.io.w.req.bits.setIdx := lastSignature
//   pTable.io.w.req.bits.data(0).valid := true.B
//   pTable.io.w.req.bits.data(0).deltaEntries := deltaEntries
//   pTable.io.w.req.bits.data(0).count := count
  
//   //FSM
//   switch(state) {
//     is(s_idle) {
//       when(q.io.deq.fire) {
//         readSignature := req.signature
//         readDelta := req.delta
//         state := s_lookahead0
//         current := req
//         enread := true.B
//       }
//     }
//     is(s_lookahead0) {
//       enread := true.B
//       readSignature := (lastSignature << 3) ^ strideMap(lastDelta)
//       state := s_lookahead
//     }
//     is(s_lookahead) {
//       when(hit) {
//         val issued = delta_list_checked.map(a => Mux(a =/= 0.S, 1.U, 0.U)).reduce(_ +& _)
//         when(issued =/= 0.U) {
//           enprefetch := true.B
//           val testOffset = (current.block.asSInt + maxEntry.delta).asUInt
//           //same page?
//           when(testOffset(pageAddrBits + blkOffsetBits - 1, blkOffsetBits) === 
//             current.block(pageAddrBits + blkOffsetBits - 1, blkOffsetBits)
//             && maxEntry.cDelta > miniCount) {
//             lookCount := lookCount + 1.U
//             readSignature := (lastSignature << 3) ^ strideMap(maxEntry.delta)
//             current.block := testOffset
//             enread := true.B
//           } .otherwise {
//             lookCount := 0.U
//             state := s_idle
//           }
//         }.otherwise {
//           lookCount := 0.U
//           state := s_idle
//         } 
//       } .otherwise {
//         when(lookCount <= 1.U) {
//           val testOffset = current.block + 1.U
//           when(testOffset(pageAddrBits + blkOffsetBits - 1, blkOffsetBits) === 
//             current.block(pageAddrBits + blkOffsetBits - 1, blkOffsetBits)) {
//             enprefetchnl := true.B
//           }
//         }
//         lookCount := 0.U
//         state := s_idle
//       }
//     }
//   }

//   q.io.deq.ready := state === s_idle
// }

// //Can add eviction notify or cycle counter for each entry
// class Unpack(implicit p: Parameters) extends SPPModule {
//   val io = IO(new Bundle {
//     val req = Flipped(DecoupledIO(new PatternTableResp))
//     val resp = ValidIO(new UnpackResp)
//   })

//   def idx(addr:      UInt) = addr(log2Up(fTableEntries) - 1, 0)
//   def tag(addr:      UInt) = addr(fullAddressBits - offsetBits - 1, log2Up(fTableEntries))

//   def fTableEntry() = new Bundle {
//     val valid = Bool()
//     val tag = UInt(fTagBits.W)
//   }
//   val fTable = RegInit(VecInit(Seq.fill(fTableEntries)(0.U.asTypeOf(fTableEntry()))))

//   val inProcess = RegInit(false.B)
//   val endeq = WireDefault(false.B)

//   val q = Module(new ReplaceableQueueV2(chiselTypeOf(io.req.bits), unpackQueueEntries))
//   q.io.enq <> io.req //change logic to replace the tail entry
//   q.io.flush := false.B
//   val req = RegEnable(q.io.deq.bits, q.io.deq.fire)
//   val req_deltas = Reg(Vec(pTableDeltaEntries, SInt((blkOffsetBits + 1).W)))
//   val issue_finish = req_deltas.map(_ === 0.S).reduce(_ && _)
//   q.io.deq.ready := !inProcess || issue_finish || endeq
//   when(q.io.deq.fire) {
//     req_deltas := q.io.deq.bits.deltas
//   }
  
//   val enresp = WireDefault(false.B)
//   val extract_delta = req_deltas.reduce((a, b) => Mux(a =/= 0.S, a, b))
//   val prefetchBlock = (req.block.asSInt + extract_delta).asUInt

//   val hit = Wire(Bool())
//   val readResult = Wire(fTableEntry())
//   readResult := fTable(idx(prefetchBlock))
//   hit := readResult.valid && tag(prefetchBlock) === readResult.tag

//   when(enresp && !hit) {
//     fTable(idx(prefetchBlock)).valid := true.B
//     fTable(idx(prefetchBlock)).tag := tag(prefetchBlock)
//   }

//   io.resp.valid := enresp && !hit
//   io.resp.bits.prefetchBlock := prefetchBlock
//   io.resp.bits.degree := req.degree
//   io.resp.bits.source := 0.U
//   io.resp.bits.needT := false.B

//   when(inProcess) {
//     when(!issue_finish) {
//       val cnt: UInt = req_deltas.count(_ =/= 0.S)
//       enresp := true.B
//       // req_deltas := req_deltas.map(a => Mux(a === extract_delta, 0.S, a))
//       when(cnt === 1.U) {
//         endeq := true.B
//         when(!q.io.deq.fire) {
//           req_deltas := req_deltas.map(a => Mux(a === extract_delta, 0.S, a))
//         }
//       } .otherwise {
//         req_deltas := req_deltas.map(a => Mux(a === extract_delta, 0.S, a))
//       }
//     } .otherwise {
//       when(!q.io.deq.fire) {
//         inProcess := false.B
//       }
//     }
//   } .otherwise {
//     when(q.io.deq.fire) {
//       inProcess := true.B
//     }
//   }
// }

// class SignaturePathPrefetch(implicit p: Parameters) extends SPPModule {
//   val io = IO(new Bundle() {
//     val train = Flipped(DecoupledIO(new PrefetchTrain)) //from higher level cache
//     val req = DecoupledIO(new PrefetchReq) //issue to next-level cache
//     val resp = Flipped(DecoupledIO(new PrefetchResp)) //fill request from the next-level cache, using this to update filter
//     val hint2llc = Output(Bool())
//     val db_degree = Flipped(ValidIO(UInt(2.W)))
//     val queue_used = Input(UInt(6.W))
//   })

//   val sTable = Module(new SignatureTable)
//   val pTable = Module(new PatternTable)
//   val unpack = Module(new Unpack)

//   val oldAddr = io.train.bits.addr //received request from L1 cache
//   val pageAddr = getPPN(oldAddr)
//   val blkOffset = oldAddr(pageOffsetBits - 1, offsetBits)

//   // might be lack of prefetch requests
//   io.train.ready := sTable.io.req.ready
  
//   sTable.io.req.bits.pageAddr := pageAddr
//   sTable.io.req.bits.blkOffset := blkOffset
//   sTable.io.req.valid := io.train.fire

//   pTable.io.req <> sTable.io.resp //to detail
//   pTable.io.resp <> unpack.io.req

//   val newAddr = Cat(unpack.io.resp.bits.prefetchBlock, 0.U(offsetBits.W))
//   val db_degree = RegEnable(io.db_degree.bits, 1.U, io.db_degree.valid)
//   val queue_used_degree = Mux(io.queue_used >= 24.U, 1.U, 0.U)
//   val pf_degree = unpack.io.resp.bits.degree
//   val send2Llc = pf_degree > 2.U && (queue_used_degree >= 1.U || db_degree > 1.U)

//   pTable.io.db_degree := db_degree
//   pTable.io.queue_used_degree := queue_used_degree

//   io.req.bits.tag := parseFullAddress(newAddr)._1
//   io.req.bits.set := parseFullAddress(newAddr)._2
//   io.req.bits.needT := unpack.io.resp.bits.needT
//   io.req.bits.source := unpack.io.resp.bits.source
//   io.req.bits.pfVec := 2.U
//   io.req.valid := unpack.io.resp.valid
//   // io.req.valid := unpack.io.resp.valid && !send2Llc
//   // io.hint2llc := unpack.io.resp.valid && send2Llc
//   io.hint2llc := false.B

//   io.resp.ready := true.B
//   // XSPerfAccumulate(cacheParams, "recv_train", io.train.fire)
//   // XSPerfAccumulate(cacheParams, "recv_st", sTable.io.resp.fire)
//   // XSPerfAccumulate(cacheParams, "recv_pt", Mux(pTable.io.resp.fire, 
//   //     pTable.io.resp.bits.deltas.map(a => Mux(a =/= 0.S, 1.U, 0.U)).reduce(_ +& _), 0.U))
//   // XSPerfAccumulate(cacheParams, "recv_up", unpack.io.resp.fire)
// }