
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    EZEKIEL
Date:        Wed Dec 27 16:08:44 2023
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro hc148_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



Implementation not found: synthesis
TCL script complete: "hc148_syn.tcl"
New HDL Analyst: enabled
log file: "C:\EDA\kaohe\ex148_ex4511\synthesis\hc148.srr"
Running: synthesis in foreground

Running hc148_syn|synthesis

Running: compile (Compile) on hc148_syn|synthesis
# Wed Dec 27 16:08:50 2023

Running: compile_flow (Compile Process) on hc148_syn|synthesis
# Wed Dec 27 16:08:50 2023

Running: compiler (Compile Input) on hc148_syn|synthesis
# Wed Dec 27 16:08:50 2023
Copied C:\EDA\kaohe\ex148_ex4511\synthesis\synwork\hc148_comp.srs to C:\EDA\kaohe\ex148_ex4511\synthesis\hc148.srs

compiler completed
# Wed Dec 27 16:08:52 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on hc148_syn|synthesis
# Wed Dec 27 16:08:52 2023

multi_srs_gen completed
# Wed Dec 27 16:08:52 2023

Return Code: 0
Run Time:00h:00m:00s
Copied C:\EDA\kaohe\ex148_ex4511\synthesis\synwork\hc148_mult.srs to C:\EDA\kaohe\ex148_ex4511\synthesis\hc148.srs
Complete: Compile Process on hc148_syn|synthesis

Running: premap (Pre-mapping) on hc148_syn|synthesis
# Wed Dec 27 16:08:52 2023

premap completed
# Wed Dec 27 16:08:52 2023

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on hc148_syn|synthesis

Running: map (Map) on hc148_syn|synthesis
# Wed Dec 27 16:08:52 2023

Running: fpga_mapper (Map & Optimize) on hc148_syn|synthesis
# Wed Dec 27 16:08:52 2023
Copied C:\EDA\kaohe\ex148_ex4511\synthesis\synwork\hc148_m.srm to C:\EDA\kaohe\ex148_ex4511\synthesis\hc148.srm

fpga_mapper completed
# Wed Dec 27 16:08:53 2023

Return Code: 0
Run Time:00h:00m:01s
Complete: Map on hc148_syn|synthesis
Complete: Logic Synthesis on hc148_syn|synthesis
Note: Opening local project RTL file 'C:\EDA\kaohe\ex148_ex4511\synthesis\hc148.srs'
exit status=0
License checkin: synplifypro_actel
