

================================================================
== Vitis HLS Report for 'winograd_Pipeline_compute_Y'
================================================================
* Date:           Tue Sep 23 21:11:02 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        convolution_accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexu
* Target device:  xcvu440_CIV-flgb2377-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.033 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        4|        4|  40.000 ns|  40.000 ns|    3|    3|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- compute_Y  |        2|        2|         1|          1|          1|     2|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [winograd.cpp:108]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 5 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty_19 = alloca i32 1"   --->   Operation 6 'alloca' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_20 = alloca i32 1"   --->   Operation 7 'alloca' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_21 = alloca i32 1"   --->   Operation 8 'alloca' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add8"   --->   Operation 9 'read' 'add8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sub5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sub5"   --->   Operation 10 'read' 'sub5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add10"   --->   Operation 11 'read' 'add10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sub7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sub7"   --->   Operation 12 'read' 'sub7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.63ns)   --->   "%store_ln108 = store i2 0, i2 %i" [winograd.cpp:108]   --->   Operation 13 'store' 'store_ln108' <Predicate = true> <Delay = 0.63>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_109_3"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_2 = load i2 %i" [winograd.cpp:108]   --->   Operation 15 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.76ns)   --->   "%icmp_ln108 = icmp_eq  i2 %i_2, i2 2" [winograd.cpp:108]   --->   Operation 16 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.76ns)   --->   "%add_ln108 = add i2 %i_2, i2 1" [winograd.cpp:108]   --->   Operation 17 'add' 'add_ln108' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %VITIS_LOOP_109_3.split_ifconv, void %for.inc376.exitStub" [winograd.cpp:108]   --->   Operation 18 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_load14 = load i32 %empty" [winograd.cpp:111]   --->   Operation 19 'load' 'p_load14' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_load12 = load i32 %empty_19" [winograd.cpp:111]   --->   Operation 20 'load' 'p_load12' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_load10 = load i32 %empty_20" [winograd.cpp:111]   --->   Operation 21 'load' 'p_load10' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_load8 = load i32 %empty_21" [winograd.cpp:111]   --->   Operation 22 'load' 'p_load8' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln108 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [winograd.cpp:108]   --->   Operation 23 'specpipeline' 'specpipeline_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln108 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [winograd.cpp:108]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [winograd.cpp:108]   --->   Operation 25 'specloopname' 'specloopname_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.76ns)   --->   "%cmp287 = icmp_eq  i2 %i_2, i2 0" [winograd.cpp:108]   --->   Operation 26 'icmp' 'cmp287' <Predicate = (!icmp_ln108)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.48ns)   --->   "%select_ln111 = select i1 %cmp287, i32 %p_load8, i32 %sub7_read" [winograd.cpp:111]   --->   Operation 27 'select' 'select_ln111' <Predicate = (!icmp_ln108)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%select_ln111_1 = select i1 %cmp287, i32 %p_load10, i32 %add10_read" [winograd.cpp:111]   --->   Operation 28 'select' 'select_ln111_1' <Predicate = (!icmp_ln108)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%select_ln111_2 = select i1 %cmp287, i32 %sub5_read, i32 %p_load12" [winograd.cpp:111]   --->   Operation 29 'select' 'select_ln111_2' <Predicate = (!icmp_ln108)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%select_ln111_3 = select i1 %cmp287, i32 %add8_read, i32 %p_load14" [winograd.cpp:111]   --->   Operation 30 'select' 'select_ln111_3' <Predicate = (!icmp_ln108)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln111 = store i32 %select_ln111, i32 %empty_21" [winograd.cpp:111]   --->   Operation 31 'store' 'store_ln111' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln111 = store i32 %select_ln111_1, i32 %empty_20" [winograd.cpp:111]   --->   Operation 32 'store' 'store_ln111' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln111 = store i32 %select_ln111_2, i32 %empty_19" [winograd.cpp:111]   --->   Operation 33 'store' 'store_ln111' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln111 = store i32 %select_ln111_3, i32 %empty" [winograd.cpp:111]   --->   Operation 34 'store' 'store_ln111' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.63ns)   --->   "%store_ln108 = store i2 %add_ln108, i2 %i" [winograd.cpp:108]   --->   Operation 35 'store' 'store_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.63>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln108 = br void %VITIS_LOOP_109_3" [winograd.cpp:108]   --->   Operation 36 'br' 'br_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_load13 = load i32 %empty"   --->   Operation 37 'load' 'p_load13' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_load11 = load i32 %empty_19"   --->   Operation 38 'load' 'p_load11' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_load9 = load i32 %empty_20"   --->   Operation 39 'load' 'p_load9' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_21"   --->   Operation 40 'load' 'p_load' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load"   --->   Operation 41 'write' 'write_ln0' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out1, i32 %p_load9"   --->   Operation 42 'write' 'write_ln0' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out2, i32 %p_load11"   --->   Operation 43 'write' 'write_ln0' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out3, i32 %p_load13"   --->   Operation 44 'write' 'write_ln0' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.63ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln108)> <Delay = 0.63>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.033ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln108', winograd.cpp:108) of constant 0 on local variable 'i', winograd.cpp:108 [18]  (0.636 ns)
	'load' operation 2 bit ('i', winograd.cpp:108) on local variable 'i', winograd.cpp:108 [21]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln108', winograd.cpp:108) [22]  (0.761 ns)
	'store' operation 0 bit ('store_ln108', winograd.cpp:108) of variable 'add_ln108', winograd.cpp:108 on local variable 'i', winograd.cpp:108 [42]  (0.636 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
