{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79983,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79997,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000172969,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 6.22277e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.30416e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 6.22277e-05,
	"finish__design__instance__count__class:buffer": 3,
	"finish__design__instance__area__class:buffer": 26.2752,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 22.5216,
	"finish__design__instance__count__class:timing_repair_buffer": 21,
	"finish__design__instance__area__class:timing_repair_buffer": 90.0864,
	"finish__design__instance__count__class:sequential_cell": 8,
	"finish__design__instance__area__class:sequential_cell": 200.192,
	"finish__design__instance__count__class:multi_input_combinational_cell": 24,
	"finish__design__instance__area__class:multi_input_combinational_cell": 150.144,
	"finish__design__instance__count": 59,
	"finish__design__instance__area": 489.219,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 4.00429,
	"finish__clock__skew__setup": 0.000451472,
	"finish__clock__skew__hold": 0.000451472,
	"finish__timing__drv__max_slew_limit": 0.919388,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.939267,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000112471,
	"finish__power__switching__total": 3.55644e-05,
	"finish__power__leakage__total": 2.33065e-10,
	"finish__power__total": 0.000148036,
	"finish__design__io": 22,
	"finish__design__die__area": 2080.27,
	"finish__design__core__area": 1745.42,
	"finish__design__instance__count": 84,
	"finish__design__instance__area": 520.499,
	"finish__design__instance__count__stdcell": 84,
	"finish__design__instance__area__stdcell": 520.499,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.298208,
	"finish__design__instance__utilization__stdcell": 0.298208,
	"finish__design__rows": 15,
	"finish__design__rows:unithd": 15,
	"finish__design__sites": 1395,
	"finish__design__sites:unithd": 1395,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}