0.7
2020.2
Oct 14 2022
05:07:14
/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/SAP1_VIVADO_PROJECT/SAP1_VIVADO_PROJECT.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/SAP1_VIVADO_PROJECT/SAP1_VIVADO_PROJECT.srcs/sim_1/new/sap1_bench.v,1714661151,verilog,,,,sap1_bench,,,,,,,,
/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/add_sub.v,1714562992,verilog,,/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/bus_controller.v,,add_sub,,,,,,,,
/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/bus_controller.v,1714664050,verilog,,/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/clock.v,,bus_controller,,,,,,,,
/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/clock.v,1714493028,verilog,,/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/controller.v,,clock,,,,,,,,
/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/controller.v,1714654891,verilog,,/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/mar.v,,controller,,,,,,,,
/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/mar.v,1714559330,verilog,,/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/pc.v,,mar,,,,,,,,
/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/pc.v,1714557616,verilog,,/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/ram.v,,pc,,,,,,,,
/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/ram.v,1714655086,verilog,,/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/register.v,,ram,,,,,,,,
/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/register.v,1714663449,verilog,,/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/top/sap1.v,,register,,,,,,,,
/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/top/sap1.v,1714563652,verilog,,/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/SAP1_VIVADO_PROJECT/SAP1_VIVADO_PROJECT.srcs/sim_1/new/sap1_bench.v,,sap1_top,,,,,,,,
