# RISC-V-CPU
**This project is based on [Computer Organization Course](https://github.com/akira2963753/5-Stage-Pipelined-MIPS-CPU) and [UC Berkeley CS 61C Summer 2025](https://cs61c.org/)**  
[**RISC-V Processor Specification File**](./RISC-V SPEC.pdf)  
  
