Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'Top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7k160t-ffg676-1 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o Top_map.ncd Top.ngd Top.pcf 
Target Device  : xc7k160t
Target Package : ffg676
Target Speed   : -1
Mapper Version : kintex7 -- $Revision: 1.55 $
Mapped Date    : Wed Nov 10 17:23:49 2021

Design Summary
--------------
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                   126 out of 202,800    1%
    Number used as Flip Flops:                 126
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        226 out of 101,400    1%
    Number used as logic:                      225 out of 101,400    1%
      Number using O6 output only:             189
      Number using O5 output only:              24
      Number using O5 and O6:                   12
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  35,000    0%
    Number used exclusively as route-thrus:      1
      Number with same-slice register load:      0
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                    93 out of  25,350    1%
  Number of LUT Flip Flop pairs used:          242
    Number with an unused Flip Flop:           117 out of     242   48%
    Number with an unused LUT:                  16 out of     242    6%
    Number of fully used LUT-FF pairs:         109 out of     242   45%
    Number of unique control sets:               4
    Number of slice register sites lost
      to control set restrictions:              10 out of 202,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        36 out of     400    9%
    Number of LOCed IOBs:                       36 out of      36  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     325    0%
  Number of RAMB18E1/FIFO18E1s:                  0 out of     650    0%
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3%
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     400    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     400    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     400    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      32    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      32    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     120    0%
  Number of BUFRs:                               0 out of      32    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     600    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE2_CHANNELs:                      0 out of       8    0%
  Number of GTXE2_COMMONs:                       0 out of       2    0%
  Number of IBUFDS_GTE2s:                        0 out of       4    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       8    0%
  Number of IN_FIFOs:                            0 out of      32    0%
  Number of MMCME2_ADVs:                         0 out of       8    0%
  Number of OUT_FIFOs:                           0 out of      32    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       8    0%
  Number of PHY_CONTROLs:                        0 out of       8    0%
  Number of PLLE2_ADVs:                          0 out of       8    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.54

Peak Memory Usage:  5117 MB
Total REAL time to MAP completion:  24 secs 
Total CPU time to MAP completion:   24 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------

Section 3 - Informational
-------------------------
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.970 Volts. (default - Range: 0.970 to
   1.030 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  67 block(s) removed
 175 block(s) optimized away
  55 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "m3/a1/XLXI_4/XLXI_1/XLXI_7" (OR) removed.
 The signal "m3/a1/XLXI_4/XLXI_1/XLXN_10" is loadless and has been removed.
  Loadless block "m3/a1/XLXI_4/XLXI_1/XLXI_3" (AND) removed.
 The signal "m3/a1/XLXI_4/XLXI_1/XLXN_9" is loadless and has been removed.
  Loadless block "m3/a1/XLXI_4/XLXI_1/XLXI_2" (AND) removed.
 The signal "m3/a1/XLXI_4/XLXI_1/XLXN_8" is loadless and has been removed.
  Loadless block "m3/a1/XLXI_4/XLXI_1/XLXI_1" (AND) removed.
Loadless block "m3/a2/XLXI_4/XLXI_1/XLXI_7" (OR) removed.
 The signal "m3/a2/XLXI_4/XLXI_1/XLXN_10" is loadless and has been removed.
  Loadless block "m3/a2/XLXI_4/XLXI_1/XLXI_3" (AND) removed.
 The signal "m3/a2/XLXI_4/XLXI_1/XLXN_9" is loadless and has been removed.
  Loadless block "m3/a2/XLXI_4/XLXI_1/XLXI_2" (AND) removed.
 The signal "m3/a2/XLXI_4/XLXI_1/XLXN_8" is loadless and has been removed.
  Loadless block "m3/a2/XLXI_4/XLXI_1/XLXI_1" (AND) removed.
Loadless block "m3/a3/XLXI_1/XLXI_1/XLXI_9" (XOR) removed.
 The signal "m3/a3/XLXI_1/XLXI_1/XLXN_4" is loadless and has been removed.
  Loadless block "m3/a3/XLXI_1/XLXI_1/XLXI_8" (XOR) removed.
   The signal "m3/a3/XLXI_1/XLXN_4" is loadless and has been removed.
    Loadless block "m3/a3/XLXI_1/XLXI_2" (XOR) removed.
Loadless block "m3/a3/XLXI_2/XLXI_1/XLXI_9" (XOR) removed.
 The signal "m3/a3/XLXN_1" is loadless and has been removed.
  Loadless block "m3/a3/XLXI_1/XLXI_1/XLXI_7" (OR) removed.
   The signal "m3/a3/XLXI_1/XLXI_1/XLXN_10" is loadless and has been removed.
    Loadless block "m3/a3/XLXI_1/XLXI_1/XLXI_3" (AND) removed.
   The signal "m3/a3/XLXI_1/XLXI_1/XLXN_9" is loadless and has been removed.
    Loadless block "m3/a3/XLXI_1/XLXI_1/XLXI_2" (AND) removed.
   The signal "m3/a3/XLXI_1/XLXI_1/XLXN_8" is loadless and has been removed.
    Loadless block "m3/a3/XLXI_1/XLXI_1/XLXI_1" (AND) removed.
 The signal "m3/a3/XLXI_2/XLXI_1/XLXN_4" is loadless and has been removed.
  Loadless block "m3/a3/XLXI_2/XLXI_1/XLXI_8" (XOR) removed.
   The signal "m3/a3/XLXI_2/XLXN_4" is loadless and has been removed.
    Loadless block "m3/a3/XLXI_2/XLXI_2" (XOR) removed.
Loadless block "m3/a3/XLXI_3/XLXI_1/XLXI_9" (XOR) removed.
 The signal "m3/a3/XLXN_2" is loadless and has been removed.
  Loadless block "m3/a3/XLXI_2/XLXI_1/XLXI_7" (OR) removed.
   The signal "m3/a3/XLXI_2/XLXI_1/XLXN_10" is loadless and has been removed.
    Loadless block "m3/a3/XLXI_2/XLXI_1/XLXI_3" (AND) removed.
   The signal "m3/a3/XLXI_2/XLXI_1/XLXN_9" is loadless and has been removed.
    Loadless block "m3/a3/XLXI_2/XLXI_1/XLXI_2" (AND) removed.
   The signal "m3/a3/XLXI_2/XLXI_1/XLXN_8" is loadless and has been removed.
    Loadless block "m3/a3/XLXI_2/XLXI_1/XLXI_1" (AND) removed.
 The signal "m3/a3/XLXI_3/XLXI_1/XLXN_4" is loadless and has been removed.
  Loadless block "m3/a3/XLXI_3/XLXI_1/XLXI_8" (XOR) removed.
   The signal "m3/a3/XLXI_3/XLXN_4" is loadless and has been removed.
    Loadless block "m3/a3/XLXI_3/XLXI_2" (XOR) removed.
Loadless block "m3/a3/XLXI_4/XLXI_1/XLXI_7" (OR) removed.
 The signal "m3/a3/XLXI_4/XLXI_1/XLXN_10" is loadless and has been removed.
  Loadless block "m3/a3/XLXI_4/XLXI_1/XLXI_3" (AND) removed.
   The signal "m3/a3/XLXN_3" is loadless and has been removed.
    Loadless block "m3/a3/XLXI_3/XLXI_1/XLXI_7" (OR) removed.
     The signal "m3/a3/XLXI_3/XLXI_1/XLXN_10" is loadless and has been removed.
      Loadless block "m3/a3/XLXI_3/XLXI_1/XLXI_3" (AND) removed.
     The signal "m3/a3/XLXI_3/XLXI_1/XLXN_9" is loadless and has been removed.
      Loadless block "m3/a3/XLXI_3/XLXI_1/XLXI_2" (AND) removed.
     The signal "m3/a3/XLXI_3/XLXI_1/XLXN_8" is loadless and has been removed.
      Loadless block "m3/a3/XLXI_3/XLXI_1/XLXI_1" (AND) removed.
 The signal "m3/a3/XLXI_4/XLXI_1/XLXN_9" is loadless and has been removed.
  Loadless block "m3/a3/XLXI_4/XLXI_1/XLXI_2" (AND) removed.
   The signal "m3/a3/XLXI_4/XLXN_4" is loadless and has been removed.
    Loadless block "m3/a3/XLXI_4/XLXI_2" (XOR) removed.
 The signal "m3/a3/XLXI_4/XLXI_1/XLXN_8" is loadless and has been removed.
  Loadless block "m3/a3/XLXI_4/XLXI_1/XLXI_1" (AND) removed.
Loadless block "m3/a3/XLXI_4/XLXI_1/XLXI_9" (XOR) removed.
 The signal "m3/a3/XLXI_4/XLXI_1/XLXN_4" is loadless and has been removed.
  Loadless block "m3/a3/XLXI_4/XLXI_1/XLXI_8" (XOR) removed.
Loadless block "m3/a4/XLXI_1/XLXI_1/XLXI_9" (XOR) removed.
 The signal "m3/a4/XLXI_1/XLXI_1/XLXN_4" is loadless and has been removed.
  Loadless block "m3/a4/XLXI_1/XLXI_1/XLXI_8" (XOR) removed.
   The signal "m3/a4/XLXI_1/XLXN_4" is loadless and has been removed.
    Loadless block "m3/a4/XLXI_1/XLXI_2" (XOR) removed.
Loadless block "m3/a4/XLXI_2/XLXI_1/XLXI_9" (XOR) removed.
 The signal "m3/a4/XLXN_1" is loadless and has been removed.
  Loadless block "m3/a4/XLXI_1/XLXI_1/XLXI_7" (OR) removed.
   The signal "m3/a4/XLXI_1/XLXI_1/XLXN_10" is loadless and has been removed.
    Loadless block "m3/a4/XLXI_1/XLXI_1/XLXI_3" (AND) removed.
   The signal "m3/a4/XLXI_1/XLXI_1/XLXN_9" is loadless and has been removed.
    Loadless block "m3/a4/XLXI_1/XLXI_1/XLXI_2" (AND) removed.
   The signal "m3/a4/XLXI_1/XLXI_1/XLXN_8" is loadless and has been removed.
    Loadless block "m3/a4/XLXI_1/XLXI_1/XLXI_1" (AND) removed.
 The signal "m3/a4/XLXI_2/XLXI_1/XLXN_4" is loadless and has been removed.
  Loadless block "m3/a4/XLXI_2/XLXI_1/XLXI_8" (XOR) removed.
   The signal "m3/a4/XLXI_2/XLXN_4" is loadless and has been removed.
    Loadless block "m3/a4/XLXI_2/XLXI_2" (XOR) removed.
Loadless block "m3/a4/XLXI_3/XLXI_1/XLXI_9" (XOR) removed.
 The signal "m3/a4/XLXN_2" is loadless and has been removed.
  Loadless block "m3/a4/XLXI_2/XLXI_1/XLXI_7" (OR) removed.
   The signal "m3/a4/XLXI_2/XLXI_1/XLXN_10" is loadless and has been removed.
    Loadless block "m3/a4/XLXI_2/XLXI_1/XLXI_3" (AND) removed.
   The signal "m3/a4/XLXI_2/XLXI_1/XLXN_9" is loadless and has been removed.
    Loadless block "m3/a4/XLXI_2/XLXI_1/XLXI_2" (AND) removed.
   The signal "m3/a4/XLXI_2/XLXI_1/XLXN_8" is loadless and has been removed.
    Loadless block "m3/a4/XLXI_2/XLXI_1/XLXI_1" (AND) removed.
 The signal "m3/a4/XLXI_3/XLXI_1/XLXN_4" is loadless and has been removed.
  Loadless block "m3/a4/XLXI_3/XLXI_1/XLXI_8" (XOR) removed.
   The signal "m3/a4/XLXI_3/XLXN_4" is loadless and has been removed.
    Loadless block "m3/a4/XLXI_3/XLXI_2" (XOR) removed.
Loadless block "m3/a4/XLXI_4/XLXI_1/XLXI_7" (OR) removed.
 The signal "m3/a4/XLXI_4/XLXI_1/XLXN_10" is loadless and has been removed.
  Loadless block "m3/a4/XLXI_4/XLXI_1/XLXI_3" (AND) removed.
   The signal "m3/a4/XLXN_3" is loadless and has been removed.
    Loadless block "m3/a4/XLXI_3/XLXI_1/XLXI_7" (OR) removed.
     The signal "m3/a4/XLXI_3/XLXI_1/XLXN_10" is loadless and has been removed.
      Loadless block "m3/a4/XLXI_3/XLXI_1/XLXI_3" (AND) removed.
     The signal "m3/a4/XLXI_3/XLXI_1/XLXN_9" is loadless and has been removed.
      Loadless block "m3/a4/XLXI_3/XLXI_1/XLXI_2" (AND) removed.
     The signal "m3/a4/XLXI_3/XLXI_1/XLXN_8" is loadless and has been removed.
      Loadless block "m3/a4/XLXI_3/XLXI_1/XLXI_1" (AND) removed.
 The signal "m3/a4/XLXI_4/XLXI_1/XLXN_9" is loadless and has been removed.
  Loadless block "m3/a4/XLXI_4/XLXI_1/XLXI_2" (AND) removed.
   The signal "m3/a4/XLXI_4/XLXN_4" is loadless and has been removed.
    Loadless block "m3/a4/XLXI_4/XLXI_2" (XOR) removed.
 The signal "m3/a4/XLXI_4/XLXI_1/XLXN_8" is loadless and has been removed.
  Loadless block "m3/a4/XLXI_4/XLXI_1/XLXI_1" (AND) removed.
Loadless block "m3/a4/XLXI_4/XLXI_1/XLXI_9" (XOR) removed.
 The signal "m3/a4/XLXI_4/XLXI_1/XLXN_4" is loadless and has been removed.
  Loadless block "m3/a4/XLXI_4/XLXI_1/XLXI_8" (XOR) removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "m5/XLXI_5/XLXN_8" is unused and has been removed.
 Unused block "m5/XLXI_5/XLXI_7" (AND) removed.
The signal "m5/XLXI_5/XLXN_9" is unused and has been removed.
 Unused block "m5/XLXI_5/XLXI_8" (AND) removed.
The signal "m7/XLXI_4/HTS6/_i000001/XLXN_19" is unused and has been removed.
 Unused block "m7/XLXI_4/HTS6/_i000001/XLXI_1" (BUF) removed.

Optimized Block(s):
TYPE 		BLOCK
VCC 		XST_VCC
AND2 		m5/XLXI_5/XLXI_3
AND2 		m5/XLXI_5/XLXI_4
GND 		m5/XLXI_6
AND2 		m6/XLXI_2/XLXI_3/XLXI_13
AND2 		m6/XLXI_2/XLXI_3/XLXI_23
AND2 		m6/XLXI_2/XLXI_3/XLXI_53
VCC 		m7/XLXI_1/XST_VCC
AND4 		m7/XLXI_4/HTS0/_i000001/AD_0
AND4 		m7/XLXI_4/HTS0/_i000001/AD_1
AND3 		m7/XLXI_4/HTS0/_i000001/AD_10
AND3 		m7/XLXI_4/HTS0/_i000001/AD_11
AND4 		m7/XLXI_4/HTS0/_i000001/AD_12
AND3 		m7/XLXI_4/HTS0/_i000001/AD_13
AND3 		m7/XLXI_4/HTS0/_i000001/AD_14
AND3 		m7/XLXI_4/HTS0/_i000001/AD_15
AND4 		m7/XLXI_4/HTS0/_i000001/AD_16
AND4 		m7/XLXI_4/HTS0/_i000001/AD_17
AND4 		m7/XLXI_4/HTS0/_i000001/AD_18
AND4 		m7/XLXI_4/HTS0/_i000001/AD_19
AND3 		m7/XLXI_4/HTS0/_i000001/AD_2
AND4 		m7/XLXI_4/HTS0/_i000001/AD_20
AND3 		m7/XLXI_4/HTS0/_i000001/AD_3
AND3 		m7/XLXI_4/HTS0/_i000001/AD_4
AND3 		m7/XLXI_4/HTS0/_i000001/AD_5
AND3 		m7/XLXI_4/HTS0/_i000001/AD_6
AND3 		m7/XLXI_4/HTS0/_i000001/AD_7
AND2 		m7/XLXI_4/HTS0/_i000001/AD_8
AND4 		m7/XLXI_4/HTS0/_i000001/AD_9
INV 		m7/XLXI_4/HTS0/_i000001/XLXI_1
INV 		m7/XLXI_4/HTS0/_i000001/XLXI_2
INV 		m7/XLXI_4/HTS0/_i000001/XLXI_3
INV 		m7/XLXI_4/HTS0/_i000001/XLXI_4
OR3 		m7/XLXI_4/HTS0/_i000001/XLXI_47
OR4 		m7/XLXI_4/HTS0/_i000001/XLXI_48
OR3 		m7/XLXI_4/HTS0/_i000001/XLXI_49
OR4 		m7/XLXI_4/HTS0/_i000001/XLXI_50
OR3 		m7/XLXI_4/HTS0/_i000001/XLXI_51
OR4 		m7/XLXI_4/HTS0/_i000001/XLXI_52
OR4 		m7/XLXI_4/HTS0/_i000001/XLXI_53
INV 		m7/XLXI_4/HTS0/_i000001/XLXI_54
OR2 		m7/XLXI_4/HTS0/_i000001/XLXI_57
OR2 		m7/XLXI_4/HTS0/_i000001/XLXI_60
AND4 		m7/XLXI_4/HTS1/_i000001/AD_0
AND4 		m7/XLXI_4/HTS1/_i000001/AD_1
AND3 		m7/XLXI_4/HTS1/_i000001/AD_10
AND3 		m7/XLXI_4/HTS1/_i000001/AD_11
AND4 		m7/XLXI_4/HTS1/_i000001/AD_12
AND3 		m7/XLXI_4/HTS1/_i000001/AD_13
AND3 		m7/XLXI_4/HTS1/_i000001/AD_14
AND3 		m7/XLXI_4/HTS1/_i000001/AD_15
AND4 		m7/XLXI_4/HTS1/_i000001/AD_16
AND4 		m7/XLXI_4/HTS1/_i000001/AD_17
AND4 		m7/XLXI_4/HTS1/_i000001/AD_18
AND4 		m7/XLXI_4/HTS1/_i000001/AD_19
AND3 		m7/XLXI_4/HTS1/_i000001/AD_2
AND4 		m7/XLXI_4/HTS1/_i000001/AD_20
AND3 		m7/XLXI_4/HTS1/_i000001/AD_3
AND3 		m7/XLXI_4/HTS1/_i000001/AD_4
AND3 		m7/XLXI_4/HTS1/_i000001/AD_5
AND3 		m7/XLXI_4/HTS1/_i000001/AD_6
AND3 		m7/XLXI_4/HTS1/_i000001/AD_7
AND2 		m7/XLXI_4/HTS1/_i000001/AD_8
AND4 		m7/XLXI_4/HTS1/_i000001/AD_9
INV 		m7/XLXI_4/HTS1/_i000001/XLXI_1
INV 		m7/XLXI_4/HTS1/_i000001/XLXI_2
INV 		m7/XLXI_4/HTS1/_i000001/XLXI_3
INV 		m7/XLXI_4/HTS1/_i000001/XLXI_4
OR3 		m7/XLXI_4/HTS1/_i000001/XLXI_47
OR4 		m7/XLXI_4/HTS1/_i000001/XLXI_48
OR3 		m7/XLXI_4/HTS1/_i000001/XLXI_49
OR4 		m7/XLXI_4/HTS1/_i000001/XLXI_50
OR3 		m7/XLXI_4/HTS1/_i000001/XLXI_51
OR4 		m7/XLXI_4/HTS1/_i000001/XLXI_52
OR4 		m7/XLXI_4/HTS1/_i000001/XLXI_53
INV 		m7/XLXI_4/HTS1/_i000001/XLXI_54
OR2 		m7/XLXI_4/HTS1/_i000001/XLXI_57
OR2 		m7/XLXI_4/HTS1/_i000001/XLXI_58
OR2 		m7/XLXI_4/HTS1/_i000001/XLXI_61
AND4 		m7/XLXI_4/HTS2/_i000001/AD_0
AND4 		m7/XLXI_4/HTS2/_i000001/AD_1
AND3 		m7/XLXI_4/HTS2/_i000001/AD_10
AND3 		m7/XLXI_4/HTS2/_i000001/AD_11
AND4 		m7/XLXI_4/HTS2/_i000001/AD_12
AND3 		m7/XLXI_4/HTS2/_i000001/AD_13
AND3 		m7/XLXI_4/HTS2/_i000001/AD_14
AND3 		m7/XLXI_4/HTS2/_i000001/AD_15
AND4 		m7/XLXI_4/HTS2/_i000001/AD_16
AND4 		m7/XLXI_4/HTS2/_i000001/AD_17
AND4 		m7/XLXI_4/HTS2/_i000001/AD_18
AND4 		m7/XLXI_4/HTS2/_i000001/AD_19
AND3 		m7/XLXI_4/HTS2/_i000001/AD_2
AND4 		m7/XLXI_4/HTS2/_i000001/AD_20
AND3 		m7/XLXI_4/HTS2/_i000001/AD_3
AND3 		m7/XLXI_4/HTS2/_i000001/AD_4
AND3 		m7/XLXI_4/HTS2/_i000001/AD_5
AND3 		m7/XLXI_4/HTS2/_i000001/AD_6
AND3 		m7/XLXI_4/HTS2/_i000001/AD_7
AND2 		m7/XLXI_4/HTS2/_i000001/AD_8
AND4 		m7/XLXI_4/HTS2/_i000001/AD_9
INV 		m7/XLXI_4/HTS2/_i000001/XLXI_1
INV 		m7/XLXI_4/HTS2/_i000001/XLXI_2
INV 		m7/XLXI_4/HTS2/_i000001/XLXI_3
INV 		m7/XLXI_4/HTS2/_i000001/XLXI_4
OR3 		m7/XLXI_4/HTS2/_i000001/XLXI_47
OR4 		m7/XLXI_4/HTS2/_i000001/XLXI_48
OR3 		m7/XLXI_4/HTS2/_i000001/XLXI_49
OR4 		m7/XLXI_4/HTS2/_i000001/XLXI_50
OR3 		m7/XLXI_4/HTS2/_i000001/XLXI_51
OR4 		m7/XLXI_4/HTS2/_i000001/XLXI_52
OR4 		m7/XLXI_4/HTS2/_i000001/XLXI_53
INV 		m7/XLXI_4/HTS2/_i000001/XLXI_54
OR2 		m7/XLXI_4/HTS2/_i000001/XLXI_57
OR2 		m7/XLXI_4/HTS2/_i000001/XLXI_60
AND4 		m7/XLXI_4/HTS3/_i000001/AD_0
AND4 		m7/XLXI_4/HTS3/_i000001/AD_1
AND3 		m7/XLXI_4/HTS3/_i000001/AD_10
AND3 		m7/XLXI_4/HTS3/_i000001/AD_11
AND4 		m7/XLXI_4/HTS3/_i000001/AD_12
AND3 		m7/XLXI_4/HTS3/_i000001/AD_13
AND3 		m7/XLXI_4/HTS3/_i000001/AD_14
AND3 		m7/XLXI_4/HTS3/_i000001/AD_15
AND4 		m7/XLXI_4/HTS3/_i000001/AD_16
AND4 		m7/XLXI_4/HTS3/_i000001/AD_17
AND4 		m7/XLXI_4/HTS3/_i000001/AD_18
AND4 		m7/XLXI_4/HTS3/_i000001/AD_19
AND3 		m7/XLXI_4/HTS3/_i000001/AD_2
AND4 		m7/XLXI_4/HTS3/_i000001/AD_20
AND3 		m7/XLXI_4/HTS3/_i000001/AD_3
AND3 		m7/XLXI_4/HTS3/_i000001/AD_4
AND3 		m7/XLXI_4/HTS3/_i000001/AD_5
AND3 		m7/XLXI_4/HTS3/_i000001/AD_6
AND3 		m7/XLXI_4/HTS3/_i000001/AD_7
AND2 		m7/XLXI_4/HTS3/_i000001/AD_8
AND4 		m7/XLXI_4/HTS3/_i000001/AD_9
INV 		m7/XLXI_4/HTS3/_i000001/XLXI_1
INV 		m7/XLXI_4/HTS3/_i000001/XLXI_2
INV 		m7/XLXI_4/HTS3/_i000001/XLXI_3
INV 		m7/XLXI_4/HTS3/_i000001/XLXI_4
OR3 		m7/XLXI_4/HTS3/_i000001/XLXI_47
OR4 		m7/XLXI_4/HTS3/_i000001/XLXI_48
OR3 		m7/XLXI_4/HTS3/_i000001/XLXI_49
OR4 		m7/XLXI_4/HTS3/_i000001/XLXI_50
OR3 		m7/XLXI_4/HTS3/_i000001/XLXI_51
OR4 		m7/XLXI_4/HTS3/_i000001/XLXI_52
OR4 		m7/XLXI_4/HTS3/_i000001/XLXI_53
INV 		m7/XLXI_4/HTS3/_i000001/XLXI_54
OR2 		m7/XLXI_4/HTS3/_i000001/XLXI_57
OR2 		m7/XLXI_4/HTS3/_i000001/XLXI_60
AND4 		m7/XLXI_4/HTS6/_i000001/AD_0
AND4 		m7/XLXI_4/HTS6/_i000001/AD_1
AND3 		m7/XLXI_4/HTS6/_i000001/AD_10
AND3 		m7/XLXI_4/HTS6/_i000001/AD_11
AND4 		m7/XLXI_4/HTS6/_i000001/AD_12
AND3 		m7/XLXI_4/HTS6/_i000001/AD_13
AND3 		m7/XLXI_4/HTS6/_i000001/AD_14
AND3 		m7/XLXI_4/HTS6/_i000001/AD_15
AND4 		m7/XLXI_4/HTS6/_i000001/AD_16
AND4 		m7/XLXI_4/HTS6/_i000001/AD_17
AND4 		m7/XLXI_4/HTS6/_i000001/AD_18
AND4 		m7/XLXI_4/HTS6/_i000001/AD_19
AND3 		m7/XLXI_4/HTS6/_i000001/AD_2
AND3 		m7/XLXI_4/HTS6/_i000001/AD_3
AND3 		m7/XLXI_4/HTS6/_i000001/AD_4
AND3 		m7/XLXI_4/HTS6/_i000001/AD_7
AND4 		m7/XLXI_4/HTS6/_i000001/AD_9
INV 		m7/XLXI_4/HTS6/_i000001/XLXI_2
INV 		m7/XLXI_4/HTS6/_i000001/XLXI_3
INV 		m7/XLXI_4/HTS6/_i000001/XLXI_4
OR3 		m7/XLXI_4/HTS6/_i000001/XLXI_47
OR3 		m7/XLXI_4/HTS6/_i000001/XLXI_51
OR4 		m7/XLXI_4/HTS6/_i000001/XLXI_52
OR2 		m7/XLXI_4/HTS6/_i000001/XLXI_55
AND2 		m3/a1/XLXI_1/XLXI_1/XLXI_2
AND2 		m3/a2/XLXI_1/XLXI_1/XLXI_2

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| AN<0>                              | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| AN<1>                              | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| AN<2>                              | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| AN<3>                              | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| BTN<0>                             | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| BTN<1>                             | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| BTNX4                              | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| SEGMENT<0>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<1>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<2>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<3>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<4>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<5>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<6>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<7>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEG_PEN                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SW1<0>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW1<1>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW2<0>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW2<1>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<0>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<1>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<2>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<3>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<4>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<5>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<6>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<7>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<8>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<9>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<10>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<11>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| clk                                | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| seg_clk                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg_clrn                           | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg_sout                           | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
