{"Source Block": ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@286:302@HdlStmProcess", "    assign adc_data_mn[i] = data_dynamic_delay[i][in_data_delay[3:0]];\n  end\n  endgenerate\n\n  // adc path 'rate delay' given by axi_adc_decimate\n  always @(posedge clk_out) begin\n    case (external_rate)\n      3'd0:    adc_data_delay <= 5'd1; // 100MSPS\n      3'd1:    adc_data_delay <= 5'd3; // 10MSPS\n      default: adc_data_delay <= 5'd1; // <= 1MSPS\n    endcase\n  end\n\n  assign up_data_delay = data_delay_control[4:0];\n  assign rate_gen_select = data_delay_control[8];\n\n  // select if the delay taps number is chosen by the user or automatically\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[293, "      3'd0:    adc_data_delay <= 5'd1; // 100MSPS\n"], [294, "      3'd1:    adc_data_delay <= 5'd3; // 10MSPS\n"], [295, "      default: adc_data_delay <= 5'd1; // <= 1MSPS\n"]], "Add": [[295, "      3'd0:    adc_data_delay <= 4'd1; // 100MSPS\n"], [295, "      3'd1:    adc_data_delay <= 4'd3; // 10MSPS\n"], [295, "      default: adc_data_delay <= 4'd1; // <= 1MSPS\n"]]}}