platform=xilinx_u250_gen3x16_xdma_3_1_202020_1

debug=1
save-temps=1

[connectivity]
nk=wide_vadd:1:vadd_1
sp=vadd_1.a:DDR[1]
sp=vadd_1.b:DDR[2]
sp=vadd_1.c:DDR[1]

[profile]
data=all:all:all
