// Seed: 3953421096
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
  id_10 :
  assert property (@(id_7) id_10);
  wire id_11;
  assign id_9 = id_11;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    output tri0 id_2,
    inout supply0 id_3,
    output wor id_4,
    output tri0 id_5,
    input supply1 id_6,
    output supply0 id_7,
    input uwire id_8
);
  tri1 id_10 = -1;
  parameter id_11 = ~id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_10,
      id_11
  );
endmodule
