// This is a single-line comment in Verilog
/*
  This is a multi-line
  comment in Verilog
*/
module top_module (input A, input B, input C, output D, output E);
  parameter SIZE = 8; // defining a parameter for the module
  reg [SIZE-1:0] data_reg; // declaring a register with a specified size
  reg [SIZE-1:0] counter = 0; // declaring a register with a default value of zero
  
  always @(posedge A) // creating a clocked always block
    begin
      data_reg <= data_reg + B; // updating the data_reg with the value of B
      if (data_reg < C) // checking if the data_reg is less than C
        counter <= counter + 1; // incrementing the counter if condition is true
    end
    
  assign D = data_reg; // assigning the value of data_reg to output D
  assign E = counter; // assigning the value of counter to output E
endmodule