<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: Qspi Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_qspi-members.xhtml">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Qspi Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_e70___q_s_p_i.xhtml">Quad Serial Peripheral Interface</a> &#124; <a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml">Quad Serial Peripheral Interface</a> &#124; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml">Quad Serial Peripheral Interface</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> hardware registers.  
 <a href="struct_qspi.xhtml#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="same70_2component_2component__qspi_8h_source.xhtml">component_qspi.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a568109a701c00882bec4a6307f95b5dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.xhtml#a568109a701c00882bec4a6307f95b5dd">QSPI_CR</a></td></tr>
<tr class="memdesc:a568109a701c00882bec4a6307f95b5dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0x00) Control Register  <a href="#a568109a701c00882bec4a6307f95b5dd">More...</a><br /></td></tr>
<tr class="separator:a568109a701c00882bec4a6307f95b5dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e5738c4defd648cbb9b8d376d24c3f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.xhtml#a6e5738c4defd648cbb9b8d376d24c3f8">QSPI_MR</a></td></tr>
<tr class="memdesc:a6e5738c4defd648cbb9b8d376d24c3f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0x04) Mode Register  <a href="#a6e5738c4defd648cbb9b8d376d24c3f8">More...</a><br /></td></tr>
<tr class="separator:a6e5738c4defd648cbb9b8d376d24c3f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade5e7d885774eedf6c53ed64c96b5d0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.xhtml#ade5e7d885774eedf6c53ed64c96b5d0d">QSPI_RDR</a></td></tr>
<tr class="memdesc:ade5e7d885774eedf6c53ed64c96b5d0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0x08) Receive Data Register  <a href="#ade5e7d885774eedf6c53ed64c96b5d0d">More...</a><br /></td></tr>
<tr class="separator:ade5e7d885774eedf6c53ed64c96b5d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dba40b323785845dee562016c2f9ab5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.xhtml#a6dba40b323785845dee562016c2f9ab5">QSPI_TDR</a></td></tr>
<tr class="memdesc:a6dba40b323785845dee562016c2f9ab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0x0C) Transmit Data Register  <a href="#a6dba40b323785845dee562016c2f9ab5">More...</a><br /></td></tr>
<tr class="separator:a6dba40b323785845dee562016c2f9ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bfac023f7b78002f45c1ab0f8676678"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.xhtml#a2bfac023f7b78002f45c1ab0f8676678">QSPI_SR</a></td></tr>
<tr class="memdesc:a2bfac023f7b78002f45c1ab0f8676678"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0x10) Status Register  <a href="#a2bfac023f7b78002f45c1ab0f8676678">More...</a><br /></td></tr>
<tr class="separator:a2bfac023f7b78002f45c1ab0f8676678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae658b151a8292cd68054ca58150d6bbf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.xhtml#ae658b151a8292cd68054ca58150d6bbf">QSPI_IER</a></td></tr>
<tr class="memdesc:ae658b151a8292cd68054ca58150d6bbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0x14) Interrupt Enable Register  <a href="#ae658b151a8292cd68054ca58150d6bbf">More...</a><br /></td></tr>
<tr class="separator:ae658b151a8292cd68054ca58150d6bbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51a1eb144324df765856c394cc19d336"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.xhtml#a51a1eb144324df765856c394cc19d336">QSPI_IDR</a></td></tr>
<tr class="memdesc:a51a1eb144324df765856c394cc19d336"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0x18) Interrupt Disable Register  <a href="#a51a1eb144324df765856c394cc19d336">More...</a><br /></td></tr>
<tr class="separator:a51a1eb144324df765856c394cc19d336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d157f3578d539ce48be0cd8b8eaec32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.xhtml#a0d157f3578d539ce48be0cd8b8eaec32">QSPI_IMR</a></td></tr>
<tr class="memdesc:a0d157f3578d539ce48be0cd8b8eaec32"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0x1C) Interrupt Mask Register  <a href="#a0d157f3578d539ce48be0cd8b8eaec32">More...</a><br /></td></tr>
<tr class="separator:a0d157f3578d539ce48be0cd8b8eaec32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fd69b17320c731f217eb93ca080d004"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.xhtml#a0fd69b17320c731f217eb93ca080d004">QSPI_SCR</a></td></tr>
<tr class="memdesc:a0fd69b17320c731f217eb93ca080d004"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0x20) Serial Clock Register  <a href="#a0fd69b17320c731f217eb93ca080d004">More...</a><br /></td></tr>
<tr class="separator:a0fd69b17320c731f217eb93ca080d004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a662e64360894ed113848a0e08f28bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.xhtml#a2a662e64360894ed113848a0e08f28bd">Reserved1</a> [3]</td></tr>
<tr class="separator:a2a662e64360894ed113848a0e08f28bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70b72dad02643f1523b149eccf486c9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.xhtml#a70b72dad02643f1523b149eccf486c9b">QSPI_IAR</a></td></tr>
<tr class="memdesc:a70b72dad02643f1523b149eccf486c9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0x30) Instruction Address Register  <a href="#a70b72dad02643f1523b149eccf486c9b">More...</a><br /></td></tr>
<tr class="separator:a70b72dad02643f1523b149eccf486c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5c61d2cf8fca6d7cb39cb701366e366"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.xhtml#ab5c61d2cf8fca6d7cb39cb701366e366">QSPI_ICR</a></td></tr>
<tr class="memdesc:ab5c61d2cf8fca6d7cb39cb701366e366"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0x34) Instruction Code Register  <a href="#ab5c61d2cf8fca6d7cb39cb701366e366">More...</a><br /></td></tr>
<tr class="separator:ab5c61d2cf8fca6d7cb39cb701366e366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96864a59fec645179b97a341dabdeab7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.xhtml#a96864a59fec645179b97a341dabdeab7">QSPI_IFR</a></td></tr>
<tr class="memdesc:a96864a59fec645179b97a341dabdeab7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0x38) Instruction Frame Register  <a href="#a96864a59fec645179b97a341dabdeab7">More...</a><br /></td></tr>
<tr class="separator:a96864a59fec645179b97a341dabdeab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bc7238f5d61cd0d4f535fe7a0341225"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.xhtml#a3bc7238f5d61cd0d4f535fe7a0341225">Reserved2</a> [1]</td></tr>
<tr class="separator:a3bc7238f5d61cd0d4f535fe7a0341225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9d2e718e014af79dd4a8d0ce6851132"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.xhtml#aa9d2e718e014af79dd4a8d0ce6851132">QSPI_SMR</a></td></tr>
<tr class="memdesc:aa9d2e718e014af79dd4a8d0ce6851132"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0x40) Scrambling Mode Register  <a href="#aa9d2e718e014af79dd4a8d0ce6851132">More...</a><br /></td></tr>
<tr class="separator:aa9d2e718e014af79dd4a8d0ce6851132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a581d7496746e8c2db1e57e4c72690ea7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.xhtml#a581d7496746e8c2db1e57e4c72690ea7">QSPI_SKR</a></td></tr>
<tr class="memdesc:a581d7496746e8c2db1e57e4c72690ea7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0x44) Scrambling Key Register  <a href="#a581d7496746e8c2db1e57e4c72690ea7">More...</a><br /></td></tr>
<tr class="separator:a581d7496746e8c2db1e57e4c72690ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2256f13aa5fd92b83f673564f78e831"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.xhtml#af2256f13aa5fd92b83f673564f78e831">Reserved3</a> [39]</td></tr>
<tr class="separator:af2256f13aa5fd92b83f673564f78e831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f668a6fc6c510f696d6f0c3cd83aaf9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.xhtml#a0f668a6fc6c510f696d6f0c3cd83aaf9">QSPI_WPMR</a></td></tr>
<tr class="memdesc:a0f668a6fc6c510f696d6f0c3cd83aaf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0xE4) Write Protection Mode Register  <a href="#a0f668a6fc6c510f696d6f0c3cd83aaf9">More...</a><br /></td></tr>
<tr class="separator:a0f668a6fc6c510f696d6f0c3cd83aaf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab09bd23205fb10a7b74009efacd9d731"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.xhtml#ab09bd23205fb10a7b74009efacd9d731">QSPI_WPSR</a></td></tr>
<tr class="memdesc:ab09bd23205fb10a7b74009efacd9d731"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0xE8) Write Protection Status Register  <a href="#ab09bd23205fb10a7b74009efacd9d731">More...</a><br /></td></tr>
<tr class="separator:ab09bd23205fb10a7b74009efacd9d731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92d6e84cc05216d44a10511ed6a119d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.xhtml#a92d6e84cc05216d44a10511ed6a119d2">Reserved4</a> [4]</td></tr>
<tr class="separator:a92d6e84cc05216d44a10511ed6a119d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff95e1988aaddc0588824a40c481d03d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.xhtml#aff95e1988aaddc0588824a40c481d03d">QSPI_VERSION</a></td></tr>
<tr class="memdesc:aff95e1988aaddc0588824a40c481d03d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0x00FC) Version Register  <a href="#aff95e1988aaddc0588824a40c481d03d">More...</a><br /></td></tr>
<tr class="separator:aff95e1988aaddc0588824a40c481d03d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> hardware registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a568109a701c00882bec4a6307f95b5dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a568109a701c00882bec4a6307f95b5dd">&sect;&nbsp;</a></span>QSPI_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Qspi::QSPI_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0x00) Control Register </p>

</div>
</div>
<a id="a70b72dad02643f1523b149eccf486c9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70b72dad02643f1523b149eccf486c9b">&sect;&nbsp;</a></span>QSPI_IAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Qspi::QSPI_IAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0x30) Instruction Address Register </p>

</div>
</div>
<a id="ab5c61d2cf8fca6d7cb39cb701366e366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5c61d2cf8fca6d7cb39cb701366e366">&sect;&nbsp;</a></span>QSPI_ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Qspi::QSPI_ICR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0x34) Instruction Code Register </p>

</div>
</div>
<a id="a51a1eb144324df765856c394cc19d336"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51a1eb144324df765856c394cc19d336">&sect;&nbsp;</a></span>QSPI_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Qspi::QSPI_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0x18) Interrupt Disable Register </p>

</div>
</div>
<a id="ae658b151a8292cd68054ca58150d6bbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae658b151a8292cd68054ca58150d6bbf">&sect;&nbsp;</a></span>QSPI_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Qspi::QSPI_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0x14) Interrupt Enable Register </p>

</div>
</div>
<a id="a96864a59fec645179b97a341dabdeab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96864a59fec645179b97a341dabdeab7">&sect;&nbsp;</a></span>QSPI_IFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Qspi::QSPI_IFR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0x38) Instruction Frame Register </p>

</div>
</div>
<a id="a0d157f3578d539ce48be0cd8b8eaec32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d157f3578d539ce48be0cd8b8eaec32">&sect;&nbsp;</a></span>QSPI_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Qspi::QSPI_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0x1C) Interrupt Mask Register </p>

</div>
</div>
<a id="a6e5738c4defd648cbb9b8d376d24c3f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e5738c4defd648cbb9b8d376d24c3f8">&sect;&nbsp;</a></span>QSPI_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Qspi::QSPI_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0x04) Mode Register </p>

</div>
</div>
<a id="ade5e7d885774eedf6c53ed64c96b5d0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade5e7d885774eedf6c53ed64c96b5d0d">&sect;&nbsp;</a></span>QSPI_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Qspi::QSPI_RDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0x08) Receive Data Register </p>

</div>
</div>
<a id="a0fd69b17320c731f217eb93ca080d004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fd69b17320c731f217eb93ca080d004">&sect;&nbsp;</a></span>QSPI_SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Qspi::QSPI_SCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0x20) Serial Clock Register </p>

</div>
</div>
<a id="a581d7496746e8c2db1e57e4c72690ea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a581d7496746e8c2db1e57e4c72690ea7">&sect;&nbsp;</a></span>QSPI_SKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Qspi::QSPI_SKR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0x44) Scrambling Key Register </p>

</div>
</div>
<a id="aa9d2e718e014af79dd4a8d0ce6851132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9d2e718e014af79dd4a8d0ce6851132">&sect;&nbsp;</a></span>QSPI_SMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Qspi::QSPI_SMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0x40) Scrambling Mode Register </p>

</div>
</div>
<a id="a2bfac023f7b78002f45c1ab0f8676678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bfac023f7b78002f45c1ab0f8676678">&sect;&nbsp;</a></span>QSPI_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Qspi::QSPI_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0x10) Status Register </p>

</div>
</div>
<a id="a6dba40b323785845dee562016c2f9ab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dba40b323785845dee562016c2f9ab5">&sect;&nbsp;</a></span>QSPI_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Qspi::QSPI_TDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0x0C) Transmit Data Register </p>

</div>
</div>
<a id="aff95e1988aaddc0588824a40c481d03d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff95e1988aaddc0588824a40c481d03d">&sect;&nbsp;</a></span>QSPI_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Qspi::QSPI_VERSION</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0x00FC) Version Register </p>

</div>
</div>
<a id="a0f668a6fc6c510f696d6f0c3cd83aaf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f668a6fc6c510f696d6f0c3cd83aaf9">&sect;&nbsp;</a></span>QSPI_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Qspi::QSPI_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0xE4) Write Protection Mode Register </p>

</div>
</div>
<a id="ab09bd23205fb10a7b74009efacd9d731"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab09bd23205fb10a7b74009efacd9d731">&sect;&nbsp;</a></span>QSPI_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Qspi::QSPI_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> Offset: 0xE8) Write Protection Status Register </p>

</div>
</div>
<a id="a2a662e64360894ed113848a0e08f28bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a662e64360894ed113848a0e08f28bd">&sect;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Qspi::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3bc7238f5d61cd0d4f535fe7a0341225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bc7238f5d61cd0d4f535fe7a0341225">&sect;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Qspi::Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2256f13aa5fd92b83f673564f78e831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2256f13aa5fd92b83f673564f78e831">&sect;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Qspi::Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92d6e84cc05216d44a10511ed6a119d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92d6e84cc05216d44a10511ed6a119d2">&sect;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Qspi::Reserved4[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/hal/x4m0x_s70/libraries/libchip/include/same70/component/<a class="el" href="same70_2component_2component__qspi_8h_source.xhtml">component_qspi.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
