-- VHDL for IBM SMS ALD page 12.12.30.1
-- Title: CYCLE LENGTH CONTROLS-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 6/26/2020 1:32:58 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_12_30_1_CYCLE_LENGTH_CONTROLS_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_COMPARE_OP_CODE:	 in STD_LOGIC;
		MS_STOP_AT_F_TLU:	 in STD_LOGIC;
		MS_B_CYCLE_DOT_NO_SCAN:	 in STD_LOGIC;
		PS_1401_STORE_A_AR_OP_CODE:	 in STD_LOGIC;
		PS_D_CYCLE:	 in STD_LOGIC;
		MS_MPLY_OP_CODE:	 in STD_LOGIC;
		MS_FILE_OP:	 in STD_LOGIC;
		PS_STOP_AT_F_STAR_ARITH:	 in STD_LOGIC;
		PS_STOP_AT_F_ON_B_CY_OP_CODES:	 in STD_LOGIC;
		PS_B_CYCLE_1:	 in STD_LOGIC;
		PS_C_CYCLE_1:	 in STD_LOGIC;
		MS_STORE_ADDR_REGS_OP_CODE:	 in STD_LOGIC;
		MS_1401_COND_TEST_DOT_I9:	 in STD_LOGIC;
		PS_STOP_AT_F_JRJ:	 in STD_LOGIC;
		PS_I_CYCLE:	 in STD_LOGIC;
		MS_STORAGE_SCAN_LOAD:	 in STD_LOGIC;
		MS_1401_MODE_DOT_I_RING_5_OR_10_DOT_I_CY:	 in STD_LOGIC;
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE:	 in STD_LOGIC;
		PS_STOP_AT_F_ON_B_CY_OPS:	 in STD_LOGIC;
		MS_C_OR_D_CYCLE_DOT_INSN_READ_OUT:	 in STD_LOGIC;
		MV_STORAGE_SCAN_REGEN_MODE:	 in STD_LOGIC;
		MS_INTERRUPT_DOT_B_CYCLE:	 in STD_LOGIC;
		PS_STORAGE_SCAN_ROUTINE:	 in STD_LOGIC;
		MS_MPLY_DOT_3_DOT_D:	 in STD_LOGIC;
		MS_WORD_MARK_OP_DOT_A_CYCLE:	 in STD_LOGIC;
		MS_WORD_MARK_OP_DOT_B_CYCLE:	 in STD_LOGIC;
		PS_STOP_AT_F:	 out STD_LOGIC;
		MS_STOP_AT_F_DOT_B_CYCLE:	 out STD_LOGIC;
		MS_STORAGE_SCAN_RGEN:	 out STD_LOGIC);
end ALD_12_12_30_1_CYCLE_LENGTH_CONTROLS_ACC;

architecture behavioral of ALD_12_12_30_1_CYCLE_LENGTH_CONTROLS_ACC is 

	signal OUT_4A_P: STD_LOGIC;
	signal OUT_2A_D: STD_LOGIC;
	signal OUT_4B_P: STD_LOGIC;
	signal OUT_4C_NoPin: STD_LOGIC;
	signal OUT_2C_G: STD_LOGIC;
	signal OUT_1C_P: STD_LOGIC;
	signal OUT_5D_NoPin: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_2D_C: STD_LOGIC;
	signal OUT_4E_C: STD_LOGIC;
	signal OUT_2E_E: STD_LOGIC;
	signal OUT_4F_C: STD_LOGIC;
	signal OUT_5G_R: STD_LOGIC;
	signal OUT_2G_P: STD_LOGIC;
	signal OUT_4H_P: STD_LOGIC;
	signal OUT_2H_E: STD_LOGIC;
	signal OUT_3I_B: STD_LOGIC;
	signal OUT_2I_F: STD_LOGIC;
	signal OUT_DOT_1C: STD_LOGIC;
	signal OUT_DOT_4E: STD_LOGIC;

begin

	OUT_4A_P <= NOT(PS_COMPARE_OP_CODE AND PS_B_CYCLE_1 );
	OUT_2A_D <= NOT(OUT_4A_P AND MS_STOP_AT_F_TLU AND MS_B_CYCLE_DOT_NO_SCAN );
	OUT_4B_P <= NOT(PS_B_CYCLE_1 AND PS_1401_STORE_A_AR_OP_CODE );
	OUT_4C_NoPin <= NOT(MS_MPLY_OP_CODE AND PS_D_CYCLE AND MS_FILE_OP );
	OUT_2C_G <= NOT(PS_STOP_AT_F_ON_B_CY_OP_CODES AND PS_B_CYCLE_1 );
	OUT_1C_P <= NOT(OUT_2C_G );
	OUT_5D_NoPin <= NOT(PS_C_CYCLE_1 AND MS_STORE_ADDR_REGS_OP_CODE );
	OUT_4D_C <= NOT MS_1401_COND_TEST_DOT_I9;
	OUT_2D_C <= NOT(OUT_4C_NoPin AND OUT_5D_NoPin );
	OUT_4E_C <= NOT(MS_STORAGE_SCAN_LOAD AND PS_I_CYCLE AND MS_1401_MODE_DOT_I_RING_5_OR_10_DOT_I_CY );
	OUT_2E_E <= NOT(OUT_DOT_4E AND MS_STD_A_CYCLE_OPS_DOT_A_CYCLE AND OUT_4F_C );
	OUT_4F_C <= NOT(PS_B_CYCLE_1 AND PS_STOP_AT_F_ON_B_CY_OPS );
	OUT_5G_R <= NOT(MV_STORAGE_SCAN_REGEN_MODE );
	OUT_2G_P <= NOT(MS_C_OR_D_CYCLE_DOT_INSN_READ_OUT AND MS_INTERRUPT_DOT_B_CYCLE );
	OUT_4H_P <= NOT(OUT_5G_R AND PS_STORAGE_SCAN_ROUTINE );
	OUT_2H_E <= NOT(OUT_4B_P AND OUT_4H_P AND MS_MPLY_DOT_3_DOT_D );
	OUT_3I_B <= NOT MS_WORD_MARK_OP_DOT_B_CYCLE;
	OUT_2I_F <= NOT MS_WORD_MARK_OP_DOT_A_CYCLE;
	OUT_DOT_1C <= OUT_2A_D OR OUT_1C_P OR OUT_2D_C OR OUT_2E_E OR OUT_2G_P OR OUT_2H_E OR OUT_3I_B OR OUT_2I_F OR PS_STOP_AT_F_STAR_ARITH OR PS_STOP_AT_F_JRJ;
	OUT_DOT_4E <= OUT_4D_C OR OUT_4E_C;

	MS_STOP_AT_F_DOT_B_CYCLE <= OUT_4F_C;
	MS_STORAGE_SCAN_RGEN <= OUT_4H_P;
	PS_STOP_AT_F <= OUT_DOT_1C;


end;
