#ifndef MULTI_PHY_CSR_RX_HAL_REG
#define MULTI_PHY_CSR_RX_HAL_REG

typedef struct {
uint32 rg_rx_clk_en :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rg_rx_5g_mode :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_rx_xgmii_mode :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rg_sw_reset_rxck :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_dec_err_1t :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_msg_rx_ctrl_0, *pHAL_msg_rx_ctrl_0;

typedef struct {
uint32 rg_force_port0_cnt_sel :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rg_force_port1_cnt_sel :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_force_port2_cnt_sel :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rg_force_port3_cnt_sel :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_force_port0_cnt :2;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rg_force_port1_cnt :2;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_force_port2_cnt :2;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rg_force_port3_cnt :2;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_msg_rx_ctrl_1, *pHAL_msg_rx_ctrl_1;

typedef struct {
uint32 rg_force_port0_sync_sel :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rg_force_port1_sync_sel :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_force_port2_sync_sel :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rg_force_port3_sync_sel :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_force_port0_sync :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rg_force_port1_sync :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_force_port2_sync :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rg_force_port3_sync :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_msg_rx_ctrl_2, *pHAL_msg_rx_ctrl_2;

typedef struct {
uint32 rg_port0_k28_1_cnt_clr :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rg_port1_k28_1_cnt_clr :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_port2_k28_1_cnt_clr :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rg_port3_k28_1_cnt_clr :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_k28_1_cnt_clr :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_msg_rx_ctrl_3, *pHAL_msg_rx_ctrl_3;

typedef struct {
uint32 rg_qsgmii_p0_rx500_mac_div_ck_sel :2;
uint32 rg_qsgmii_p1_rx500_mac_div_ck_sel :2;
uint32 rg_qsgmii_p2_rx500_mac_div_ck_sel :2;
uint32 rg_qsgmii_p3_rx500_mac_div_ck_sel :2;
uint32 rg_p1_mac_rx_div_ck_reset_n :1;
uint32 rg_p2_mac_rx_div_ck_reset_n :1;
uint32 rg_p3_mac_rx_div_ck_reset_n :1;
uint32 rg_qsgmii_rx500_pcs_div_ck_sel :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_msg_rx_ctrl_4, *pHAL_msg_rx_ctrl_4;

typedef struct {
uint32 rg_hg_col_test_mode :1;
uint32 rg_hg_crs_test_mode :1;
uint32 rg_fx_col_test_mode :1;
uint32 rg_fx_crs_test_mode :1;
uint32 rg_fx_col_sel :1;
uint32 rg_fx_crs_sel :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rsv_8 :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_hg_col_test :4;
uint32 rg_hg_crs_test :4;
uint32 rg_fx_col_test :1;
uint32 rg_fx_crs_test :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_msg_rx_ctrl_5, *pHAL_msg_rx_ctrl_5;

typedef struct {
uint32 rg_dpx_sts :1;
uint32 rg_rxfc_sts :1;
uint32 rg_txfc_sts :1;
uint32 rg_eee100_sts :1;
uint32 rg_eee1g_sts :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rsv_8 :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_msg_rx_lik_sts_0, *pHAL_msg_rx_lik_sts_0;

#endif