// Seed: 2567468353
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1;
  supply1 id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_2;
  assign id_1 = 1'h0;
endmodule
module module_2 (
    output wor id_0,
    output supply1 id_1,
    input wor id_2,
    input supply1 id_3,
    input wire id_4,
    input tri1 id_5,
    output uwire id_6,
    inout tri0 id_7,
    output wor id_8
);
  assign id_1 = 1;
  always id_6 = 1;
  wire id_10;
  xor primCall (id_8, id_4, id_5, id_2, id_3, id_10, id_7);
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
