#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Apr 17 13:47:55 2023
# Process ID: 13392
# Current directory: C:/Users/Claudia/OneDrive/Desktop/SOC/lab5/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log automat_cafea.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source automat_cafea.tcl
# Log file: C:/Users/Claudia/OneDrive/Desktop/SOC/lab5/project_1/project_1.runs/synth_1/automat_cafea.vds
# Journal file: C:/Users/Claudia/OneDrive/Desktop/SOC/lab5/project_1/project_1.runs/synth_1\vivado.jou
# Running On: DESKTOP-IRTEOAM, OS: Windows, CPU Frequency: 2895 MHz, CPU Physical cores: 16, Host memory: 16505 MB
#-----------------------------------------------------------
source automat_cafea.tcl -notrace
Command: synth_design -top automat_cafea -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15632
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
ERROR: [Synth 8-36] 'Ssuc' is not declared [C:/Users/Claudia/OneDrive/Desktop/SOC/lab5/project_1/project_1.srcs/sources_1/new/automat_cafea.v:23]
ERROR: [Synth 8-9915] port 'suc' is not defined [C:/Users/Claudia/OneDrive/Desktop/SOC/lab5/project_1/project_1.srcs/sources_1/new/automat_cafea.v:25]
INFO: [Synth 8-10285] module 'automat_cafea' is ignored due to previous errors [C:/Users/Claudia/OneDrive/Desktop/SOC/lab5/project_1/project_1.srcs/sources_1/new/automat_cafea.v:85]
INFO: [Synth 8-9084] Verilog file 'C:/Users/Claudia/OneDrive/Desktop/SOC/lab5/project_1/project_1.srcs/sources_1/new/automat_cafea.v' ignored due to errors
Failed to read verilog 'C:/Users/Claudia/OneDrive/Desktop/SOC/lab5/project_1/project_1.srcs/sources_1/new/automat_cafea.v'
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Apr 17 13:48:09 2023...
