#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Mar  6 14:41:25 2025
# Process ID: 552490
# Current directory: /mnt/TDG_512/projects/6_zub/scripts
# Command line: vivado -mode batch -source tcl/syn.tcl -nojournal -notrace -tclargs ../hdl xczu1cg-sbva484-1-e top_bd top_io ../output_products ../xdc PRJ0 {} TRUE FALSE {}
# Log file: /mnt/TDG_512/projects/6_zub/scripts/vivado.log
# Journal file: 
# Running On: tony-MS-7693, OS: Linux, CPU Frequency: 4099.340 MHz, CPU Physical cores: 8, Host memory: 33601 MB
#-----------------------------------------------------------
source tcl/syn.tcl -notrace
INFO: [Coretcl 2-1500] The part has been set to 'xczu1cg-sbva484-1-e' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
set_part: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1311.004 ; gain = 0.023 ; free physical = 2828 ; free virtual = 57428
INFO: [BD 5-945] read_bd has been aliased to the add_files Tcl command to ensure all associated files with the BD are included with the design.  All messages will reference the add_files Tcl command
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/TDG_512/xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top top_io -part xczu1cg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu1cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu1cg'
INFO: [Device 21-403] Loading part xczu1cg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 552565
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2227.938 ; gain = 401.680 ; free physical = 1699 ; free virtual = 56326
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'dp_audi_ref_clk', assumed default net type 'wire' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:2451]
INFO: [Synth 8-6157] synthesizing module 'top_io' from library 'work' [/mnt/TDG_512/projects/6_zub/hdl/top/top_io.sv:1]
INFO: [Synth 8-6157] synthesizing module 'top_bd_wrapper' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/hdl/top_bd_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'top_bd' from library 'work' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/synth/top_bd.v:13]
INFO: [Synth 8-6157] synthesizing module 'top_bd_axil_reg32_0_0' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_axil_reg32_0_0/synth/top_bd_axil_reg32_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axil_reg32' from library 'work' [/mnt/TDG_512/projects/6_zub/hdl/bd/axil_reg32.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [/mnt/TDG_512/projects/6_zub/hdl/bd/axil_reg32.v:292]
INFO: [Synth 8-226] default block is never used [/mnt/TDG_512/projects/6_zub/hdl/bd/axil_reg32.v:657]
INFO: [Synth 8-6155] done synthesizing module 'axil_reg32' from library 'work' (0#1) [/mnt/TDG_512/projects/6_zub/hdl/bd/axil_reg32.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top_bd_axil_reg32_0_0' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_axil_reg32_0_0/synth/top_bd_axil_reg32_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_bd_led_cnt_vhd19_0_0' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_led_cnt_vhd19_0_0/synth/top_bd_led_cnt_vhd19_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'led_cnt_vhd19' [/mnt/TDG_512/projects/6_zub/sub/common/hdl/2019/led_cnt_vhd19.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'led_cnt_vhd19' (0#1) [/mnt/TDG_512/projects/6_zub/sub/common/hdl/2019/led_cnt_vhd19.vhd:18]
INFO: [Synth 8-6155] done synthesizing module 'top_bd_led_cnt_vhd19_0_0' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_led_cnt_vhd19_0_0/synth/top_bd_led_cnt_vhd19_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'top_bd_proc_sys_reset_0_0' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_proc_sys_reset_0_0/synth/top_bd_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_proc_sys_reset_0_0/synth/top_bd_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at '/mnt/TDG_512/xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721' bound to instance 'POR_SRL_I' of component 'SRL16' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/mnt/TDG_512/xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/mnt/TDG_512/xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'top_bd_proc_sys_reset_0_0' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_proc_sys_reset_0_0/synth/top_bd_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'top_bd_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/synth/top_bd.v:130]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'top_bd_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/synth/top_bd.v:130]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'top_bd_proc_sys_reset_0_0' has 10 connections declared, but only 8 given [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/synth/top_bd.v:130]
INFO: [Synth 8-6157] synthesizing module 'top_bd_smartconnect_0_0' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/synth/top_bd_smartconnect_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_647c' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/synth/bd_647c.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_16I1P5P' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/synth/bd_647c.v:724]
INFO: [Synth 8-6157] synthesizing module 'bd_647c_one_0' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_647c_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_8_xlconstant' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_8_xlconstant' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_647c_one_0' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_647c_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_647c_psr_aclk_0' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_647c_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_647c_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at '/mnt/TDG_512/xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721' bound to instance 'POR_SRL_I' of component 'SRL16' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_647c_psr_aclk_0' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_647c_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_647c_psr_aclk_0' is unconnected for instance 'psr_aclk' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/synth/bd_647c.v:759]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_647c_psr_aclk_0' is unconnected for instance 'psr_aclk' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/synth/bd_647c.v:759]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_647c_psr_aclk_0' is unconnected for instance 'psr_aclk' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/synth/bd_647c.v:759]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_647c_psr_aclk_0' is unconnected for instance 'psr_aclk' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/synth/bd_647c.v:759]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_647c_psr_aclk_0' has 10 connections declared, but only 6 given [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/synth/bd_647c.v:759]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_16I1P5P' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/synth/bd_647c.v:724]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_R1ZLFQ' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/synth/bd_647c.v:768]
INFO: [Synth 8-6157] synthesizing module 'bd_647c_m00e_0' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_647c_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/mnt/TDG_512/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/mnt/TDG_512/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_647c_m00e_0' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_647c_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_R1ZLFQ' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/synth/bd_647c.v:768]
INFO: [Synth 8-6157] synthesizing module 'bd_647c_m00s2a_0' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_647c_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_647c_m00s2a_0' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_647c_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_647c_s00a2s_0' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_647c_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_647c_s00a2s_0' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_647c_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1QW5C1X' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/synth/bd_647c.v:1069]
INFO: [Synth 8-6157] synthesizing module 'bd_647c_s00mmu_0' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_647c_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_647c_s00mmu_0' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_647c_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_647c_s00sic_0' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_647c_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_647c_s00sic_0' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_647c_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_647c_s00tr_0' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_647c_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_647c_s00tr_0' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_647c_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1QW5C1X' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/synth/bd_647c.v:1069]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1WJY9UN' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/synth/bd_647c.v:1728]
INFO: [Synth 8-6157] synthesizing module 'bd_647c_sarn_0' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_647c_sarn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_647c_sarn_0' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_647c_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_647c_sawn_0' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_647c_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_647c_sawn_0' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_647c_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_647c_sbn_0' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_647c_sbn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_647c_sbn_0' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_647c_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_647c_srn_0' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_647c_srn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_647c_srn_0' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_647c_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_647c_swn_0' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_647c_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_647c_swn_0' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_647c_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1WJY9UN' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/synth/bd_647c.v:1728]
INFO: [Synth 8-6155] done synthesizing module 'bd_647c' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/synth/bd_647c.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_bd_smartconnect_0_0' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/synth/top_bd_smartconnect_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_bd_user_init_64b_wrappe_0_0' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_user_init_64b_wrappe_0_0/synth/top_bd_user_init_64b_wrappe_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'user_init_64b_wrapper_zynq' from library 'work' [/mnt/TDG_512/projects/6_zub/sub/common/hdl/bd/user_init_64b_wrapper_zynq.v:4]
INFO: [Synth 8-6157] synthesizing module 'user_init_64b' from library 'work' [/mnt/TDG_512/projects/6_zub/sub/common/hdl/user_init_64b.sv:2]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/mnt/TDG_512/xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [/mnt/TDG_512/xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41005]
INFO: [Synth 8-6155] done synthesizing module 'user_init_64b' from library 'work' (0#1) [/mnt/TDG_512/projects/6_zub/sub/common/hdl/user_init_64b.sv:2]
INFO: [Synth 8-6157] synthesizing module 'USR_ACCESSE2' [/mnt/TDG_512/xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:137382]
INFO: [Synth 8-6155] done synthesizing module 'USR_ACCESSE2' (0#1) [/mnt/TDG_512/xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:137382]
INFO: [Synth 8-6155] done synthesizing module 'user_init_64b_wrapper_zynq' from library 'work' (0#1) [/mnt/TDG_512/projects/6_zub/sub/common/hdl/bd/user_init_64b_wrapper_zynq.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top_bd_user_init_64b_wrappe_0_0' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_user_init_64b_wrappe_0_0/synth/top_bd_user_init_64b_wrappe_0_0.v:53]
WARNING: [Synth 8-7071] port 'usr_access_cfgclk_o' of module 'top_bd_user_init_64b_wrappe_0_0' is unconnected for instance 'user_init_64b_wrappe_0' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/synth/top_bd.v:200]
WARNING: [Synth 8-7071] port 'usr_access_datavalid_o' of module 'top_bd_user_init_64b_wrappe_0_0' is unconnected for instance 'user_init_64b_wrappe_0' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/synth/top_bd.v:200]
WARNING: [Synth 8-7023] instance 'user_init_64b_wrappe_0' of module 'top_bd_user_init_64b_wrappe_0_0' has 4 connections declared, but only 2 given [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/synth/top_bd.v:200]
INFO: [Synth 8-6157] synthesizing module 'top_bd_xlconstant_0_0' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_xlconstant_0_0/synth/top_bd_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_8_xlconstant__parameterized0' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_8_xlconstant__parameterized0' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'top_bd_xlconstant_0_0' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_xlconstant_0_0/synth/top_bd_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_bd_zynq_ultra_ps_e_0_0' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/synth/top_bd_zynq_ultra_ps_e_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'BUFG_PS' [/mnt/TDG_512/xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2186]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_PS' (0#1) [/mnt/TDG_512/xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2186]
INFO: [Synth 8-6157] synthesizing module 'PS8' [/mnt/TDG_512/xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:113105]
INFO: [Synth 8-6155] done synthesizing module 'PS8' (0#1) [/mnt/TDG_512/xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:113105]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAOUT' does not match port width (8) of module 'PS8' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:4649]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAENA' does not match port width (8) of module 'PS8' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:4650]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADO' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_BOOTMODE' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_CLK' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DONEB' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMA' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMACTN' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMALERTN' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBA' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBG' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCK' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKE' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKN' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCSN' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDM' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQ' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQS' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQSN' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMODT' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMPARITY' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMRAMRSTN' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERROROUT' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERRORSTATUS' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_INITB' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTCK' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDI' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDO' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTMS' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MIO' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PORB' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PROGB' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_RCALIBINOUT' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_SRSTB' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ZQ' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADI' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3826]
INFO: [Synth 8-6155] done synthesizing module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:68]
WARNING: [Synth 8-7071] port 'emio_enet0_signal_detect' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/synth/top_bd_zynq_ultra_ps_e_0_0.v:232]
WARNING: [Synth 8-7071] port 'emio_enet1_signal_detect' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/synth/top_bd_zynq_ultra_ps_e_0_0.v:232]
WARNING: [Synth 8-7071] port 'emio_enet2_signal_detect' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/synth/top_bd_zynq_ultra_ps_e_0_0.v:232]
WARNING: [Synth 8-7071] port 'emio_enet3_signal_detect' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/synth/top_bd_zynq_ultra_ps_e_0_0.v:232]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/synth/top_bd_zynq_ultra_ps_e_0_0.v:232]
INFO: [Synth 8-6155] done synthesizing module 'top_bd_zynq_ultra_ps_e_0_0' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/synth/top_bd_zynq_ultra_ps_e_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_bd' from library 'work' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/synth/top_bd.v:13]
INFO: [Synth 8-6155] done synthesizing module 'top_bd_wrapper' (0#1) [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/hdl/top_bd_wrapper.v:13]
INFO: [Synth 8-6155] done synthesizing module 'top_io' from library 'work' (0#1) [/mnt/TDG_512/projects/6_zub/hdl/top/top_io.sv:1]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [/mnt/TDG_512/projects/6_zub/hdl/bd/axil_reg32.v:256]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [/mnt/TDG_512/projects/6_zub/hdl/bd/axil_reg32.v:257]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [/mnt/TDG_512/projects/6_zub/hdl/bd/axil_reg32.v:258]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [/mnt/TDG_512/projects/6_zub/hdl/bd/axil_reg32.v:259]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [/mnt/TDG_512/projects/6_zub/hdl/bd/axil_reg32.v:260]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [/mnt/TDG_512/projects/6_zub/hdl/bd/axil_reg32.v:261]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_16I1P5P does not have driver. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/synth/bd_647c.v:740]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:325]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:1345]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:1346]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:1347]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:1348]
WARNING: [Synth 8-7129] Port dp_audio_ref_clk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_0 in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_1 in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_2 in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_3 in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[15] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[14] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[13] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[12] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[11] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[10] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[9] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[8] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[7] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[6] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[15] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[14] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[13] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[12] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[11] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[10] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[9] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[8] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[7] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[6] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[3] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[2] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[1] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[0] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[31] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[30] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[29] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[28] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[27] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[26] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[25] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[24] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[23] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[22] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[21] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[20] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[19] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[18] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[17] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[16] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[15] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[14] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[13] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[12] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[11] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[10] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[9] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[8] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[7] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[6] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[5] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[4] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[3] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[2] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[1] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[0] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[31] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[30] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[29] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[28] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[27] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[26] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[25] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[24] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[23] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[22] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[21] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[20] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[19] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[18] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[17] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[16] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[15] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[14] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[13] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[12] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[11] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[10] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[9] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[8] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[7] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2405.906 ; gain = 579.648 ; free physical = 1479 ; free virtual = 56102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2411.844 ; gain = 585.586 ; free physical = 1479 ; free virtual = 56102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2411.844 ; gain = 585.586 ; free physical = 1479 ; free virtual = 56102
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2422.812 ; gain = 0.000 ; free physical = 1481 ; free virtual = 56104
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/top_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2545.426 ; gain = 21.781 ; free physical = 1467 ; free virtual = 56093
Finished Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/top_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_proc_sys_reset_0_0/top_bd_proc_sys_reset_0_0_board.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_proc_sys_reset_0_0/top_bd_proc_sys_reset_0_0_board.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_proc_sys_reset_0_0/top_bd_proc_sys_reset_0_0.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_proc_sys_reset_0_0/top_bd_proc_sys_reset_0_0.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/proc_sys_reset_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_proc_sys_reset_0_0/top_bd_proc_sys_reset_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_io_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_io_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_647c_psr_aclk_0_board.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_647c_psr_aclk_0_board.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_647c_psr_aclk_0.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_647c_psr_aclk_0.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_647c_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_io_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_io_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_io_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_io_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_io_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_io_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_io_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_io_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_9/bd_647c_swn_0_clocks.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_9/bd_647c_swn_0_clocks.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_9/bd_647c_swn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_io_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_io_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_10/bd_647c_sbn_0_clocks.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_10/bd_647c_sbn_0_clocks.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_10/bd_647c_sbn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_io_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_io_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/smartconnect.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst'
Finished Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/smartconnect.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/smartconnect.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_io_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_io_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/mnt/TDG_512/projects/6_zub/xdc/pins.xdc]
Finished Parsing XDC File [/mnt/TDG_512/projects/6_zub/xdc/pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/TDG_512/projects/6_zub/xdc/pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_io_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_io_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2548.395 ; gain = 0.000 ; free physical = 1451 ; free virtual = 56077
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  FDR => FDRE: 24 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2548.430 ; gain = 0.000 ; free physical = 1451 ; free virtual = 56077
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 2548.430 ; gain = 722.172 ; free physical = 1444 ; free virtual = 56071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu1cg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 2548.430 ; gain = 722.172 ; free physical = 1444 ; free virtual = 56071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for top_bd_wrapper_inst/top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i. (constraint file  /mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/top_bd_zynq_ultra_ps_e_0_0.xdc, line 25).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_wrapper_inst/top_bd_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_wrapper_inst/top_bd_i/axil_reg32_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_wrapper_inst/top_bd_i/user_init_64b_wrappe_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_wrapper_inst/top_bd_i/led_cnt_vhd19_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_wrapper_inst/top_bd_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_wrapper_inst/top_bd_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_wrapper_inst/top_bd_i/zynq_ultra_ps_e_0/inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_wrapper_inst/top_bd_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_wrapper_inst/top_bd_i/proc_sys_reset_0/U0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_wrapper_inst/top_bd_i/smartconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 2548.430 ; gain = 722.172 ; free physical = 1444 ; free virtual = 56071
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_12_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'sc_si_converter_v1_0_12_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sc_si_converter_v1_0_12_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_12_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  W_IDLE |                              000 | 00000000000000000000000000000000
                    W_RX |                              001 | 00000000000000000000000000000001
                    W_TX |                              010 | 00000000000000000000000000000010
              W_COMPLETE |                              011 | 00000000000000000000000000000100
               W_RECOVER |                              100 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_12_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 | 00000000000000000000000000000000
               R_PENDING |                               01 | 00000000000000000000000000000001
                    R_RX |                               10 | 00000000000000000000000000000010
                    R_TX |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_12_axilite_conv'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 2548.430 ; gain = 722.172 ; free physical = 1464 ; free virtual = 56094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 4     
	   4 Input   11 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 5     
	   3 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 28    
+---Registers : 
	             2178 Bit    Registers := 4     
	              512 Bit    Registers := 1     
	              179 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	               70 Bit    Registers := 1     
	               69 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               47 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 29    
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 24    
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 142   
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 2     
	   2 Input  128 Bit        Muxes := 4     
	   4 Input  128 Bit        Muxes := 3     
	   4 Input   40 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 26    
	  32 Input   32 Bit        Muxes := 26    
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 7     
	   5 Input   12 Bit        Muxes := 1     
	   5 Input   11 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 4     
	   4 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 8     
	   4 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 15    
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 109   
	   3 Input    1 Bit        Muxes := 9     
	   6 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 26    
	  10 Input    1 Bit        Muxes := 6     
	   7 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 216 (col length:72)
BRAMs: 216 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module bd_647c.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module bd_647c.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module bd_647c.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module bd_647c.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_647c.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_647c.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_647c.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_647c.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/FDRE_inst) is unused and will be removed from module bd_647c.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module bd_647c.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module bd_647c.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module bd_647c.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 2548.430 ; gain = 722.172 ; free physical = 1433 ; free virtual = 56084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 3638.082 ; gain = 1811.824 ; free physical = 559 ; free virtual = 55074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 3694.324 ; gain = 1868.066 ; free physical = 499 ; free virtual = 55014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 3702.332 ; gain = 1876.074 ; free physical = 489 ; free virtual = 55004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[4] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:30 ; elapsed = 00:01:31 . Memory (MB): peak = 3702.332 ; gain = 1876.074 ; free physical = 472 ; free virtual = 54987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:30 ; elapsed = 00:01:31 . Memory (MB): peak = 3702.332 ; gain = 1876.074 ; free physical = 472 ; free virtual = 54987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 3702.332 ; gain = 1876.074 ; free physical = 471 ; free virtual = 54986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 3702.332 ; gain = 1876.074 ; free physical = 471 ; free virtual = 54986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 3702.332 ; gain = 1876.074 ; free physical = 471 ; free virtual = 54986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 3702.332 ; gain = 1876.074 ; free physical = 471 ; free virtual = 54986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |BUFG_PS      |     1|
|2     |CARRY8       |     6|
|3     |LUT1         |   326|
|4     |LUT2         |   225|
|5     |LUT3         |   132|
|6     |LUT4         |   116|
|7     |LUT5         |   156|
|8     |LUT6         |   584|
|9     |MUXF7        |   132|
|10    |PS8          |     1|
|11    |SRL16        |     2|
|12    |USR_ACCESSE2 |     1|
|13    |FDCE         |    42|
|14    |FDR          |     8|
|15    |FDRE         |  1631|
|16    |FDSE         |    19|
|17    |OBUF         |     6|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 3702.332 ; gain = 1876.074 ; free physical = 471 ; free virtual = 54986
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16135 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 3702.332 ; gain = 1739.488 ; free physical = 471 ; free virtual = 54986
Synthesis Optimization Complete : Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 3702.340 ; gain = 1876.074 ; free physical = 471 ; free virtual = 54986
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3702.340 ; gain = 0.000 ; free physical = 742 ; free virtual = 55257
INFO: [Netlist 29-17] Analyzing 148 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/top_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3798.754 ; gain = 46.562 ; free physical = 703 ; free virtual = 55218
Finished Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/top_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_proc_sys_reset_0_0/top_bd_proc_sys_reset_0_0_board.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_proc_sys_reset_0_0/top_bd_proc_sys_reset_0_0_board.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_proc_sys_reset_0_0/top_bd_proc_sys_reset_0_0.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/proc_sys_reset_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_proc_sys_reset_0_0/top_bd_proc_sys_reset_0_0.xdc:50]
Finished Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_proc_sys_reset_0_0/top_bd_proc_sys_reset_0_0.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_647c_psr_aclk_0_board.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_647c_psr_aclk_0_board.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_647c_psr_aclk_0.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_647c_psr_aclk_0.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc:178]
Finished Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_6/bd_647c_sarn_0_clocks.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc:178]
Finished Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_7/bd_647c_srn_0_clocks.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc:116]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc:140]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc:140]
Finished Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_8/bd_647c_sawn_0_clocks.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_9/bd_647c_swn_0_clocks.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_9/bd_647c_swn_0_clocks.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_10/bd_647c_sbn_0_clocks.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/bd_0/ip/ip_10/bd_647c_sbn_0_clocks.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/smartconnect.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/smartconnect.xdc:1]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/smartconnect.xdc:2]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/smartconnect.xdc:6]
Finished Parsing XDC File [/mnt/TDG_512/projects/6_zub/PRJ0/PRJ0.gen/sources_1/bd/top_bd/ip/top_bd_smartconnect_0_0/smartconnect.xdc] for cell 'top_bd_wrapper_inst/top_bd_i/smartconnect_0/inst'
Parsing XDC File [/mnt/TDG_512/projects/6_zub/xdc/pins.xdc]
Finished Parsing XDC File [/mnt/TDG_512/projects/6_zub/xdc/pins.xdc]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 205 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3910.809 ; gain = 0.000 ; free physical = 646 ; free virtual = 55161
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 2 instances

Synth Design complete | Checksum: 48737724
INFO: [Common 17-83] Releasing license: Synthesis
163 Infos, 416 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:06 ; elapsed = 00:01:58 . Memory (MB): peak = 3910.809 ; gain = 2549.207 ; free physical = 646 ; free virtual = 55161
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3223.607; main = 2953.950; forked = 368.848
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4678.664; main = 3894.805; forked = 976.328
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3910.809 ; gain = 0.000 ; free physical = 646 ; free virtual = 55161
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3910.809 ; gain = 0.000 ; free physical = 646 ; free virtual = 55161
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3910.809 ; gain = 0.000 ; free physical = 646 ; free virtual = 55161
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3910.809 ; gain = 0.000 ; free physical = 646 ; free virtual = 55161
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3910.809 ; gain = 0.000 ; free physical = 646 ; free virtual = 55161
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3910.809 ; gain = 0.000 ; free physical = 646 ; free virtual = 55162
Write Physdb Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3910.809 ; gain = 0.000 ; free physical = 646 ; free virtual = 55162
INFO: [Common 17-1381] The checkpoint '/mnt/TDG_512/projects/6_zub/output_products/dcp/top_synth.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Mar  6 14:43:41 2025...
