

================================================================
== Vivado HLS Report for 'shift_led'
================================================================
* Date:           Thu Jul 23 15:32:20 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        shift_led
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.461|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  50000001|  50000001|  50000001|  50000001|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+----------+----------+----------+-----------+-----------+----------+----------+
        |          |       Latency       | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name|    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+----------+----------+----------+-----------+-----------+----------+----------+
        |- Loop 1  |  50000000|  50000000|         1|          -|          -|  50000000|    no    |
        +----------+----------+----------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond)

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.83>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_s = alloca i8"   --->   Operation 3 'alloca' 'p_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %led_o_V), !map !50"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %led_i_V), !map !56"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @shift_led_str) nounwind"   --->   Operation 6 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%led_i_V_read = call i8 @_ssdm_op_Read.ap_vld.i8(i8 %led_i_V)" [shift_led/src/top.cpp:2]   --->   Operation 7 'read' 'led_i_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %led_o_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [shift_led/src/top.cpp:4]   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %led_o_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [shift_led/src/top.cpp:5]   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %led_i_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [shift_led/src/top.cpp:6]   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.83ns)   --->   "store i8 %led_i_V_read, i8* %p_s" [shift_led/src/top.cpp:9]   --->   Operation 11 'store' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 12 [1/1] (0.83ns)   --->   "br label %_ZN13ap_fixed_baseILi1ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i" [shift_led/src/top.cpp:10]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.83>

State 2 <SV = 1> <Delay = 1.46>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i26 [ 0, %0 ], [ %i_V, %_ZN13ap_fixed_baseILi1ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.backedge ]"   --->   Operation 13 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.12ns)   --->   "%exitcond = icmp eq i26 %p_Val2_s, -17108864" [shift_led/src/top.cpp:10]   --->   Operation 14 'icmp' 'exitcond' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50000000, i64 50000000, i64 50000000)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.46ns)   --->   "%i_V = add i26 %p_Val2_s, 1" [shift_led/src/top.cpp:10]   --->   Operation 16 'add' 'i_V' <Predicate = true> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %2, label %1" [shift_led/src/top.cpp:10]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.12ns)   --->   "%tmp = icmp eq i26 %p_Val2_s, -17108866" [shift_led/src/top.cpp:12]   --->   Operation 18 'icmp' 'tmp' <Predicate = (!exitcond)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ZNK13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit, label %_ZN13ap_fixed_baseILi1ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.backedge" [shift_led/src/top.cpp:12]   --->   Operation 19 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_load = load i8* %p_s"   --->   Operation 20 'load' 'p_load' <Predicate = (!exitcond & tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_load, i32 7)" [shift_led/src/top.cpp:14]   --->   Operation 21 'bitselect' 'tmp_1' <Predicate = (!exitcond & tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i8 %p_load to i7"   --->   Operation 22 'trunc' 'tmp_2' <Predicate = (!exitcond & tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_led_V = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_2, i1 %tmp_1)" [shift_led/src/top.cpp:14]   --->   Operation 23 'bitconcatenate' 'tmp_led_V' <Predicate = (!exitcond & tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_ovld.i8P(i8* %led_o_V, i8 %tmp_led_V)" [shift_led/src/top.cpp:15]   --->   Operation 24 'write' <Predicate = (!exitcond & tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.83ns)   --->   "store i8 %tmp_led_V, i8* %p_s" [shift_led/src/top.cpp:14]   --->   Operation 25 'store' <Predicate = (!exitcond & tmp)> <Delay = 0.83>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi1ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.backedge" [shift_led/src/top.cpp:16]   --->   Operation 26 'br' <Predicate = (!exitcond & tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi1ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i"   --->   Operation 27 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret void" [shift_led/src/top.cpp:18]   --->   Operation 28 'ret' <Predicate = (exitcond)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.835ns
The critical path consists of the following:
	'alloca' operation ('op.V') [3]  (0 ns)
	'store' operation (shift_led/src/top.cpp:9) of variable 'op.V', shift_led/src/top.cpp:2 on local variable 'op.V' [11]  (0.835 ns)

 <State 2>: 1.46ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', shift_led/src/top.cpp:10) [14]  (0 ns)
	'add' operation ('i.V', shift_led/src/top.cpp:10) [17]  (1.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
