/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (C) 2020 BAIKAL ELECTRONICS, JSC
 *
 * Baikal-T1 SoC Static Memory Mapping
 */
#ifndef __ASM_MACH_BAIKAL_T1_MEMORY_H__
#define __ASM_MACH_BAIKAL_T1_MEMORY_H__

#include <linux/sizes.h>
#include <asm/addrspace.h>

#define BT1_LOMEM_BASE			0x00000000
#define BT1_LOMEM_SIZE			SZ_128M

#define BT1_MMIO_START			BT1_PCIE_MAP_BASE

#define BT1_PCIE_MAP_BASE		0x08000000
#define BT1_PCIE_MAP_SIZE		0x13DC0000

#define BT1_P5600_GIC_BASE		0x1BDC0000
#define BT1_P5600_GIC_SIZE		SZ_128K
#define BT1_P5600_CPC_BASE		0x1BDE0000
#define BT1_P5600_CPC_SIZE		SZ_32K
#define BT1_P5600_CDMM_BASE		0x1BDE8000
#define BT1_P5600_CDMM_SIZE		SZ_32K

#define BT1_SRAM_BASE			0x1BF80000
#define BT1_SRAM_SIZE			SZ_64K
#define BT1_ROM_BASE			0x1BFC0000
#define BT1_ROM_SIZE			SZ_64K
#define BT1_FLASH_BASE			0x1C000000
#define BT1_FLASH_SIZE			SZ_16M

#define BT1_BOOT_CTRL_BASE		0x1F040000
#define BT1_BOOT_CTRL_SIZE		SZ_4K
#define BT1_BOOT_CTRL_CSR		0x00
#define BT1_BOOT_CTRL_MAR		0x04
#define BT1_BOOT_CTRL_DRID		0x08
#define BT1_BOOT_CTRL_VID		0x0C

#define BT1_DMAC_BASE			0x1F041000
#define BT1_DMAC_SIZE			SZ_4K
#define BT1_DDR_UMCTL2_BASE		0x1F042000
#define BT1_DDR_UMCTL2_SIZE		SZ_4K
#define BT1_DDR_PHY_BASE		0x1F043000
#define BT1_DDR_PHY_SIZE		SZ_4K
#define BT1_GPIO32_BASE			0x1F044000
#define BT1_GPIO32_SIZE			SZ_4K
#define BT1_GPIO3_BASE			0x1F045000
#define BT1_GPIO3_SIZE			SZ_4K
#define BT1_I2C1_BASE			0x1F046000
#define BT1_I2C1_SIZE			SZ_4K
#define BT1_I2C2_BASE			0x1F047000
#define BT1_I2C2_SIZE			SZ_4K
#define BT1_TIMERS_BASE			0x1F049000
#define BT1_TIMERS_SIZE			SZ_4K
#define BT1_UART0_BASE			0x1F04A000
#define BT1_UART0_SIZE			SZ_4K
#define BT1_UART1_BASE			0x1F04B000
#define BT1_UART1_SIZE			SZ_4K
#define BT1_WDT_BASE			0x1F04C000
#define BT1_WDT_SIZE			SZ_4K
#define BT1_CCU_BASE			0x1F04D000
#define BT1_CCU_SIZE			SZ_4K
#define BT1_SPI1_BASE			0x1F04E000
#define BT1_SPI1_SIZE			SZ_4K
#define BT1_SPI2_BASE			0x1F04F000
#define BT1_SPI2_SIZE			SZ_4K
#define BT1_SATA_BASE			0x1F050000
#define BT1_SATA_SIZE			SZ_4K
#define BT1_PCIE_BASE			0x1F052000
#define BT1_PCIE_SIZE			SZ_4K
#define BT1_PCIE_DBI2_BASE		0x1F053000
#define BT1_PCIE_DBI2_SIZE		SZ_4K
#define BT1_XGMAC_BASE			0x1F054000
#define BT1_XGMAC_SIZE			SZ_16K
#define BT1_APB_EHB_BASE		0x1F059000
#define BT1_APB_EHB_SIZE		SZ_4K
#define BT1_MAIN_IC_BASE		0x1F05A000
#define BT1_MAIN_IC_SIZE		SZ_4K
#define BT1_HWA_BASE			0x1F05B000
#define BT1_HWA_SIZE			SZ_8K
#define BT1_XGMAC_XPCS_BASE		0x1F05D000
#define BT1_XGMAC_XPCS_SIZE		SZ_4K
#define BT1_GMAC0_BASE			0x1F05E000
#define BT1_GMAC0_SIZE			SZ_8K
#define BT1_GMAC1_BASE			0x1F060000
#define BT1_GMAC1_SIZE			SZ_8K
#define BT1_USB_BASE			0x1F100000
#define BT1_USB_SIZE			SZ_1M
#define BT1_PVT_BASE			0x1F200000
#define BT1_PVT_SIZE			SZ_4K
#define BT1_EFUSE_BASE			0x1F201000
#define BT1_EFUSE_SIZE			SZ_4K

#define BT1_P5600_GCR_L2SYNC_BASE	0x1FBF0000
#define BT1_P5600_GCR_L2SYNC_SIZE	SZ_4K
#define BT1_P5600_GCB_BASE		0x1FBF8000
#define BT1_P5600_GCB_SIZE		SZ_8K
#define BT1_P5600_CLCB_BASE		0x1FBFA000
#define BT1_P5600_CLCB_SIZE		SZ_8K
#define BT1_P5600_COCB_BASE		0x1FBFC000
#define BT1_P5600_COCB_SIZE		SZ_8K
#define BT1_P5600_DBG_BASE		0x1FBFE000
#define BT1_P5600_DBG_SIZE		SZ_8K
#define BT1_BOOT_MAP_BASE		0x1FC00000
#define BT1_BOOT_MAP_SIZE		SZ_4M

#define BT1_DEFAULT_BEV			KSEG1ADDR(BT1_BOOT_MAP_BASE)

#define BT1_MMIO_END			BT1_HIMEM_BASE

#define BT1_HIMEM_BASE			0x20000000
#define BT1_HIMEM_SIZE			SZ_256M

#endif /* __ASM_MACH_BAIKAL_T1_MEMORY_H__ */
