#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Feb  2 16:18:24 2021
# Process ID: 18368
# Current directory: C:/hdl_prj/vivado_prj/HDL_Complex_Multiplier_vivado.runs/synth_1
# Command line: vivado.exe -log HDL_Complex_Multiplier.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source HDL_Complex_Multiplier.tcl
# Log file: C:/hdl_prj/vivado_prj/HDL_Complex_Multiplier_vivado.runs/synth_1/HDL_Complex_Multiplier.vds
# Journal file: C:/hdl_prj/vivado_prj/HDL_Complex_Multiplier_vivado.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source HDL_Complex_Multiplier.tcl -notrace
Command: synth_design -top HDL_Complex_Multiplier -part xc7vx485tffg1761-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2020.10' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17376 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1135.914 ; gain = 234.090
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'HDL_Complex_Multiplier' [C:/hdl_prj/hdlsrc/tutorial1_1/HDL_Complex_Multiplier.v:41]
INFO: [Synth 8-6155] done synthesizing module 'HDL_Complex_Multiplier' (1#1) [C:/hdl_prj/hdlsrc/tutorial1_1/HDL_Complex_Multiplier.v:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1209.551 ; gain = 307.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1209.551 ; gain = 307.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1209.551 ; gain = 307.727
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1209.551 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/hdl_prj/hdlsrc/tutorial1_1/clock_constraint.xdc]
Finished Parsing XDC File [C:/hdl_prj/hdlsrc/tutorial1_1/clock_constraint.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1314.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1323.121 ; gain = 8.777
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1323.121 ; gain = 421.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1323.121 ; gain = 421.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1323.121 ; gain = 421.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1323.121 ; gain = 421.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
	               12 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module HDL_Complex_Multiplier 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
	               12 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'Delay1_out1_re_reg[11:0]' into 'Delay1_out1_re_reg[11:0]' [C:/hdl_prj/hdlsrc/tutorial1_1/HDL_Complex_Multiplier.v:129]
INFO: [Synth 8-4471] merging register 'Complex_to_Real_Imag1_out1_reg[11:0]' into 'Complex_to_Real_Imag1_out1_reg[11:0]' [C:/hdl_prj/hdlsrc/tutorial1_1/HDL_Complex_Multiplier.v:144]
INFO: [Synth 8-4471] merging register 'Delay1_out1_im_reg[11:0]' into 'Delay1_out1_im_reg[11:0]' [C:/hdl_prj/hdlsrc/tutorial1_1/HDL_Complex_Multiplier.v:130]
INFO: [Synth 8-4471] merging register 'Delay_out1_im_reg[11:0]' into 'Delay_out1_im_reg[11:0]' [C:/hdl_prj/hdlsrc/tutorial1_1/HDL_Complex_Multiplier.v:101]
INFO: [Synth 8-4471] merging register 'Delay_out1_re_reg[11:0]' into 'Delay_out1_re_reg[11:0]' [C:/hdl_prj/hdlsrc/tutorial1_1/HDL_Complex_Multiplier.v:100]
INFO: [Synth 8-4471] merging register 'Complex_to_Real_Imag1_out2_reg[11:0]' into 'Complex_to_Real_Imag1_out2_reg[11:0]' [C:/hdl_prj/hdlsrc/tutorial1_1/HDL_Complex_Multiplier.v:189]
INFO: [Synth 8-4471] merging register 'Complex_to_Real_Imag_out2_reg[11:0]' into 'Complex_to_Real_Imag_out2_reg[11:0]' [C:/hdl_prj/hdlsrc/tutorial1_1/HDL_Complex_Multiplier.v:175]
INFO: [Synth 8-4471] merging register 'Complex_to_Real_Imag_out1_reg[11:0]' into 'Complex_to_Real_Imag_out1_reg[11:0]' [C:/hdl_prj/hdlsrc/tutorial1_1/HDL_Complex_Multiplier.v:115]
DSP Report: Generating DSP Product1_out1_1_reg, operation Mode is: (A''*B'')'.
DSP Report: register Delay1_out1_re_reg is absorbed into DSP Product1_out1_1_reg.
DSP Report: register Complex_to_Real_Imag1_out1_reg is absorbed into DSP Product1_out1_1_reg.
DSP Report: register Delay_out1_re_reg is absorbed into DSP Product1_out1_1_reg.
DSP Report: register Complex_to_Real_Imag_out1_reg is absorbed into DSP Product1_out1_1_reg.
DSP Report: register Product1_out1_1_reg is absorbed into DSP Product1_out1_1_reg.
DSP Report: operator Product1_out1 is absorbed into DSP Product1_out1_1_reg.
DSP Report: Generating DSP Delay9_out1_reg, operation Mode is: (PCIN-(A''*B'')')'.
DSP Report: register Delay_out1_im_reg is absorbed into DSP Delay9_out1_reg.
DSP Report: register Complex_to_Real_Imag_out2_reg is absorbed into DSP Delay9_out1_reg.
DSP Report: register Delay1_out1_im_reg is absorbed into DSP Delay9_out1_reg.
DSP Report: register Complex_to_Real_Imag1_out2_reg is absorbed into DSP Delay9_out1_reg.
DSP Report: register Delay9_out1_reg is absorbed into DSP Delay9_out1_reg.
DSP Report: register Product_out1_1_reg is absorbed into DSP Delay9_out1_reg.
DSP Report: operator Add_out1 is absorbed into DSP Delay9_out1_reg.
DSP Report: operator Product_out1 is absorbed into DSP Delay9_out1_reg.
DSP Report: Generating DSP Product2_out1_1_reg, operation Mode is: (A''*B'')'.
DSP Report: register Delay1_out1_im_reg is absorbed into DSP Product2_out1_1_reg.
DSP Report: register Delay_out1_re_reg is absorbed into DSP Product2_out1_1_reg.
DSP Report: register Complex_to_Real_Imag1_out2_reg is absorbed into DSP Product2_out1_1_reg.
DSP Report: register Complex_to_Real_Imag_out1_reg is absorbed into DSP Product2_out1_1_reg.
DSP Report: register Product2_out1_1_reg is absorbed into DSP Product2_out1_1_reg.
DSP Report: operator Product2_out1 is absorbed into DSP Product2_out1_1_reg.
DSP Report: Generating DSP Delay8_out1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register Delay1_out1_re_reg is absorbed into DSP Delay8_out1_reg.
DSP Report: register Complex_to_Real_Imag1_out1_reg is absorbed into DSP Delay8_out1_reg.
DSP Report: register Delay_out1_im_reg is absorbed into DSP Delay8_out1_reg.
DSP Report: register Complex_to_Real_Imag_out2_reg is absorbed into DSP Delay8_out1_reg.
DSP Report: register Delay8_out1_reg is absorbed into DSP Delay8_out1_reg.
DSP Report: register Product3_out1_1_reg is absorbed into DSP Delay8_out1_reg.
DSP Report: operator Add1_out1 is absorbed into DSP Delay8_out1_reg.
DSP Report: operator Product3_out1 is absorbed into DSP Delay8_out1_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1323.121 ; gain = 421.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|HDL_Complex_Multiplier | (A''*B'')'         | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|HDL_Complex_Multiplier | (PCIN-(A''*B'')')' | 12     | 12     | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|HDL_Complex_Multiplier | (A''*B'')'         | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|HDL_Complex_Multiplier | (PCIN+(A''*B'')')' | 12     | 12     | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+-----------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1328.746 ; gain = 426.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1329.301 ; gain = 427.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1339.008 ; gain = 437.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1358.805 ; gain = 456.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1358.805 ; gain = 456.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1358.805 ; gain = 456.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1358.805 ; gain = 456.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1358.805 ; gain = 456.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1358.805 ; gain = 456.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1_1 |     2|
|2     |DSP48E1_2 |     2|
|3     |FDRE      |    50|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    54|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1358.805 ; gain = 456.980
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1358.805 ; gain = 343.410
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1358.805 ; gain = 456.980
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1370.867 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1374.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1374.324 ; gain = 935.855
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1374.324 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/hdl_prj/vivado_prj/HDL_Complex_Multiplier_vivado.runs/synth_1/HDL_Complex_Multiplier.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file HDL_Complex_Multiplier_utilization_synth.rpt -pb HDL_Complex_Multiplier_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  2 16:19:05 2021...
