
*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 301.750 ; gain = 92.078
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [d:/Project/Vivado/project/project.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (11#1) [d:/Project/Vivado/project/project.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:02:41 ; elapsed = 00:02:46 . Memory (MB): peak = 530.570 ; gain = 320.898
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:41 ; elapsed = 00:02:47 . Memory (MB): peak = 530.570 ; gain = 320.898
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 700.574 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:57 ; elapsed = 00:03:04 . Memory (MB): peak = 700.574 ; gain = 490.902
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:57 ; elapsed = 00:03:04 . Memory (MB): peak = 700.574 ; gain = 490.902
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:57 ; elapsed = 00:03:04 . Memory (MB): peak = 700.574 ; gain = 490.902
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:02 ; elapsed = 00:03:10 . Memory (MB): peak = 700.574 ; gain = 490.902
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:06 ; elapsed = 00:03:14 . Memory (MB): peak = 700.574 ; gain = 490.902
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:20 ; elapsed = 00:03:29 . Memory (MB): peak = 700.574 ; gain = 490.902
Finished Timing Optimization : Time (s): cpu = 00:03:20 ; elapsed = 00:03:29 . Memory (MB): peak = 700.574 ; gain = 490.902
Finished Technology Mapping : Time (s): cpu = 00:03:21 ; elapsed = 00:03:30 . Memory (MB): peak = 700.574 ; gain = 490.902
Finished IO Insertion : Time (s): cpu = 00:03:21 ; elapsed = 00:03:30 . Memory (MB): peak = 700.574 ; gain = 490.902
Finished Renaming Generated Instances : Time (s): cpu = 00:03:21 ; elapsed = 00:03:30 . Memory (MB): peak = 700.574 ; gain = 490.902
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:22 ; elapsed = 00:03:31 . Memory (MB): peak = 700.574 ; gain = 490.902
Finished Renaming Generated Ports : Time (s): cpu = 00:03:22 ; elapsed = 00:03:31 . Memory (MB): peak = 700.574 ; gain = 490.902
Finished Handling Custom Attributes : Time (s): cpu = 00:03:22 ; elapsed = 00:03:31 . Memory (MB): peak = 700.574 ; gain = 490.902
Finished Renaming Generated Nets : Time (s): cpu = 00:03:22 ; elapsed = 00:03:31 . Memory (MB): peak = 700.574 ; gain = 490.902

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT3       |    15|
|2     |LUT4       |    21|
|3     |LUT5       |   142|
|4     |LUT6       |   187|
|5     |MUXF7      |    93|
|6     |MUXF8      |    36|
|7     |RAMB18E1   |     1|
|8     |RAMB36E1   |    12|
|9     |RAMB36E1_1 |    12|
|10    |RAMB36E1_2 |     3|
|11    |RAMB36E1_3 |     1|
|12    |RAMB36E1_4 |    75|
|13    |FDRE       |    14|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:22 ; elapsed = 00:03:31 . Memory (MB): peak = 700.574 ; gain = 490.902
synth_design: Time (s): cpu = 00:03:21 ; elapsed = 00:03:29 . Memory (MB): peak = 700.574 ; gain = 476.625
