# compile vhdl design source files
vhdl xbip_utils_v3_0  "../../../atan_phase_detector_x5.srcs/sources_1/ip/mult_32_16/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd"
vhdl xbip_pipe_v3_0  "../../../atan_phase_detector_x5.srcs/sources_1/ip/mult_32_16/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd"
vhdl xbip_pipe_v3_0  "../../../atan_phase_detector_x5.srcs/sources_1/ip/mult_32_16/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd"
vhdl xbip_bram18k_v3_0  "../../../atan_phase_detector_x5.srcs/sources_1/ip/mult_32_16/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd"
vhdl xbip_bram18k_v3_0  "../../../atan_phase_detector_x5.srcs/sources_1/ip/mult_32_16/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0.vhd"
vhdl mult_gen_v12_0  "../../../atan_phase_detector_x5.srcs/sources_1/ip/mult_32_16/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd"
vhdl mult_gen_v12_0  "../../../atan_phase_detector_x5.srcs/sources_1/ip/mult_32_16/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd"
vhdl xil_defaultlib  "../../../atan_phase_detector_x5.srcs/sources_1/ip/mult_32_16/sim/mult_32_16.vhd"
vhdl xbip_dsp48_wrapper_v3_0  "../../../atan_phase_detector_x5.srcs/sources_1/ip/DSP_Coeff/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd"
vhdl xbip_dsp48_macro_v3_0  "../../../atan_phase_detector_x5.srcs/sources_1/ip/DSP_Coeff/xbip_dsp48_macro_v3_0/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd"
vhdl xbip_dsp48_macro_v3_0  "../../../atan_phase_detector_x5.srcs/sources_1/ip/DSP_Coeff/xbip_dsp48_macro_v3_0/hdl/xbip_dsp48_macro_v3_0.vhd"
vhdl xil_defaultlib  "../../../atan_phase_detector_x5.srcs/sources_1/ip/DSP_Coeff/sim/DSP_Coeff.vhd"
vhdl xil_defaultlib  "../../../atan_phase_detector_x5.srcs/sources_1/new/datalib.vhd"
vhdl xil_defaultlib  "../../../atan_phase_detector_x5.srcs/sources_1/ip/DSP_ref/sim/DSP_ref.vhd"
vhdl c_reg_fd_v12_0  "../../../atan_phase_detector_x5.srcs/sources_1/ip/cordic_translate/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd"
vhdl c_reg_fd_v12_0  "../../../atan_phase_detector_x5.srcs/sources_1/ip/cordic_translate/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd"
vhdl xbip_dsp48_addsub_v3_0  "../../../atan_phase_detector_x5.srcs/sources_1/ip/cordic_translate/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd"
vhdl xbip_dsp48_addsub_v3_0  "../../../atan_phase_detector_x5.srcs/sources_1/ip/cordic_translate/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd"
vhdl xbip_addsub_v3_0  "../../../atan_phase_detector_x5.srcs/sources_1/ip/cordic_translate/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd"
vhdl xbip_addsub_v3_0  "../../../atan_phase_detector_x5.srcs/sources_1/ip/cordic_translate/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd"
vhdl c_addsub_v12_0  "../../../atan_phase_detector_x5.srcs/sources_1/ip/cordic_translate/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd"
vhdl c_addsub_v12_0  "../../../atan_phase_detector_x5.srcs/sources_1/ip/cordic_translate/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd"
vhdl axi_utils_v2_0  "../../../atan_phase_detector_x5.srcs/sources_1/ip/cordic_translate/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd"
vhdl cordic_v6_0  "../../../atan_phase_detector_x5.srcs/sources_1/ip/cordic_translate/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd"
vhdl cordic_v6_0  "../../../atan_phase_detector_x5.srcs/sources_1/ip/cordic_translate/cordic_v6_0/hdl/cordic_v6_0.vhd"
vhdl xil_defaultlib  "../../../atan_phase_detector_x5.srcs/sources_1/ip/cordic_translate/sim/cordic_translate.vhd"
vhdl xil_defaultlib  "../../../atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd"
vhdl xil_defaultlib  "../../../atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd"
vhdl xil_defaultlib  "../../../atan_phase_detector_x5.srcs/sim_1/new/atan_phase_detector_x5_tb.vhd"

# Do not sort compile order
nosort
