// Seed: 1547370689
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_3.type_0 = 0;
  assign module_1.id_2   = 0;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2 != 1'b0;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    inout  tri1  id_0,
    output uwire id_1
);
  assign id_0 = 1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  wire id_4;
endmodule
module module_3 (
    output wor id_0,
    output uwire id_1,
    input wire id_2,
    input wire id_3,
    output wand id_4,
    input uwire id_5,
    output wire id_6,
    output supply0 id_7,
    output tri1 id_8,
    output tri1 id_9,
    input tri1 id_10,
    input tri id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
endmodule
