// SPDX-License-Identifier: GPL-2.0-only
/*
 * Cix Sky1 Audio Subsystem reset controller driver
 *
 * Copyright 2026 Cix Technology Group Co., Ltd.
 *
 * Two binding paths:
 *  - DT:  the AUDSS CRU node owns both clock and reset; the clock driver
 *          spawns a "reset" auxiliary device whose driver is bound here.
 *  - ACPI: the firmware exposes a dedicated reset device (HID CIXH6062),
 *          separate from the clock device (CIXH6061).  RSTL references
 *          CIXH6062 as the reset provider and DLKL adds device links from
 *          consumers (DMA, I2S, HDA, ...) to it, so this driver must bind
 *          CIXH6062 directly to unblock those consumers.
 */

#include <dt-bindings/reset/cix,sky1-audss-cru.h>

#include <linux/acpi.h>
#include <linux/auxiliary_bus.h>
#include <linux/delay.h>
#include <linux/device.h>
#include <linux/device/bus.h>
#include <linux/fwnode.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/platform_device.h>
#include <linux/property.h>
#include <linux/regmap.h>
#include <linux/reset-controller.h>

#define SKY1_RESET_SLEEP_MIN_US		50
#define SKY1_RESET_SLEEP_MAX_US		100

#define AUDSS_SW_RST			0x78

struct sky1_audss_reset_map {
	unsigned int offset;
	unsigned int mask;
};

struct sky1_audss_reset {
	struct reset_controller_dev rcdev;
	struct regmap *regmap;
	const struct sky1_audss_reset_map *map;
};

static const struct sky1_audss_reset_map sky1_audss_reset_map[] = {
	[AUDSS_I2S0_SW_RST]   = { AUDSS_SW_RST, BIT(0) },
	[AUDSS_I2S1_SW_RST]   = { AUDSS_SW_RST, BIT(1) },
	[AUDSS_I2S2_SW_RST]   = { AUDSS_SW_RST, BIT(2) },
	[AUDSS_I2S3_SW_RST]   = { AUDSS_SW_RST, BIT(3) },
	[AUDSS_I2S4_SW_RST]   = { AUDSS_SW_RST, BIT(4) },
	[AUDSS_I2S5_SW_RST]   = { AUDSS_SW_RST, BIT(5) },
	[AUDSS_I2S6_SW_RST]   = { AUDSS_SW_RST, BIT(6) },
	[AUDSS_I2S7_SW_RST]   = { AUDSS_SW_RST, BIT(7) },
	[AUDSS_I2S8_SW_RST]   = { AUDSS_SW_RST, BIT(8) },
	[AUDSS_I2S9_SW_RST]   = { AUDSS_SW_RST, BIT(9) },
	[AUDSS_WDT_SW_RST]    = { AUDSS_SW_RST, BIT(10) },
	[AUDSS_TIMER_SW_RST]  = { AUDSS_SW_RST, BIT(11) },
	[AUDSS_MB0_SW_RST]    = { AUDSS_SW_RST, BIT(12) },
	[AUDSS_MB1_SW_RST]    = { AUDSS_SW_RST, BIT(13) },
	[AUDSS_HDA_SW_RST]    = { AUDSS_SW_RST, BIT(14) },
	[AUDSS_DMAC_SW_RST]   = { AUDSS_SW_RST, BIT(15) },
};

static struct sky1_audss_reset *to_sky1_audss_reset(struct reset_controller_dev *rcdev)
{
	return container_of(rcdev, struct sky1_audss_reset, rcdev);
}

static int sky1_audss_reset_set(struct reset_controller_dev *rcdev,
				unsigned long id, bool assert)
{
	struct sky1_audss_reset *priv = to_sky1_audss_reset(rcdev);
	const struct sky1_audss_reset_map *signal = &priv->map[id];
	unsigned int value = assert ? 0 : signal->mask;

	return regmap_update_bits(priv->regmap, signal->offset, signal->mask, value);
}

static int sky1_audss_reset_assert(struct reset_controller_dev *rcdev,
				   unsigned long id)
{
	int ret;

	ret = sky1_audss_reset_set(rcdev, id, true);
	if (ret)
		return ret;

	usleep_range(SKY1_RESET_SLEEP_MIN_US, SKY1_RESET_SLEEP_MAX_US);
	return 0;
}

static int sky1_audss_reset_deassert(struct reset_controller_dev *rcdev,
				     unsigned long id)
{
	int ret;

	ret = sky1_audss_reset_set(rcdev, id, false);
	if (ret)
		return ret;

	usleep_range(SKY1_RESET_SLEEP_MIN_US, SKY1_RESET_SLEEP_MAX_US);
	return 0;
}

static const struct reset_control_ops sky1_audss_reset_ops = {
	.assert   = sky1_audss_reset_assert,
	.deassert = sky1_audss_reset_deassert,
};

/*
 * Register the reset controller against @fwnode (ACPI provider) when given,
 * otherwise against the device's of_node (DT path).  reset_controller_register
 * rejects a controller with both set, so only one is populated.
 */
static int sky1_audss_reset_register(struct device *dev, struct regmap *regmap,
				     struct fwnode_handle *fwnode)
{
	struct sky1_audss_reset *priv;

	priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);
	if (!priv)
		return -ENOMEM;

	priv->regmap = regmap;
	priv->map = sky1_audss_reset_map;
	priv->rcdev.owner = THIS_MODULE;
	priv->rcdev.nr_resets = ARRAY_SIZE(sky1_audss_reset_map);
	priv->rcdev.ops = &sky1_audss_reset_ops;
	priv->rcdev.dev = dev;
	if (fwnode)
		priv->rcdev.fwnode = fwnode;
	else
		priv->rcdev.of_node = dev->of_node;

	return devm_reset_controller_register(dev, &priv->rcdev);
}

/* DT: auxiliary device spawned by the AUDSS clock driver. */
static int sky1_audss_reset_probe(struct auxiliary_device *adev,
				  const struct auxiliary_device_id *id)
{
	struct device *dev = &adev->dev;
	struct regmap *regmap;

	regmap = dev_get_regmap(dev->parent, NULL);
	if (!regmap)
		return dev_err_probe(dev, -ENODEV, "failed to get parent regmap\n");

	return sky1_audss_reset_register(dev, regmap, NULL);
}

static const struct auxiliary_device_id sky1_audss_reset_ids[] = {
	{ .name = "clk_sky1_audss.reset" },
	{ }
};
MODULE_DEVICE_TABLE(auxiliary, sky1_audss_reset_ids);

static struct auxiliary_driver sky1_audss_reset_aux_driver = {
	.probe = sky1_audss_reset_probe,
	.id_table = sky1_audss_reset_ids,
};

#ifdef CONFIG_ACPI
/*
 * Resolve the AUDSS CRU regmap from the "audss_cru" _DSD reference, which
 * points at the CIXHA018 syscon provider that owns the MMIO.  Used by the
 * ACPI platform path where the reset device (CIXH6062) does not map the
 * registers itself.
 */
static struct regmap *sky1_audss_resolve_regmap(struct device *dev)
{
	struct fwnode_handle *fw;
	struct device *syscon_dev;
	struct regmap *regmap;

	fw = fwnode_find_reference(dev_fwnode(dev), "audss_cru", 0);
	if (IS_ERR(fw))
		return ERR_CAST(fw);

	syscon_dev = bus_find_device_by_fwnode(&platform_bus_type, fw);
	fwnode_handle_put(fw);
	if (!syscon_dev)
		return ERR_PTR(-EPROBE_DEFER);

	regmap = dev_get_regmap(syscon_dev, NULL);
	put_device(syscon_dev);
	if (!regmap)
		return ERR_PTR(-EPROBE_DEFER);

	return regmap;
}

/* ACPI: dedicated reset device (CIXH6062), separate from the clock (CIXH6061). */
static int sky1_audss_reset_acpi_probe(struct platform_device *pdev)
{
	struct device *dev = &pdev->dev;
	struct regmap *regmap;
	int ret;

	regmap = sky1_audss_resolve_regmap(dev);
	if (IS_ERR(regmap))
		return dev_err_probe(dev, PTR_ERR(regmap),
				     "failed to get audss_cru regmap\n");

	ret = sky1_audss_reset_register(dev, regmap, dev_fwnode(dev));
	if (ret)
		return ret;

	/* CIXH6062 is the DLKL/_DEP supplier for DMA, I2S, HDA, etc. */
	acpi_dev_clear_dependencies(ACPI_COMPANION(dev));

	return 0;
}

static const struct acpi_device_id sky1_audss_reset_acpi_match[] = {
	{ "CIXH6062", 0 },
	{ }
};
MODULE_DEVICE_TABLE(acpi, sky1_audss_reset_acpi_match);

static struct platform_driver sky1_audss_reset_platform_driver = {
	.probe = sky1_audss_reset_acpi_probe,
	.driver = {
		.name = "sky1-audss-reset",
		.acpi_match_table = sky1_audss_reset_acpi_match,
	},
};
#endif

static int __init sky1_audss_reset_init(void)
{
	int ret;

#ifdef CONFIG_ACPI
	ret = platform_driver_register(&sky1_audss_reset_platform_driver);
	if (ret)
		return ret;
#endif

	ret = auxiliary_driver_register(&sky1_audss_reset_aux_driver);
	if (ret) {
#ifdef CONFIG_ACPI
		platform_driver_unregister(&sky1_audss_reset_platform_driver);
#endif
		return ret;
	}

	return 0;
}
module_init(sky1_audss_reset_init);

static void __exit sky1_audss_reset_exit(void)
{
	auxiliary_driver_unregister(&sky1_audss_reset_aux_driver);
#ifdef CONFIG_ACPI
	platform_driver_unregister(&sky1_audss_reset_platform_driver);
#endif
}
module_exit(sky1_audss_reset_exit);

MODULE_AUTHOR("Joakim Zhang <joakim.zhang@cixtech.com>");
MODULE_DESCRIPTION("Cix Sky1 Audio Subsystem reset driver");
MODULE_LICENSE("GPL");
