m255
K3
13
cModel Technology
dC:\altera\13.0sp1\modelsim_ase\win32aloem\Lab2
Econtroller
Z0 w1679601207
Z1 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z2 DPx4 ieee 16 std_logic_signed 0 22 E>OLoMaBGQ?hbGgOoNXM^1
Z3 DPx4 work 11 cpu_package 0 22 0S5jd`mco=Ok0]mm1K_bZ0
Z4 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z5 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z6 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z7 dC:\Users\jonth\Documents\GitHub\IL1331-VHDL-Design\Lab3
Z8 8C:/Users/jonth/Documents/GitHub/IL1331-VHDL-Design/Lab3/controller.vhd
Z9 FC:/Users/jonth/Documents/GitHub/IL1331-VHDL-Design/Lab3/controller.vhd
l0
L9
VTId]=:HbU[fjcHz>DKO1b3
Z10 OV;C;10.1d;51
32
Z11 !s108 1679602413.673000
Z12 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/jonth/Documents/GitHub/IL1331-VHDL-Design/Lab3/controller.vhd|
Z13 !s107 C:/Users/jonth/Documents/GitHub/IL1331-VHDL-Design/Lab3/controller.vhd|
Z14 o-work work -2002 -explicit -O0
Z15 tExplicit 1
!s100 58?8OSW<mo^Lnnn;n1zQ@0
!i10b 1
Artl
R1
R2
R3
R4
R5
R6
DEx4 work 10 controller 0 22 TId]=:HbU[fjcHz>DKO1b3
l66
L34
VL:TjD:RL;_2YiA5d^cL_l0
R10
32
R11
R12
R13
R14
R15
!s100 H[a:JRKGdG_7k02106[921
!i10b 1
Econtroller_tb
Z16 w1679495354
R1
R2
R3
R4
R5
R6
R7
Z17 8C:/Users/jonth/Documents/GitHub/IL1331-VHDL-Design/Lab3/controller_TB.vhd
Z18 FC:/Users/jonth/Documents/GitHub/IL1331-VHDL-Design/Lab3/controller_TB.vhd
l0
L7
V3<<ZM5;]84R7?6JBiDJ=>0
R10
32
Z19 !s108 1679602413.790000
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/jonth/Documents/GitHub/IL1331-VHDL-Design/Lab3/controller_TB.vhd|
Z21 !s107 C:/Users/jonth/Documents/GitHub/IL1331-VHDL-Design/Lab3/controller_TB.vhd|
R14
R15
!s100 emA]]?k<T@BWhZS8JnBIc0
!i10b 1
Atest
R1
R2
R3
R4
R5
R6
DEx4 work 13 controller_tb 0 22 3<<ZM5;]84R7?6JBiDJ=>0
l73
L10
V4=ZXWhVX[Az:d=eCCI9mN0
R10
32
R19
R20
R21
R14
R15
!s100 4[N<?SVkj9FFK5nf3_FA:3
!i10b 1
Ecounter
Z22 w1679495120
R1
R2
R3
R4
R5
R6
R7
Z23 8C:/Users/jonth/Documents/GitHub/IL1331-VHDL-Design/Lab3/counter.vhd
Z24 FC:/Users/jonth/Documents/GitHub/IL1331-VHDL-Design/Lab3/counter.vhd
l0
L7
V;VYD3HEI@Nn77ONI7JE`71
R10
32
Z25 !s108 1679602413.906000
Z26 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/jonth/Documents/GitHub/IL1331-VHDL-Design/Lab3/counter.vhd|
Z27 !s107 C:/Users/jonth/Documents/GitHub/IL1331-VHDL-Design/Lab3/counter.vhd|
R14
R15
!s100 T2d@M@cRSo0OUZf_UAdVV0
!i10b 1
Artl
R1
R2
R3
R4
R5
R6
DEx4 work 7 counter 0 22 ;VYD3HEI@Nn77ONI7JE`71
l23
L18
V^Hl9SHk>aJim@7=GhIO=T2
R10
32
R25
R26
R27
R14
R15
!s100 _OCFB[>dZ3cZU`Zd>;FNn1
!i10b 1
Ecounter_tb
Z28 w1679494486
R1
R2
R3
R4
R5
R6
R7
Z29 8C:/Users/jonth/Documents/GitHub/IL1331-VHDL-Design/Lab3/counter_TB.vhd
Z30 FC:/Users/jonth/Documents/GitHub/IL1331-VHDL-Design/Lab3/counter_TB.vhd
l0
L7
Vc6H_Tbl<R3MZgcg8ZdBKF1
R10
32
Z31 !s108 1679602414.016000
Z32 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/jonth/Documents/GitHub/IL1331-VHDL-Design/Lab3/counter_TB.vhd|
Z33 !s107 C:/Users/jonth/Documents/GitHub/IL1331-VHDL-Design/Lab3/counter_TB.vhd|
R14
R15
!s100 C:5MM@Y^7kMiQIM;h]LRm3
!i10b 1
Atest
R1
R2
R3
R4
R5
R6
DEx4 work 10 counter_tb 0 22 c6H_Tbl<R3MZgcg8ZdBKF1
l30
L10
VL9=_@]Z^]]F4EmCJMN=k82
R10
32
R31
R32
R33
R14
R15
!s100 [3VNlYSRfhd@V17_EHfA`2
!i10b 1
Pcpu_package
R1
R2
R5
R6
Z34 w1679497748
R7
Z35 8C:/Users/jonth/Documents/GitHub/IL1331-VHDL-Design/Lab3/CPU_Package.vhd
Z36 FC:/Users/jonth/Documents/GitHub/IL1331-VHDL-Design/Lab3/CPU_Package.vhd
l0
L5
V0S5jd`mco=Ok0]mm1K_bZ0
R10
32
b1
Z37 !s108 1679602414.131000
Z38 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/jonth/Documents/GitHub/IL1331-VHDL-Design/Lab3/CPU_Package.vhd|
Z39 !s107 C:/Users/jonth/Documents/GitHub/IL1331-VHDL-Design/Lab3/CPU_Package.vhd|
R14
R15
!s100 Z00_cRR4ZOd`>^e:n:1O61
!i10b 1
Bbody
R3
R1
R2
R5
R6
l0
L27
VoEhEZ=R3R<G5j6UEAT<W60
R10
32
R37
R38
R39
R14
R15
nbody
!s100 XV2@H>CFaP[[7Zbi=e>Mj2
!i10b 1
Eram
Z40 w1679493473
R1
R2
R3
R4
R5
R6
R7
Z41 8C:/Users/jonth/Documents/GitHub/IL1331-VHDL-Design/Lab2/ram.vhd
Z42 FC:/Users/jonth/Documents/GitHub/IL1331-VHDL-Design/Lab2/ram.vhd
l0
L6
VR0N5Tcj9l@Nf3151LO39]0
R10
32
Z43 !s108 1679602414.240000
Z44 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/jonth/Documents/GitHub/IL1331-VHDL-Design/Lab2/ram.vhd|
Z45 !s107 C:/Users/jonth/Documents/GitHub/IL1331-VHDL-Design/Lab2/ram.vhd|
R14
R15
!s100 0DKAW6HlUm87@6S<VMCjV3
!i10b 1
Artl
R1
R2
R3
R4
R5
R6
DEx4 work 3 ram 0 22 R0N5Tcj9l@Nf3151LO39]0
l23
L18
VkCLb?cMZ?9znDgkO2<a7W0
!s100 :4>AbRmR4C]9ZZEV;HV;m3
R10
32
R43
R44
R45
R14
R15
!i10b 1
Erom
Z46 w1679601999
R1
R2
R3
R5
R6
R7
Z47 8C:/Users/jonth/Documents/GitHub/IL1331-VHDL-Design/Lab2/rom.vhd
Z48 FC:/Users/jonth/Documents/GitHub/IL1331-VHDL-Design/Lab2/rom.vhd
l0
L5
VkB??k9_NM4?OjeDi4z[ZV1
!s100 e1D3jSR>_1@mOZX8HY<VE3
R10
32
!i10b 1
Z49 !s108 1679602414.352000
Z50 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/jonth/Documents/GitHub/IL1331-VHDL-Design/Lab2/rom.vhd|
Z51 !s107 C:/Users/jonth/Documents/GitHub/IL1331-VHDL-Design/Lab2/rom.vhd|
R14
R15
Artl
R1
R2
R3
R5
R6
Z52 DEx4 work 3 rom 0 22 kB??k9_NM4?OjeDi4z[ZV1
l18
L14
VGcznzVVBoM9[HGSdo90530
!s100 @2e3Q_nlGP4bk=Hb]cES^1
R10
32
!i10b 1
R49
R50
R51
R14
R15
