{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598482373910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598482373916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 26 15:52:53 2020 " "Processing started: Wed Aug 26 15:52:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598482373916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598482373916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598482373916 ""}
{ "Info" "IQEXE_INI_FILE" "C:/Users/jnvie/quartus.ini " "Using INI file C:/Users/jnvie/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598482373917 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1598482374395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1598482374395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jnvie/documents/github/141/verilog/toplevel_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/jnvie/documents/github/141/verilog/toplevel_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel_tb " "Found entity 1: TopLevel_tb" {  } { { "../verilog/TopLevel_tb.sv" "" { Text "C:/Users/jnvie/Documents/GitHub/141/verilog/TopLevel_tb.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598482381775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598482381775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jnvie/documents/github/141/verilog/toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/jnvie/documents/github/141/verilog/toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "../verilog/TopLevel.sv" "" { Text "C:/Users/jnvie/Documents/GitHub/141/verilog/TopLevel.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598482381777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598482381777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jnvie/documents/github/141/verilog/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/jnvie/documents/github/141/verilog/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "../verilog/RegFile.sv" "" { Text "C:/Users/jnvie/Documents/GitHub/141/verilog/RegFile.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598482381778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598482381778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jnvie/documents/github/141/verilog/lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/jnvie/documents/github/141/verilog/lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "../verilog/LUT.sv" "" { Text "C:/Users/jnvie/Documents/GitHub/141/verilog/LUT.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598482381779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598482381779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jnvie/documents/github/141/verilog/instrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/jnvie/documents/github/141/verilog/instrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstROM " "Found entity 1: InstROM" {  } { { "../verilog/InstROM.sv" "" { Text "C:/Users/jnvie/Documents/GitHub/141/verilog/InstROM.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598482381780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598482381780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jnvie/documents/github/141/verilog/instfetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/jnvie/documents/github/141/verilog/instfetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstFetch " "Found entity 1: InstFetch" {  } { { "../verilog/InstFetch.sv" "" { Text "C:/Users/jnvie/Documents/GitHub/141/verilog/InstFetch.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598482381781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598482381781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jnvie/documents/github/141/verilog/definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/jnvie/documents/github/141/verilog/definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "../verilog/Definitions.sv" "" { Text "C:/Users/jnvie/Documents/GitHub/141/verilog/Definitions.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598482381783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598482381783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jnvie/documents/github/141/verilog/datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/jnvie/documents/github/141/verilog/datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "../verilog/DataMem.sv" "" { Text "C:/Users/jnvie/Documents/GitHub/141/verilog/DataMem.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598482381784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598482381784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jnvie/documents/github/141/verilog/ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/jnvie/documents/github/141/verilog/ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ctrl " "Found entity 1: Ctrl" {  } { { "../verilog/Ctrl.sv" "" { Text "C:/Users/jnvie/Documents/GitHub/141/verilog/Ctrl.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598482381785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598482381785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jnvie/documents/github/141/verilog/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/jnvie/documents/github/141/verilog/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../verilog/ALU.sv" "" { Text "C:/Users/jnvie/Documents/GitHub/141/verilog/ALU.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598482381786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598482381786 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BranchAccept TopLevel.sv(63) " "Verilog HDL Implicit Net warning at TopLevel.sv(63): created implicit net for \"BranchAccept\"" {  } { { "../verilog/TopLevel.sv" "" { Text "C:/Users/jnvie/Documents/GitHub/141/verilog/TopLevel.sv" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598482381789 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1598482381842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstFetch InstFetch:IF1 " "Elaborating entity \"InstFetch\" for hierarchy \"InstFetch:IF1\"" {  } { { "../verilog/TopLevel.sv" "IF1" { Text "C:/Users/jnvie/Documents/GitHub/141/verilog/TopLevel.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598482381890 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 InstFetch.sv(29) " "Verilog HDL assignment warning at InstFetch.sv(29): truncated value with size 32 to match size of target (10)" {  } { { "../verilog/InstFetch.sv" "" { Text "C:/Users/jnvie/Documents/GitHub/141/verilog/InstFetch.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598482381890 "|TopLevel|InstFetch:IF1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ctrl Ctrl:Ctrl1 " "Elaborating entity \"Ctrl\" for hierarchy \"Ctrl:Ctrl1\"" {  } { { "../verilog/TopLevel.sv" "Ctrl1" { Text "C:/Users/jnvie/Documents/GitHub/141/verilog/TopLevel.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598482381910 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_opcode Ctrl.sv(35) " "Verilog HDL or VHDL warning at Ctrl.sv(35): object \"b_opcode\" assigned a value but never read" {  } { { "../verilog/Ctrl.sv" "" { Text "C:/Users/jnvie/Documents/GitHub/141/verilog/Ctrl.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598482381911 "|TopLevel|Ctrl:Ctrl1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Ctrl.sv(63) " "Verilog HDL assignment warning at Ctrl.sv(63): truncated value with size 32 to match size of target (3)" {  } { { "../verilog/Ctrl.sv" "" { Text "C:/Users/jnvie/Documents/GitHub/141/verilog/Ctrl.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598482381912 "|TopLevel|Ctrl:Ctrl1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Ctrl.sv(57) " "Verilog HDL Case Statement warning at Ctrl.sv(57): incomplete case statement has no default case item" {  } { { "../verilog/Ctrl.sv" "" { Text "C:/Users/jnvie/Documents/GitHub/141/verilog/Ctrl.sv" 57 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1598482381912 "|TopLevel|Ctrl:Ctrl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstROM InstROM:IR1 " "Elaborating entity \"InstROM\" for hierarchy \"InstROM:IR1\"" {  } { { "../verilog/TopLevel.sv" "IR1" { Text "C:/Users/jnvie/Documents/GitHub/141/verilog/TopLevel.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598482381932 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 1023 InstROM.sv(42) " "Verilog HDL warning at InstROM.sv(42): number of words (0) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "../verilog/InstROM.sv" "" { Text "C:/Users/jnvie/Documents/GitHub/141/verilog/InstROM.sv" 42 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1598482381934 "|TopLevel|InstROM:IR1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.data_a 0 InstROM.sv(38) " "Net \"inst_rom.data_a\" at InstROM.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "../verilog/InstROM.sv" "" { Text "C:/Users/jnvie/Documents/GitHub/141/verilog/InstROM.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1598482381948 "|TopLevel|InstROM:IR1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.waddr_a 0 InstROM.sv(38) " "Net \"inst_rom.waddr_a\" at InstROM.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "../verilog/InstROM.sv" "" { Text "C:/Users/jnvie/Documents/GitHub/141/verilog/InstROM.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1598482381948 "|TopLevel|InstROM:IR1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.we_a 0 InstROM.sv(38) " "Net \"inst_rom.we_a\" at InstROM.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "../verilog/InstROM.sv" "" { Text "C:/Users/jnvie/Documents/GitHub/141/verilog/InstROM.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1598482381948 "|TopLevel|InstROM:IR1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:RF1 " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:RF1\"" {  } { { "../verilog/TopLevel.sv" "RF1" { Text "C:/Users/jnvie/Documents/GitHub/141/verilog/TopLevel.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598482381962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "../verilog/TopLevel.sv" "ALU1" { Text "C:/Users/jnvie/Documents/GitHub/141/verilog/TopLevel.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598482381976 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_mnemonic ALU.sv(16) " "Verilog HDL or VHDL warning at ALU.sv(16): object \"op_mnemonic\" assigned a value but never read" {  } { { "../verilog/ALU.sv" "" { Text "C:/Users/jnvie/Documents/GitHub/141/verilog/ALU.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598482381976 "|TopLevel|ALU:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMem DataMem:DM1 " "Elaborating entity \"DataMem\" for hierarchy \"DataMem:DM1\"" {  } { { "../verilog/TopLevel.sv" "DM1" { Text "C:/Users/jnvie/Documents/GitHub/141/verilog/TopLevel.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598482381994 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/jnvie/Documents/GitHub/141/quartus/db/TopLevel.ram0_InstROM_15efe571.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/jnvie/Documents/GitHub/141/quartus/db/TopLevel.ram0_InstROM_15efe571.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1598482382716 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Ack GND " "Pin \"Ack\" is stuck at GND" {  } { { "../verilog/TopLevel.sv" "" { Text "C:/Users/jnvie/Documents/GitHub/141/verilog/TopLevel.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598482382842 "|TopLevel|Ack"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1598482382842 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1598482382881 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1598482383153 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598482383153 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Start " "No output dependent on input pin \"Start\"" {  } { { "../verilog/TopLevel.sv" "" { Text "C:/Users/jnvie/Documents/GitHub/141/verilog/TopLevel.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598482383339 "|TopLevel|Start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "../verilog/TopLevel.sv" "" { Text "C:/Users/jnvie/Documents/GitHub/141/verilog/TopLevel.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598482383339 "|TopLevel|Reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk " "No output dependent on input pin \"Clk\"" {  } { { "../verilog/TopLevel.sv" "" { Text "C:/Users/jnvie/Documents/GitHub/141/verilog/TopLevel.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598482383339 "|TopLevel|Clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1598482383339 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1598482383340 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1598482383340 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1598482383340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598482383370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 26 15:53:03 2020 " "Processing ended: Wed Aug 26 15:53:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598482383370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598482383370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598482383370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598482383370 ""}
