****** production report begin ******
  Started at: 20250121 102439
  Testflow execution   
  device           : TP
  DUT_path         :  /tmp
  testflow         : jtag_access.ttf.ttf
  userprocedure    : 
******* begin testflow report data : *******

WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
INFO: (dataformatter) Using STDF config file:  /etc/opt/hp93000/soc/datalog/formatter.stdf.main.conf

RDI generates Configure template file :/home/ibm93k/ibm_test_programs/FT_REV2/ibm_np_jul/ibm_np/TP/testmethod/RDI_Configure.Template


**************************
SmartRDI version : 7.10.6.0
**************************

External Utility Supply powered On.
WARNING: MEAS - DCS pin "vdd_core" has been disconnected.
Disconnect/Connect sequence required.
WARNING: MEAS - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been disconnected.
Disconnect/Connect sequence required.
All DPS disconnected
All DPS connected
All DPS disconnected
digital pins and mux pins all relays disconnected

vdd_core            	:	0.099654 	V

vcs_pll             	:	0.0498123 	V
vcs_pm_1            	:	0.0500859 	V
vcs_pm_2            	:	0.0499208 	V
vdd_io_clk          	:	0.0500365 	V
vdd_pll             	:	0.049893 	V

vcsio_pll           	:	0.0499002  	V
vcsio_ts            	:	0.0500844  	V
vcsio_vs_1          	:	0.0499223  	V
vcsio_vs_2          	:	0.05008  	V
vddio_io_clk        	:	0.0498058  	V
vddio_pll           	:	0.050041  	V
vddio_rx            	:	0.0499088  	V
vddio_tx            	:	0.0501281  	V
vdd_mux             	:	0.0500795 	V

vss_mux             	:	-0.000118808 	V
vcsio_ef_1          	:	-9.4403e-05 	V
vcsio_ef_2          	:	-1.8219e-05 	V

Current Measured at power up for DPS Pins:

Current - vdd_core 	:	 0.906311 	A
Current - vddio_tx 	:	 0.0736026 	mA
Current - vddio_rx 	:	 0.20706 	mA
Current - vdd_mux 	:	 0.0782454 	mA
Current - vss_mux 	:	 0.116126 	mA

All DPS connected
All DPS disconnected

Data logging for supply short test:

supply_short_vcs_pll            :  Force 50 mV Meas Current : 0.0165062  	mA
supply_short_vcs_pm_1           :  Force 50 mV Meas Current : 0.0256495  	mA
supply_short_vcs_pm_2           :  Force 50 mV Meas Current : 0.0229252  	mA
supply_short_vcsio_pll          :  Force 50 mV Meas Current : 0.00879464  	mA
supply_short_vcsio_ts           :  Force 50 mV Meas Current : 0.00857382  	mA
supply_short_vcsio_vs_1         :  Force 50 mV Meas Current : -0.00152213  	mA
supply_short_vcsio_vs_2         :  Force 50 mV Meas Current : 0.0100627  	mA
supply_short_vdd_io_clk         :  Force 50 mV Meas Current : 0.0243214  	mA
supply_short_vdd_pll            :  Force 50 mV Meas Current : 0.0120565  	mA
supply_short_vddio_io_clk       :  Force 50 mV Meas Current : 0.0124931  	mA
supply_short_vddio_pll          :  Force 50 mV Meas Current : -0.00452724  	mA
supply_short_vddio_rx           :  Force 50 mV Meas Current : 0.0854852  	mA
supply_short_vddio_tx           :  Force 50 mV Meas Current : 0.0736026  	mA

supply_short_vdd_core           :  Force 50 mV Meas Current : 640.034	mA
All DPS connected
All DPS disconnected


Continuity_Direct_Pos Datalog : 

cont_row_even_col_even_ : io_req_pad_size_0                    : Measured Value: 0.752885  V
cont_row_even_col_even_ : io_req_pad_data_30                   : Measured Value: 0.752675  V
cont_row_even_col_even_ : io_req_pad_data_13                   : Measured Value: 0.752663  V
cont_row_even_col_even_ : io_req_pad_addr_5                    : Measured Value: 0.752777  V
cont_row_even_col_even_ : io_req_pad_size_1                    : Measured Value: 0.752828  V
cont_row_even_col_even_ : io_req_pad_addr_9                    : Measured Value: 0.752563  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_4            : Measured Value: 0.2812  V
cont_row_even_col_even_ : io_req_pad_data_8                    : Measured Value: 0.752758  V
cont_row_even_col_even_ : io_req_pad_data_4                    : Measured Value: 0.752929  V
cont_row_even_col_even_ : io_rsp_pad_data_30                   : Measured Value: 0.28236  V
cont_row_even_col_even_ : io_rsp_pad_data_26                   : Measured Value: 0.281213  V
cont_row_even_col_even_ : io_req_pad_data_18                   : Measured Value: 0.752675  V
cont_row_even_col_even_ : io_req_pad_addr_8                    : Measured Value: 0.752797  V
cont_row_even_col_even_ : io_req_pad_addr_4                    : Measured Value: 0.752804  V
cont_row_even_col_even_ : io_rsp_pad_data_21                   : Measured Value: 0.280757  V
cont_row_even_col_even_ : io_req_pad_data_1                    : Measured Value: 0.752341  V
cont_row_even_col_even_ : tap_tck_pad_i                        : Measured Value: 0.752627  V
cont_row_even_col_even_ : io_rsp_pad_size_1                    : Measured Value: 0.283328  V
cont_row_even_col_even_ : tap_tdi_pad_i                        : Measured Value: 0.75245  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_2            : Measured Value: 0.282093  V
cont_row_even_col_even_ : io_rsp_pad_addr_valid                : Measured Value: 0.283107  V
cont_row_even_col_even_ : io_rsp_pad_data_7                    : Measured Value: 0.281883  V
cont_row_even_col_even_ : io_req_pad_addr_2                    : Measured Value: 0.752506  V
cont_row_even_col_even_ : io_req_pad_addr_15                   : Measured Value: 0.752512  V
cont_row_even_col_even_ : pmon_d_clk0_pad_o                    : Measured Value: 0.287335  V
cont_row_even_col_even_ : io_rsp_pad_data_18                   : Measured Value: 0.28179  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_8            : Measured Value: 0.282276  V
cont_row_even_col_even_ : io_rsp_pad_data_14                   : Measured Value: 0.284569  V
cont_row_even_col_even_ : io_req_pad_data_20                   : Measured Value: 0.752546  V
cont_row_even_col_even_ : tap_rstn_pad_i                       : Measured Value: 0.752336  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_12           : Measured Value: 0.281223  V
cont_row_even_col_even_ : io_req_pad_addr_24                   : Measured Value: 0.752722  V
cont_row_even_col_even_ : dft_1500_shiftwr_pad_i               : Measured Value: 0.75263  V
cont_row_even_col_even_ : dft_1500_wrstn_pad_i                 : Measured Value: 0.752681  V
cont_row_even_col_even_ : io_req_pad_addr_12                   : Measured Value: 0.752637  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_12            : Measured Value: 0.752664  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_1             : Measured Value: 0.752836  V
cont_row_even_col_even_ : dft_scan_lpg2_pad_i                  : Measured Value: 0.752634  V
cont_row_even_col_even_ : io_clk_pad_i                         : Measured Value: 0.752687  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_10           : Measured Value: 0.282953  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_14           : Measured Value: 0.282651  V
cont_row_even_col_even_ : io_req_pad_data_27                   : Measured Value: 0.752591  V
cont_row_even_col_even_ : dft_1500_selectwr_pad_i              : Measured Value: 0.752818  V
cont_row_even_col_even_ : dft_pmbist_pmbist_mode_pad_i         : Measured Value: 0.75258  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_11            : Measured Value: 0.752672  V
cont_row_even_col_even_ : io_req_pad_addr_21                   : Measured Value: 0.752619  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_0             : Measured Value: 0.752577  V
cont_row_even_col_even_ : dft_scan_ss1_pad_i                   : Measured Value: 0.75279  V
cont_row_even_col_even_ : io_ddr_enable_pad_i                  : Measured Value: 0.752595  V
cont_row_even_col_even_ : io_rsp_pad_data_3                    : Measured Value: 0.28336  V
cont_row_even_col_even_ : int_data_pad_4                       : Measured Value: 0.283297  V
cont_row_even_col_even_ : int_data_pad_2                       : Measured Value: 0.281566  V
cont_row_even_col_even_ : io_rsp_pad_data_19                   : Measured Value: 0.281901  V
cont_row_even_col_even_ : io_rsp_pad_data_23                   : Measured Value: 0.280934  V
cont_row_even_col_even_ : dft_pmbist_pmda_tck_pad_i            : Measured Value: 0.752874  V
cont_row_even_col_even_ : global_chip_reset_pad_i              : Measured Value: 0.752801  V
cont_row_even_col_even_ : pll_d_clk_pad_o                      : Measured Value: 0.283698  V
cont_row_even_col_even_ : dft_pmbist_pmda_ovfl_pad_o           : Measured Value: 0.283006  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_7            : Measured Value: 0.282398  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_3            : Measured Value: 0.281823  V
cont_row_even_col_even_ : dft_pmbist_pmda_tdo_pad_o            : Measured Value: 0.28321  V
cont_row_even_col_even_ : io_req_pad_data_14                   : Measured Value: 0.752518  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_4             : Measured Value: 0.752727  V
cont_row_even_col_even_ : dft_scan_cmle_pad_i                  : Measured Value: 0.752694  V
cont_row_even_col_even_ : reserved_in_pad_i_0                  : Measured Value: 0.752461  V
cont_row_even_col_even_ : dft_opcg_trigger_pad_i               : Measured Value: 0.752521  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_15           : Measured Value: 0.28236  V
cont_row_even_col_even_ : machine_init_done_pad_o              : Measured Value: 0.281338  V
cont_row_even_col_even_ : pll_a_out_pad_ao                     : Measured Value: 0.74767  V
cont_row_even_col_even_ : io_req_pad_data_valid                : Measured Value: 0.752853  V
cont_row_even_col_even_ : pllset_pad_i_3                       : Measured Value: 0.752632  V
cont_row_even_col_even_ : vsen_test0_pad_o                     : Measured Value: 0.28625  V
cont_row_even_col_even_ : drive_pad_i_0                        : Measured Value: 0.752613  V


cont_row_even_col_odd_ : io_rsp_pad_rsp_type                  : Measured Value: 0.282897  V
cont_row_even_col_odd_ : io_req_pad_data_25                   : Measured Value: 0.7526  V
cont_row_even_col_odd_ : io_req_pad_addr_valid                : Measured Value: 0.752703  V
cont_row_even_col_odd_ : io_req_pad_addr_18                   : Measured Value: 0.752703  V
cont_row_even_col_odd_ : io_rsp_pad_data_24                   : Measured Value: 0.281418  V
cont_row_even_col_odd_ : io_rsp_pad_bus_rd_error              : Measured Value: 0.282449  V
cont_row_even_col_odd_ : io_rsp_pad_data_20                   : Measured Value: 0.282322  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_0            : Measured Value: 0.281922  V
cont_row_even_col_odd_ : io_rsp_pad_data_0                    : Measured Value: 0.284338  V
cont_row_even_col_odd_ : io_req_pad_data_12                   : Measured Value: 0.752735  V
cont_row_even_col_odd_ : io_req_pad_addr_22                   : Measured Value: 0.752626  V
cont_row_even_col_odd_ : io_req_pad_data_11                   : Measured Value: 0.752586  V
cont_row_even_col_odd_ : io_req_pad_addr_1                    : Measured Value: 0.752336  V
cont_row_even_col_odd_ : io_req_pad_data_10                   : Measured Value: 0.752603  V
cont_row_even_col_odd_ : io_req_pad_data_21                   : Measured Value: 0.752569  V
cont_row_even_col_odd_ : io_req_pad_data_19                   : Measured Value: 0.75266  V
cont_row_even_col_odd_ : dft_1500_wrck_pad_i                  : Measured Value: 0.752761  V
cont_row_even_col_odd_ : io_req_pad_addr_25                   : Measured Value: 0.752608  V
cont_row_even_col_odd_ : io_rsp_pad_data_11                   : Measured Value: 0.283265  V
cont_row_even_col_odd_ : dft_pmbist_pmda_tdi_pad_i            : Measured Value: 0.752818  V
cont_row_even_col_odd_ : dft_scan_scan_in_pad_i_7             : Measured Value: 0.752538  V
cont_row_even_col_odd_ : ref_clk_pad_i                        : Measured Value: 0.752346  V
cont_row_even_col_odd_ : io_rsp_pad_data_8                    : Measured Value: 0.284412  V
cont_row_even_col_odd_ : pll_fail_pad_o                       : Measured Value: 0.283581  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_11           : Measured Value: 0.282814  V
cont_row_even_col_odd_ : dft_scan_cme_pad_i                   : Measured Value: 0.752676  V
cont_row_even_col_odd_ : dft_opcg_load_en_pad_i               : Measured Value: 0.752654  V
cont_row_even_col_odd_ : pll_reg_async_reset_n_pad_i          : Measured Value: 0.752504  V
cont_row_even_col_odd_ : int_data_pad_3                       : Measured Value: 0.28245  V
cont_row_even_col_odd_ : int_data_pad_0                       : Measured Value: 0.28173  V
cont_row_even_col_odd_ : dft_scan_rst_n_pad_i                 : Measured Value: 0.752909  V
cont_row_even_col_odd_ : dft_scan_misr_select_pad_i           : Measured Value: 0.75258  V
cont_row_even_col_odd_ : tap_tdo_pad_o                        : Measured Value: 0.283028  V
cont_row_even_col_odd_ : dft_pmbist_pmda_done_pad_o           : Measured Value: 0.282964  V
cont_row_even_col_odd_ : io_rsp_pad_accept1                   : Measured Value: 0.752577  V
cont_row_even_col_odd_ : interrupt_req_pad_o_ack              : Measured Value: 0.752613  V


cont_row_odd_col_even_ : io_rsp_pad_data_25                   : Measured Value: 0.281203  V
cont_row_odd_col_even_ : io_req_pad_addr_0                    : Measured Value: 0.752399  V
cont_row_odd_col_even_ : io_req_pad_addr_19                   : Measured Value: 0.7526  V
cont_row_odd_col_even_ : io_req_pad_addr_13                   : Measured Value: 0.75239  V
cont_row_odd_col_even_ : io_req_pad_data_29                   : Measured Value: 0.752618  V
cont_row_odd_col_even_ : io_req_pad_data_0                    : Measured Value: 0.752456  V
cont_row_odd_col_even_ : io_rsp_pad_data_16                   : Measured Value: 0.281498  V
cont_row_odd_col_even_ : io_req_pad_addr_11                   : Measured Value: 0.752797  V
cont_row_odd_col_even_ : io_rsp_pad_data_28                   : Measured Value: 0.282069  V
cont_row_odd_col_even_ : io_req_pad_addr_6                    : Measured Value: 0.752609  V
cont_row_odd_col_even_ : tap_tms_pad_i                        : Measured Value: 0.752276  V
cont_row_odd_col_even_ : io_rsp_pad_data_valid                : Measured Value: 0.282809  V
cont_row_odd_col_even_ : io_req_pad_addr_26                   : Measured Value: 0.7527  V
cont_row_odd_col_even_ : dft_1500_ws_pad_i                    : Measured Value: 0.752637  V
cont_row_odd_col_even_ : io_req_pad_data_26                   : Measured Value: 0.752683  V
cont_row_odd_col_even_ : io_req_pad_addr_23                   : Measured Value: 0.752853  V
cont_row_odd_col_even_ : io_req_pad_addr_28                   : Measured Value: 0.752626  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_9             : Measured Value: 0.752683  V
cont_row_odd_col_even_ : io_req_pad_data_31                   : Measured Value: 0.752577  V
cont_row_odd_col_even_ : io_rsp_pad_data_6                    : Measured Value: 0.28179  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_9            : Measured Value: 0.282132  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_1            : Measured Value: 0.283075  V
cont_row_odd_col_even_ : dft_pmbist_pmda_rst_pad_i            : Measured Value: 0.752795  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_8             : Measured Value: 0.752523  V
cont_row_odd_col_even_ : io_rsp_pad_data_27                   : Measured Value: 0.282805  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_10            : Measured Value: 0.752615  V
cont_row_odd_col_even_ : pll_async_reset_n_pad_i              : Measured Value: 0.752674  V
cont_row_odd_col_even_ : io_rsp_pad_data_15                   : Measured Value: 0.281275  V
cont_row_odd_col_even_ : io_req_pad_data_24                   : Measured Value: 0.752518  V
cont_row_odd_col_even_ : machine_init_ctrl_pad_i_1            : Measured Value: 0.752404  V
cont_row_odd_col_even_ : io_rsp_pad_data_2                    : Measured Value: 0.283129  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_13           : Measured Value: 0.282858  V
cont_row_odd_col_even_ : tsen_test_o_pad_o                    : Measured Value: 0.284981  V
cont_row_odd_col_even_ : dft_pmbist_ret_pause_active_pad_o    : Measured Value: 0.281891  V


cont_row_odd_col_odd_ : io_rsp_pad_accept0                   : Measured Value: 0.752816  V
cont_row_odd_col_odd_ : io_req_pad_data_17                   : Measured Value: 0.752589  V
cont_row_odd_col_odd_ : io_req_pad_data_9                    : Measured Value: 0.75272  V
cont_row_odd_col_odd_ : io_req_pad_accept0                   : Measured Value: 0.283182  V
cont_row_odd_col_odd_ : reserved_out_pad_o_0                 : Measured Value: 0.282801  V
cont_row_odd_col_odd_ : io_req_pad_data_23                   : Measured Value: 0.752675  V
cont_row_odd_col_odd_ : io_req_pad_addr_17                   : Measured Value: 0.752644  V
cont_row_odd_col_odd_ : reserved_out_pad_o_1                 : Measured Value: 0.28367  V
cont_row_odd_col_odd_ : io_rsp_pad_data_10                   : Measured Value: 0.283149  V
cont_row_odd_col_odd_ : io_req_pad_data_3                    : Measured Value: 0.752544  V
cont_row_odd_col_odd_ : io_req_pad_data_16                   : Measured Value: 0.752586  V
cont_row_odd_col_odd_ : io_req_pad_addr_16                   : Measured Value: 0.752775  V
cont_row_odd_col_odd_ : io_req_pad_data_7                    : Measured Value: 0.752775  V
cont_row_odd_col_odd_ : io_rsp_pad_size_0                    : Measured Value: 0.283044  V
cont_row_odd_col_odd_ : io_rsp_pad_data_22                   : Measured Value: 0.282567  V
cont_row_odd_col_odd_ : io_req_pad_data_22                   : Measured Value: 0.752489  V
cont_row_odd_col_odd_ : io_req_pad_data_2                    : Measured Value: 0.752456  V
cont_row_odd_col_odd_ : io_req_pad_addr_7                    : Measured Value: 0.752849  V
cont_row_odd_col_odd_ : io_rsp_pad_data_1                    : Measured Value: 0.282573  V
cont_row_odd_col_odd_ : io_req_pad_data_15                   : Measured Value: 0.752644  V
cont_row_odd_col_odd_ : io_rsp_pad_data_12                   : Measured Value: 0.283826  V
cont_row_odd_col_odd_ : io_req_pad_data_6                    : Measured Value: 0.752506  V
cont_row_odd_col_odd_ : pmon_d_clk1_pad_o                    : Measured Value: 0.282866  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_6            : Measured Value: 0.28194  V
cont_row_odd_col_odd_ : io_req_pad_addr_20                   : Measured Value: 0.752717  V
cont_row_odd_col_odd_ : io_req_pad_addr_14                   : Measured Value: 0.752721  V
cont_row_odd_col_odd_ : io_rsp_pad_data_17                   : Measured Value: 0.283949  V
cont_row_odd_col_odd_ : io_rsp_pad_data_13                   : Measured Value: 0.282987  V
cont_row_odd_col_odd_ : io_req_pad_addr_10                   : Measured Value: 0.752739  V
cont_row_odd_col_odd_ : io_req_pad_addr_3                    : Measured Value: 0.752687  V
cont_row_odd_col_odd_ : io_req_pad_addr_27                   : Measured Value: 0.752647  V
cont_row_odd_col_odd_ : io_req_pad_data_5                    : Measured Value: 0.752704  V
cont_row_odd_col_odd_ : dft_1500_updatewr_pad_i              : Measured Value: 0.752761  V
cont_row_odd_col_odd_ : dft_scan_scan_en_pad_i               : Measured Value: 0.752529  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_6             : Measured Value: 0.752739  V
cont_row_odd_col_odd_ : dft_scan_elastic_rst_pad_i           : Measured Value: 0.752796  V
cont_row_odd_col_odd_ : dft_opcg_shift_clk_pad_i             : Measured Value: 0.75243  V
cont_row_odd_col_odd_ : int_req_pad                          : Measured Value: 0.281389  V
cont_row_odd_col_odd_ : io_rsp_pad_data_31                   : Measured Value: 0.282192  V
cont_row_odd_col_odd_ : io_rsp_pad_data_5                    : Measured Value: 0.283792  V
cont_row_odd_col_odd_ : io_rsp_pad_data_4                    : Measured Value: 0.282818  V
cont_row_odd_col_odd_ : io_req_pad_addr_29                   : Measured Value: 0.752665  V
cont_row_odd_col_odd_ : io_req_pad_data_28                   : Measured Value: 0.752683  V
cont_row_odd_col_odd_ : dft_1500_capturewr_pad_i             : Measured Value: 0.752649  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_15            : Measured Value: 0.752567  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_5             : Measured Value: 0.752665  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_3             : Measured Value: 0.752499  V
cont_row_odd_col_odd_ : dft_scan_misr_rst_pad_i              : Measured Value: 0.752676  V
cont_row_odd_col_odd_ : machine_init_ctrl_pad_i_0            : Measured Value: 0.75263  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_5            : Measured Value: 0.281703  V
cont_row_odd_col_odd_ : dft_pmbist_pmda_fail_pad_o           : Measured Value: 0.281961  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_14            : Measured Value: 0.752762  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_13            : Measured Value: 0.75258  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_2             : Measured Value: 0.752819  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_1                   : Measured Value: 0.752461  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_0                   : Measured Value: 0.75258  V
cont_row_odd_col_odd_ : pllset_pad_i_0                       : Measured Value: 0.752841  V
cont_row_odd_col_odd_ : io_rsp_pad_data_29                   : Measured Value: 0.282477  V
cont_row_odd_col_odd_ : dft_1500_wso_ret_pad_o               : Measured Value: 0.284405  V
cont_row_odd_col_odd_ : pllset_pad_i_2                       : Measured Value: 0.752615  V
cont_row_odd_col_odd_ : pllset_pad_i_1                       : Measured Value: 0.752575  V
cont_row_odd_col_odd_ : dft_scan_lpg1_pad_i                  : Measured Value: 0.752637  V
cont_row_odd_col_odd_ : pll_ref_select_pad_i                 : Measured Value: 0.752672  V
cont_row_odd_col_odd_ : pll_lock_pad_o                       : Measured Value: 0.283689  V
cont_row_odd_col_odd_ : io_rsp_pad_data_9                    : Measured Value: 0.283324  V
cont_row_odd_col_odd_ : int_data_pad_1                       : Measured Value: 0.282273  V
cont_row_odd_col_odd_ : tsen_iref_o_pad_ao                   : Measured Value: 0.690478  V
cont_row_odd_col_odd_ : pll_config_select_pad_i              : Measured Value: 0.752705  V
cont_row_odd_col_odd_ : vsen_test1_pad_o                     : Measured Value: 0.283018  V
cont_row_odd_col_odd_ : drive_pad_i_1                        : Measured Value: 0.752631  V
cont_row_odd_col_odd_ : dft_pmbist_ret_pause_continue_pad_i  : Measured Value: 0.752615  V


-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


Continuity_Direct_Neg Datalog : 

cont_row_even_col_even_ : io_req_pad_size_0                    : Measured Value: -0.744734  V
cont_row_even_col_even_ : io_req_pad_data_30                   : Measured Value: -0.744755  V
cont_row_even_col_even_ : io_req_pad_data_13                   : Measured Value: -0.744613  V
cont_row_even_col_even_ : io_req_pad_addr_5                    : Measured Value: -0.744805  V
cont_row_even_col_even_ : io_req_pad_size_1                    : Measured Value: -0.744869  V
cont_row_even_col_even_ : io_req_pad_addr_9                    : Measured Value: -0.745035  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_4            : Measured Value: -0.266841  V
cont_row_even_col_even_ : io_req_pad_data_8                    : Measured Value: -0.744707  V
cont_row_even_col_even_ : io_req_pad_data_4                    : Measured Value: -0.744821  V
cont_row_even_col_even_ : io_rsp_pad_data_30                   : Measured Value: -0.265603  V
cont_row_even_col_even_ : io_rsp_pad_data_26                   : Measured Value: -0.263098  V
cont_row_even_col_even_ : io_req_pad_data_18                   : Measured Value: -0.744869  V
cont_row_even_col_even_ : io_req_pad_addr_8                    : Measured Value: -0.7448  V
cont_row_even_col_even_ : io_req_pad_addr_4                    : Measured Value: -0.744714  V
cont_row_even_col_even_ : io_rsp_pad_data_21                   : Measured Value: -0.263945  V
cont_row_even_col_even_ : io_req_pad_data_1                    : Measured Value: -0.744252  V
cont_row_even_col_even_ : tap_tck_pad_i                        : Measured Value: -0.744671  V
cont_row_even_col_even_ : io_rsp_pad_size_1                    : Measured Value: -0.268786  V
cont_row_even_col_even_ : tap_tdi_pad_i                        : Measured Value: -0.74475  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_2            : Measured Value: -0.266074  V
cont_row_even_col_even_ : io_rsp_pad_addr_valid                : Measured Value: -0.269241  V
cont_row_even_col_even_ : io_rsp_pad_data_7                    : Measured Value: -0.265702  V
cont_row_even_col_even_ : io_req_pad_addr_2                    : Measured Value: -0.744507  V
cont_row_even_col_even_ : io_req_pad_addr_15                   : Measured Value: -0.744801  V
cont_row_even_col_even_ : pmon_d_clk0_pad_o                    : Measured Value: -0.267309  V
cont_row_even_col_even_ : io_rsp_pad_data_18                   : Measured Value: -0.264977  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_8            : Measured Value: -0.265007  V
cont_row_even_col_even_ : io_rsp_pad_data_14                   : Measured Value: -0.265197  V
cont_row_even_col_even_ : io_req_pad_data_20                   : Measured Value: -0.744786  V
cont_row_even_col_even_ : tap_rstn_pad_i                       : Measured Value: -0.744487  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_12           : Measured Value: -0.264717  V
cont_row_even_col_even_ : io_req_pad_addr_24                   : Measured Value: -0.744421  V
cont_row_even_col_even_ : dft_1500_shiftwr_pad_i               : Measured Value: -0.744438  V
cont_row_even_col_even_ : dft_1500_wrstn_pad_i                 : Measured Value: -0.74448  V
cont_row_even_col_even_ : io_req_pad_addr_12                   : Measured Value: -0.744507  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_12            : Measured Value: -0.74448  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_1             : Measured Value: -0.744405  V
cont_row_even_col_even_ : dft_scan_lpg2_pad_i                  : Measured Value: -0.74468  V
cont_row_even_col_even_ : io_clk_pad_i                         : Measured Value: -0.744471  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_10           : Measured Value: -0.267285  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_14           : Measured Value: -0.266594  V
cont_row_even_col_even_ : io_req_pad_data_27                   : Measured Value: -0.744286  V
cont_row_even_col_even_ : dft_1500_selectwr_pad_i              : Measured Value: -0.744708  V
cont_row_even_col_even_ : dft_pmbist_pmbist_mode_pad_i         : Measured Value: -0.74477  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_11            : Measured Value: -0.744548  V
cont_row_even_col_even_ : io_req_pad_addr_21                   : Measured Value: -0.744429  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_0             : Measured Value: -0.74451  V
cont_row_even_col_even_ : dft_scan_ss1_pad_i                   : Measured Value: -0.744599  V
cont_row_even_col_even_ : io_ddr_enable_pad_i                  : Measured Value: -0.744645  V
cont_row_even_col_even_ : io_rsp_pad_data_3                    : Measured Value: -0.265957  V
cont_row_even_col_even_ : int_data_pad_4                       : Measured Value: -0.266014  V
cont_row_even_col_even_ : int_data_pad_2                       : Measured Value: -0.265463  V
cont_row_even_col_even_ : io_rsp_pad_data_19                   : Measured Value: -0.265634  V
cont_row_even_col_even_ : io_rsp_pad_data_23                   : Measured Value: -0.264659  V
cont_row_even_col_even_ : dft_pmbist_pmda_tck_pad_i            : Measured Value: -0.744765  V
cont_row_even_col_even_ : global_chip_reset_pad_i              : Measured Value: -0.744606  V
cont_row_even_col_even_ : pll_d_clk_pad_o                      : Measured Value: -0.267427  V
cont_row_even_col_even_ : dft_pmbist_pmda_ovfl_pad_o           : Measured Value: -0.26681  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_7            : Measured Value: -0.265174  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_3            : Measured Value: -0.265142  V
cont_row_even_col_even_ : dft_pmbist_pmda_tdo_pad_o            : Measured Value: -0.265194  V
cont_row_even_col_even_ : io_req_pad_data_14                   : Measured Value: -0.744512  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_4             : Measured Value: -0.74455  V
cont_row_even_col_even_ : dft_scan_cmle_pad_i                  : Measured Value: -0.744791  V
cont_row_even_col_even_ : reserved_in_pad_i_0                  : Measured Value: -0.744263  V
cont_row_even_col_even_ : dft_opcg_trigger_pad_i               : Measured Value: -0.744566  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_15           : Measured Value: -0.266287  V
cont_row_even_col_even_ : machine_init_done_pad_o              : Measured Value: -0.2653  V
cont_row_even_col_even_ : pll_a_out_pad_ao                     : Measured Value: -0.740984  V
cont_row_even_col_even_ : io_req_pad_data_valid                : Measured Value: -0.744363  V
cont_row_even_col_even_ : pllset_pad_i_3                       : Measured Value: -0.744512  V
cont_row_even_col_even_ : vsen_test0_pad_o                     : Measured Value: -0.26749  V
cont_row_even_col_even_ : drive_pad_i_0                        : Measured Value: -0.744493  V


cont_row_even_col_odd_ : io_rsp_pad_rsp_type                  : Measured Value: -0.267247  V
cont_row_even_col_odd_ : io_req_pad_data_25                   : Measured Value: -0.744904  V
cont_row_even_col_odd_ : io_req_pad_addr_valid                : Measured Value: -0.744955  V
cont_row_even_col_odd_ : io_req_pad_addr_18                   : Measured Value: -0.744613  V
cont_row_even_col_odd_ : io_rsp_pad_data_24                   : Measured Value: -0.264452  V
cont_row_even_col_odd_ : io_rsp_pad_bus_rd_error              : Measured Value: -0.268726  V
cont_row_even_col_odd_ : io_rsp_pad_data_20                   : Measured Value: -0.265013  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_0            : Measured Value: -0.264195  V
cont_row_even_col_odd_ : io_rsp_pad_data_0                    : Measured Value: -0.265987  V
cont_row_even_col_odd_ : io_req_pad_data_12                   : Measured Value: -0.744899  V
cont_row_even_col_odd_ : io_req_pad_addr_22                   : Measured Value: -0.744858  V
cont_row_even_col_odd_ : io_req_pad_data_11                   : Measured Value: -0.7449  V
cont_row_even_col_odd_ : io_req_pad_addr_1                    : Measured Value: -0.744693  V
cont_row_even_col_odd_ : io_req_pad_data_10                   : Measured Value: -0.7449  V
cont_row_even_col_odd_ : io_req_pad_data_21                   : Measured Value: -0.744478  V
cont_row_even_col_odd_ : io_req_pad_data_19                   : Measured Value: -0.744921  V
cont_row_even_col_odd_ : dft_1500_wrck_pad_i                  : Measured Value: -0.744516  V
cont_row_even_col_odd_ : io_req_pad_addr_25                   : Measured Value: -0.744364  V
cont_row_even_col_odd_ : io_rsp_pad_data_11                   : Measured Value: -0.265987  V
cont_row_even_col_odd_ : dft_pmbist_pmda_tdi_pad_i            : Measured Value: -0.744821  V
cont_row_even_col_odd_ : dft_scan_scan_in_pad_i_7             : Measured Value: -0.744623  V
cont_row_even_col_odd_ : ref_clk_pad_i                        : Measured Value: -0.744322  V
cont_row_even_col_odd_ : io_rsp_pad_data_8                    : Measured Value: -0.265805  V
cont_row_even_col_odd_ : pll_fail_pad_o                       : Measured Value: -0.266412  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_11           : Measured Value: -0.265539  V
cont_row_even_col_odd_ : dft_scan_cme_pad_i                   : Measured Value: -0.74477  V
cont_row_even_col_odd_ : dft_opcg_load_en_pad_i               : Measured Value: -0.744734  V
cont_row_even_col_odd_ : pll_reg_async_reset_n_pad_i          : Measured Value: -0.744566  V
cont_row_even_col_odd_ : int_data_pad_3                       : Measured Value: -0.265209  V
cont_row_even_col_odd_ : int_data_pad_0                       : Measured Value: -0.265698  V
cont_row_even_col_odd_ : dft_scan_rst_n_pad_i                 : Measured Value: -0.744843  V
cont_row_even_col_odd_ : dft_scan_misr_select_pad_i           : Measured Value: -0.744599  V
cont_row_even_col_odd_ : tap_tdo_pad_o                        : Measured Value: -0.267178  V
cont_row_even_col_odd_ : dft_pmbist_pmda_done_pad_o           : Measured Value: -0.267142  V
cont_row_even_col_odd_ : io_rsp_pad_accept1                   : Measured Value: -0.744623  V
cont_row_even_col_odd_ : interrupt_req_pad_o_ack              : Measured Value: -0.744415  V


cont_row_odd_col_even_ : io_rsp_pad_data_25                   : Measured Value: -0.265256  V
cont_row_odd_col_even_ : io_req_pad_addr_0                    : Measured Value: -0.7445  V
cont_row_odd_col_even_ : io_req_pad_addr_19                   : Measured Value: -0.744926  V
cont_row_odd_col_even_ : io_req_pad_addr_13                   : Measured Value: -0.744549  V
cont_row_odd_col_even_ : io_req_pad_data_29                   : Measured Value: -0.744869  V
cont_row_odd_col_even_ : io_req_pad_data_0                    : Measured Value: -0.744515  V
cont_row_odd_col_even_ : io_rsp_pad_data_16                   : Measured Value: -0.264742  V
cont_row_odd_col_even_ : io_req_pad_addr_11                   : Measured Value: -0.74465  V
cont_row_odd_col_even_ : io_rsp_pad_data_28                   : Measured Value: -0.264221  V
cont_row_odd_col_even_ : io_req_pad_addr_6                    : Measured Value: -0.744822  V
cont_row_odd_col_even_ : tap_tms_pad_i                        : Measured Value: -0.744488  V
cont_row_odd_col_even_ : io_rsp_pad_data_valid                : Measured Value: -0.26833  V
cont_row_odd_col_even_ : io_req_pad_addr_26                   : Measured Value: -0.745206  V
cont_row_odd_col_even_ : dft_1500_ws_pad_i                    : Measured Value: -0.744621  V
cont_row_odd_col_even_ : io_req_pad_data_26                   : Measured Value: -0.744421  V
cont_row_odd_col_even_ : io_req_pad_addr_23                   : Measured Value: -0.744327  V
cont_row_odd_col_even_ : io_req_pad_addr_28                   : Measured Value: -0.744594  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_9             : Measured Value: -0.744442  V
cont_row_odd_col_even_ : io_req_pad_data_31                   : Measured Value: -0.744375  V
cont_row_odd_col_even_ : io_rsp_pad_data_6                    : Measured Value: -0.266852  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_9            : Measured Value: -0.266556  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_1            : Measured Value: -0.265288  V
cont_row_odd_col_even_ : dft_pmbist_pmda_rst_pad_i            : Measured Value: -0.744708  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_8             : Measured Value: -0.744656  V
cont_row_odd_col_even_ : io_rsp_pad_data_27                   : Measured Value: -0.265342  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_10            : Measured Value: -0.744527  V
cont_row_odd_col_even_ : pll_async_reset_n_pad_i              : Measured Value: -0.744417  V
cont_row_odd_col_even_ : io_rsp_pad_data_15                   : Measured Value: -0.264845  V
cont_row_odd_col_even_ : io_req_pad_data_24                   : Measured Value: -0.744455  V
cont_row_odd_col_even_ : machine_init_ctrl_pad_i_1            : Measured Value: -0.74432  V
cont_row_odd_col_even_ : io_rsp_pad_data_2                    : Measured Value: -0.265093  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_13           : Measured Value: -0.265524  V
cont_row_odd_col_even_ : tsen_test_o_pad_o                    : Measured Value: -0.266658  V
cont_row_odd_col_even_ : dft_pmbist_ret_pause_active_pad_o    : Measured Value: -0.267121  V


cont_row_odd_col_odd_ : io_rsp_pad_accept0                   : Measured Value: -0.744727  V
cont_row_odd_col_odd_ : io_req_pad_data_17                   : Measured Value: -0.744556  V
cont_row_odd_col_odd_ : io_req_pad_data_9                    : Measured Value: -0.744691  V
cont_row_odd_col_odd_ : io_req_pad_accept0                   : Measured Value: -0.2665  V
cont_row_odd_col_odd_ : reserved_out_pad_o_0                 : Measured Value: -0.267646  V
cont_row_odd_col_odd_ : io_req_pad_data_23                   : Measured Value: -0.744833  V
cont_row_odd_col_odd_ : io_req_pad_addr_17                   : Measured Value: -0.74465  V
cont_row_odd_col_odd_ : reserved_out_pad_o_1                 : Measured Value: -0.26781  V
cont_row_odd_col_odd_ : io_rsp_pad_data_10                   : Measured Value: -0.265027  V
cont_row_odd_col_odd_ : io_req_pad_data_3                    : Measured Value: -0.744776  V
cont_row_odd_col_odd_ : io_req_pad_data_16                   : Measured Value: -0.744822  V
cont_row_odd_col_odd_ : io_req_pad_addr_16                   : Measured Value: -0.7448  V
cont_row_odd_col_odd_ : io_req_pad_data_7                    : Measured Value: -0.745013  V
cont_row_odd_col_odd_ : io_rsp_pad_size_0                    : Measured Value: -0.267589  V
cont_row_odd_col_odd_ : io_rsp_pad_data_22                   : Measured Value: -0.265133  V
cont_row_odd_col_odd_ : io_req_pad_data_22                   : Measured Value: -0.744672  V
cont_row_odd_col_odd_ : io_req_pad_data_2                    : Measured Value: -0.744557  V
cont_row_odd_col_odd_ : io_req_pad_addr_7                    : Measured Value: -0.744842  V
cont_row_odd_col_odd_ : io_rsp_pad_data_1                    : Measured Value: -0.264628  V
cont_row_odd_col_odd_ : io_req_pad_data_15                   : Measured Value: -0.744671  V
cont_row_odd_col_odd_ : io_rsp_pad_data_12                   : Measured Value: -0.265596  V
cont_row_odd_col_odd_ : io_req_pad_data_6                    : Measured Value: -0.744599  V
cont_row_odd_col_odd_ : pmon_d_clk1_pad_o                    : Measured Value: -0.266165  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_6            : Measured Value: -0.266841  V
cont_row_odd_col_odd_ : io_req_pad_addr_20                   : Measured Value: -0.744978  V
cont_row_odd_col_odd_ : io_req_pad_addr_14                   : Measured Value: -0.744516  V
cont_row_odd_col_odd_ : io_rsp_pad_data_17                   : Measured Value: -0.265539  V
cont_row_odd_col_odd_ : io_rsp_pad_data_13                   : Measured Value: -0.26509  V
cont_row_odd_col_odd_ : io_req_pad_addr_10                   : Measured Value: -0.744705  V
cont_row_odd_col_odd_ : io_req_pad_addr_3                    : Measured Value: -0.744288  V
cont_row_odd_col_odd_ : io_req_pad_addr_27                   : Measured Value: -0.744366  V
cont_row_odd_col_odd_ : io_req_pad_data_5                    : Measured Value: -0.74448  V
cont_row_odd_col_odd_ : dft_1500_updatewr_pad_i              : Measured Value: -0.744537  V
cont_row_odd_col_odd_ : dft_scan_scan_en_pad_i               : Measured Value: -0.744765  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_6             : Measured Value: -0.744349  V
cont_row_odd_col_odd_ : dft_scan_elastic_rst_pad_i           : Measured Value: -0.744555  V
cont_row_odd_col_odd_ : dft_opcg_shift_clk_pad_i             : Measured Value: -0.744545  V
cont_row_odd_col_odd_ : int_req_pad                          : Measured Value: -0.265129  V
cont_row_odd_col_odd_ : io_rsp_pad_data_31                   : Measured Value: -0.265243  V
cont_row_odd_col_odd_ : io_rsp_pad_data_5                    : Measured Value: -0.266673  V
cont_row_odd_col_odd_ : io_rsp_pad_data_4                    : Measured Value: -0.264219  V
cont_row_odd_col_odd_ : io_req_pad_addr_29                   : Measured Value: -0.7444  V
cont_row_odd_col_odd_ : io_req_pad_data_28                   : Measured Value: -0.744513  V
cont_row_odd_col_odd_ : dft_1500_capturewr_pad_i             : Measured Value: -0.744719  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_15            : Measured Value: -0.744594  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_5             : Measured Value: -0.744534  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_3             : Measured Value: -0.744663  V
cont_row_odd_col_odd_ : dft_scan_misr_rst_pad_i              : Measured Value: -0.744713  V
cont_row_odd_col_odd_ : machine_init_ctrl_pad_i_0            : Measured Value: -0.744571  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_5            : Measured Value: -0.265988  V
cont_row_odd_col_odd_ : dft_pmbist_pmda_fail_pad_o           : Measured Value: -0.26634  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_14            : Measured Value: -0.744684  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_13            : Measured Value: -0.744599  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_2             : Measured Value: -0.744363  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_1                   : Measured Value: -0.744284  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_0                   : Measured Value: -0.744336  V
cont_row_odd_col_odd_ : pllset_pad_i_0                       : Measured Value: -0.744379  V
cont_row_odd_col_odd_ : io_rsp_pad_data_29                   : Measured Value: -0.265072  V
cont_row_odd_col_odd_ : dft_1500_wso_ret_pad_o               : Measured Value: -0.266211  V
cont_row_odd_col_odd_ : pllset_pad_i_2                       : Measured Value: -0.744491  V
cont_row_odd_col_odd_ : pllset_pad_i_1                       : Measured Value: -0.744434  V
cont_row_odd_col_odd_ : dft_scan_lpg1_pad_i                  : Measured Value: -0.744656  V
cont_row_odd_col_odd_ : pll_ref_select_pad_i                 : Measured Value: -0.74432  V
cont_row_odd_col_odd_ : pll_lock_pad_o                       : Measured Value: -0.267485  V
cont_row_odd_col_odd_ : io_rsp_pad_data_9                    : Measured Value: -0.266488  V
cont_row_odd_col_odd_ : int_data_pad_1                       : Measured Value: -0.265096  V
cont_row_odd_col_odd_ : tsen_iref_o_pad_ao                   : Measured Value: -0.744135  V
cont_row_odd_col_odd_ : pll_config_select_pad_i              : Measured Value: -0.744363  V
cont_row_odd_col_odd_ : vsen_test1_pad_o                     : Measured Value: -0.265646  V
cont_row_odd_col_odd_ : drive_pad_i_1                        : Measured Value: -0.744851  V
cont_row_odd_col_odd_ : dft_pmbist_ret_pause_continue_pad_i  : Measured Value: -0.744605  V


-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


Continuity_Mux_Pos Datalog : 

MUX_OUT number :	mux1_out
Continuity_Mux_Pos : io_req_pad_data_250                  : Meas Value : 0.751009 V
Continuity_Mux_Pos : io_req_pad_data_174                  : Meas Value : 0.751066 V
Continuity_Mux_Pos : io_req_pad_data_200                  : Meas Value : 0.750952 V
Continuity_Mux_Pos : io_req_pad_data_40                   : Meas Value : 0.750724 V
Continuity_Mux_Pos : io_req_pad_data_52                   : Meas Value : 0.751066 V
Continuity_Mux_Pos : io_req_pad_data_56                   : Meas Value : 0.751066 V
Continuity_Mux_Pos : io_req_pad_data_202                  : Meas Value : 0.750952 V
Continuity_Mux_Pos : io_req_pad_data_161                  : Meas Value : 0.750781 V
Continuity_Mux_Pos : io_req_pad_data_42                   : Meas Value : 0.751009 V
Continuity_Mux_Pos : io_req_pad_data_81                   : Meas Value : 0.750838 V
Continuity_Mux_Pos : io_req_pad_data_47                   : Meas Value : 0.751066 V
Continuity_Mux_Pos : io_req_pad_data_87                   : Meas Value : 0.751009 V
Continuity_Mux_Pos : io_req_pad_data_122                  : Meas Value : 0.750895 V
Continuity_Mux_Pos : io_req_pad_data_131                  : Meas Value : 0.750952 V
Continuity_Mux_Pos : io_req_pad_data_92                   : Meas Value : 0.750895 V
Continuity_Mux_Pos : io_req_pad_data_248                  : Meas Value : 0.750895 V
Continuity_Mux_Pos : io_req_pad_data_184                  : Meas Value : 0.751123 V
Continuity_Mux_Pos : io_req_pad_data_103                  : Meas Value : 0.751123 V
Continuity_Mux_Pos : io_req_pad_data_195                  : Meas Value : 0.750952 V
Continuity_Mux_Pos : io_req_pad_data_119                  : Meas Value : 0.750952 V
Continuity_Mux_Pos : io_req_pad_data_172                  : Meas Value : 0.751009 V
Continuity_Mux_Pos : io_req_pad_data_123                  : Meas Value : 0.751009 V
Continuity_Mux_Pos : io_req_pad_data_168                  : Meas Value : 0.750952 V
Continuity_Mux_Pos : io_req_pad_data_44                   : Meas Value : 0.751066 V
Continuity_Mux_Pos : io_req_pad_data_160                  : Meas Value : 0.75061 V
Continuity_Mux_Pos : io_req_pad_data_89                   : Meas Value : 0.750952 V
Continuity_Mux_Pos : io_req_pad_data_213                  : Meas Value : 0.750952 V
Continuity_Mux_Pos : io_req_pad_data_249                  : Meas Value : 0.751123 V
Continuity_Mux_Pos : io_req_pad_data_204                  : Meas Value : 0.750952 V
Continuity_Mux_Pos : io_req_pad_data_48                   : Meas Value : 0.751009 V
Continuity_Mux_Pos : io_req_pad_data_163                  : Meas Value : 0.751066 V
Continuity_Mux_Pos : 2k_mux1                              : Meas Value : 0.200037 V

MUX_OUT number :	mux2_out
Continuity_Mux_Pos : io_req_pad_data_69                   : Meas Value : 0.751105 V
Continuity_Mux_Pos : io_req_pad_data_121                  : Meas Value : 0.750707 V
Continuity_Mux_Pos : io_req_pad_data_144                  : Meas Value : 0.751105 V
Continuity_Mux_Pos : io_req_pad_data_46                   : Meas Value : 0.750992 V
Continuity_Mux_Pos : io_req_pad_data_155                  : Meas Value : 0.750935 V
Continuity_Mux_Pos : io_req_pad_data_126                  : Meas Value : 0.751219 V
Continuity_Mux_Pos : io_req_pad_data_178                  : Meas Value : 0.751162 V
Continuity_Mux_Pos : io_req_pad_data_162                  : Meas Value : 0.750992 V
Continuity_Mux_Pos : io_req_pad_data_36                   : Meas Value : 0.751049 V
Continuity_Mux_Pos : io_req_pad_data_208                  : Meas Value : 0.751162 V
Continuity_Mux_Pos : io_req_pad_data_115                  : Meas Value : 0.751049 V
Continuity_Mux_Pos : io_req_pad_data_59                   : Meas Value : 0.750935 V
Continuity_Mux_Pos : io_req_pad_data_88                   : Meas Value : 0.750992 V
Continuity_Mux_Pos : io_req_pad_data_243                  : Meas Value : 0.750764 V
Continuity_Mux_Pos : io_req_pad_data_176                  : Meas Value : 0.750935 V
Continuity_Mux_Pos : io_req_pad_data_203                  : Meas Value : 0.750878 V
Continuity_Mux_Pos : io_req_pad_data_166                  : Meas Value : 0.750992 V
Continuity_Mux_Pos : io_req_pad_data_51                   : Meas Value : 0.751105 V
Continuity_Mux_Pos : io_req_pad_data_127                  : Meas Value : 0.751049 V
Continuity_Mux_Pos : io_req_pad_data_207                  : Meas Value : 0.750992 V
Continuity_Mux_Pos : io_req_pad_data_90                   : Meas Value : 0.750935 V
Continuity_Mux_Pos : io_req_pad_data_84                   : Meas Value : 0.751219 V
Continuity_Mux_Pos : io_req_pad_data_83                   : Meas Value : 0.750935 V
Continuity_Mux_Pos : io_req_pad_data_244                  : Meas Value : 0.750935 V
Continuity_Mux_Pos : io_req_pad_data_93                   : Meas Value : 0.751105 V
Continuity_Mux_Pos : io_req_pad_data_110                  : Meas Value : 0.750992 V
Continuity_Mux_Pos : io_req_pad_data_129                  : Meas Value : 0.751049 V
Continuity_Mux_Pos : io_req_pad_data_224                  : Meas Value : 0.750992 V
Continuity_Mux_Pos : io_req_pad_data_132                  : Meas Value : 0.750878 V
Continuity_Mux_Pos : io_req_pad_data_57                   : Meas Value : 0.750878 V
Continuity_Mux_Pos : io_req_pad_data_120                  : Meas Value : 0.750935 V
Continuity_Mux_Pos : 2k_mux2                              : Meas Value : 0.200032 V

MUX_OUT number :	mux3_out
Continuity_Mux_Pos : io_req_pad_data_239                  : Meas Value : 0.751339 V
Continuity_Mux_Pos : io_req_pad_data_191                  : Meas Value : 0.751339 V
Continuity_Mux_Pos : io_req_pad_data_220                  : Meas Value : 0.751282 V
Continuity_Mux_Pos : io_req_pad_parity_1                  : Meas Value : 0.751339 V
Continuity_Mux_Pos : io_req_pad_data_108                  : Meas Value : 0.751396 V
Continuity_Mux_Pos : io_req_pad_data_254                  : Meas Value : 0.751282 V
Continuity_Mux_Pos : io_req_pad_data_79                   : Meas Value : 0.751339 V
Continuity_Mux_Pos : io_req_pad_parity_0                  : Meas Value : 0.751225 V
Continuity_Mux_Pos : io_req_pad_data_97                   : Meas Value : 0.751225 V
Continuity_Mux_Pos : io_req_pad_data_99                   : Meas Value : 0.751282 V
Continuity_Mux_Pos : io_req_pad_data_212                  : Meas Value : 0.751225 V
Continuity_Mux_Pos : io_req_pad_data_253                  : Meas Value : 0.751282 V
Continuity_Mux_Pos : io_req_pad_data_216                  : Meas Value : 0.751225 V
Continuity_Mux_Pos : io_req_pad_data_227                  : Meas Value : 0.751225 V
Continuity_Mux_Pos : io_req_pad_data_62                   : Meas Value : 0.751225 V
Continuity_Mux_Pos : io_req_pad_data_148                  : Meas Value : 0.751339 V
Continuity_Mux_Pos : io_req_pad_data_180                  : Meas Value : 0.751225 V
Continuity_Mux_Pos : io_req_pad_data_219                  : Meas Value : 0.751111 V
Continuity_Mux_Pos : io_req_pad_data_165                  : Meas Value : 0.751225 V
Continuity_Mux_Pos : io_req_pad_data_240                  : Meas Value : 0.750941 V
Continuity_Mux_Pos : io_req_pad_data_80                   : Meas Value : 0.751168 V
Continuity_Mux_Pos : io_req_pad_data_125                  : Meas Value : 0.751225 V
Continuity_Mux_Pos : io_req_pad_data_138                  : Meas Value : 0.751282 V
Continuity_Mux_Pos : io_req_pad_data_53                   : Meas Value : 0.751282 V
Continuity_Mux_Pos : io_req_pad_data_43                   : Meas Value : 0.751282 V
Continuity_Mux_Pos : io_req_pad_data_167                  : Meas Value : 0.751225 V
Continuity_Mux_Pos : io_req_pad_data_241                  : Meas Value : 0.751111 V
Continuity_Mux_Pos : io_req_pad_data_251                  : Meas Value : 0.751282 V
Continuity_Mux_Pos : io_req_pad_data_199                  : Meas Value : 0.751282 V
Continuity_Mux_Pos : io_req_pad_data_153                  : Meas Value : 0.751339 V
Continuity_Mux_Pos : io_req_pad_data_38                   : Meas Value : 0.751396 V
Continuity_Mux_Pos : 2k_mux3                              : Meas Value : 0.200262 V

MUX_OUT number :	mux4_out
Continuity_Mux_Pos : io_req_pad_data_63                   : Meas Value : 0.751129 V
Continuity_Mux_Pos : io_req_pad_data_135                  : Meas Value : 0.751356 V
Continuity_Mux_Pos : reserved_in_pad_i_11                 : Meas Value : 0.751129 V
Continuity_Mux_Pos : io_req_pad_data_124                  : Meas Value : 0.751129 V
Continuity_Mux_Pos : io_req_pad_data_171                  : Meas Value : 0.751356 V
Continuity_Mux_Pos : io_req_pad_data_152                  : Meas Value : 0.751072 V
Continuity_Mux_Pos : io_req_pad_data_96                   : Meas Value : 0.751242 V
Continuity_Mux_Pos : io_req_pad_data_211                  : Meas Value : 0.751242 V
Continuity_Mux_Pos : reserved_in_pad_i_13                 : Meas Value : 0.751129 V
Continuity_Mux_Pos : io_req_pad_data_177                  : Meas Value : 0.751129 V
Continuity_Mux_Pos : io_req_pad_data_214                  : Meas Value : 0.751015 V
Continuity_Mux_Pos : io_req_pad_data_255                  : Meas Value : 0.751072 V
Continuity_Mux_Pos : io_req_pad_data_141                  : Meas Value : 0.751129 V
Continuity_Mux_Pos : io_req_pad_data_107                  : Meas Value : 0.751129 V
Continuity_Mux_Pos : reserved_in_pad_i_12                 : Meas Value : 0.751072 V
Continuity_Mux_Pos : io_req_pad_data_245                  : Meas Value : 0.751129 V
Continuity_Mux_Pos : io_req_pad_data_77                   : Meas Value : 0.751072 V
Continuity_Mux_Pos : io_req_pad_data_114                  : Meas Value : 0.751242 V
Continuity_Mux_Pos : io_req_pad_data_225                  : Meas Value : 0.751299 V
Continuity_Mux_Pos : io_req_pad_data_67                   : Meas Value : 0.751242 V
Continuity_Mux_Pos : io_req_pad_parity_3                  : Meas Value : 0.751186 V
Continuity_Mux_Pos : io_req_pad_data_238                  : Meas Value : 0.751242 V
Continuity_Mux_Pos : io_req_pad_data_237                  : Meas Value : 0.751242 V
Continuity_Mux_Pos : io_req_pad_data_73                   : Meas Value : 0.751299 V
Continuity_Mux_Pos : io_req_pad_data_252                  : Meas Value : 0.751129 V
Continuity_Mux_Pos : io_req_pad_data_234                  : Meas Value : 0.751299 V
Continuity_Mux_Pos : io_req_pad_data_137                  : Meas Value : 0.751186 V
Continuity_Mux_Pos : io_req_pad_data_142                  : Meas Value : 0.751186 V
Continuity_Mux_Pos : io_req_pad_data_118                  : Meas Value : 0.751299 V
Continuity_Mux_Pos : io_req_pad_data_232                  : Meas Value : 0.751242 V
Continuity_Mux_Pos : io_req_pad_data_187                  : Meas Value : 0.751242 V
Continuity_Mux_Pos : 2k_mux4                              : Meas Value : 0.200323 V

MUX_OUT number :	mux5_out
Continuity_Mux_Pos : io_req_pad_data_101                  : Meas Value : 0.751203 V
Continuity_Mux_Pos : io_req_pad_data_104                  : Meas Value : 0.751089 V
Continuity_Mux_Pos : io_req_pad_data_181                  : Meas Value : 0.751146 V
Continuity_Mux_Pos : io_req_pad_data_102                  : Meas Value : 0.750918 V
Continuity_Mux_Pos : io_req_pad_data_54                   : Meas Value : 0.751032 V
Continuity_Mux_Pos : io_req_pad_data_170                  : Meas Value : 0.751032 V
Continuity_Mux_Pos : io_req_pad_data_139                  : Meas Value : 0.750975 V
Continuity_Mux_Pos : io_req_pad_data_58                   : Meas Value : 0.750975 V
Continuity_Mux_Pos : io_req_pad_data_182                  : Meas Value : 0.750861 V
Continuity_Mux_Pos : io_req_pad_data_196                  : Meas Value : 0.751203 V
Continuity_Mux_Pos : io_req_pad_data_185                  : Meas Value : 0.751146 V
Continuity_Mux_Pos : io_req_pad_data_130                  : Meas Value : 0.751089 V
Continuity_Mux_Pos : io_req_pad_parity_7                  : Meas Value : 0.751089 V
Continuity_Mux_Pos : io_req_pad_data_231                  : Meas Value : 0.751146 V
Continuity_Mux_Pos : io_req_pad_data_60                   : Meas Value : 0.75126 V
Continuity_Mux_Pos : io_req_pad_data_117                  : Meas Value : 0.751203 V
Continuity_Mux_Pos : io_req_pad_data_82                   : Meas Value : 0.750975 V
Continuity_Mux_Pos : io_req_pad_data_41                   : Meas Value : 0.750861 V
Continuity_Mux_Pos : io_req_pad_data_140                  : Meas Value : 0.751089 V
Continuity_Mux_Pos : io_req_pad_data_201                  : Meas Value : 0.750975 V
Continuity_Mux_Pos : io_req_pad_data_85                   : Meas Value : 0.751089 V
Continuity_Mux_Pos : io_req_pad_data_55                   : Meas Value : 0.751089 V
Continuity_Mux_Pos : io_req_pad_data_45                   : Meas Value : 0.751032 V
Continuity_Mux_Pos : io_req_pad_data_175                  : Meas Value : 0.751089 V
Continuity_Mux_Pos : io_req_pad_data_218                  : Meas Value : 0.751146 V
Continuity_Mux_Pos : io_req_pad_data_94                   : Meas Value : 0.751032 V
Continuity_Mux_Pos : io_req_pad_data_134                  : Meas Value : 0.750861 V
Continuity_Mux_Pos : io_req_pad_data_209                  : Meas Value : 0.751146 V
Continuity_Mux_Pos : io_req_pad_parity_8                  : Meas Value : 0.751146 V
Continuity_Mux_Pos : io_req_pad_data_66                   : Meas Value : 0.751203 V
Continuity_Mux_Pos : io_req_pad_data_32                   : Meas Value : 0.751203 V
Continuity_Mux_Pos : 2k_mux5                              : Meas Value : 0.200043 V

MUX_OUT number :	mux6_out
Continuity_Mux_Pos : io_req_pad_data_33                   : Meas Value : 0.751015 V
Continuity_Mux_Pos : io_req_pad_data_197                  : Meas Value : 0.751072 V
Continuity_Mux_Pos : io_req_pad_data_154                  : Meas Value : 0.751015 V
Continuity_Mux_Pos : io_req_pad_data_235                  : Meas Value : 0.751015 V
Continuity_Mux_Pos : io_req_pad_data_186                  : Meas Value : 0.750958 V
Continuity_Mux_Pos : io_req_pad_data_109                  : Meas Value : 0.751015 V
Continuity_Mux_Pos : io_req_pad_data_143                  : Meas Value : 0.750958 V
Continuity_Mux_Pos : io_req_pad_data_145                  : Meas Value : 0.751015 V
Continuity_Mux_Pos : io_req_pad_data_100                  : Meas Value : 0.751072 V
Continuity_Mux_Pos : io_req_pad_parity_9                  : Meas Value : 0.751015 V
Continuity_Mux_Pos : io_req_pad_data_158                  : Meas Value : 0.751015 V
Continuity_Mux_Pos : io_req_pad_data_236                  : Meas Value : 0.751015 V
Continuity_Mux_Pos : io_req_pad_data_49                   : Meas Value : 0.751072 V
Continuity_Mux_Pos : reserved_in_pad_i_8                  : Meas Value : 0.751072 V
Continuity_Mux_Pos : io_req_pad_data_223                  : Meas Value : 0.750901 V
Continuity_Mux_Pos : io_req_pad_data_164                  : Meas Value : 0.751072 V
Continuity_Mux_Pos : io_req_pad_data_246                  : Meas Value : 0.751186 V
Continuity_Mux_Pos : io_req_pad_data_198                  : Meas Value : 0.751072 V
Continuity_Mux_Pos : io_req_pad_data_242                  : Meas Value : 0.751072 V
Continuity_Mux_Pos : io_rsp_pad_data_118                  : Meas Value : 0.283937 V
Continuity_Mux_Pos : io_req_pad_data_68                   : Meas Value : 0.750958 V
Continuity_Mux_Pos : io_req_pad_data_116                  : Meas Value : 0.750958 V
Continuity_Mux_Pos : io_req_pad_parity_2                  : Meas Value : 0.751015 V
Continuity_Mux_Pos : io_req_pad_data_233                  : Meas Value : 0.750901 V
Continuity_Mux_Pos : io_req_pad_data_149                  : Meas Value : 0.751072 V
Continuity_Mux_Pos : io_req_pad_data_221                  : Meas Value : 0.751015 V
Continuity_Mux_Pos : io_req_pad_data_78                   : Meas Value : 0.751129 V
Continuity_Mux_Pos : io_req_pad_data_105                  : Meas Value : 0.750958 V
Continuity_Mux_Pos : io_req_pad_data_183                  : Meas Value : 0.751015 V
Continuity_Mux_Pos : io_req_pad_data_222                  : Meas Value : 0.750958 V
Continuity_Mux_Pos : io_req_pad_data_64                   : Meas Value : 0.750958 V
Continuity_Mux_Pos : 2k_mux6                              : Meas Value : 0.200266 V

MUX_OUT number :	mux7_out
Continuity_Mux_Pos : reserved_in_pad_i_5                  : Meas Value : 0.751072 V
Continuity_Mux_Pos : io_req_pad_data_226                  : Meas Value : 0.751072 V
Continuity_Mux_Pos : io_req_pad_data_179                  : Meas Value : 0.751186 V
Continuity_Mux_Pos : reserved_in_pad_i_1                  : Meas Value : 0.751072 V
Continuity_Mux_Pos : reserved_in_pad_i_6                  : Meas Value : 0.751072 V
Continuity_Mux_Pos : io_req_pad_data_95                   : Meas Value : 0.751129 V
Continuity_Mux_Pos : io_req_pad_data_210                  : Meas Value : 0.751129 V
Continuity_Mux_Pos : io_req_pad_data_133                  : Meas Value : 0.751015 V
Continuity_Mux_Pos : io_req_pad_data_159                  : Meas Value : 0.751015 V
Continuity_Mux_Pos : io_req_pad_data_151                  : Meas Value : 0.751015 V
Continuity_Mux_Pos : io_req_pad_data_205                  : Meas Value : 0.751072 V
Continuity_Mux_Pos : reserved_in_pad_i_3                  : Meas Value : 0.751015 V
Continuity_Mux_Pos : io_req_pad_data_173                  : Meas Value : 0.751072 V
Continuity_Mux_Pos : reserved_in_pad_i_9                  : Meas Value : 0.751186 V
Continuity_Mux_Pos : io_req_pad_data_247                  : Meas Value : 0.751186 V
Continuity_Mux_Pos : io_req_pad_data_50                   : Meas Value : 0.750958 V
Continuity_Mux_Pos : io_req_pad_data_188                  : Meas Value : 0.751072 V
Continuity_Mux_Pos : reserved_in_pad_i_7                  : Meas Value : 0.751072 V
Continuity_Mux_Pos : io_req_pad_data_70                   : Meas Value : 0.751072 V
Continuity_Mux_Pos : io_req_pad_data_215                  : Meas Value : 0.751015 V
Continuity_Mux_Pos : reserved_in_pad_i_4                  : Meas Value : 0.751072 V
Continuity_Mux_Pos : io_req_pad_data_98                   : Meas Value : 0.751015 V
Continuity_Mux_Pos : io_req_pad_data_61                   : Meas Value : 0.751072 V
Continuity_Mux_Pos : reserved_in_pad_i_2                  : Meas Value : 0.751015 V
Continuity_Mux_Pos : io_req_pad_data_111                  : Meas Value : 0.751129 V
Continuity_Mux_Pos : io_req_pad_data_192                  : Meas Value : 0.751072 V
Continuity_Mux_Pos : io_req_pad_data_156                  : Meas Value : 0.751129 V
Continuity_Mux_Pos : io_req_pad_parity_5                  : Meas Value : 0.750958 V
Continuity_Mux_Pos : io_req_pad_data_146                  : Meas Value : 0.751186 V
Continuity_Mux_Pos : io_req_pad_data_71                   : Meas Value : 0.751129 V
Continuity_Mux_Pos : io_req_pad_parity_4                  : Meas Value : 0.751072 V
Continuity_Mux_Pos : 2k_mux7                              : Meas Value : 0.200095 V

MUX_OUT number :	mux8_out
Continuity_Mux_Pos : io_req_pad_data_194                  : Meas Value : 0.750975 V
Continuity_Mux_Pos : io_req_pad_data_113                  : Meas Value : 0.751032 V
Continuity_Mux_Pos : io_req_pad_data_75                   : Meas Value : 0.750918 V
Continuity_Mux_Pos : io_req_pad_data_74                   : Meas Value : 0.751032 V
Continuity_Mux_Pos : io_req_pad_data_35                   : Meas Value : 0.750975 V
Continuity_Mux_Pos : io_req_pad_data_112                  : Meas Value : 0.750918 V
Continuity_Mux_Pos : io_req_pad_data_228                  : Meas Value : 0.751032 V
Continuity_Mux_Pos : io_req_pad_data_230                  : Meas Value : 0.751089 V
Continuity_Mux_Pos : io_req_pad_data_37                   : Meas Value : 0.751032 V
Continuity_Mux_Pos : io_req_pad_data_229                  : Meas Value : 0.750918 V
Continuity_Mux_Pos : io_req_pad_parity_6                  : Meas Value : 0.750975 V
Continuity_Mux_Pos : io_req_pad_data_34                   : Meas Value : 0.751032 V
Continuity_Mux_Pos : io_req_pad_data_193                  : Meas Value : 0.750861 V
Continuity_Mux_Pos : io_req_pad_data_150                  : Meas Value : 0.750918 V
Continuity_Mux_Pos : io_req_pad_data_106                  : Meas Value : 0.751032 V
Continuity_Mux_Pos : io_req_pad_data_65                   : Meas Value : 0.751032 V
Continuity_Mux_Pos : io_req_pad_data_76                   : Meas Value : 0.750975 V
Continuity_Mux_Pos : io_req_pad_data_39                   : Meas Value : 0.750918 V
Continuity_Mux_Pos : io_req_pad_data_169                  : Meas Value : 0.751032 V
Continuity_Mux_Pos : io_req_pad_data_91                   : Meas Value : 0.750975 V
Continuity_Mux_Pos : io_req_pad_data_157                  : Meas Value : 0.750918 V
Continuity_Mux_Pos : io_req_pad_data_128                  : Meas Value : 0.751032 V
Continuity_Mux_Pos : io_req_pad_data_72                   : Meas Value : 0.751032 V
Continuity_Mux_Pos : reserved_in_pad_i_10                 : Meas Value : 0.751146 V
Continuity_Mux_Pos : io_req_pad_data_86                   : Meas Value : 0.751089 V
Continuity_Mux_Pos : io_req_pad_data_190                  : Meas Value : 0.750975 V
Continuity_Mux_Pos : io_req_pad_data_189                  : Meas Value : 0.751146 V
Continuity_Mux_Pos : io_req_pad_data_206                  : Meas Value : 0.751089 V
Continuity_Mux_Pos : io_req_pad_data_217                  : Meas Value : 0.751089 V
Continuity_Mux_Pos : io_req_pad_data_136                  : Meas Value : 0.751089 V
Continuity_Mux_Pos : io_req_pad_data_147                  : Meas Value : 0.750975 V
Continuity_Mux_Pos : 2k_mux8                              : Meas Value : 0.200442 V

MUX_OUT number :	mux9_out
Continuity_Mux_Pos : io_rsp_pad_addr_21                   : Meas Value : 0.281194 V
Continuity_Mux_Pos : io_rsp_pad_data_129                  : Meas Value : 0.28256 V
Continuity_Mux_Pos : io_rsp_pad_data_204                  : Meas Value : 0.283699 V
Continuity_Mux_Pos : io_rsp_pad_data_94                   : Meas Value : 0.282446 V
Continuity_Mux_Pos : io_rsp_pad_data_173                  : Meas Value : 0.282902 V
Continuity_Mux_Pos : io_rsp_pad_addr_15                   : Meas Value : 0.283186 V
Continuity_Mux_Pos : io_rsp_pad_data_248                  : Meas Value : 0.283927 V
Continuity_Mux_Pos : io_rsp_pad_data_88                   : Meas Value : 0.283414 V
Continuity_Mux_Pos : io_rsp_pad_data_65                   : Meas Value : 0.282162 V
Continuity_Mux_Pos : io_rsp_pad_data_238                  : Meas Value : 0.282446 V
Continuity_Mux_Pos : io_rsp_pad_data_32                   : Meas Value : 0.282674 V
Continuity_Mux_Pos : io_rsp_pad_data_151                  : Meas Value : 0.283073 V
Continuity_Mux_Pos : io_rsp_pad_data_139                  : Meas Value : 0.283243 V
Continuity_Mux_Pos : io_rsp_pad_parity_7                  : Meas Value : 0.282503 V
Continuity_Mux_Pos : io_rsp_pad_data_101                  : Meas Value : 0.283585 V
Continuity_Mux_Pos : reserved_out_pad_o_17                : Meas Value : 0.284496 V
Continuity_Mux_Pos : io_rsp_pad_data_141                  : Meas Value : 0.282674 V
Continuity_Mux_Pos : io_rsp_pad_data_169                  : Meas Value : 0.284325 V
Continuity_Mux_Pos : io_rsp_pad_data_152                  : Meas Value : 0.282275 V
Continuity_Mux_Pos : io_rsp_pad_data_135                  : Meas Value : 0.282332 V
Continuity_Mux_Pos : io_rsp_pad_data_180                  : Meas Value : 0.282845 V
Continuity_Mux_Pos : io_rsp_pad_data_214                  : Meas Value : 0.281763 V
Continuity_Mux_Pos : io_rsp_pad_data_66                   : Meas Value : 0.282617 V
Continuity_Mux_Pos : io_rsp_pad_data_158                  : Meas Value : 0.282845 V
Continuity_Mux_Pos : io_rsp_pad_data_219                  : Meas Value : 0.283243 V
Continuity_Mux_Pos : io_rsp_pad_data_123                  : Meas Value : 0.283471 V
Continuity_Mux_Pos : io_rsp_pad_data_213                  : Meas Value : 0.283528 V
Continuity_Mux_Pos : io_rsp_pad_data_134                  : Meas Value : 0.281535 V
Continuity_Mux_Pos : io_rsp_pad_data_43                   : Meas Value : 0.282731 V
Continuity_Mux_Pos : io_rsp_pad_addr_3                    : Meas Value : 0.2833 V
Continuity_Mux_Pos : io_rsp_pad_data_145                  : Meas Value : 0.282731 V
Continuity_Mux_Pos : 2k_mux9                              : Meas Value : 0.200114 V

MUX_OUT number :	mux10_out
Continuity_Mux_Pos : io_rsp_pad_data_67                   : Meas Value : 0.282295 V
Continuity_Mux_Pos : io_rsp_pad_data_199                  : Meas Value : 0.284345 V
Continuity_Mux_Pos : io_rsp_pad_data_187                  : Meas Value : 0.283434 V
Continuity_Mux_Pos : io_rsp_pad_data_209                  : Meas Value : 0.281782 V
Continuity_Mux_Pos : io_rsp_pad_data_112                  : Meas Value : 0.283035 V
Continuity_Mux_Pos : io_rsp_pad_parity_1                  : Meas Value : 0.282181 V
Continuity_Mux_Pos : io_rsp_pad_data_78                   : Meas Value : 0.28332 V
Continuity_Mux_Pos : io_rsp_pad_data_156                  : Meas Value : 0.282466 V
Continuity_Mux_Pos : io_rsp_pad_data_230                  : Meas Value : 0.282807 V
Continuity_Mux_Pos : io_rsp_pad_parity_8                  : Meas Value : 0.282522 V
Continuity_Mux_Pos : io_rsp_pad_data_60                   : Meas Value : 0.282864 V
Continuity_Mux_Pos : io_rsp_pad_data_77                   : Meas Value : 0.283661 V
Continuity_Mux_Pos : io_rsp_pad_data_185                  : Meas Value : 0.282978 V
Continuity_Mux_Pos : io_rsp_pad_data_116                  : Meas Value : 0.282522 V
Continuity_Mux_Pos : io_rsp_pad_data_224                  : Meas Value : 0.282124 V
Continuity_Mux_Pos : io_rsp_pad_data_186                  : Meas Value : 0.283434 V
Continuity_Mux_Pos : io_rsp_pad_data_160                  : Meas Value : 0.284174 V
Continuity_Mux_Pos : io_rsp_pad_addr_19                   : Meas Value : 0.282466 V
Continuity_Mux_Pos : io_rsp_pad_data_84                   : Meas Value : 0.283434 V
Continuity_Mux_Pos : io_rsp_pad_data_79                   : Meas Value : 0.281896 V
Continuity_Mux_Pos : io_rsp_pad_data_191                  : Meas Value : 0.282124 V
Continuity_Mux_Pos : io_rsp_pad_data_231                  : Meas Value : 0.282807 V
Continuity_Mux_Pos : io_rsp_pad_data_71                   : Meas Value : 0.281213 V
Continuity_Mux_Pos : io_rsp_pad_data_106                  : Meas Value : 0.282522 V
Continuity_Mux_Pos : io_rsp_pad_addr_20                   : Meas Value : 0.283547 V
Continuity_Mux_Pos : io_rsp_pad_addr_25                   : Meas Value : 0.28201 V
Continuity_Mux_Pos : io_rsp_pad_data_157                  : Meas Value : 0.283718 V
Continuity_Mux_Pos : io_rsp_pad_data_197                  : Meas Value : 0.282409 V
Continuity_Mux_Pos : io_rsp_pad_data_70                   : Meas Value : 0.28275 V
Continuity_Mux_Pos : io_rsp_pad_data_59                   : Meas Value : 0.283661 V
Continuity_Mux_Pos : io_rsp_pad_data_37                   : Meas Value : 0.282579 V
Continuity_Mux_Pos : 2k_mux10                             : Meas Value : 0.199957 V

MUX_OUT number :	mux11_out
Continuity_Mux_Pos : io_rsp_pad_data_50                   : Meas Value : 0.283307 V
Continuity_Mux_Pos : io_rsp_pad_data_159                  : Meas Value : 0.284332 V
Continuity_Mux_Pos : io_rsp_pad_data_210                  : Meas Value : 0.282396 V
Continuity_Mux_Pos : io_rsp_pad_data_170                  : Meas Value : 0.283762 V
Continuity_Mux_Pos : io_rsp_pad_data_85                   : Meas Value : 0.283307 V
Continuity_Mux_Pos : io_rsp_pad_data_102                  : Meas Value : 0.283478 V
Continuity_Mux_Pos : io_rsp_pad_data_227                  : Meas Value : 0.282453 V
Continuity_Mux_Pos : io_rsp_pad_data_182                  : Meas Value : 0.28399 V
Continuity_Mux_Pos : io_rsp_pad_parity_5                  : Meas Value : 0.283762 V
Continuity_Mux_Pos : io_rsp_pad_data_150                  : Meas Value : 0.283136 V
Continuity_Mux_Pos : io_rsp_pad_data_149                  : Meas Value : 0.283364 V
Continuity_Mux_Pos : io_rsp_pad_data_109                  : Meas Value : 0.2812 V
Continuity_Mux_Pos : io_rsp_pad_data_36                   : Meas Value : 0.283307 V
Continuity_Mux_Pos : io_rsp_pad_data_75                   : Meas Value : 0.28399 V
Continuity_Mux_Pos : io_rsp_pad_data_237                  : Meas Value : 0.282737 V
Continuity_Mux_Pos : reserved_out_pad_o_4                 : Meas Value : 0.283421 V
Continuity_Mux_Pos : io_rsp_pad_data_113                  : Meas Value : 0.284047 V
Continuity_Mux_Pos : io_rsp_pad_data_218                  : Meas Value : 0.281428 V
Continuity_Mux_Pos : io_rsp_pad_data_193                  : Meas Value : 0.283022 V
Continuity_Mux_Pos : io_rsp_pad_data_226                  : Meas Value : 0.283591 V
Continuity_Mux_Pos : io_rsp_pad_data_99                   : Meas Value : 0.283364 V
Continuity_Mux_Pos : io_rsp_pad_data_69                   : Meas Value : 0.28194 V
Continuity_Mux_Pos : io_rsp_pad_data_61                   : Meas Value : 0.283079 V
Continuity_Mux_Pos : io_rsp_pad_data_220                  : Meas Value : 0.282282 V
Continuity_Mux_Pos : reserved_out_pad_o_10                : Meas Value : 0.282453 V
Continuity_Mux_Pos : io_rsp_pad_data_184                  : Meas Value : 0.284161 V
Continuity_Mux_Pos : io_rsp_pad_data_105                  : Meas Value : 0.283819 V
Continuity_Mux_Pos : io_rsp_pad_data_195                  : Meas Value : 0.281428 V
Continuity_Mux_Pos : io_rsp_pad_data_34                   : Meas Value : 0.284445 V
Continuity_Mux_Pos : io_rsp_pad_data_234                  : Meas Value : 0.281428 V
Continuity_Mux_Pos : io_rsp_pad_parity_6                  : Meas Value : 0.284104 V
Continuity_Mux_Pos : 2k_mux11                             : Meas Value : 0.199948 V

MUX_OUT number :	mux12_out
Continuity_Mux_Pos : io_rsp_pad_data_104                  : Meas Value : 0.282122 V
Continuity_Mux_Pos : io_rsp_pad_data_133                  : Meas Value : 0.283943 V
Continuity_Mux_Pos : io_rsp_pad_data_110                  : Meas Value : 0.282179 V
Continuity_Mux_Pos : io_rsp_pad_data_143                  : Meas Value : 0.282236 V
Continuity_Mux_Pos : io_rsp_pad_data_207                  : Meas Value : 0.282407 V
Continuity_Mux_Pos : io_rsp_pad_data_63                   : Meas Value : 0.282862 V
Continuity_Mux_Pos : io_rsp_pad_data_222                  : Meas Value : 0.282748 V
Continuity_Mux_Pos : io_rsp_pad_addr_29                   : Meas Value : 0.282805 V
Continuity_Mux_Pos : io_rsp_pad_addr_12                   : Meas Value : 0.28383 V
Continuity_Mux_Pos : io_rsp_pad_data_235                  : Meas Value : 0.282862 V
Continuity_Mux_Pos : io_rsp_pad_data_189                  : Meas Value : 0.283374 V
Continuity_Mux_Pos : io_rsp_pad_data_114                  : Meas Value : 0.281724 V
Continuity_Mux_Pos : io_rsp_pad_data_46                   : Meas Value : 0.284569 V
Continuity_Mux_Pos : io_rsp_pad_data_56                   : Meas Value : 0.285594 V
Continuity_Mux_Pos : io_rsp_pad_data_62                   : Meas Value : 0.282862 V
Continuity_Mux_Pos : io_rsp_pad_data_147                  : Meas Value : 0.284228 V
Continuity_Mux_Pos : io_rsp_pad_data_252                  : Meas Value : 0.28383 V
Continuity_Mux_Pos : io_rsp_pad_data_239                  : Meas Value : 0.282293 V
Continuity_Mux_Pos : io_rsp_pad_data_138                  : Meas Value : 0.281724 V
Continuity_Mux_Pos : io_rsp_pad_data_33                   : Meas Value : 0.284285 V
Continuity_Mux_Pos : io_rsp_pad_data_196                  : Meas Value : 0.282691 V
Continuity_Mux_Pos : io_rsp_pad_data_247                  : Meas Value : 0.282805 V
Continuity_Mux_Pos : io_rsp_pad_data_215                  : Meas Value : 0.281212 V
Continuity_Mux_Pos : io_rsp_pad_addr_27                   : Meas Value : 0.282862 V
Continuity_Mux_Pos : io_rsp_pad_data_97                   : Meas Value : 0.282578 V
Continuity_Mux_Pos : io_rsp_pad_data_137                  : Meas Value : 0.282748 V
Continuity_Mux_Pos : io_rsp_pad_data_132                  : Meas Value : 0.283886 V
Continuity_Mux_Pos : io_rsp_pad_data_192                  : Meas Value : 0.281496 V
Continuity_Mux_Pos : io_rsp_pad_data_103                  : Meas Value : 0.283033 V
Continuity_Mux_Pos : io_rsp_pad_addr_23                   : Meas Value : 0.282521 V
Continuity_Mux_Pos : io_rsp_pad_addr_24                   : Meas Value : 0.282179 V
Continuity_Mux_Pos : 2k_mux12                             : Meas Value : 0.200514 V

MUX_OUT number :	mux13_out
Continuity_Mux_Pos : io_rsp_pad_addr_9                    : Meas Value : 0.282698 V
Continuity_Mux_Pos : io_rsp_pad_data_38                   : Meas Value : 0.281901 V
Continuity_Mux_Pos : io_rsp_pad_data_130                  : Meas Value : 0.283665 V
Continuity_Mux_Pos : io_rsp_pad_data_211                  : Meas Value : 0.284519 V
Continuity_Mux_Pos : io_rsp_pad_data_253                  : Meas Value : 0.283495 V
Continuity_Mux_Pos : io_rsp_pad_data_178                  : Meas Value : 0.282641 V
Continuity_Mux_Pos : io_rsp_pad_addr_13                   : Meas Value : 0.284576 V
Continuity_Mux_Pos : io_rsp_pad_data_54                   : Meas Value : 0.283551 V
Continuity_Mux_Pos : io_rsp_pad_data_194                  : Meas Value : 0.281218 V
Continuity_Mux_Pos : io_rsp_pad_data_81                   : Meas Value : 0.284462 V
Continuity_Mux_Pos : io_rsp_pad_data_58                   : Meas Value : 0.28395 V
Continuity_Mux_Pos : io_rsp_pad_data_117                  : Meas Value : 0.284121 V
Continuity_Mux_Pos : io_rsp_pad_data_255                  : Meas Value : 0.282413 V
Continuity_Mux_Pos : io_rsp_pad_data_120                  : Meas Value : 0.283665 V
Continuity_Mux_Pos : io_rsp_pad_data_119                  : Meas Value : 0.283836 V
Continuity_Mux_Pos : io_rsp_pad_addr_16                   : Meas Value : 0.283893 V
Continuity_Mux_Pos : io_rsp_pad_data_95                   : Meas Value : 0.282527 V
Continuity_Mux_Pos : io_rsp_pad_data_233                  : Meas Value : 0.282982 V
Continuity_Mux_Pos : io_rsp_pad_data_73                   : Meas Value : 0.283381 V
Continuity_Mux_Pos : io_rsp_pad_data_108                  : Meas Value : 0.281958 V
Continuity_Mux_Pos : io_rsp_pad_parity_9                  : Meas Value : 0.283836 V
Continuity_Mux_Pos : io_rsp_pad_addr_17                   : Meas Value : 0.285999 V
Continuity_Mux_Pos : io_rsp_pad_data_216                  : Meas Value : 0.284064 V
Continuity_Mux_Pos : io_rsp_pad_addr_6                    : Meas Value : 0.282584 V
Continuity_Mux_Pos : io_rsp_pad_addr_28                   : Meas Value : 0.282755 V
Continuity_Mux_Pos : io_rsp_pad_data_177                  : Meas Value : 0.284974 V
Continuity_Mux_Pos : io_rsp_pad_data_229                  : Meas Value : 0.28247 V
Continuity_Mux_Pos : io_rsp_pad_data_251                  : Meas Value : 0.284178 V
Continuity_Mux_Pos : io_rsp_pad_data_176                  : Meas Value : 0.282243 V
Continuity_Mux_Pos : io_rsp_pad_data_35                   : Meas Value : 0.283722 V
Continuity_Mux_Pos : io_rsp_pad_data_142                  : Meas Value : 0.283039 V
Continuity_Mux_Pos : 2k_mux13                             : Meas Value : 0.200064 V

MUX_OUT number :	mux14_out
Continuity_Mux_Pos : io_rsp_pad_data_44                   : Meas Value : 0.283779 V
Continuity_Mux_Pos : io_rsp_pad_data_122                  : Meas Value : 0.284519 V
Continuity_Mux_Pos : io_rsp_pad_data_202                  : Meas Value : 0.284064 V
Continuity_Mux_Pos : io_rsp_pad_data_82                   : Meas Value : 0.285259 V
Continuity_Mux_Pos : io_rsp_pad_data_72                   : Meas Value : 0.283381 V
Continuity_Mux_Pos : io_rsp_pad_data_53                   : Meas Value : 0.283039 V
Continuity_Mux_Pos : io_rsp_pad_data_115                  : Meas Value : 0.28321 V
Continuity_Mux_Pos : io_rsp_pad_data_155                  : Meas Value : 0.282869 V
Continuity_Mux_Pos : reserved_out_pad_o_11                : Meas Value : 0.281787 V
Continuity_Mux_Pos : io_rsp_pad_data_76                   : Meas Value : 0.28395 V
Continuity_Mux_Pos : io_rsp_pad_data_225                  : Meas Value : 0.284291 V
Continuity_Mux_Pos : io_rsp_pad_data_111                  : Meas Value : 0.282072 V
Continuity_Mux_Pos : io_rsp_pad_data_126                  : Meas Value : 0.282869 V
Continuity_Mux_Pos : io_rsp_pad_data_87                   : Meas Value : 0.284405 V
Continuity_Mux_Pos : io_rsp_pad_addr_4                    : Meas Value : 0.283551 V
Continuity_Mux_Pos : io_rsp_pad_data_205                  : Meas Value : 0.283096 V
Continuity_Mux_Pos : io_rsp_pad_data_243                  : Meas Value : 0.284007 V
Continuity_Mux_Pos : io_rsp_pad_data_40                   : Meas Value : 0.284804 V
Continuity_Mux_Pos : io_rsp_pad_data_167                  : Meas Value : 0.284121 V
Continuity_Mux_Pos : io_rsp_pad_data_171                  : Meas Value : 0.283153 V
Continuity_Mux_Pos : io_rsp_pad_data_249                  : Meas Value : 0.284462 V
Continuity_Mux_Pos : io_rsp_pad_data_92                   : Meas Value : 0.28395 V
Continuity_Mux_Pos : io_rsp_pad_data_49                   : Meas Value : 0.282869 V
Continuity_Mux_Pos : io_rsp_pad_data_172                  : Meas Value : 0.283551 V
Continuity_Mux_Pos : reserved_out_pad_o_8                 : Meas Value : 0.282186 V
Continuity_Mux_Pos : io_rsp_pad_data_245                  : Meas Value : 0.283039 V
Continuity_Mux_Pos : io_rsp_pad_data_208                  : Meas Value : 0.284405 V
Continuity_Mux_Pos : io_rsp_pad_data_166                  : Meas Value : 0.283608 V
Continuity_Mux_Pos : io_rsp_pad_data_165                  : Meas Value : 0.283096 V
Continuity_Mux_Pos : io_rsp_pad_addr_10                   : Meas Value : 0.284747 V
Continuity_Mux_Pos : io_rsp_pad_addr_0                    : Meas Value : 0.283836 V
Continuity_Mux_Pos : 2k_mux14                             : Meas Value : 0.200121 V

MUX_OUT number :	mux15_out
Continuity_Mux_Pos : io_rsp_pad_addr_22                   : Meas Value : 0.281958 V
Continuity_Mux_Pos : io_rsp_pad_data_100                  : Meas Value : 0.28543 V
Continuity_Mux_Pos : io_rsp_pad_data_223                  : Meas Value : 0.283039 V
Continuity_Mux_Pos : reserved_out_pad_o_15                : Meas Value : 0.282356 V
Continuity_Mux_Pos : io_rsp_pad_data_131                  : Meas Value : 0.282925 V
Continuity_Mux_Pos : io_rsp_pad_data_179                  : Meas Value : 0.282869 V
Continuity_Mux_Pos : io_rsp_pad_data_98                   : Meas Value : 0.284007 V
Continuity_Mux_Pos : io_rsp_pad_addr_26                   : Meas Value : 0.282072 V
Continuity_Mux_Pos : io_rsp_pad_data_201                  : Meas Value : 0.284121 V
Continuity_Mux_Pos : io_rsp_pad_data_232                  : Meas Value : 0.282356 V
Continuity_Mux_Pos : io_rsp_pad_data_107                  : Meas Value : 0.282812 V
Continuity_Mux_Pos : reserved_out_pad_o_12                : Meas Value : 0.28247 V
Continuity_Mux_Pos : io_rsp_pad_data_240                  : Meas Value : 0.284007 V
Continuity_Mux_Pos : io_rsp_pad_data_121                  : Meas Value : 0.282925 V
Continuity_Mux_Pos : io_rsp_pad_data_161                  : Meas Value : 0.284804 V
Continuity_Mux_Pos : io_rsp_pad_data_80                   : Meas Value : 0.283267 V
Continuity_Mux_Pos : io_rsp_pad_parity_0                  : Meas Value : 0.282584 V
Continuity_Mux_Pos : io_rsp_pad_data_91                   : Meas Value : 0.283551 V
Continuity_Mux_Pos : io_rsp_pad_data_64                   : Meas Value : 0.282015 V
Continuity_Mux_Pos : io_rsp_pad_data_148                  : Meas Value : 0.283324 V
Continuity_Mux_Pos : reserved_out_pad_o_6                 : Meas Value : 0.281844 V
Continuity_Mux_Pos : reserved_out_pad_o_9                 : Meas Value : 0.282243 V
Continuity_Mux_Pos : reserved_out_pad_o_14                : Meas Value : 0.281673 V
Continuity_Mux_Pos : io_rsp_pad_data_190                  : Meas Value : 0.283153 V
Continuity_Mux_Pos : io_rsp_pad_data_246                  : Meas Value : 0.284747 V
Continuity_Mux_Pos : io_rsp_pad_data_254                  : Meas Value : 0.283722 V
Continuity_Mux_Pos : io_rsp_pad_data_144                  : Meas Value : 0.283096 V
Continuity_Mux_Pos : io_rsp_pad_data_74                   : Meas Value : 0.283722 V
Continuity_Mux_Pos : io_rsp_pad_data_163                  : Meas Value : 0.283608 V
Continuity_Mux_Pos : io_rsp_pad_addr_5                    : Meas Value : 0.28486 V
Continuity_Mux_Pos : io_rsp_pad_data_47                   : Meas Value : 0.283893 V
Continuity_Mux_Pos : 2k_mux15                             : Meas Value : 0.200234 V

MUX_OUT number :	mux16_out
Continuity_Mux_Pos : io_rsp_pad_data_250                  : Meas Value : 0.282989 V
Continuity_Mux_Pos : io_rsp_pad_data_136                  : Meas Value : 0.281509 V
Continuity_Mux_Pos : io_rsp_pad_data_93                   : Meas Value : 0.28481 V
Continuity_Mux_Pos : io_rsp_pad_data_175                  : Meas Value : 0.284753 V
Continuity_Mux_Pos : io_rsp_pad_data_51                   : Meas Value : 0.283444 V
Continuity_Mux_Pos : io_rsp_pad_data_221                  : Meas Value : 0.283899 V
Continuity_Mux_Pos : io_rsp_pad_data_212                  : Meas Value : 0.283615 V
Continuity_Mux_Pos : io_rsp_pad_addr_14                   : Meas Value : 0.283615 V
Continuity_Mux_Pos : io_rsp_pad_data_183                  : Meas Value : 0.283899 V
Continuity_Mux_Pos : io_rsp_pad_data_68                   : Meas Value : 0.281623 V
Continuity_Mux_Pos : io_rsp_pad_data_146                  : Meas Value : 0.283103 V
Continuity_Mux_Pos : reserved_out_pad_o_2                 : Meas Value : 0.283273 V
Continuity_Mux_Pos : io_rsp_pad_data_52                   : Meas Value : 0.284127 V
Continuity_Mux_Pos : io_rsp_pad_data_174                  : Meas Value : 0.283103 V
Continuity_Mux_Pos : io_rsp_pad_data_55                   : Meas Value : 0.282306 V
Continuity_Mux_Pos : io_rsp_pad_parity_4                  : Meas Value : 0.283843 V
Continuity_Mux_Pos : io_rsp_pad_data_57                   : Meas Value : 0.284184 V
Continuity_Mux_Pos : io_rsp_pad_data_127                  : Meas Value : 0.283615 V
Continuity_Mux_Pos : io_rsp_pad_data_164                  : Meas Value : 0.284867 V
Continuity_Mux_Pos : io_rsp_pad_data_86                   : Meas Value : 0.282989 V
Continuity_Mux_Pos : io_rsp_pad_data_217                  : Meas Value : 0.282534 V
Continuity_Mux_Pos : io_rsp_pad_data_48                   : Meas Value : 0.282932 V
Continuity_Mux_Pos : io_rsp_pad_parity_2                  : Meas Value : 0.283046 V
Continuity_Mux_Pos : io_rsp_pad_data_181                  : Meas Value : 0.282761 V
Continuity_Mux_Pos : io_rsp_pad_data_236                  : Meas Value : 0.281225 V
Continuity_Mux_Pos : io_rsp_pad_addr_11                   : Meas Value : 0.284127 V
Continuity_Mux_Pos : reserved_out_pad_o_5                 : Meas Value : 0.28316 V
Continuity_Mux_Pos : io_rsp_pad_data_168                  : Meas Value : 0.28333 V
Continuity_Mux_Pos : reserved_out_pad_o_16                : Meas Value : 0.281566 V
Continuity_Mux_Pos : io_rsp_pad_data_140                  : Meas Value : 0.280883 V
Continuity_Mux_Pos : io_rsp_pad_data_96                   : Meas Value : 0.283558 V
Continuity_Mux_Pos : 2k_mux16                             : Meas Value : 0.200467 V

MUX_OUT number :	mux17_out
Continuity_Mux_Pos : io_rsp_pad_data_162                  : Meas Value : 0.28309 V
Continuity_Mux_Pos : io_rsp_pad_data_206                  : Meas Value : 0.284797 V
Continuity_Mux_Pos : io_rsp_pad_data_45                   : Meas Value : 0.283374 V
Continuity_Mux_Pos : io_rsp_pad_data_244                  : Meas Value : 0.283431 V
Continuity_Mux_Pos : io_rsp_pad_data_200                  : Meas Value : 0.284399 V
Continuity_Mux_Pos : io_rsp_pad_data_125                  : Meas Value : 0.284399 V
Continuity_Mux_Pos : io_rsp_pad_data_241                  : Meas Value : 0.282919 V
Continuity_Mux_Pos : io_rsp_pad_data_203                  : Meas Value : 0.283147 V
Continuity_Mux_Pos : reserved_out_pad_o_13                : Meas Value : 0.282065 V
Continuity_Mux_Pos : io_rsp_pad_data_228                  : Meas Value : 0.282748 V
Continuity_Mux_Pos : io_rsp_pad_data_188                  : Meas Value : 0.282919 V
Continuity_Mux_Pos : io_rsp_pad_parity_3                  : Meas Value : 0.284057 V
Continuity_Mux_Pos : io_rsp_pad_data_41                   : Meas Value : 0.284285 V
Continuity_Mux_Pos : io_rsp_pad_addr_1                    : Meas Value : 0.283374 V
Continuity_Mux_Pos : io_rsp_pad_data_83                   : Meas Value : 0.283773 V
Continuity_Mux_Pos : io_rsp_pad_addr_18                   : Meas Value : 0.283716 V
Continuity_Mux_Pos : io_rsp_pad_data_89                   : Meas Value : 0.282748 V
Continuity_Mux_Pos : io_rsp_pad_data_42                   : Meas Value : 0.284057 V
Continuity_Mux_Pos : io_rsp_pad_data_124                  : Meas Value : 0.283033 V
Continuity_Mux_Pos : io_rsp_pad_data_128                  : Meas Value : 0.28326 V
Continuity_Mux_Pos : io_rsp_pad_addr_8                    : Meas Value : 0.283943 V
Continuity_Mux_Pos : reserved_out_pad_o_3                 : Meas Value : 0.281439 V
Continuity_Mux_Pos : io_rsp_pad_data_39                   : Meas Value : 0.283317 V
Continuity_Mux_Pos : io_rsp_pad_data_153                  : Meas Value : 0.282008 V
Continuity_Mux_Pos : reserved_out_pad_o_7                 : Meas Value : 0.282634 V
Continuity_Mux_Pos : io_rsp_pad_data_242                  : Meas Value : 0.284057 V
Continuity_Mux_Pos : io_rsp_pad_addr_7                    : Meas Value : 0.282464 V
Continuity_Mux_Pos : io_rsp_pad_data_90                   : Meas Value : 0.283773 V
Continuity_Mux_Pos : io_rsp_pad_addr_2                    : Meas Value : 0.283943 V
Continuity_Mux_Pos : io_rsp_pad_data_198                  : Meas Value : 0.284057 V
Continuity_Mux_Pos : io_rsp_pad_data_154                  : Meas Value : 0.281952 V
Continuity_Mux_Pos : 2k_mux17                             : Meas Value : 0.200287 V

-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


Continuity_Mux_Neg Datalog : 

MUX_OUT number :	mux1_out
Continuity_Mux_Neg : io_req_pad_data_250                  : Meas Value : -0.74317 V
Continuity_Mux_Neg : io_req_pad_data_174                  : Meas Value : -0.743398 V
Continuity_Mux_Neg : io_req_pad_data_200                  : Meas Value : -0.742943 V
Continuity_Mux_Neg : io_req_pad_data_40                   : Meas Value : -0.743 V
Continuity_Mux_Neg : io_req_pad_data_52                   : Meas Value : -0.74317 V
Continuity_Mux_Neg : io_req_pad_data_56                   : Meas Value : -0.74317 V
Continuity_Mux_Neg : io_req_pad_data_202                  : Meas Value : -0.743114 V
Continuity_Mux_Neg : io_req_pad_data_161                  : Meas Value : -0.742772 V
Continuity_Mux_Neg : io_req_pad_data_42                   : Meas Value : -0.743114 V
Continuity_Mux_Neg : io_req_pad_data_81                   : Meas Value : -0.743 V
Continuity_Mux_Neg : io_req_pad_data_47                   : Meas Value : -0.743341 V
Continuity_Mux_Neg : io_req_pad_data_87                   : Meas Value : -0.743341 V
Continuity_Mux_Neg : io_req_pad_data_122                  : Meas Value : -0.743114 V
Continuity_Mux_Neg : io_req_pad_data_131                  : Meas Value : -0.743114 V
Continuity_Mux_Neg : io_req_pad_data_92                   : Meas Value : -0.743057 V
Continuity_Mux_Neg : io_req_pad_data_248                  : Meas Value : -0.743 V
Continuity_Mux_Neg : io_req_pad_data_184                  : Meas Value : -0.743398 V
Continuity_Mux_Neg : io_req_pad_data_103                  : Meas Value : -0.743398 V
Continuity_Mux_Neg : io_req_pad_data_195                  : Meas Value : -0.74317 V
Continuity_Mux_Neg : io_req_pad_data_119                  : Meas Value : -0.743114 V
Continuity_Mux_Neg : io_req_pad_data_172                  : Meas Value : -0.743114 V
Continuity_Mux_Neg : io_req_pad_data_123                  : Meas Value : -0.743114 V
Continuity_Mux_Neg : io_req_pad_data_168                  : Meas Value : -0.743114 V
Continuity_Mux_Neg : io_req_pad_data_44                   : Meas Value : -0.74317 V
Continuity_Mux_Neg : io_req_pad_data_160                  : Meas Value : -0.743057 V
Continuity_Mux_Neg : io_req_pad_data_89                   : Meas Value : -0.743227 V
Continuity_Mux_Neg : io_req_pad_data_213                  : Meas Value : -0.74317 V
Continuity_Mux_Neg : io_req_pad_data_249                  : Meas Value : -0.743227 V
Continuity_Mux_Neg : io_req_pad_data_204                  : Meas Value : -0.74317 V
Continuity_Mux_Neg : io_req_pad_data_48                   : Meas Value : -0.74317 V
Continuity_Mux_Neg : io_req_pad_data_163                  : Meas Value : -0.743114 V
Continuity_Mux_Neg : 2k_mux1                              : Meas Value : -0.199789 V

MUX_OUT number :	mux2_out
Continuity_Mux_Neg : io_req_pad_data_69                   : Meas Value : -0.74317 V
Continuity_Mux_Neg : io_req_pad_data_121                  : Meas Value : -0.742772 V
Continuity_Mux_Neg : io_req_pad_data_144                  : Meas Value : -0.743341 V
Continuity_Mux_Neg : io_req_pad_data_46                   : Meas Value : -0.74317 V
Continuity_Mux_Neg : io_req_pad_data_155                  : Meas Value : -0.743114 V
Continuity_Mux_Neg : io_req_pad_data_126                  : Meas Value : -0.74317 V
Continuity_Mux_Neg : io_req_pad_data_178                  : Meas Value : -0.74317 V
Continuity_Mux_Neg : io_req_pad_data_162                  : Meas Value : -0.742886 V
Continuity_Mux_Neg : io_req_pad_data_36                   : Meas Value : -0.74317 V
Continuity_Mux_Neg : io_req_pad_data_208                  : Meas Value : -0.743114 V
Continuity_Mux_Neg : io_req_pad_data_115                  : Meas Value : -0.743057 V
Continuity_Mux_Neg : io_req_pad_data_59                   : Meas Value : -0.743 V
Continuity_Mux_Neg : io_req_pad_data_88                   : Meas Value : -0.743227 V
Continuity_Mux_Neg : io_req_pad_data_243                  : Meas Value : -0.742829 V
Continuity_Mux_Neg : io_req_pad_data_176                  : Meas Value : -0.743 V
Continuity_Mux_Neg : io_req_pad_data_203                  : Meas Value : -0.742943 V
Continuity_Mux_Neg : io_req_pad_data_166                  : Meas Value : -0.743057 V
Continuity_Mux_Neg : io_req_pad_data_51                   : Meas Value : -0.74317 V
Continuity_Mux_Neg : io_req_pad_data_127                  : Meas Value : -0.743114 V
Continuity_Mux_Neg : io_req_pad_data_207                  : Meas Value : -0.742886 V
Continuity_Mux_Neg : io_req_pad_data_90                   : Meas Value : -0.742886 V
Continuity_Mux_Neg : io_req_pad_data_84                   : Meas Value : -0.743114 V
Continuity_Mux_Neg : io_req_pad_data_83                   : Meas Value : -0.742886 V
Continuity_Mux_Neg : io_req_pad_data_244                  : Meas Value : -0.743114 V
Continuity_Mux_Neg : io_req_pad_data_93                   : Meas Value : -0.743114 V
Continuity_Mux_Neg : io_req_pad_data_110                  : Meas Value : -0.74317 V
Continuity_Mux_Neg : io_req_pad_data_129                  : Meas Value : -0.743227 V
Continuity_Mux_Neg : io_req_pad_data_224                  : Meas Value : -0.743114 V
Continuity_Mux_Neg : io_req_pad_data_132                  : Meas Value : -0.742943 V
Continuity_Mux_Neg : io_req_pad_data_57                   : Meas Value : -0.742829 V
Continuity_Mux_Neg : io_req_pad_data_120                  : Meas Value : -0.742943 V
Continuity_Mux_Neg : 2k_mux2                              : Meas Value : -0.199276 V

MUX_OUT number :	mux3_out
Continuity_Mux_Neg : io_req_pad_data_239                  : Meas Value : -0.742998 V
Continuity_Mux_Neg : io_req_pad_data_191                  : Meas Value : -0.742998 V
Continuity_Mux_Neg : io_req_pad_data_220                  : Meas Value : -0.742998 V
Continuity_Mux_Neg : io_req_pad_parity_1                  : Meas Value : -0.742827 V
Continuity_Mux_Neg : io_req_pad_data_108                  : Meas Value : -0.742941 V
Continuity_Mux_Neg : io_req_pad_data_254                  : Meas Value : -0.743112 V
Continuity_Mux_Neg : io_req_pad_data_79                   : Meas Value : -0.742998 V
Continuity_Mux_Neg : io_req_pad_parity_0                  : Meas Value : -0.742884 V
Continuity_Mux_Neg : io_req_pad_data_97                   : Meas Value : -0.742941 V
Continuity_Mux_Neg : io_req_pad_data_99                   : Meas Value : -0.743055 V
Continuity_Mux_Neg : io_req_pad_data_212                  : Meas Value : -0.742998 V
Continuity_Mux_Neg : io_req_pad_data_253                  : Meas Value : -0.743112 V
Continuity_Mux_Neg : io_req_pad_data_216                  : Meas Value : -0.742998 V
Continuity_Mux_Neg : io_req_pad_data_227                  : Meas Value : -0.743055 V
Continuity_Mux_Neg : io_req_pad_data_62                   : Meas Value : -0.743055 V
Continuity_Mux_Neg : io_req_pad_data_148                  : Meas Value : -0.743112 V
Continuity_Mux_Neg : io_req_pad_data_180                  : Meas Value : -0.742998 V
Continuity_Mux_Neg : io_req_pad_data_219                  : Meas Value : -0.742827 V
Continuity_Mux_Neg : io_req_pad_data_165                  : Meas Value : -0.742941 V
Continuity_Mux_Neg : io_req_pad_data_240                  : Meas Value : -0.74277 V
Continuity_Mux_Neg : io_req_pad_data_80                   : Meas Value : -0.74277 V
Continuity_Mux_Neg : io_req_pad_data_125                  : Meas Value : -0.742884 V
Continuity_Mux_Neg : io_req_pad_data_138                  : Meas Value : -0.742884 V
Continuity_Mux_Neg : io_req_pad_data_53                   : Meas Value : -0.742884 V
Continuity_Mux_Neg : io_req_pad_data_43                   : Meas Value : -0.742941 V
Continuity_Mux_Neg : io_req_pad_data_167                  : Meas Value : -0.742941 V
Continuity_Mux_Neg : io_req_pad_data_241                  : Meas Value : -0.742656 V
Continuity_Mux_Neg : io_req_pad_data_251                  : Meas Value : -0.742827 V
Continuity_Mux_Neg : io_req_pad_data_199                  : Meas Value : -0.743055 V
Continuity_Mux_Neg : io_req_pad_data_153                  : Meas Value : -0.742998 V
Continuity_Mux_Neg : io_req_pad_data_38                   : Meas Value : -0.742998 V
Continuity_Mux_Neg : 2k_mux3                              : Meas Value : -0.19942 V

MUX_OUT number :	mux4_out
Continuity_Mux_Neg : io_req_pad_data_63                   : Meas Value : -0.74277 V
Continuity_Mux_Neg : io_req_pad_data_135                  : Meas Value : -0.742941 V
Continuity_Mux_Neg : reserved_in_pad_i_11                 : Meas Value : -0.742656 V
Continuity_Mux_Neg : io_req_pad_data_124                  : Meas Value : -0.742656 V
Continuity_Mux_Neg : io_req_pad_data_171                  : Meas Value : -0.742941 V
Continuity_Mux_Neg : io_req_pad_data_152                  : Meas Value : -0.74277 V
Continuity_Mux_Neg : io_req_pad_data_96                   : Meas Value : -0.742998 V
Continuity_Mux_Neg : io_req_pad_data_211                  : Meas Value : -0.742998 V
Continuity_Mux_Neg : reserved_in_pad_i_13                 : Meas Value : -0.742542 V
Continuity_Mux_Neg : io_req_pad_data_177                  : Meas Value : -0.742827 V
Continuity_Mux_Neg : io_req_pad_data_214                  : Meas Value : -0.742713 V
Continuity_Mux_Neg : io_req_pad_data_255                  : Meas Value : -0.742827 V
Continuity_Mux_Neg : io_req_pad_data_141                  : Meas Value : -0.743055 V
Continuity_Mux_Neg : io_req_pad_data_107                  : Meas Value : -0.742827 V
Continuity_Mux_Neg : reserved_in_pad_i_12                 : Meas Value : -0.742656 V
Continuity_Mux_Neg : io_req_pad_data_245                  : Meas Value : -0.742884 V
Continuity_Mux_Neg : io_req_pad_data_77                   : Meas Value : -0.74277 V
Continuity_Mux_Neg : io_req_pad_data_114                  : Meas Value : -0.742998 V
Continuity_Mux_Neg : io_req_pad_data_225                  : Meas Value : -0.742884 V
Continuity_Mux_Neg : io_req_pad_data_67                   : Meas Value : -0.742827 V
Continuity_Mux_Neg : io_req_pad_parity_3                  : Meas Value : -0.742941 V
Continuity_Mux_Neg : io_req_pad_data_238                  : Meas Value : -0.743055 V
Continuity_Mux_Neg : io_req_pad_data_237                  : Meas Value : -0.742941 V
Continuity_Mux_Neg : io_req_pad_data_73                   : Meas Value : -0.742998 V
Continuity_Mux_Neg : io_req_pad_data_252                  : Meas Value : -0.742884 V
Continuity_Mux_Neg : io_req_pad_data_234                  : Meas Value : -0.742998 V
Continuity_Mux_Neg : io_req_pad_data_137                  : Meas Value : -0.742998 V
Continuity_Mux_Neg : io_req_pad_data_142                  : Meas Value : -0.742884 V
Continuity_Mux_Neg : io_req_pad_data_118                  : Meas Value : -0.742998 V
Continuity_Mux_Neg : io_req_pad_data_232                  : Meas Value : -0.742827 V
Continuity_Mux_Neg : io_req_pad_data_187                  : Meas Value : -0.743112 V
Continuity_Mux_Neg : 2k_mux4                              : Meas Value : -0.199534 V

MUX_OUT number :	mux5_out
Continuity_Mux_Neg : io_req_pad_data_101                  : Meas Value : -0.742941 V
Continuity_Mux_Neg : io_req_pad_data_104                  : Meas Value : -0.742827 V
Continuity_Mux_Neg : io_req_pad_data_181                  : Meas Value : -0.742827 V
Continuity_Mux_Neg : io_req_pad_data_102                  : Meas Value : -0.74277 V
Continuity_Mux_Neg : io_req_pad_data_54                   : Meas Value : -0.742827 V
Continuity_Mux_Neg : io_req_pad_data_170                  : Meas Value : -0.74277 V
Continuity_Mux_Neg : io_req_pad_data_139                  : Meas Value : -0.742713 V
Continuity_Mux_Neg : io_req_pad_data_58                   : Meas Value : -0.742884 V
Continuity_Mux_Neg : io_req_pad_data_182                  : Meas Value : -0.742713 V
Continuity_Mux_Neg : io_req_pad_data_196                  : Meas Value : -0.742941 V
Continuity_Mux_Neg : io_req_pad_data_185                  : Meas Value : -0.742884 V
Continuity_Mux_Neg : io_req_pad_data_130                  : Meas Value : -0.742998 V
Continuity_Mux_Neg : io_req_pad_parity_7                  : Meas Value : -0.742941 V
Continuity_Mux_Neg : io_req_pad_data_231                  : Meas Value : -0.742998 V
Continuity_Mux_Neg : io_req_pad_data_60                   : Meas Value : -0.742998 V
Continuity_Mux_Neg : io_req_pad_data_117                  : Meas Value : -0.742941 V
Continuity_Mux_Neg : io_req_pad_data_82                   : Meas Value : -0.742599 V
Continuity_Mux_Neg : io_req_pad_data_41                   : Meas Value : -0.742599 V
Continuity_Mux_Neg : io_req_pad_data_140                  : Meas Value : -0.742827 V
Continuity_Mux_Neg : io_req_pad_data_201                  : Meas Value : -0.742542 V
Continuity_Mux_Neg : io_req_pad_data_85                   : Meas Value : -0.742884 V
Continuity_Mux_Neg : io_req_pad_data_55                   : Meas Value : -0.743055 V
Continuity_Mux_Neg : io_req_pad_data_45                   : Meas Value : -0.742827 V
Continuity_Mux_Neg : io_req_pad_data_175                  : Meas Value : -0.742998 V
Continuity_Mux_Neg : io_req_pad_data_218                  : Meas Value : -0.742884 V
Continuity_Mux_Neg : io_req_pad_data_94                   : Meas Value : -0.742827 V
Continuity_Mux_Neg : io_req_pad_data_134                  : Meas Value : -0.74277 V
Continuity_Mux_Neg : io_req_pad_data_209                  : Meas Value : -0.742884 V
Continuity_Mux_Neg : io_req_pad_parity_8                  : Meas Value : -0.742941 V
Continuity_Mux_Neg : io_req_pad_data_66                   : Meas Value : -0.743112 V
Continuity_Mux_Neg : io_req_pad_data_32                   : Meas Value : -0.742998 V
Continuity_Mux_Neg : 2k_mux5                              : Meas Value : -0.199647 V

MUX_OUT number :	mux6_out
Continuity_Mux_Neg : io_req_pad_data_33                   : Meas Value : -0.742713 V
Continuity_Mux_Neg : io_req_pad_data_197                  : Meas Value : -0.742713 V
Continuity_Mux_Neg : io_req_pad_data_154                  : Meas Value : -0.74277 V
Continuity_Mux_Neg : io_req_pad_data_235                  : Meas Value : -0.742713 V
Continuity_Mux_Neg : io_req_pad_data_186                  : Meas Value : -0.742656 V
Continuity_Mux_Neg : io_req_pad_data_109                  : Meas Value : -0.742713 V
Continuity_Mux_Neg : io_req_pad_data_143                  : Meas Value : -0.742656 V
Continuity_Mux_Neg : io_req_pad_data_145                  : Meas Value : -0.74277 V
Continuity_Mux_Neg : io_req_pad_data_100                  : Meas Value : -0.742827 V
Continuity_Mux_Neg : io_req_pad_parity_9                  : Meas Value : -0.74277 V
Continuity_Mux_Neg : io_req_pad_data_158                  : Meas Value : -0.74277 V
Continuity_Mux_Neg : io_req_pad_data_236                  : Meas Value : -0.742884 V
Continuity_Mux_Neg : io_req_pad_data_49                   : Meas Value : -0.742827 V
Continuity_Mux_Neg : reserved_in_pad_i_8                  : Meas Value : -0.742827 V
Continuity_Mux_Neg : io_req_pad_data_223                  : Meas Value : -0.742884 V
Continuity_Mux_Neg : io_req_pad_data_164                  : Meas Value : -0.742827 V
Continuity_Mux_Neg : io_req_pad_data_246                  : Meas Value : -0.742941 V
Continuity_Mux_Neg : io_req_pad_data_198                  : Meas Value : -0.742827 V
Continuity_Mux_Neg : io_req_pad_data_242                  : Meas Value : -0.74277 V
Continuity_Mux_Neg : io_rsp_pad_data_118                  : Meas Value : -0.266015 V
Continuity_Mux_Neg : io_req_pad_data_68                   : Meas Value : -0.742599 V
Continuity_Mux_Neg : io_req_pad_data_116                  : Meas Value : -0.742599 V
Continuity_Mux_Neg : io_req_pad_parity_2                  : Meas Value : -0.74277 V
Continuity_Mux_Neg : io_req_pad_data_233                  : Meas Value : -0.742599 V
Continuity_Mux_Neg : io_req_pad_data_149                  : Meas Value : -0.742827 V
Continuity_Mux_Neg : io_req_pad_data_221                  : Meas Value : -0.742884 V
Continuity_Mux_Neg : io_req_pad_data_78                   : Meas Value : -0.742941 V
Continuity_Mux_Neg : io_req_pad_data_105                  : Meas Value : -0.74277 V
Continuity_Mux_Neg : io_req_pad_data_183                  : Meas Value : -0.742884 V
Continuity_Mux_Neg : io_req_pad_data_222                  : Meas Value : -0.742713 V
Continuity_Mux_Neg : io_req_pad_data_64                   : Meas Value : -0.742713 V
Continuity_Mux_Neg : 2k_mux6                              : Meas Value : -0.199534 V

MUX_OUT number :	mux7_out
Continuity_Mux_Neg : reserved_in_pad_i_5                  : Meas Value : -0.742656 V
Continuity_Mux_Neg : io_req_pad_data_226                  : Meas Value : -0.74277 V
Continuity_Mux_Neg : io_req_pad_data_179                  : Meas Value : -0.74277 V
Continuity_Mux_Neg : reserved_in_pad_i_1                  : Meas Value : -0.742656 V
Continuity_Mux_Neg : reserved_in_pad_i_6                  : Meas Value : -0.742599 V
Continuity_Mux_Neg : io_req_pad_data_95                   : Meas Value : -0.74277 V
Continuity_Mux_Neg : io_req_pad_data_210                  : Meas Value : -0.742713 V
Continuity_Mux_Neg : io_req_pad_data_133                  : Meas Value : -0.742656 V
Continuity_Mux_Neg : io_req_pad_data_159                  : Meas Value : -0.742656 V
Continuity_Mux_Neg : io_req_pad_data_151                  : Meas Value : -0.742827 V
Continuity_Mux_Neg : io_req_pad_data_205                  : Meas Value : -0.742827 V
Continuity_Mux_Neg : reserved_in_pad_i_3                  : Meas Value : -0.742656 V
Continuity_Mux_Neg : io_req_pad_data_173                  : Meas Value : -0.742713 V
Continuity_Mux_Neg : reserved_in_pad_i_9                  : Meas Value : -0.742713 V
Continuity_Mux_Neg : io_req_pad_data_247                  : Meas Value : -0.742827 V
Continuity_Mux_Neg : io_req_pad_data_50                   : Meas Value : -0.742713 V
Continuity_Mux_Neg : io_req_pad_data_188                  : Meas Value : -0.742713 V
Continuity_Mux_Neg : reserved_in_pad_i_7                  : Meas Value : -0.742599 V
Continuity_Mux_Neg : io_req_pad_data_70                   : Meas Value : -0.742713 V
Continuity_Mux_Neg : io_req_pad_data_215                  : Meas Value : -0.742656 V
Continuity_Mux_Neg : reserved_in_pad_i_4                  : Meas Value : -0.74277 V
Continuity_Mux_Neg : io_req_pad_data_98                   : Meas Value : -0.742656 V
Continuity_Mux_Neg : io_req_pad_data_61                   : Meas Value : -0.742827 V
Continuity_Mux_Neg : reserved_in_pad_i_2                  : Meas Value : -0.742713 V
Continuity_Mux_Neg : io_req_pad_data_111                  : Meas Value : -0.742713 V
Continuity_Mux_Neg : io_req_pad_data_192                  : Meas Value : -0.742827 V
Continuity_Mux_Neg : io_req_pad_data_156                  : Meas Value : -0.742713 V
Continuity_Mux_Neg : io_req_pad_parity_5                  : Meas Value : -0.742599 V
Continuity_Mux_Neg : io_req_pad_data_146                  : Meas Value : -0.742827 V
Continuity_Mux_Neg : io_req_pad_data_71                   : Meas Value : -0.742827 V
Continuity_Mux_Neg : io_req_pad_parity_4                  : Meas Value : -0.742713 V
Continuity_Mux_Neg : 2k_mux7                              : Meas Value : -0.199534 V

MUX_OUT number :	mux8_out
Continuity_Mux_Neg : io_req_pad_data_194                  : Meas Value : -0.74277 V
Continuity_Mux_Neg : io_req_pad_data_113                  : Meas Value : -0.742827 V
Continuity_Mux_Neg : io_req_pad_data_75                   : Meas Value : -0.742599 V
Continuity_Mux_Neg : io_req_pad_data_74                   : Meas Value : -0.742713 V
Continuity_Mux_Neg : io_req_pad_data_35                   : Meas Value : -0.742713 V
Continuity_Mux_Neg : io_req_pad_data_112                  : Meas Value : -0.742656 V
Continuity_Mux_Neg : io_req_pad_data_228                  : Meas Value : -0.74277 V
Continuity_Mux_Neg : io_req_pad_data_230                  : Meas Value : -0.742827 V
Continuity_Mux_Neg : io_req_pad_data_37                   : Meas Value : -0.74277 V
Continuity_Mux_Neg : io_req_pad_data_229                  : Meas Value : -0.742599 V
Continuity_Mux_Neg : io_req_pad_parity_6                  : Meas Value : -0.74277 V
Continuity_Mux_Neg : io_req_pad_data_34                   : Meas Value : -0.742827 V
Continuity_Mux_Neg : io_req_pad_data_193                  : Meas Value : -0.742599 V
Continuity_Mux_Neg : io_req_pad_data_150                  : Meas Value : -0.742656 V
Continuity_Mux_Neg : io_req_pad_data_106                  : Meas Value : -0.742827 V
Continuity_Mux_Neg : io_req_pad_data_65                   : Meas Value : -0.742884 V
Continuity_Mux_Neg : io_req_pad_data_76                   : Meas Value : -0.742827 V
Continuity_Mux_Neg : io_req_pad_data_39                   : Meas Value : -0.74277 V
Continuity_Mux_Neg : io_req_pad_data_169                  : Meas Value : -0.742713 V
Continuity_Mux_Neg : io_req_pad_data_91                   : Meas Value : -0.742656 V
Continuity_Mux_Neg : io_req_pad_data_157                  : Meas Value : -0.742656 V
Continuity_Mux_Neg : io_req_pad_data_128                  : Meas Value : -0.742884 V
Continuity_Mux_Neg : io_req_pad_data_72                   : Meas Value : -0.742713 V
Continuity_Mux_Neg : reserved_in_pad_i_10                 : Meas Value : -0.74277 V
Continuity_Mux_Neg : io_req_pad_data_86                   : Meas Value : -0.742827 V
Continuity_Mux_Neg : io_req_pad_data_190                  : Meas Value : -0.742713 V
Continuity_Mux_Neg : io_req_pad_data_189                  : Meas Value : -0.742884 V
Continuity_Mux_Neg : io_req_pad_data_206                  : Meas Value : -0.74277 V
Continuity_Mux_Neg : io_req_pad_data_217                  : Meas Value : -0.74277 V
Continuity_Mux_Neg : io_req_pad_data_136                  : Meas Value : -0.742827 V
Continuity_Mux_Neg : io_req_pad_data_147                  : Meas Value : -0.742713 V
Continuity_Mux_Neg : 2k_mux8                              : Meas Value : -0.199761 V

MUX_OUT number :	mux9_out
Continuity_Mux_Neg : io_rsp_pad_addr_21                   : Meas Value : -0.265767 V
Continuity_Mux_Neg : io_rsp_pad_data_129                  : Meas Value : -0.265995 V
Continuity_Mux_Neg : io_rsp_pad_data_204                  : Meas Value : -0.266792 V
Continuity_Mux_Neg : io_rsp_pad_data_94                   : Meas Value : -0.266279 V
Continuity_Mux_Neg : io_rsp_pad_data_173                  : Meas Value : -0.264742 V
Continuity_Mux_Neg : io_rsp_pad_addr_15                   : Meas Value : -0.266678 V
Continuity_Mux_Neg : io_rsp_pad_data_248                  : Meas Value : -0.266393 V
Continuity_Mux_Neg : io_rsp_pad_data_88                   : Meas Value : -0.266222 V
Continuity_Mux_Neg : io_rsp_pad_data_65                   : Meas Value : -0.26497 V
Continuity_Mux_Neg : io_rsp_pad_data_238                  : Meas Value : -0.2685 V
Continuity_Mux_Neg : io_rsp_pad_data_32                   : Meas Value : -0.26571 V
Continuity_Mux_Neg : io_rsp_pad_data_151                  : Meas Value : -0.266165 V
Continuity_Mux_Neg : io_rsp_pad_data_139                  : Meas Value : -0.266564 V
Continuity_Mux_Neg : io_rsp_pad_parity_7                  : Meas Value : -0.266393 V
Continuity_Mux_Neg : io_rsp_pad_data_101                  : Meas Value : -0.264799 V
Continuity_Mux_Neg : reserved_out_pad_o_17                : Meas Value : -0.268443 V
Continuity_Mux_Neg : io_rsp_pad_data_141                  : Meas Value : -0.264116 V
Continuity_Mux_Neg : io_rsp_pad_data_169                  : Meas Value : -0.265311 V
Continuity_Mux_Neg : io_rsp_pad_data_152                  : Meas Value : -0.266165 V
Continuity_Mux_Neg : io_rsp_pad_data_135                  : Meas Value : -0.266165 V
Continuity_Mux_Neg : io_rsp_pad_data_180                  : Meas Value : -0.265938 V
Continuity_Mux_Neg : io_rsp_pad_data_214                  : Meas Value : -0.264913 V
Continuity_Mux_Neg : io_rsp_pad_data_66                   : Meas Value : -0.26366 V
Continuity_Mux_Neg : io_rsp_pad_data_158                  : Meas Value : -0.268158 V
Continuity_Mux_Neg : io_rsp_pad_data_219                  : Meas Value : -0.267133 V
Continuity_Mux_Neg : io_rsp_pad_data_123                  : Meas Value : -0.265653 V
Continuity_Mux_Neg : io_rsp_pad_data_213                  : Meas Value : -0.266109 V
Continuity_Mux_Neg : io_rsp_pad_data_134                  : Meas Value : -0.267418 V
Continuity_Mux_Neg : io_rsp_pad_data_43                   : Meas Value : -0.266735 V
Continuity_Mux_Neg : io_rsp_pad_addr_3                    : Meas Value : -0.265938 V
Continuity_Mux_Neg : io_rsp_pad_data_145                  : Meas Value : -0.264457 V
Continuity_Mux_Neg : 2k_mux9                              : Meas Value : -0.200056 V

MUX_OUT number :	mux10_out
Continuity_Mux_Neg : io_rsp_pad_data_67                   : Meas Value : -0.265034 V
Continuity_Mux_Neg : io_rsp_pad_data_199                  : Meas Value : -0.268508 V
Continuity_Mux_Neg : io_rsp_pad_data_187                  : Meas Value : -0.264749 V
Continuity_Mux_Neg : io_rsp_pad_data_209                  : Meas Value : -0.265774 V
Continuity_Mux_Neg : io_rsp_pad_data_112                  : Meas Value : -0.264009 V
Continuity_Mux_Neg : io_rsp_pad_parity_1                  : Meas Value : -0.265034 V
Continuity_Mux_Neg : io_rsp_pad_data_78                   : Meas Value : -0.26754 V
Continuity_Mux_Neg : io_rsp_pad_data_156                  : Meas Value : -0.267141 V
Continuity_Mux_Neg : io_rsp_pad_data_230                  : Meas Value : -0.265888 V
Continuity_Mux_Neg : io_rsp_pad_parity_8                  : Meas Value : -0.268109 V
Continuity_Mux_Neg : io_rsp_pad_data_60                   : Meas Value : -0.266116 V
Continuity_Mux_Neg : io_rsp_pad_data_77                   : Meas Value : -0.26697 V
Continuity_Mux_Neg : io_rsp_pad_data_185                  : Meas Value : -0.26418 V
Continuity_Mux_Neg : io_rsp_pad_data_116                  : Meas Value : -0.266002 V
Continuity_Mux_Neg : io_rsp_pad_data_224                  : Meas Value : -0.264863 V
Continuity_Mux_Neg : io_rsp_pad_data_186                  : Meas Value : -0.26418 V
Continuity_Mux_Neg : io_rsp_pad_data_160                  : Meas Value : -0.266913 V
Continuity_Mux_Neg : io_rsp_pad_addr_19                   : Meas Value : -0.266572 V
Continuity_Mux_Neg : io_rsp_pad_data_84                   : Meas Value : -0.265774 V
Continuity_Mux_Neg : io_rsp_pad_data_79                   : Meas Value : -0.267084 V
Continuity_Mux_Neg : io_rsp_pad_data_191                  : Meas Value : -0.266059 V
Continuity_Mux_Neg : io_rsp_pad_data_231                  : Meas Value : -0.265604 V
Continuity_Mux_Neg : io_rsp_pad_data_71                   : Meas Value : -0.265091 V
Continuity_Mux_Neg : io_rsp_pad_data_106                  : Meas Value : -0.266173 V
Continuity_Mux_Neg : io_rsp_pad_addr_20                   : Meas Value : -0.265888 V
Continuity_Mux_Neg : io_rsp_pad_addr_25                   : Meas Value : -0.265547 V
Continuity_Mux_Neg : io_rsp_pad_data_157                  : Meas Value : -0.26697 V
Continuity_Mux_Neg : io_rsp_pad_data_197                  : Meas Value : -0.266629 V
Continuity_Mux_Neg : io_rsp_pad_data_70                   : Meas Value : -0.266856 V
Continuity_Mux_Neg : io_rsp_pad_data_59                   : Meas Value : -0.266856 V
Continuity_Mux_Neg : io_rsp_pad_data_37                   : Meas Value : -0.267995 V
Continuity_Mux_Neg : 2k_mux10                             : Meas Value : -0.199607 V

MUX_OUT number :	mux11_out
Continuity_Mux_Neg : io_rsp_pad_data_50                   : Meas Value : -0.265581 V
Continuity_Mux_Neg : io_rsp_pad_data_159                  : Meas Value : -0.268826 V
Continuity_Mux_Neg : io_rsp_pad_data_210                  : Meas Value : -0.265353 V
Continuity_Mux_Neg : io_rsp_pad_data_170                  : Meas Value : -0.26615 V
Continuity_Mux_Neg : io_rsp_pad_data_85                   : Meas Value : -0.26541 V
Continuity_Mux_Neg : io_rsp_pad_data_102                  : Meas Value : -0.265353 V
Continuity_Mux_Neg : io_rsp_pad_data_227                  : Meas Value : -0.26598 V
Continuity_Mux_Neg : io_rsp_pad_data_182                  : Meas Value : -0.265353 V
Continuity_Mux_Neg : io_rsp_pad_parity_5                  : Meas Value : -0.265695 V
Continuity_Mux_Neg : io_rsp_pad_data_150                  : Meas Value : -0.264385 V
Continuity_Mux_Neg : io_rsp_pad_data_149                  : Meas Value : -0.266777 V
Continuity_Mux_Neg : io_rsp_pad_data_109                  : Meas Value : -0.265182 V
Continuity_Mux_Neg : io_rsp_pad_data_36                   : Meas Value : -0.266036 V
Continuity_Mux_Neg : io_rsp_pad_data_75                   : Meas Value : -0.266435 V
Continuity_Mux_Neg : io_rsp_pad_data_237                  : Meas Value : -0.265809 V
Continuity_Mux_Neg : reserved_out_pad_o_4                 : Meas Value : -0.268485 V
Continuity_Mux_Neg : io_rsp_pad_data_113                  : Meas Value : -0.267972 V
Continuity_Mux_Neg : io_rsp_pad_data_218                  : Meas Value : -0.266492 V
Continuity_Mux_Neg : io_rsp_pad_data_193                  : Meas Value : -0.267289 V
Continuity_Mux_Neg : io_rsp_pad_data_226                  : Meas Value : -0.265353 V
Continuity_Mux_Neg : io_rsp_pad_data_99                   : Meas Value : -0.266207 V
Continuity_Mux_Neg : io_rsp_pad_data_69                   : Meas Value : -0.262962 V
Continuity_Mux_Neg : io_rsp_pad_data_61                   : Meas Value : -0.266207 V
Continuity_Mux_Neg : io_rsp_pad_data_220                  : Meas Value : -0.264898 V
Continuity_Mux_Neg : reserved_out_pad_o_10                : Meas Value : -0.267403 V
Continuity_Mux_Neg : io_rsp_pad_data_184                  : Meas Value : -0.26541 V
Continuity_Mux_Neg : io_rsp_pad_data_105                  : Meas Value : -0.265069 V
Continuity_Mux_Neg : io_rsp_pad_data_195                  : Meas Value : -0.264784 V
Continuity_Mux_Neg : io_rsp_pad_data_34                   : Meas Value : -0.266549 V
Continuity_Mux_Neg : io_rsp_pad_data_234                  : Meas Value : -0.265467 V
Continuity_Mux_Neg : io_rsp_pad_parity_6                  : Meas Value : -0.266663 V
Continuity_Mux_Neg : 2k_mux11                             : Meas Value : -0.199931 V

MUX_OUT number :	mux12_out
Continuity_Mux_Neg : io_rsp_pad_data_104                  : Meas Value : -0.265471 V
Continuity_Mux_Neg : io_rsp_pad_data_133                  : Meas Value : -0.265698 V
Continuity_Mux_Neg : io_rsp_pad_data_110                  : Meas Value : -0.266723 V
Continuity_Mux_Neg : io_rsp_pad_data_143                  : Meas Value : -0.265585 V
Continuity_Mux_Neg : io_rsp_pad_data_207                  : Meas Value : -0.265926 V
Continuity_Mux_Neg : io_rsp_pad_data_63                   : Meas Value : -0.265528 V
Continuity_Mux_Neg : io_rsp_pad_data_222                  : Meas Value : -0.265243 V
Continuity_Mux_Neg : io_rsp_pad_addr_29                   : Meas Value : -0.264105 V
Continuity_Mux_Neg : io_rsp_pad_addr_12                   : Meas Value : -0.266438 V
Continuity_Mux_Neg : io_rsp_pad_data_235                  : Meas Value : -0.265812 V
Continuity_Mux_Neg : io_rsp_pad_data_189                  : Meas Value : -0.265414 V
Continuity_Mux_Neg : io_rsp_pad_data_114                  : Meas Value : -0.266324 V
Continuity_Mux_Neg : io_rsp_pad_data_46                   : Meas Value : -0.265585 V
Continuity_Mux_Neg : io_rsp_pad_data_56                   : Meas Value : -0.266097 V
Continuity_Mux_Neg : io_rsp_pad_data_62                   : Meas Value : -0.265186 V
Continuity_Mux_Neg : io_rsp_pad_data_147                  : Meas Value : -0.264788 V
Continuity_Mux_Neg : io_rsp_pad_data_252                  : Meas Value : -0.264389 V
Continuity_Mux_Neg : io_rsp_pad_data_239                  : Meas Value : -0.26695 V
Continuity_Mux_Neg : io_rsp_pad_data_138                  : Meas Value : -0.264333 V
Continuity_Mux_Neg : io_rsp_pad_data_33                   : Meas Value : -0.266154 V
Continuity_Mux_Neg : io_rsp_pad_data_196                  : Meas Value : -0.266324 V
Continuity_Mux_Neg : io_rsp_pad_data_247                  : Meas Value : -0.267349 V
Continuity_Mux_Neg : io_rsp_pad_data_215                  : Meas Value : -0.265755 V
Continuity_Mux_Neg : io_rsp_pad_addr_27                   : Meas Value : -0.264389 V
Continuity_Mux_Neg : io_rsp_pad_data_97                   : Meas Value : -0.264845 V
Continuity_Mux_Neg : io_rsp_pad_data_137                  : Meas Value : -0.264731 V
Continuity_Mux_Neg : io_rsp_pad_data_132                  : Meas Value : -0.266097 V
Continuity_Mux_Neg : io_rsp_pad_data_192                  : Meas Value : -0.265129 V
Continuity_Mux_Neg : io_rsp_pad_data_103                  : Meas Value : -0.264048 V
Continuity_Mux_Neg : io_rsp_pad_addr_23                   : Meas Value : -0.265641 V
Continuity_Mux_Neg : io_rsp_pad_addr_24                   : Meas Value : -0.265698 V
Continuity_Mux_Neg : 2k_mux12                             : Meas Value : -0.199738 V

MUX_OUT number :	mux13_out
Continuity_Mux_Neg : io_rsp_pad_addr_9                    : Meas Value : -0.265243 V
Continuity_Mux_Neg : io_rsp_pad_data_38                   : Meas Value : -0.266723 V
Continuity_Mux_Neg : io_rsp_pad_data_130                  : Meas Value : -0.266268 V
Continuity_Mux_Neg : io_rsp_pad_data_211                  : Meas Value : -0.266268 V
Continuity_Mux_Neg : io_rsp_pad_data_253                  : Meas Value : -0.265471 V
Continuity_Mux_Neg : io_rsp_pad_data_178                  : Meas Value : -0.265129 V
Continuity_Mux_Neg : io_rsp_pad_addr_13                   : Meas Value : -0.265471 V
Continuity_Mux_Neg : io_rsp_pad_data_54                   : Meas Value : -0.264902 V
Continuity_Mux_Neg : io_rsp_pad_data_194                  : Meas Value : -0.264333 V
Continuity_Mux_Neg : io_rsp_pad_data_81                   : Meas Value : -0.267007 V
Continuity_Mux_Neg : io_rsp_pad_data_58                   : Meas Value : -0.265585 V
Continuity_Mux_Neg : io_rsp_pad_data_117                  : Meas Value : -0.267121 V
Continuity_Mux_Neg : io_rsp_pad_data_255                  : Meas Value : -0.264959 V
Continuity_Mux_Neg : io_rsp_pad_data_120                  : Meas Value : -0.265471 V
Continuity_Mux_Neg : io_rsp_pad_data_119                  : Meas Value : -0.267064 V
Continuity_Mux_Neg : io_rsp_pad_addr_16                   : Meas Value : -0.265869 V
Continuity_Mux_Neg : io_rsp_pad_data_95                   : Meas Value : -0.266495 V
Continuity_Mux_Neg : io_rsp_pad_data_233                  : Meas Value : -0.266438 V
Continuity_Mux_Neg : io_rsp_pad_data_73                   : Meas Value : -0.264731 V
Continuity_Mux_Neg : io_rsp_pad_data_108                  : Meas Value : -0.26678 V
Continuity_Mux_Neg : io_rsp_pad_parity_9                  : Meas Value : -0.266324 V
Continuity_Mux_Neg : io_rsp_pad_addr_17                   : Meas Value : -0.266552 V
Continuity_Mux_Neg : io_rsp_pad_data_216                  : Meas Value : -0.264788 V
Continuity_Mux_Neg : io_rsp_pad_addr_6                    : Meas Value : -0.2653 V
Continuity_Mux_Neg : io_rsp_pad_addr_28                   : Meas Value : -0.266268 V
Continuity_Mux_Neg : io_rsp_pad_data_177                  : Meas Value : -0.266097 V
Continuity_Mux_Neg : io_rsp_pad_data_229                  : Meas Value : -0.265471 V
Continuity_Mux_Neg : io_rsp_pad_data_251                  : Meas Value : -0.265528 V
Continuity_Mux_Neg : io_rsp_pad_data_176                  : Meas Value : -0.264105 V
Continuity_Mux_Neg : io_rsp_pad_data_35                   : Meas Value : -0.265983 V
Continuity_Mux_Neg : io_rsp_pad_data_142                  : Meas Value : -0.266495 V
Continuity_Mux_Neg : 2k_mux13                             : Meas Value : -0.199567 V

MUX_OUT number :	mux14_out
Continuity_Mux_Neg : io_rsp_pad_data_44                   : Meas Value : -0.266431 V
Continuity_Mux_Neg : io_rsp_pad_data_122                  : Meas Value : -0.268024 V
Continuity_Mux_Neg : io_rsp_pad_data_202                  : Meas Value : -0.267284 V
Continuity_Mux_Neg : io_rsp_pad_data_82                   : Meas Value : -0.267626 V
Continuity_Mux_Neg : io_rsp_pad_data_72                   : Meas Value : -0.264894 V
Continuity_Mux_Neg : io_rsp_pad_data_53                   : Meas Value : -0.264382 V
Continuity_Mux_Neg : io_rsp_pad_data_115                  : Meas Value : -0.267114 V
Continuity_Mux_Neg : io_rsp_pad_data_155                  : Meas Value : -0.265349 V
Continuity_Mux_Neg : reserved_out_pad_o_11                : Meas Value : -0.266544 V
Continuity_Mux_Neg : io_rsp_pad_data_76                   : Meas Value : -0.265748 V
Continuity_Mux_Neg : io_rsp_pad_data_225                  : Meas Value : -0.265463 V
Continuity_Mux_Neg : io_rsp_pad_data_111                  : Meas Value : -0.264723 V
Continuity_Mux_Neg : io_rsp_pad_data_126                  : Meas Value : -0.264894 V
Continuity_Mux_Neg : io_rsp_pad_data_87                   : Meas Value : -0.266374 V
Continuity_Mux_Neg : io_rsp_pad_addr_4                    : Meas Value : -0.265236 V
Continuity_Mux_Neg : io_rsp_pad_data_205                  : Meas Value : -0.266544 V
Continuity_Mux_Neg : io_rsp_pad_data_243                  : Meas Value : -0.267114 V
Continuity_Mux_Neg : io_rsp_pad_data_40                   : Meas Value : -0.265862 V
Continuity_Mux_Neg : io_rsp_pad_data_167                  : Meas Value : -0.265748 V
Continuity_Mux_Neg : io_rsp_pad_data_171                  : Meas Value : -0.264723 V
Continuity_Mux_Neg : io_rsp_pad_data_249                  : Meas Value : -0.265862 V
Continuity_Mux_Neg : io_rsp_pad_data_92                   : Meas Value : -0.267114 V
Continuity_Mux_Neg : io_rsp_pad_data_49                   : Meas Value : -0.265918 V
Continuity_Mux_Neg : io_rsp_pad_data_172                  : Meas Value : -0.267114 V
Continuity_Mux_Neg : reserved_out_pad_o_8                 : Meas Value : -0.266943 V
Continuity_Mux_Neg : io_rsp_pad_data_245                  : Meas Value : -0.266488 V
Continuity_Mux_Neg : io_rsp_pad_data_208                  : Meas Value : -0.266431 V
Continuity_Mux_Neg : io_rsp_pad_data_166                  : Meas Value : -0.267626 V
Continuity_Mux_Neg : io_rsp_pad_data_165                  : Meas Value : -0.266203 V
Continuity_Mux_Neg : io_rsp_pad_addr_10                   : Meas Value : -0.26552 V
Continuity_Mux_Neg : io_rsp_pad_addr_0                    : Meas Value : -0.268593 V
Continuity_Mux_Neg : 2k_mux14                             : Meas Value : -0.199333 V

MUX_OUT number :	mux15_out
Continuity_Mux_Neg : io_rsp_pad_addr_22                   : Meas Value : -0.263593 V
Continuity_Mux_Neg : io_rsp_pad_data_100                  : Meas Value : -0.26695 V
Continuity_Mux_Neg : io_rsp_pad_data_223                  : Meas Value : -0.264788 V
Continuity_Mux_Neg : reserved_out_pad_o_15                : Meas Value : -0.264389 V
Continuity_Mux_Neg : io_rsp_pad_data_131                  : Meas Value : -0.266894 V
Continuity_Mux_Neg : io_rsp_pad_data_179                  : Meas Value : -0.265926 V
Continuity_Mux_Neg : io_rsp_pad_data_98                   : Meas Value : -0.265698 V
Continuity_Mux_Neg : io_rsp_pad_addr_26                   : Meas Value : -0.264162 V
Continuity_Mux_Neg : io_rsp_pad_data_201                  : Meas Value : -0.264788 V
Continuity_Mux_Neg : io_rsp_pad_data_232                  : Meas Value : -0.264617 V
Continuity_Mux_Neg : io_rsp_pad_data_107                  : Meas Value : -0.264105 V
Continuity_Mux_Neg : reserved_out_pad_o_12                : Meas Value : -0.265926 V
Continuity_Mux_Neg : io_rsp_pad_data_240                  : Meas Value : -0.265926 V
Continuity_Mux_Neg : io_rsp_pad_data_121                  : Meas Value : -0.265357 V
Continuity_Mux_Neg : io_rsp_pad_data_161                  : Meas Value : -0.267576 V
Continuity_Mux_Neg : io_rsp_pad_data_80                   : Meas Value : -0.267633 V
Continuity_Mux_Neg : io_rsp_pad_parity_0                  : Meas Value : -0.265414 V
Continuity_Mux_Neg : io_rsp_pad_data_91                   : Meas Value : -0.2653 V
Continuity_Mux_Neg : io_rsp_pad_data_64                   : Meas Value : -0.264731 V
Continuity_Mux_Neg : io_rsp_pad_data_148                  : Meas Value : -0.265641 V
Continuity_Mux_Neg : reserved_out_pad_o_6                 : Meas Value : -0.266211 V
Continuity_Mux_Neg : reserved_out_pad_o_9                 : Meas Value : -0.265926 V
Continuity_Mux_Neg : reserved_out_pad_o_14                : Meas Value : -0.265414 V
Continuity_Mux_Neg : io_rsp_pad_data_190                  : Meas Value : -0.263593 V
Continuity_Mux_Neg : io_rsp_pad_data_246                  : Meas Value : -0.265641 V
Continuity_Mux_Neg : io_rsp_pad_data_254                  : Meas Value : -0.264959 V
Continuity_Mux_Neg : io_rsp_pad_data_144                  : Meas Value : -0.266438 V
Continuity_Mux_Neg : io_rsp_pad_data_74                   : Meas Value : -0.266324 V
Continuity_Mux_Neg : io_rsp_pad_data_163                  : Meas Value : -0.265471 V
Continuity_Mux_Neg : io_rsp_pad_addr_5                    : Meas Value : -0.267975 V
Continuity_Mux_Neg : io_rsp_pad_data_47                   : Meas Value : -0.266211 V
Continuity_Mux_Neg : 2k_mux15                             : Meas Value : -0.199453 V

MUX_OUT number :	mux16_out
Continuity_Mux_Neg : io_rsp_pad_data_250                  : Meas Value : -0.265934 V
Continuity_Mux_Neg : io_rsp_pad_data_136                  : Meas Value : -0.264909 V
Continuity_Mux_Neg : io_rsp_pad_data_93                   : Meas Value : -0.264909 V
Continuity_Mux_Neg : io_rsp_pad_data_175                  : Meas Value : -0.266446 V
Continuity_Mux_Neg : io_rsp_pad_data_51                   : Meas Value : -0.265023 V
Continuity_Mux_Neg : io_rsp_pad_data_221                  : Meas Value : -0.265308 V
Continuity_Mux_Neg : io_rsp_pad_data_212                  : Meas Value : -0.265421 V
Continuity_Mux_Neg : io_rsp_pad_addr_14                   : Meas Value : -0.266332 V
Continuity_Mux_Neg : io_rsp_pad_data_183                  : Meas Value : -0.264511 V
Continuity_Mux_Neg : io_rsp_pad_data_68                   : Meas Value : -0.263316 V
Continuity_Mux_Neg : io_rsp_pad_data_146                  : Meas Value : -0.265535 V
Continuity_Mux_Neg : reserved_out_pad_o_2                 : Meas Value : -0.266958 V
Continuity_Mux_Neg : io_rsp_pad_data_52                   : Meas Value : -0.266446 V
Continuity_Mux_Neg : io_rsp_pad_data_174                  : Meas Value : -0.265592 V
Continuity_Mux_Neg : io_rsp_pad_data_55                   : Meas Value : -0.266275 V
Continuity_Mux_Neg : io_rsp_pad_parity_4                  : Meas Value : -0.264511 V
Continuity_Mux_Neg : io_rsp_pad_data_57                   : Meas Value : -0.265592 V
Continuity_Mux_Neg : io_rsp_pad_data_127                  : Meas Value : -0.264682 V
Continuity_Mux_Neg : io_rsp_pad_data_164                  : Meas Value : -0.265592 V
Continuity_Mux_Neg : io_rsp_pad_data_86                   : Meas Value : -0.266047 V
Continuity_Mux_Neg : io_rsp_pad_data_217                  : Meas Value : -0.264454 V
Continuity_Mux_Neg : io_rsp_pad_data_48                   : Meas Value : -0.26656 V
Continuity_Mux_Neg : io_rsp_pad_parity_2                  : Meas Value : -0.265592 V
Continuity_Mux_Neg : io_rsp_pad_data_181                  : Meas Value : -0.265364 V
Continuity_Mux_Neg : io_rsp_pad_data_236                  : Meas Value : -0.266218 V
Continuity_Mux_Neg : io_rsp_pad_addr_11                   : Meas Value : -0.266104 V
Continuity_Mux_Neg : reserved_out_pad_o_5                 : Meas Value : -0.266104 V
Continuity_Mux_Neg : io_rsp_pad_data_168                  : Meas Value : -0.265364 V
Continuity_Mux_Neg : reserved_out_pad_o_16                : Meas Value : -0.266275 V
Continuity_Mux_Neg : io_rsp_pad_data_140                  : Meas Value : -0.264397 V
Continuity_Mux_Neg : io_rsp_pad_data_96                   : Meas Value : -0.266958 V
Continuity_Mux_Neg : 2k_mux16                             : Meas Value : -0.199231 V

MUX_OUT number :	mux17_out
Continuity_Mux_Neg : io_rsp_pad_data_162                  : Meas Value : -0.26769 V
Continuity_Mux_Neg : io_rsp_pad_data_206                  : Meas Value : -0.265471 V
Continuity_Mux_Neg : io_rsp_pad_data_45                   : Meas Value : -0.265812 V
Continuity_Mux_Neg : io_rsp_pad_data_244                  : Meas Value : -0.266894 V
Continuity_Mux_Neg : io_rsp_pad_data_200                  : Meas Value : -0.267064 V
Continuity_Mux_Neg : io_rsp_pad_data_125                  : Meas Value : -0.266723 V
Continuity_Mux_Neg : io_rsp_pad_data_241                  : Meas Value : -0.267406 V
Continuity_Mux_Neg : io_rsp_pad_data_203                  : Meas Value : -0.268373 V
Continuity_Mux_Neg : reserved_out_pad_o_13                : Meas Value : -0.265812 V
Continuity_Mux_Neg : io_rsp_pad_data_228                  : Meas Value : -0.265015 V
Continuity_Mux_Neg : io_rsp_pad_data_188                  : Meas Value : -0.265528 V
Continuity_Mux_Neg : io_rsp_pad_parity_3                  : Meas Value : -0.266211 V
Continuity_Mux_Neg : io_rsp_pad_data_41                   : Meas Value : -0.267064 V
Continuity_Mux_Neg : io_rsp_pad_addr_1                    : Meas Value : -0.265698 V
Continuity_Mux_Neg : io_rsp_pad_data_83                   : Meas Value : -0.265585 V
Continuity_Mux_Neg : io_rsp_pad_addr_18                   : Meas Value : -0.266666 V
Continuity_Mux_Neg : io_rsp_pad_data_89                   : Meas Value : -0.265926 V
Continuity_Mux_Neg : io_rsp_pad_data_42                   : Meas Value : -0.266723 V
Continuity_Mux_Neg : io_rsp_pad_data_124                  : Meas Value : -0.266324 V
Continuity_Mux_Neg : io_rsp_pad_data_128                  : Meas Value : -0.266609 V
Continuity_Mux_Neg : io_rsp_pad_addr_8                    : Meas Value : -0.266723 V
Continuity_Mux_Neg : reserved_out_pad_o_3                 : Meas Value : -0.267349 V
Continuity_Mux_Neg : io_rsp_pad_data_39                   : Meas Value : -0.266097 V
Continuity_Mux_Neg : io_rsp_pad_data_153                  : Meas Value : -0.264902 V
Continuity_Mux_Neg : reserved_out_pad_o_7                 : Meas Value : -0.266097 V
Continuity_Mux_Neg : io_rsp_pad_data_242                  : Meas Value : -0.266381 V
Continuity_Mux_Neg : io_rsp_pad_addr_7                    : Meas Value : -0.266324 V
Continuity_Mux_Neg : io_rsp_pad_data_90                   : Meas Value : -0.266268 V
Continuity_Mux_Neg : io_rsp_pad_addr_2                    : Meas Value : -0.266552 V
Continuity_Mux_Neg : io_rsp_pad_data_198                  : Meas Value : -0.266666 V
Continuity_Mux_Neg : io_rsp_pad_data_154                  : Meas Value : -0.266381 V
Continuity_Mux_Neg : 2k_mux17                             : Meas Value : -0.200819 V

-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


idd_static of dps_core pin
vdd_core 	: 1743.42	mA


IDD_static of dps_0p8 pins
vcs_pll  	: 0.0152481	mA
vcs_pm_1  	: 0.0295931	mA
vcs_pm_2  	: 0.0306561	mA
vdd_io_clk  	: 0.033094	mA
vdd_pll  	: 0.0337032	mA


IDD_static of dps_1p8 pins
vcsio_pll  	: 0.490891	mA
vcsio_ts  	: 0.00462194	mA
vcsio_vs_1  	: 0.00242986	mA
vcsio_vs_2  	: 0.00610976	mA
vddio_io_clk  	: 0.0915417	mA
vddio_pll  	: 0.0902419	mA
vddio_rx  	: 5.31175	mA
vddio_tx  	: 9.90614	mA

All DPS connected
All DPS disconnected


IDD_dynamic of dps_core pin :
vdd_core 	:  15370.7	mA


IDD_dynamic of dps_0p8 pins
vcs_pll  	:0.537086	mA
vcs_pm_1  	:0.0449284	mA
vcs_pm_2  	:0.0460358	mA
vdd_io_clk  	:0.0450486	mA
vdd_pll  	:0.0368707	mA


IDD_dynamic of dps_1p8 pins
vcsio_pll  	:1.75145	mA
vcsio_ts  	:0.00462194	mA
vcsio_vs_1  	:-0.00152213	mA
vcsio_vs_2  	:0.00610976	mA
vddio_io_clk  	:0.127114	mA
vddio_pll  	:0.109985	mA
vddio_rx  	:6.89857	mA
vddio_tx  	:15.9873	mA
WARNING: PSST - DCS pin "vddio_tx" is in constant current mode.
All DPS connected
WARNING: PSST - DCS pin "vddio_tx" has been in constant current mode.
All DPS disconnected


Leakage_High_Dir Datalog : 

leak_hi_r_eve_c_eve_io_req_pad_size_0         Meas Value:	-0.024  uA
leak_hi_r_eve_c_eve_io_req_pad_data_30        Meas Value:	-0.017  uA
leak_hi_r_eve_c_eve_io_req_pad_data_13        Meas Value:	0  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_5         Meas Value:	-0.007  uA
leak_hi_r_eve_c_eve_io_req_pad_size_1         Meas Value:	-0.024  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_9         Meas Value:	-0.017  uA
leak_hi_r_eve_c_eve_io_req_pad_data_8         Meas Value:	-0.003  uA
leak_hi_r_eve_c_eve_io_req_pad_data_4         Meas Value:	-0.014  uA
leak_hi_r_eve_c_eve_io_req_pad_data_18        Meas Value:	-0.026  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_8         Meas Value:	0.006  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_4         Meas Value:	0.006  uA
leak_hi_r_eve_c_eve_io_req_pad_data_1         Meas Value:	0.01  uA
leak_hi_r_eve_c_eve_tap_tck_pad_i             Meas Value:	-0.008  uA
leak_hi_r_eve_c_eve_tap_tdi_pad_i             Meas Value:	-0.015  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_2         Meas Value:	-0.011  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_15        Meas Value:	0.006  uA
leak_hi_r_eve_c_eve_io_req_pad_data_20        Meas Value:	-0.014  uA
leak_hi_r_eve_c_eve_tap_rstn_pad_i            Meas Value:	-0.025  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_24        Meas Value:	0  uA
leak_hi_r_eve_c_eve_dft_1500_shiftwr_pad_i    Meas Value:	-0.012  uA
leak_hi_r_eve_c_eve_dft_1500_wrstn_pad_i      Meas Value:	-0.018  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_12        Meas Value:	-0.006  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_12 Meas Value:	-0.024  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_1  Meas Value:	0.012  uA
leak_hi_r_eve_c_eve_dft_scan_lpg2_pad_i       Meas Value:	-0.024  uA
leak_hi_r_eve_c_eve_io_clk_pad_i              Meas Value:	0.003  uA
leak_hi_r_eve_c_eve_io_req_pad_data_27        Meas Value:	0.01  uA
leak_hi_r_eve_c_eve_dft_1500_selectwr_pad_i   Meas Value:	-0.002  uA
leak_hi_r_eve_c_eve_dft_pmbist_pmbist_mode_pad_iMeas Value:	-0.003  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_11 Meas Value:	0.015  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_21        Meas Value:	-0.008  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_0  Meas Value:	0.001  uA
leak_hi_r_eve_c_eve_dft_scan_ss1_pad_i        Meas Value:	-0.022  uA
leak_hi_r_eve_c_eve_io_ddr_enable_pad_i       Meas Value:	0  uA
leak_hi_r_eve_c_eve_dft_pmbist_pmda_tck_pad_i Meas Value:	-0.018  uA
leak_hi_r_eve_c_eve_global_chip_reset_pad_i   Meas Value:	0.002  uA
leak_hi_r_eve_c_eve_io_req_pad_data_14        Meas Value:	0.011  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_4  Meas Value:	0.016  uA
leak_hi_r_eve_c_eve_dft_scan_cmle_pad_i       Meas Value:	-0.002  uA
leak_hi_r_eve_c_eve_reserved_in_pad_i_0       Meas Value:	-0.011  uA
leak_hi_r_eve_c_eve_dft_opcg_trigger_pad_i    Meas Value:	-0.035  uA
leak_hi_r_eve_c_eve_io_req_pad_data_valid     Meas Value:	-0.005  uA
leak_hi_r_eve_c_eve_pllset_pad_i_3            Meas Value:	0.008  uA
leak_hi_r_eve_c_eve_drive_pad_i_0             Meas Value:	0.011  uA


leak_hi_r_eve_c_odd_io_req_pad_data_25        Meas Value:	-0.028  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_valid     Meas Value:	0.013  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_18        Meas Value:	-0.003  uA
leak_hi_r_eve_c_odd_io_req_pad_data_12        Meas Value:	-0.005  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_22        Meas Value:	0.001  uA
leak_hi_r_eve_c_odd_io_req_pad_data_11        Meas Value:	0.006  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_1         Meas Value:	-0.01  uA
leak_hi_r_eve_c_odd_io_req_pad_data_10        Meas Value:	-0.019  uA
leak_hi_r_eve_c_odd_io_req_pad_data_21        Meas Value:	0.012  uA
leak_hi_r_eve_c_odd_io_req_pad_data_19        Meas Value:	-0.013  uA
leak_hi_r_eve_c_odd_dft_1500_wrck_pad_i       Meas Value:	-0.022  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_25        Meas Value:	0.01  uA
leak_hi_r_eve_c_odd_dft_pmbist_pmda_tdi_pad_i Meas Value:	-0.011  uA
leak_hi_r_eve_c_odd_dft_scan_scan_in_pad_i_7  Meas Value:	-0.009  uA
leak_hi_r_eve_c_odd_ref_clk_pad_i             Meas Value:	0.016  uA
leak_hi_r_eve_c_odd_dft_scan_cme_pad_i        Meas Value:	-0.011  uA
leak_hi_r_eve_c_odd_dft_opcg_load_en_pad_i    Meas Value:	0.002  uA
leak_hi_r_eve_c_odd_pll_reg_async_reset_n_pad_iMeas Value:	-0.014  uA
leak_hi_r_eve_c_odd_dft_scan_rst_n_pad_i      Meas Value:	-0.006  uA
leak_hi_r_eve_c_odd_dft_scan_misr_select_pad_iMeas Value:	-0.004  uA
leak_hi_r_eve_c_odd_io_rsp_pad_accept1        Meas Value:	-0.004  uA


leak_hi_r_odd_c_eve_io_req_pad_addr_0         Meas Value:	-0.012  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_19        Meas Value:	-0.029  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_13        Meas Value:	-0.004  uA
leak_hi_r_odd_c_eve_io_req_pad_data_29        Meas Value:	-0.019  uA
leak_hi_r_odd_c_eve_io_req_pad_data_0         Meas Value:	0.003  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_11        Meas Value:	0.003  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_6         Meas Value:	0.02  uA
leak_hi_r_odd_c_eve_tap_tms_pad_i             Meas Value:	-0.009  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_26        Meas Value:	-0.015  uA
leak_hi_r_odd_c_eve_dft_1500_ws_pad_i         Meas Value:	-0.018  uA
leak_hi_r_odd_c_eve_io_req_pad_data_26        Meas Value:	0.01  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_23        Meas Value:	0.007  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_28        Meas Value:	-0.003  uA
leak_hi_r_odd_c_eve_dft_scan_scan_in_pad_i_9  Meas Value:	0.004  uA
leak_hi_r_odd_c_eve_io_req_pad_data_31        Meas Value:	-0.019  uA
leak_hi_r_odd_c_eve_dft_pmbist_pmda_rst_pad_i Meas Value:	-0.033  uA
leak_hi_r_odd_c_eve_dft_scan_scan_in_pad_i_8  Meas Value:	0  uA
leak_hi_r_odd_c_eve_dft_scan_scan_in_pad_i_10 Meas Value:	-0.003  uA
leak_hi_r_odd_c_eve_pll_async_reset_n_pad_i   Meas Value:	-0.003  uA
leak_hi_r_odd_c_eve_io_req_pad_data_24        Meas Value:	-0.001  uA
leak_hi_r_odd_c_eve_machine_init_ctrl_pad_i_1 Meas Value:	0.009  uA


leak_hi_r_odd_c_odd_io_req_pad_data_17        Meas Value:	0  uA
leak_hi_r_odd_c_odd_io_req_pad_data_9         Meas Value:	0.045  uA
leak_hi_r_odd_c_odd_io_req_pad_data_23        Meas Value:	-0.048  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_17        Meas Value:	0.006  uA
leak_hi_r_odd_c_odd_io_req_pad_data_3         Meas Value:	-0.029  uA
leak_hi_r_odd_c_odd_io_req_pad_data_16        Meas Value:	-0.003  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_16        Meas Value:	-0.001  uA
leak_hi_r_odd_c_odd_io_req_pad_data_7         Meas Value:	0.004  uA
leak_hi_r_odd_c_odd_io_req_pad_data_22        Meas Value:	-0.004  uA
leak_hi_r_odd_c_odd_io_req_pad_data_2         Meas Value:	-0.005  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_7         Meas Value:	-0.009  uA
leak_hi_r_odd_c_odd_io_req_pad_data_15        Meas Value:	-0.005  uA
leak_hi_r_odd_c_odd_io_req_pad_data_6         Meas Value:	-0.01  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_20        Meas Value:	-0.023  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_14        Meas Value:	-0.014  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_10        Meas Value:	0.006  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_3         Meas Value:	-0.022  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_27        Meas Value:	-0.012  uA
leak_hi_r_odd_c_odd_io_req_pad_data_5         Meas Value:	-0.024  uA
leak_hi_r_odd_c_odd_dft_1500_updatewr_pad_i   Meas Value:	-0.018  uA
leak_hi_r_odd_c_odd_dft_scan_scan_en_pad_i    Meas Value:	0.007  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_6  Meas Value:	0.023  uA
leak_hi_r_odd_c_odd_dft_scan_elastic_rst_pad_iMeas Value:	0  uA
leak_hi_r_odd_c_odd_dft_opcg_shift_clk_pad_i  Meas Value:	-0.008  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_29        Meas Value:	0.012  uA
leak_hi_r_odd_c_odd_io_req_pad_data_28        Meas Value:	0.022  uA
leak_hi_r_odd_c_odd_dft_1500_capturewr_pad_i  Meas Value:	-0.009  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_15 Meas Value:	-0.009  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_5  Meas Value:	0  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_3  Meas Value:	0.013  uA
leak_hi_r_odd_c_odd_dft_scan_misr_rst_pad_i   Meas Value:	-0.003  uA
leak_hi_r_odd_c_odd_machine_init_ctrl_pad_i_0 Meas Value:	0.013  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_14 Meas Value:	0.006  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_13 Meas Value:	0.005  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_2  Meas Value:	0.002  uA
leak_hi_r_odd_c_odd_rxtx_width_pad_i_1        Meas Value:	0.012  uA
leak_hi_r_odd_c_odd_rxtx_width_pad_i_0        Meas Value:	-0.009  uA
leak_hi_r_odd_c_odd_pllset_pad_i_0            Meas Value:	0.002  uA
leak_hi_r_odd_c_odd_pllset_pad_i_2            Meas Value:	-0.01  uA
leak_hi_r_odd_c_odd_pllset_pad_i_1            Meas Value:	-0.006  uA
leak_hi_r_odd_c_odd_dft_scan_lpg1_pad_i       Meas Value:	-0.017  uA
leak_hi_r_odd_c_odd_pll_ref_select_pad_i      Meas Value:	-0.001  uA
leak_hi_r_odd_c_odd_pll_config_select_pad_i   Meas Value:	-0.011  uA
leak_hi_r_odd_c_odd_drive_pad_i_1             Meas Value:	0.01  uA
leak_hi_r_odd_c_odd_dft_pmbist_ret_pause_continue_pad_iMeas Value:	-0.003  uA


WARNING: PSST - DCS pin "vddio_tx" is in constant current mode.
All DPS connected
WARNING: PSST - DCS pin "vddio_tx" has been in constant current mode.
All DPS disconnected


Leakage_Low_Dir Datalog : 

leak_lo_r_eve_c_eve_io_req_pad_size_0         Meas Value:	-0.027  uA
leak_lo_r_eve_c_eve_io_req_pad_data_30        Meas Value:	-0.035  uA
leak_lo_r_eve_c_eve_io_req_pad_data_13        Meas Value:	0.003  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_5         Meas Value:	-0.004  uA
leak_lo_r_eve_c_eve_io_req_pad_size_1         Meas Value:	-0.039  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_9         Meas Value:	-0.02  uA
leak_lo_r_eve_c_eve_io_req_pad_data_8         Meas Value:	-0.007  uA
leak_lo_r_eve_c_eve_io_req_pad_data_4         Meas Value:	-0.019  uA
leak_lo_r_eve_c_eve_io_req_pad_data_18        Meas Value:	-0.028  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_8         Meas Value:	-0.001  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_4         Meas Value:	0.002  uA
leak_lo_r_eve_c_eve_io_req_pad_data_1         Meas Value:	0.004  uA
leak_lo_r_eve_c_eve_tap_tck_pad_i             Meas Value:	-0.009  uA
leak_lo_r_eve_c_eve_tap_tdi_pad_i             Meas Value:	-0.019  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_2         Meas Value:	-0.011  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_15        Meas Value:	0.003  uA
leak_lo_r_eve_c_eve_io_req_pad_data_20        Meas Value:	-0.02  uA
leak_lo_r_eve_c_eve_tap_rstn_pad_i            Meas Value:	-0.027  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_24        Meas Value:	-0.001  uA
leak_lo_r_eve_c_eve_dft_1500_shiftwr_pad_i    Meas Value:	-0.015  uA
leak_lo_r_eve_c_eve_dft_1500_wrstn_pad_i      Meas Value:	-0.017  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_12        Meas Value:	-0.007  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_12 Meas Value:	-0.027  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_1  Meas Value:	0.004  uA
leak_lo_r_eve_c_eve_dft_scan_lpg2_pad_i       Meas Value:	-0.027  uA
leak_lo_r_eve_c_eve_io_clk_pad_i              Meas Value:	0.001  uA
leak_lo_r_eve_c_eve_io_req_pad_data_27        Meas Value:	0.015  uA
leak_lo_r_eve_c_eve_dft_1500_selectwr_pad_i   Meas Value:	-0.005  uA
leak_lo_r_eve_c_eve_dft_pmbist_pmbist_mode_pad_iMeas Value:	0.003  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_11 Meas Value:	0.014  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_21        Meas Value:	-0.015  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_0  Meas Value:	-0.002  uA
leak_lo_r_eve_c_eve_dft_scan_ss1_pad_i        Meas Value:	-0.025  uA
leak_lo_r_eve_c_eve_io_ddr_enable_pad_i       Meas Value:	-0.015  uA
leak_lo_r_eve_c_eve_dft_pmbist_pmda_tck_pad_i Meas Value:	-0.016  uA
leak_lo_r_eve_c_eve_global_chip_reset_pad_i   Meas Value:	-0.002  uA
leak_lo_r_eve_c_eve_io_req_pad_data_14        Meas Value:	0.008  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_4  Meas Value:	0.016  uA
leak_lo_r_eve_c_eve_dft_scan_cmle_pad_i       Meas Value:	-0.008  uA
leak_lo_r_eve_c_eve_reserved_in_pad_i_0       Meas Value:	-0.009  uA
leak_lo_r_eve_c_eve_dft_opcg_trigger_pad_i    Meas Value:	-0.033  uA
leak_lo_r_eve_c_eve_io_req_pad_data_valid     Meas Value:	-0.01  uA
leak_lo_r_eve_c_eve_pllset_pad_i_3            Meas Value:	0.004  uA
leak_lo_r_eve_c_eve_drive_pad_i_0             Meas Value:	0.01  uA


leak_lo_r_eve_c_odd_io_req_pad_data_25        Meas Value:	-0.032  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_valid     Meas Value:	0.001  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_18        Meas Value:	0.004  uA
leak_lo_r_eve_c_odd_io_req_pad_data_12        Meas Value:	-0.001  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_22        Meas Value:	-0.002  uA
leak_lo_r_eve_c_odd_io_req_pad_data_11        Meas Value:	0.006  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_1         Meas Value:	-0.009  uA
leak_lo_r_eve_c_odd_io_req_pad_data_10        Meas Value:	-0.023  uA
leak_lo_r_eve_c_odd_io_req_pad_data_21        Meas Value:	0.008  uA
leak_lo_r_eve_c_odd_io_req_pad_data_19        Meas Value:	-0.01  uA
leak_lo_r_eve_c_odd_dft_1500_wrck_pad_i       Meas Value:	-0.024  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_25        Meas Value:	0.01  uA
leak_lo_r_eve_c_odd_dft_pmbist_pmda_tdi_pad_i Meas Value:	-0.014  uA
leak_lo_r_eve_c_odd_dft_scan_scan_in_pad_i_7  Meas Value:	-0.01  uA
leak_lo_r_eve_c_odd_ref_clk_pad_i             Meas Value:	0.014  uA
leak_lo_r_eve_c_odd_dft_scan_cme_pad_i        Meas Value:	-0.012  uA
leak_lo_r_eve_c_odd_dft_opcg_load_en_pad_i    Meas Value:	-0.005  uA
leak_lo_r_eve_c_odd_pll_reg_async_reset_n_pad_iMeas Value:	-0.021  uA
leak_lo_r_eve_c_odd_dft_scan_rst_n_pad_i      Meas Value:	-0.012  uA
leak_lo_r_eve_c_odd_dft_scan_misr_select_pad_iMeas Value:	-0.003  uA
leak_lo_r_eve_c_odd_io_rsp_pad_accept1        Meas Value:	-0.008  uA


leak_lo_r_odd_c_eve_io_req_pad_addr_0         Meas Value:	-0.014  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_19        Meas Value:	-0.031  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_13        Meas Value:	-0.02  uA
leak_lo_r_odd_c_eve_io_req_pad_data_29        Meas Value:	-0.025  uA
leak_lo_r_odd_c_eve_io_req_pad_data_0         Meas Value:	-0.001  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_11        Meas Value:	0.001  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_6         Meas Value:	0.008  uA
leak_lo_r_odd_c_eve_tap_tms_pad_i             Meas Value:	-0.012  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_26        Meas Value:	-0.018  uA
leak_lo_r_odd_c_eve_dft_1500_ws_pad_i         Meas Value:	-0.017  uA
leak_lo_r_odd_c_eve_io_req_pad_data_26        Meas Value:	0.01  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_23        Meas Value:	0.004  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_28        Meas Value:	-0.002  uA
leak_lo_r_odd_c_eve_dft_scan_scan_in_pad_i_9  Meas Value:	0.009  uA
leak_lo_r_odd_c_eve_io_req_pad_data_31        Meas Value:	-0.02  uA
leak_lo_r_odd_c_eve_dft_pmbist_pmda_rst_pad_i Meas Value:	-0.03  uA
leak_lo_r_odd_c_eve_dft_scan_scan_in_pad_i_8  Meas Value:	-0.002  uA
leak_lo_r_odd_c_eve_dft_scan_scan_in_pad_i_10 Meas Value:	-0.002  uA
leak_lo_r_odd_c_eve_pll_async_reset_n_pad_i   Meas Value:	-0.008  uA
leak_lo_r_odd_c_eve_io_req_pad_data_24        Meas Value:	0.005  uA
leak_lo_r_odd_c_eve_machine_init_ctrl_pad_i_1 Meas Value:	0.01  uA


leak_lo_r_odd_c_odd_io_req_pad_data_17        Meas Value:	-0.008  uA
leak_lo_r_odd_c_odd_io_req_pad_data_9         Meas Value:	-0.001  uA
leak_lo_r_odd_c_odd_io_req_pad_data_23        Meas Value:	-0.05  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_17        Meas Value:	0.01  uA
leak_lo_r_odd_c_odd_io_req_pad_data_3         Meas Value:	-0.03  uA
leak_lo_r_odd_c_odd_io_req_pad_data_16        Meas Value:	-0.002  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_16        Meas Value:	-0.003  uA
leak_lo_r_odd_c_odd_io_req_pad_data_7         Meas Value:	-0.004  uA
leak_lo_r_odd_c_odd_io_req_pad_data_22        Meas Value:	-0.002  uA
leak_lo_r_odd_c_odd_io_req_pad_data_2         Meas Value:	-0.006  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_7         Meas Value:	-0.009  uA
leak_lo_r_odd_c_odd_io_req_pad_data_15        Meas Value:	-0.006  uA
leak_lo_r_odd_c_odd_io_req_pad_data_6         Meas Value:	-0.01  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_20        Meas Value:	-0.021  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_14        Meas Value:	-0.035  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_10        Meas Value:	0.009  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_3         Meas Value:	-0.028  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_27        Meas Value:	-0.014  uA
leak_lo_r_odd_c_odd_io_req_pad_data_5         Meas Value:	-0.028  uA
leak_lo_r_odd_c_odd_dft_1500_updatewr_pad_i   Meas Value:	-0.018  uA
leak_lo_r_odd_c_odd_dft_scan_scan_en_pad_i    Meas Value:	0.008  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_6  Meas Value:	0.019  uA
leak_lo_r_odd_c_odd_dft_scan_elastic_rst_pad_iMeas Value:	0.003  uA
leak_lo_r_odd_c_odd_dft_opcg_shift_clk_pad_i  Meas Value:	-0.009  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_29        Meas Value:	0.015  uA
leak_lo_r_odd_c_odd_io_req_pad_data_28        Meas Value:	0.016  uA
leak_lo_r_odd_c_odd_dft_1500_capturewr_pad_i  Meas Value:	-0.009  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_15 Meas Value:	-0.011  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_5  Meas Value:	0.001  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_3  Meas Value:	0.011  uA
leak_lo_r_odd_c_odd_dft_scan_misr_rst_pad_i   Meas Value:	-0.005  uA
leak_lo_r_odd_c_odd_machine_init_ctrl_pad_i_0 Meas Value:	0.002  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_14 Meas Value:	0.009  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_13 Meas Value:	0.005  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_2  Meas Value:	0  uA
leak_lo_r_odd_c_odd_rxtx_width_pad_i_1        Meas Value:	0.001  uA
leak_lo_r_odd_c_odd_rxtx_width_pad_i_0        Meas Value:	-0.016  uA
leak_lo_r_odd_c_odd_pllset_pad_i_0            Meas Value:	-0.003  uA
leak_lo_r_odd_c_odd_pllset_pad_i_2            Meas Value:	-0.011  uA
leak_lo_r_odd_c_odd_pllset_pad_i_1            Meas Value:	-0.003  uA
leak_lo_r_odd_c_odd_dft_scan_lpg1_pad_i       Meas Value:	-0.014  uA
leak_lo_r_odd_c_odd_pll_ref_select_pad_i      Meas Value:	0.003  uA
leak_lo_r_odd_c_odd_pll_config_select_pad_i   Meas Value:	-0.009  uA
leak_lo_r_odd_c_odd_drive_pad_i_1             Meas Value:	0.008  uA
leak_lo_r_odd_c_odd_dft_pmbist_ret_pause_continue_pad_iMeas Value:	-0.005  uA


All DPS connected
All DPS disconnected


Leakage_High_Mux Datalog : 

MUX_OUT number :	mux1_out
leak_hi_mux_io_req_pad_data_250      Meas Value: 18.017 uA
leak_hi_mux_io_req_pad_data_174      Meas Value: 18.035 uA
leak_hi_mux_io_req_pad_data_200      Meas Value: 18.019 uA
leak_hi_mux_io_req_pad_data_40       Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_52       Meas Value: 18.022 uA
leak_hi_mux_io_req_pad_data_56       Meas Value: 17.994 uA
leak_hi_mux_io_req_pad_data_202      Meas Value: 17.994 uA
leak_hi_mux_io_req_pad_data_161      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_42       Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_81       Meas Value: 17.973 uA
leak_hi_mux_io_req_pad_data_47       Meas Value: 17.963 uA
leak_hi_mux_io_req_pad_data_87       Meas Value: 17.945 uA
leak_hi_mux_io_req_pad_data_122      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_131      Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_92       Meas Value: 17.983 uA
leak_hi_mux_io_req_pad_data_248      Meas Value: 18.017 uA
leak_hi_mux_io_req_pad_data_184      Meas Value: 17.983 uA
leak_hi_mux_io_req_pad_data_103      Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_195      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_119      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_172      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_123      Meas Value: 17.999 uA
leak_hi_mux_io_req_pad_data_168      Meas Value: 17.994 uA
leak_hi_mux_io_req_pad_data_44       Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_160      Meas Value: 18.03 uA
leak_hi_mux_io_req_pad_data_89       Meas Value: 18.037 uA
leak_hi_mux_io_req_pad_data_213      Meas Value: 18.04 uA
leak_hi_mux_io_req_pad_data_249      Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_204      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_48       Meas Value: 17.965 uA
leak_hi_mux_io_req_pad_data_163      Meas Value: 17.955 uA


MUX_OUT number :	mux2_out
leak_hi_mux_io_req_pad_data_69       Meas Value: 18.032 uA
leak_hi_mux_io_req_pad_data_121      Meas Value: 17.965 uA
leak_hi_mux_io_req_pad_data_144      Meas Value: 18.021 uA
leak_hi_mux_io_req_pad_data_46       Meas Value: 18.011 uA
leak_hi_mux_io_req_pad_data_155      Meas Value: 17.97 uA
leak_hi_mux_io_req_pad_data_126      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_178      Meas Value: 17.914 uA
leak_hi_mux_io_req_pad_data_162      Meas Value: 18.039 uA
leak_hi_mux_io_req_pad_data_36       Meas Value: 18.034 uA
leak_hi_mux_io_req_pad_data_208      Meas Value: 17.975 uA
leak_hi_mux_io_req_pad_data_115      Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_59       Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_88       Meas Value: 17.97 uA
leak_hi_mux_io_req_pad_data_243      Meas Value: 18.019 uA
leak_hi_mux_io_req_pad_data_176      Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_203      Meas Value: 18.004 uA
leak_hi_mux_io_req_pad_data_166      Meas Value: 18.011 uA
leak_hi_mux_io_req_pad_data_51       Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_127      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_207      Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_90       Meas Value: 17.975 uA
leak_hi_mux_io_req_pad_data_84       Meas Value: 18.024 uA
leak_hi_mux_io_req_pad_data_83       Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_244      Meas Value: 17.965 uA
leak_hi_mux_io_req_pad_data_93       Meas Value: 18.026 uA
leak_hi_mux_io_req_pad_data_110      Meas Value: 18.016 uA
leak_hi_mux_io_req_pad_data_129      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_224      Meas Value: 17.955 uA
leak_hi_mux_io_req_pad_data_132      Meas Value: 18.049 uA
leak_hi_mux_io_req_pad_data_57       Meas Value: 18.016 uA
leak_hi_mux_io_req_pad_data_120      Meas Value: 18.001 uA


MUX_OUT number :	mux3_out
leak_hi_mux_io_req_pad_data_239      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_191      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_220      Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_parity_1      Meas Value: 17.994 uA
leak_hi_mux_io_req_pad_data_108      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_254      Meas Value: 17.999 uA
leak_hi_mux_io_req_pad_data_79       Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_parity_0      Meas Value: 18.021 uA
leak_hi_mux_io_req_pad_data_97       Meas Value: 17.992 uA
leak_hi_mux_io_req_pad_data_99       Meas Value: 18.016 uA
leak_hi_mux_io_req_pad_data_212      Meas Value: 18.035 uA
leak_hi_mux_io_req_pad_data_253      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_216      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_227      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_62       Meas Value: 18.05 uA
leak_hi_mux_io_req_pad_data_148      Meas Value: 18.028 uA
leak_hi_mux_io_req_pad_data_180      Meas Value: 18.026 uA
leak_hi_mux_io_req_pad_data_219      Meas Value: 18.021 uA
leak_hi_mux_io_req_pad_data_165      Meas Value: 17.955 uA
leak_hi_mux_io_req_pad_data_240      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_80       Meas Value: 18.028 uA
leak_hi_mux_io_req_pad_data_125      Meas Value: 18.021 uA
leak_hi_mux_io_req_pad_data_138      Meas Value: 17.999 uA
leak_hi_mux_io_req_pad_data_53       Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_43       Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_167      Meas Value: 17.965 uA
leak_hi_mux_io_req_pad_data_241      Meas Value: 17.984 uA
leak_hi_mux_io_req_pad_data_251      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_199      Meas Value: 18.004 uA
leak_hi_mux_io_req_pad_data_153      Meas Value: 18.016 uA
leak_hi_mux_io_req_pad_data_38       Meas Value: 18.006 uA


MUX_OUT number :	mux4_out
leak_hi_mux_io_req_pad_data_63       Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_135      Meas Value: 18.03 uA
leak_hi_mux_reserved_in_pad_i_11     Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_124      Meas Value: 18.037 uA
leak_hi_mux_io_req_pad_data_171      Meas Value: 17.983 uA
leak_hi_mux_io_req_pad_data_152      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_96       Meas Value: 17.961 uA
leak_hi_mux_io_req_pad_data_211      Meas Value: 17.986 uA
leak_hi_mux_reserved_in_pad_i_13     Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_177      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_214      Meas Value: 18.025 uA
leak_hi_mux_io_req_pad_data_255      Meas Value: 18.005 uA
leak_hi_mux_io_req_pad_data_141      Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_107      Meas Value: 18.033 uA
leak_hi_mux_reserved_in_pad_i_12     Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_245      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_77       Meas Value: 18.025 uA
leak_hi_mux_io_req_pad_data_114      Meas Value: 18.047 uA
leak_hi_mux_io_req_pad_data_225      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_67       Meas Value: 17.966 uA
leak_hi_mux_io_req_pad_parity_3      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_238      Meas Value: 18.03 uA
leak_hi_mux_io_req_pad_data_237      Meas Value: 18.015 uA
leak_hi_mux_io_req_pad_data_73       Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_252      Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_234      Meas Value: 18.033 uA
leak_hi_mux_io_req_pad_data_137      Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_142      Meas Value: 18.03 uA
leak_hi_mux_io_req_pad_data_118      Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_232      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_187      Meas Value: 17.998 uA


MUX_OUT number :	mux5_out
leak_hi_mux_io_req_pad_data_101      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_104      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_181      Meas Value: 17.989 uA
leak_hi_mux_io_req_pad_data_102      Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_54       Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_170      Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_139      Meas Value: 17.962 uA
leak_hi_mux_io_req_pad_data_58       Meas Value: 17.959 uA
leak_hi_mux_io_req_pad_data_182      Meas Value: 18.027 uA
leak_hi_mux_io_req_pad_data_196      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_185      Meas Value: 18.003 uA
leak_hi_mux_io_req_pad_data_130      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_parity_7      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_231      Meas Value: 17.969 uA
leak_hi_mux_io_req_pad_data_60       Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_117      Meas Value: 18.015 uA
leak_hi_mux_io_req_pad_data_82       Meas Value: 17.952 uA
leak_hi_mux_io_req_pad_data_41       Meas Value: 18.035 uA
leak_hi_mux_io_req_pad_data_140      Meas Value: 17.979 uA
leak_hi_mux_io_req_pad_data_201      Meas Value: 17.984 uA
leak_hi_mux_io_req_pad_data_85       Meas Value: 18.035 uA
leak_hi_mux_io_req_pad_data_55       Meas Value: 18.042 uA
leak_hi_mux_io_req_pad_data_45       Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_175      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_218      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_94       Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_134      Meas Value: 18.003 uA
leak_hi_mux_io_req_pad_data_209      Meas Value: 17.979 uA
leak_hi_mux_io_req_pad_parity_8      Meas Value: 18.057 uA
leak_hi_mux_io_req_pad_data_66       Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_32       Meas Value: 18.02 uA


MUX_OUT number :	mux6_out
leak_hi_mux_io_req_pad_data_33       Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_197      Meas Value: 18.015 uA
leak_hi_mux_io_req_pad_data_154      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_235      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_186      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_109      Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_143      Meas Value: 18.042 uA
leak_hi_mux_io_req_pad_data_145      Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_100      Meas Value: 18.015 uA
leak_hi_mux_io_req_pad_parity_9      Meas Value: 18.033 uA
leak_hi_mux_io_req_pad_data_158      Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_236      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_49       Meas Value: 18.038 uA
leak_hi_mux_reserved_in_pad_i_8      Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_223      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_164      Meas Value: 17.983 uA
leak_hi_mux_io_req_pad_data_246      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_198      Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_242      Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_68       Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_116      Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_parity_2      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_233      Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_149      Meas Value: 18.015 uA
leak_hi_mux_io_req_pad_data_221      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_78       Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_105      Meas Value: 18.015 uA
leak_hi_mux_io_req_pad_data_183      Meas Value: 18.052 uA
leak_hi_mux_io_req_pad_data_222      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_64       Meas Value: 17.988 uA


MUX_OUT number :	mux7_out
leak_hi_mux_reserved_in_pad_i_5      Meas Value: 18.057 uA
leak_hi_mux_io_req_pad_data_226      Meas Value: 18.038 uA
leak_hi_mux_io_req_pad_data_179      Meas Value: 18.031 uA
leak_hi_mux_reserved_in_pad_i_1      Meas Value: 18.019 uA
leak_hi_mux_reserved_in_pad_i_6      Meas Value: 18.031 uA
leak_hi_mux_io_req_pad_data_95       Meas Value: 18.05 uA
leak_hi_mux_io_req_pad_data_210      Meas Value: 17.992 uA
leak_hi_mux_io_req_pad_data_133      Meas Value: 18.004 uA
leak_hi_mux_io_req_pad_data_159      Meas Value: 18.043 uA
leak_hi_mux_io_req_pad_data_151      Meas Value: 18.024 uA
leak_hi_mux_io_req_pad_data_205      Meas Value: 18.057 uA
leak_hi_mux_reserved_in_pad_i_3      Meas Value: 17.99 uA
leak_hi_mux_io_req_pad_data_173      Meas Value: 18.004 uA
leak_hi_mux_reserved_in_pad_i_9      Meas Value: 18.045 uA
leak_hi_mux_io_req_pad_data_247      Meas Value: 18.05 uA
leak_hi_mux_io_req_pad_data_50       Meas Value: 18 uA
leak_hi_mux_io_req_pad_data_188      Meas Value: 17.988 uA
leak_hi_mux_reserved_in_pad_i_7      Meas Value: 18 uA
leak_hi_mux_io_req_pad_data_70       Meas Value: 18.007 uA
leak_hi_mux_io_req_pad_data_215      Meas Value: 17.99 uA
leak_hi_mux_reserved_in_pad_i_4      Meas Value: 17.971 uA
leak_hi_mux_io_req_pad_data_98       Meas Value: 17.971 uA
leak_hi_mux_io_req_pad_data_61       Meas Value: 18.019 uA
leak_hi_mux_reserved_in_pad_i_2      Meas Value: 18.062 uA
leak_hi_mux_io_req_pad_data_111      Meas Value: 18.019 uA
leak_hi_mux_io_req_pad_data_192      Meas Value: 18.019 uA
leak_hi_mux_io_req_pad_data_156      Meas Value: 17.995 uA
leak_hi_mux_io_req_pad_parity_5      Meas Value: 18.019 uA
leak_hi_mux_io_req_pad_data_146      Meas Value: 17.98 uA
leak_hi_mux_io_req_pad_data_71       Meas Value: 18.019 uA
leak_hi_mux_io_req_pad_parity_4      Meas Value: 18.014 uA


MUX_OUT number :	mux8_out
leak_hi_mux_io_req_pad_data_194      Meas Value: 18.005 uA
leak_hi_mux_io_req_pad_data_113      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_75       Meas Value: 17.966 uA
leak_hi_mux_io_req_pad_data_74       Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_35       Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_112      Meas Value: 17.974 uA
leak_hi_mux_io_req_pad_data_228      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_230      Meas Value: 17.974 uA
leak_hi_mux_io_req_pad_data_37       Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_229      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_parity_6      Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_34       Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_193      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_150      Meas Value: 17.974 uA
leak_hi_mux_io_req_pad_data_106      Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_65       Meas Value: 17.983 uA
leak_hi_mux_io_req_pad_data_76       Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_39       Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_169      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_91       Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_157      Meas Value: 18.03 uA
leak_hi_mux_io_req_pad_data_128      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_72       Meas Value: 17.996 uA
leak_hi_mux_reserved_in_pad_i_10     Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_86       Meas Value: 17.983 uA
leak_hi_mux_io_req_pad_data_190      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_189      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_206      Meas Value: 18.045 uA
leak_hi_mux_io_req_pad_data_217      Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_136      Meas Value: 18.015 uA
leak_hi_mux_io_req_pad_data_147      Meas Value: 17.998 uA


All DPS connected
All DPS disconnected


Leakage_Low_Mux Datalog : 

MUX_OUT number :	mux1_out
leak_lo_mux_io_req_pad_data_250      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_174      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_200      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_40       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_52       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_56       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_202      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_161      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_42       Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_81       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_47       Meas Value: -0.007 uA
leak_lo_mux_io_req_pad_data_87       Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_122      Meas Value: -0.007 uA
leak_lo_mux_io_req_pad_data_131      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_92       Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_248      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_184      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_103      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_195      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_119      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_172      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_123      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_168      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_44       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_160      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_89       Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_213      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_249      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_204      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_48       Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_163      Meas Value: -0.01 uA


MUX_OUT number :	mux2_out
leak_lo_mux_io_req_pad_data_69       Meas Value: -0.012 uA
leak_lo_mux_io_req_pad_data_121      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_144      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_46       Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_155      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_126      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_178      Meas Value: -0.012 uA
leak_lo_mux_io_req_pad_data_162      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_36       Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_208      Meas Value: -0.012 uA
leak_lo_mux_io_req_pad_data_115      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_59       Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_88       Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_243      Meas Value: -0.012 uA
leak_lo_mux_io_req_pad_data_176      Meas Value: -0.012 uA
leak_lo_mux_io_req_pad_data_203      Meas Value: -0.012 uA
leak_lo_mux_io_req_pad_data_166      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_51       Meas Value: -0.007 uA
leak_lo_mux_io_req_pad_data_127      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_207      Meas Value: -0.007 uA
leak_lo_mux_io_req_pad_data_90       Meas Value: -0.007 uA
leak_lo_mux_io_req_pad_data_84       Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_83       Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_244      Meas Value: -0.007 uA
leak_lo_mux_io_req_pad_data_93       Meas Value: -0.007 uA
leak_lo_mux_io_req_pad_data_110      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_129      Meas Value: -0.012 uA
leak_lo_mux_io_req_pad_data_224      Meas Value: -0.012 uA
leak_lo_mux_io_req_pad_data_132      Meas Value: -0.012 uA
leak_lo_mux_io_req_pad_data_57       Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_120      Meas Value: -0.01 uA


MUX_OUT number :	mux3_out
leak_lo_mux_io_req_pad_data_239      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_191      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_220      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_parity_1      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_108      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_254      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_79       Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_parity_0      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_97       Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_99       Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_212      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_253      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_216      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_227      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_62       Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_148      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_180      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_219      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_165      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_240      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_80       Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_125      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_138      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_53       Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_43       Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_167      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_241      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_251      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_199      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_153      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_38       Meas Value: 0.002 uA


MUX_OUT number :	mux4_out
leak_lo_mux_io_req_pad_data_63       Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_135      Meas Value: 0.007 uA
leak_lo_mux_reserved_in_pad_i_11     Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_124      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_171      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_152      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_96       Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_211      Meas Value: 0.007 uA
leak_lo_mux_reserved_in_pad_i_13     Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_177      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_214      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_255      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_141      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_107      Meas Value: 0.009 uA
leak_lo_mux_reserved_in_pad_i_12     Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_245      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_77       Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_114      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_225      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_67       Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_parity_3      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_238      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_237      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_73       Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_252      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_234      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_137      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_142      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_118      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_232      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_187      Meas Value: 0.009 uA


MUX_OUT number :	mux5_out
leak_lo_mux_io_req_pad_data_101      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_104      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_181      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_102      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_54       Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_170      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_139      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_58       Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_182      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_196      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_185      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_130      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_parity_7      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_231      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_60       Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_117      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_82       Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_41       Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_140      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_201      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_85       Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_55       Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_45       Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_175      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_218      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_94       Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_134      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_209      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_parity_8      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_66       Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_32       Meas Value: 0.003 uA


MUX_OUT number :	mux6_out
leak_lo_mux_io_req_pad_data_33       Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_197      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_154      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_235      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_186      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_109      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_143      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_145      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_100      Meas Value: 0 uA
leak_lo_mux_io_req_pad_parity_9      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_158      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_236      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_49       Meas Value: 0.007 uA
leak_lo_mux_reserved_in_pad_i_8      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_223      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_164      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_246      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_198      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_242      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_68       Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_116      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_parity_2      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_233      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_149      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_221      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_78       Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_105      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_183      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_222      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_64       Meas Value: 0.002 uA


MUX_OUT number :	mux7_out
leak_lo_mux_reserved_in_pad_i_5      Meas Value: 0.014 uA
leak_lo_mux_io_req_pad_data_226      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_179      Meas Value: 0.009 uA
leak_lo_mux_reserved_in_pad_i_1      Meas Value: 0.011 uA
leak_lo_mux_reserved_in_pad_i_6      Meas Value: 0.014 uA
leak_lo_mux_io_req_pad_data_95       Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_210      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_133      Meas Value: 0.014 uA
leak_lo_mux_io_req_pad_data_159      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_151      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_205      Meas Value: 0.006 uA
leak_lo_mux_reserved_in_pad_i_3      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_173      Meas Value: 0.011 uA
leak_lo_mux_reserved_in_pad_i_9      Meas Value: 0.014 uA
leak_lo_mux_io_req_pad_data_247      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_50       Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_188      Meas Value: 0.014 uA
leak_lo_mux_reserved_in_pad_i_7      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_70       Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_215      Meas Value: 0.009 uA
leak_lo_mux_reserved_in_pad_i_4      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_98       Meas Value: 0.014 uA
leak_lo_mux_io_req_pad_data_61       Meas Value: 0.011 uA
leak_lo_mux_reserved_in_pad_i_2      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_111      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_192      Meas Value: 0.016 uA
leak_lo_mux_io_req_pad_data_156      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_parity_5      Meas Value: 0.014 uA
leak_lo_mux_io_req_pad_data_146      Meas Value: 0.014 uA
leak_lo_mux_io_req_pad_data_71       Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_parity_4      Meas Value: 0.011 uA


MUX_OUT number :	mux8_out
leak_lo_mux_io_req_pad_data_194      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_113      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_75       Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_74       Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_35       Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_112      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_228      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_230      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_37       Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_229      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_parity_6      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_34       Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_193      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_150      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_106      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_65       Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_76       Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_39       Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_169      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_91       Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_157      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_128      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_72       Meas Value: -0.001 uA
leak_lo_mux_reserved_in_pad_i_10     Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_86       Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_190      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_189      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_206      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_217      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_136      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_147      Meas Value: -0.004 uA


Pat count value: 1

Test Suite Name: COLD_BOOT_FUNC                
All DPS connected

Data logging for COLD_BOOT_FUNC
Pat count value: 1
PortName: pCOLD_BOOT_Port               
PatName : cold_boot_400_modeinit                                       Func Result: 1

All DPS connected
C -> C0 |  Y -> 59 |  4 -> 34 |  7 -> 37 |  0 -> 30 |  0 -> 30 |  0 -> 30 |  H -> 48 |  || CY47000H(BAAAAAAA) -> C059343730303048

**********************write_efuse********************
Efuse Address : 3
Efuse Data    : C059343730303048
*****************************************************

Initial vdd_ef_1 value : 0

Before writing vdd_ef_1 value : 1.8

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000011
DR_data Sending : 110000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	1,	1,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000000000
cap_data : 000000000001111101000000000000000011
hex : Expected addr : 2C100000 || Actual : 2C100000
hex : Expected data : 1F40003 || Actual : 1F40003
>>--> Read efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000011
DR_data Sending : 110000000000000000000000000000000010
>>--> Write efuse addr reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

write_efuse I : 0 | sb_data: 00000000000000000000000000000000

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000001000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001000
DR_data Sending : 000100000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 4 | sb_data: 00000000000000000000000000000000

write_efuse I : 5 | sb_data: 00000000000000000000000000000000

write_efuse I : 6 | sb_data: 00000000000000000000000001000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000000
DR_data Sending : 000000100000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000000000000

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000000000000000

write_efuse I : 12 | sb_data: 00000000000000000001000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000001000000000000
DR_data Sending : 000000000000100000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 13 | sb_data: 00000000000000000010000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000010000000000000
DR_data Sending : 000000000000010000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000100000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000100000000000000000000
DR_data Sending : 000000000000000000001000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 21 | sb_data: 00000000001000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000001000000000000000000000
DR_data Sending : 000000000000000000000100000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000000000000000000000000000000

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00010000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000010000000000000000000000000000
DR_data Sending : 000000000000000000000000000010000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 29 | sb_data: 00100000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000100000000000000000000000000000
DR_data Sending : 000000000000000000000000000001000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 30 | sb_data: 00000000000000000000000000000000

write_efuse I : 31 | sb_data: 00000000000000000000000000000000


DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> Write efuse data low reg

write_efuse I : 0 | sb_data: 00000000000000000000000000000001

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 1 | sb_data: 00000000000000000000000000000010

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 2 | sb_data: 00000000000000000000000000000100

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000100
DR_data Sending : 001000000000000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000010000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010000
DR_data Sending : 000010000000000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 5 | sb_data: 00000000000000000000000000100000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100000
DR_data Sending : 000001000000000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 6 | sb_data: 00000000000000000000000000000000

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000000000000

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000010000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000010000000000
DR_data Sending : 000000000010000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 11 | sb_data: 00000000000000000000000000000000

write_efuse I : 12 | sb_data: 00000000000000000001000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000001000000000000
DR_data Sending : 000000000000100000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 13 | sb_data: 00000000000000000010000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000010000000000000
DR_data Sending : 000000000000010000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000010000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000010000000000000000
DR_data Sending : 000000000000000010000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000010000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000010000000000000000000
DR_data Sending : 000000000000000000010000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 20 | sb_data: 00000000000100000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000100000000000000000000
DR_data Sending : 000000000000000000001000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000010000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000010000000000000000000000
DR_data Sending : 000000000000000000000010000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000000000000000000000000000000

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00000000000000000000000000000000

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 01000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010001000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000100010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 31 | sb_data: 10000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010010000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000010010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000000
DR_data Sending : 000000000000000000101111100000000010
>>--> Write efuse ctrl reg with 0x****0000

>>--> Write Error : 0

After writing vdd_ef_1 value : 0
C -> C0 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  8 -> 38 |  I -> 49 |  Q -> 51 |  || C00008IQ(BFFFFAAA) -> C000000000384951

**********************write_efuse********************
Efuse Address : 4
Efuse Data    : C000000000384951
*****************************************************

Initial vdd_ef_1 value : 0

Before writing vdd_ef_1 value : 1.8

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000011
DR_data Sending : 110000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	1,	1,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000000000
cap_data : 000000000001111101000000000000000011
hex : Expected addr : 2C100000 || Actual : 2C100000
hex : Expected data : 1F40003 || Actual : 1F40003
>>--> Read efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000100
DR_data Sending : 001000000000000000000000000000000010
>>--> Write efuse addr reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

write_efuse I : 0 | sb_data: 00000000000000000000000000000001

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000010000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010000
DR_data Sending : 000010000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 5 | sb_data: 00000000000000000000000000000000

write_efuse I : 6 | sb_data: 00000000000000000000000001000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000000
DR_data Sending : 000000100000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000100000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000100000000
DR_data Sending : 000000001000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000100000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000100000000000
DR_data Sending : 000000000001000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000000000000000000

write_efuse I : 14 | sb_data: 00000000000000000100000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000100000000000000
DR_data Sending : 000000000000001000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000010000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000010000000000000000000
DR_data Sending : 000000000000000000010000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 20 | sb_data: 00000000000100000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000100000000000000000000
DR_data Sending : 000000000000000000001000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 21 | sb_data: 00000000001000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000001000000000000000000000
DR_data Sending : 000000000000000000000100000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000000000000000000000000000000

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00000000000000000000000000000000

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 00000000000000000000000000000000

write_efuse I : 31 | sb_data: 00000000000000000000000000000000


DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> Write efuse data low reg

write_efuse I : 0 | sb_data: 00000000000000000000000000000000

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000000000

write_efuse I : 5 | sb_data: 00000000000000000000000000000000

write_efuse I : 6 | sb_data: 00000000000000000000000000000000

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000000000000

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000000000000000

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000000000000000000

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000000000000000000000000

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000000000000000000000000000000

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00000000000000000000000000000000

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 01000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010001000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000100010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 31 | sb_data: 10000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010010000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000010010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000000
DR_data Sending : 000000000000000000101111100000000010
>>--> Write efuse ctrl reg with 0x****0000

>>--> Write Error : 0

After writing vdd_ef_1 value : 0
C -> C0 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  2 -> 02 |  1 -> 1 |  1 -> 1 |  9 -> 09 |  G -> 47 |  || C0002119G(BFFFFDDFA) -> C000000002110947

**********************write_efuse********************
Efuse Address : 5
Efuse Data    : C000000002110947
*****************************************************

Initial vdd_ef_1 value : 0

Before writing vdd_ef_1 value : 1.8

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000011
DR_data Sending : 110000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	1,	1,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000000000
cap_data : 000000000001111101000000000000000011
hex : Expected addr : 2C100000 || Actual : 2C100000
hex : Expected data : 1F40003 || Actual : 1F40003
>>--> Read efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000101
DR_data Sending : 101000000000000000000000000000000010
>>--> Write efuse addr reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

write_efuse I : 0 | sb_data: 00000000000000000000000000000001

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 1 | sb_data: 00000000000000000000000000000010

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 2 | sb_data: 00000000000000000000000000000100

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000100
DR_data Sending : 001000000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000000000

write_efuse I : 5 | sb_data: 00000000000000000000000000000000

write_efuse I : 6 | sb_data: 00000000000000000000000001000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000000
DR_data Sending : 000000100000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000100000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000100000000
DR_data Sending : 000000001000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000100000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000100000000000
DR_data Sending : 000000000001000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000000000000000000

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000010000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000010000000000000000
DR_data Sending : 000000000000000010000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000100000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000100000000000000000000
DR_data Sending : 000000000000000000001000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000010000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000010000000000000000000000000
DR_data Sending : 000000000000000000000000010000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00000000000000000000000000000000

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 00000000000000000000000000000000

write_efuse I : 31 | sb_data: 00000000000000000000000000000000


DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> Write efuse data low reg

write_efuse I : 0 | sb_data: 00000000000000000000000000000000

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000000000

write_efuse I : 5 | sb_data: 00000000000000000000000000000000

write_efuse I : 6 | sb_data: 00000000000000000000000000000000

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000000000000

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000000000000000

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000000000000000000

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000000000000000000000000

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000000000000000000000000000000

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00000000000000000000000000000000

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 01000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010001000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000100010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 31 | sb_data: 10000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010010000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000010010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000000
DR_data Sending : 000000000000000000101111100000000010
>>--> Write efuse ctrl reg with 0x****0000

>>--> Write Error : 0

After writing vdd_ef_1 value : 0
C -> C0 |  Y -> 59 |  4 -> 34 |  7 -> 37 |  0 -> 30 |  0 -> 30 |  0 -> 30 |  H -> 48 |  || CY47000H(BAAAAAAA) -> C059343730303048

*********************read_efuse*********************
Efuse Address : 3
Efuse Data    : C059343730303048
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000011
DR_data Sending : 110000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	1,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000110000001100000011000001001000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 30303048 || Actual : 30303048
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	1,	1,	0,	1,	1,	0,	0,	0,	0,	1,	0,	1,	1,	0,	0,	1,	0,	0,	1,	1,	0,	1,	0,	0,	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000011000000010110010011010000110111
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : C0593437 || Actual : C0593437
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

C -> C0 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  8 -> 38 |  I -> 49 |  Q -> 51 |  || C00008IQ(BFFFFAAA) -> C000000000384951

*********************read_efuse*********************
Efuse Address : 4
Efuse Data    : C000000000384951
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000100
DR_data Sending : 001000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	1,	0,	1,	0,	1,	0,	0,	1,	0,	0,	1,	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000001110000100100101010001
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 384951 || Actual : 384951
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000011000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : C0000000 || Actual : C0000000
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

C -> C0 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  2 -> 02 |  1 -> 1 |  1 -> 1 |  9 -> 09 |  G -> 47 |  || C0002119G(BFFFFDDFA) -> C000000002110947

*********************read_efuse*********************
Efuse Address : 5
Efuse Data    : C000000002110947
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000101
DR_data Sending : 101000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	1,	1,	0,	0,	0,	1,	0,	1,	0,	0,	1,	0,	0,	0,	0,	1,	0,	0,	0,	1,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000010000100010000100101000111
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 2110947 || Actual : 2110947
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000011000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : C0000000 || Actual : C0000000
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

ERROR: PSST - Can't activate set 1101001 for DCS pin vdd_core site 1.
Changing the V or I range is only allowed for disconnected pins.
WARNING:: rdi Warn:[1] Some error causes the execute() function not be finished or Missing execute() function at the end of certain test command!. 
Error: DPS_POWER_PIN_STATUS::on()
E10010: FW command execution failed. (status = -2)
        See ui_report window for details.
ERROR: Exception occured during execution of testsuite "Device_Power_Down". Please refer to TDC Topic 29710 for more information.
WARNING:
E10038: ON_FIRST_INVOCATION block was not properly terminated
ERROR: Recoverable Exception in execution of testsuite "Device_Power_Down": exception happened during testmethod execution.
WARNING: PSST - DCS pin "vdd_core" has been in constant current mode.
WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been disconnected.
Disconnect/Connect sequence required.
Device test FAILED!
******************************************
******  @@@@@    @      @    @      ******
******  @       @ @     @    @      ******
******  @@@@@  @@@@@    @    @      ******
******  @      @   @    @    @      ******
******  @      @   @    @    @@@@@  ******
******************************************
BIN :  db ()
INFO: (dataformatter) Completed Detailed STDF file per Lot:  /home/ibm93k/stdf/manual/main_Lot_1_Jan_21_10h24m40s_STDF
WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been disconnected.
Disconnect/Connect sequence required.
  Ended at: 20250121 102454
******** end testflow report data  *******
