;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* I2CM */
I2CM_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
I2CM_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
I2CM_SCB__CTRL EQU CYREG_SCB1_CTRL
I2CM_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
I2CM_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
I2CM_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
I2CM_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
I2CM_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
I2CM_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
I2CM_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
I2CM_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
I2CM_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
I2CM_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
I2CM_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
I2CM_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
I2CM_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
I2CM_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
I2CM_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
I2CM_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
I2CM_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
I2CM_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
I2CM_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
I2CM_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
I2CM_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
I2CM_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
I2CM_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
I2CM_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
I2CM_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
I2CM_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
I2CM_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
I2CM_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
I2CM_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
I2CM_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
I2CM_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
I2CM_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
I2CM_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
I2CM_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
I2CM_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
I2CM_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
I2CM_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
I2CM_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
I2CM_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
I2CM_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
I2CM_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
I2CM_SCB__INTR_M EQU CYREG_SCB1_INTR_M
I2CM_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
I2CM_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
I2CM_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
I2CM_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
I2CM_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
I2CM_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
I2CM_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
I2CM_SCB__INTR_S EQU CYREG_SCB1_INTR_S
I2CM_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
I2CM_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
I2CM_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
I2CM_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
I2CM_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
I2CM_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
I2CM_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
I2CM_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
I2CM_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
I2CM_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
I2CM_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
I2CM_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
I2CM_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
I2CM_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
I2CM_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
I2CM_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
I2CM_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
I2CM_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
I2CM_SCB__SS0_POSISTION EQU 0
I2CM_SCB__SS1_POSISTION EQU 1
I2CM_SCB__SS2_POSISTION EQU 2
I2CM_SCB__SS3_POSISTION EQU 3
I2CM_SCB__STATUS EQU CYREG_SCB1_STATUS
I2CM_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
I2CM_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
I2CM_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
I2CM_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
I2CM_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
I2CM_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
I2CM_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
I2CM_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
I2CM_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2CM_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2CM_SCB_IRQ__INTC_MASK EQU 0x800
I2CM_SCB_IRQ__INTC_NUMBER EQU 11
I2CM_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
I2CM_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2CM_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2CM_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2CM_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
I2CM_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2CM_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
I2CM_SCBCLK__ENABLE_MASK EQU 0x80000000
I2CM_SCBCLK__MASK EQU 0x80000000
I2CM_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00
I2CM_scl__0__DM__MASK EQU 0x07
I2CM_scl__0__DM__SHIFT EQU 0
I2CM_scl__0__DR EQU CYREG_PRT3_DR
I2CM_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2CM_scl__0__HSIOM_GPIO EQU 0
I2CM_scl__0__HSIOM_I2C EQU 14
I2CM_scl__0__HSIOM_I2C_SCL EQU 14
I2CM_scl__0__HSIOM_MASK EQU 0x0000000F
I2CM_scl__0__HSIOM_SHIFT EQU 0
I2CM_scl__0__HSIOM_SPI EQU 15
I2CM_scl__0__HSIOM_SPI_MOSI EQU 15
I2CM_scl__0__HSIOM_UART EQU 9
I2CM_scl__0__HSIOM_UART_RX EQU 9
I2CM_scl__0__INTCFG EQU CYREG_PRT3_INTCFG
I2CM_scl__0__INTSTAT EQU CYREG_PRT3_INTSTAT
I2CM_scl__0__MASK EQU 0x01
I2CM_scl__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2CM_scl__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2CM_scl__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2CM_scl__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2CM_scl__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2CM_scl__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2CM_scl__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2CM_scl__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2CM_scl__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2CM_scl__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2CM_scl__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2CM_scl__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2CM_scl__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2CM_scl__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2CM_scl__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2CM_scl__0__PC EQU CYREG_PRT3_PC
I2CM_scl__0__PC2 EQU CYREG_PRT3_PC2
I2CM_scl__0__PORT EQU 3
I2CM_scl__0__PS EQU CYREG_PRT3_PS
I2CM_scl__0__SHIFT EQU 0
I2CM_scl__DR EQU CYREG_PRT3_DR
I2CM_scl__INTCFG EQU CYREG_PRT3_INTCFG
I2CM_scl__INTSTAT EQU CYREG_PRT3_INTSTAT
I2CM_scl__MASK EQU 0x01
I2CM_scl__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2CM_scl__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2CM_scl__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2CM_scl__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2CM_scl__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2CM_scl__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2CM_scl__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2CM_scl__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2CM_scl__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2CM_scl__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2CM_scl__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2CM_scl__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2CM_scl__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2CM_scl__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2CM_scl__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2CM_scl__PC EQU CYREG_PRT3_PC
I2CM_scl__PC2 EQU CYREG_PRT3_PC2
I2CM_scl__PORT EQU 3
I2CM_scl__PS EQU CYREG_PRT3_PS
I2CM_scl__SHIFT EQU 0
I2CM_sda__0__DM__MASK EQU 0x38
I2CM_sda__0__DM__SHIFT EQU 3
I2CM_sda__0__DR EQU CYREG_PRT3_DR
I2CM_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2CM_sda__0__HSIOM_GPIO EQU 0
I2CM_sda__0__HSIOM_I2C EQU 14
I2CM_sda__0__HSIOM_I2C_SDA EQU 14
I2CM_sda__0__HSIOM_MASK EQU 0x000000F0
I2CM_sda__0__HSIOM_SHIFT EQU 4
I2CM_sda__0__HSIOM_SPI EQU 15
I2CM_sda__0__HSIOM_SPI_MISO EQU 15
I2CM_sda__0__HSIOM_UART EQU 9
I2CM_sda__0__HSIOM_UART_TX EQU 9
I2CM_sda__0__INTCFG EQU CYREG_PRT3_INTCFG
I2CM_sda__0__INTSTAT EQU CYREG_PRT3_INTSTAT
I2CM_sda__0__MASK EQU 0x02
I2CM_sda__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2CM_sda__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2CM_sda__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2CM_sda__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2CM_sda__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2CM_sda__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2CM_sda__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2CM_sda__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2CM_sda__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2CM_sda__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2CM_sda__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2CM_sda__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2CM_sda__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2CM_sda__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2CM_sda__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2CM_sda__0__PC EQU CYREG_PRT3_PC
I2CM_sda__0__PC2 EQU CYREG_PRT3_PC2
I2CM_sda__0__PORT EQU 3
I2CM_sda__0__PS EQU CYREG_PRT3_PS
I2CM_sda__0__SHIFT EQU 1
I2CM_sda__DR EQU CYREG_PRT3_DR
I2CM_sda__INTCFG EQU CYREG_PRT3_INTCFG
I2CM_sda__INTSTAT EQU CYREG_PRT3_INTSTAT
I2CM_sda__MASK EQU 0x02
I2CM_sda__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2CM_sda__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2CM_sda__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2CM_sda__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2CM_sda__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2CM_sda__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2CM_sda__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2CM_sda__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2CM_sda__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2CM_sda__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2CM_sda__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2CM_sda__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2CM_sda__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2CM_sda__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2CM_sda__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2CM_sda__PC EQU CYREG_PRT3_PC
I2CM_sda__PC2 EQU CYREG_PRT3_PC2
I2CM_sda__PORT EQU 3
I2CM_sda__PS EQU CYREG_PRT3_PS
I2CM_sda__SHIFT EQU 1

/* UART */
UART_rx__0__DM__MASK EQU 0x07
UART_rx__0__DM__SHIFT EQU 0
UART_rx__0__DR EQU CYREG_PRT4_DR
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_rx__0__HSIOM_GPIO EQU 0
UART_rx__0__HSIOM_I2C EQU 14
UART_rx__0__HSIOM_I2C_SCL EQU 14
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__HSIOM_SPI EQU 15
UART_rx__0__HSIOM_SPI_MOSI EQU 15
UART_rx__0__HSIOM_UART EQU 9
UART_rx__0__HSIOM_UART_RX EQU 9
UART_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_rx__0__MASK EQU 0x01
UART_rx__0__PC EQU CYREG_PRT4_PC
UART_rx__0__PC2 EQU CYREG_PRT4_PC2
UART_rx__0__PORT EQU 4
UART_rx__0__PS EQU CYREG_PRT4_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_PRT4_DR
UART_rx__INTCFG EQU CYREG_PRT4_INTCFG
UART_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_rx__MASK EQU 0x01
UART_rx__PC EQU CYREG_PRT4_PC
UART_rx__PC2 EQU CYREG_PRT4_PC2
UART_rx__PORT EQU 4
UART_rx__PS EQU CYREG_PRT4_PS
UART_rx__SHIFT EQU 0
UART_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
UART_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_C00
UART_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_SCBCLK__MASK EQU 0x80000000
UART_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_C00
UART_tx__0__DM__MASK EQU 0x38
UART_tx__0__DM__SHIFT EQU 3
UART_tx__0__DR EQU CYREG_PRT4_DR
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_tx__0__HSIOM_GPIO EQU 0
UART_tx__0__HSIOM_I2C EQU 14
UART_tx__0__HSIOM_I2C_SDA EQU 14
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__HSIOM_SPI EQU 15
UART_tx__0__HSIOM_SPI_MISO EQU 15
UART_tx__0__HSIOM_UART EQU 9
UART_tx__0__HSIOM_UART_TX EQU 9
UART_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_tx__0__MASK EQU 0x02
UART_tx__0__PC EQU CYREG_PRT4_PC
UART_tx__0__PC2 EQU CYREG_PRT4_PC2
UART_tx__0__PORT EQU 4
UART_tx__0__PS EQU CYREG_PRT4_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_PRT4_DR
UART_tx__INTCFG EQU CYREG_PRT4_INTCFG
UART_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_tx__MASK EQU 0x02
UART_tx__PC EQU CYREG_PRT4_PC
UART_tx__PC2 EQU CYREG_PRT4_PC2
UART_tx__PORT EQU 4
UART_tx__PS EQU CYREG_PRT4_PS
UART_tx__SHIFT EQU 1

/* Timer */
Timer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
Timer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
Timer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
Timer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
Timer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
Timer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
Timer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
Timer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
Timer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
Timer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
Timer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
Timer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
Timer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
Timer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* Pin_Vin */
Pin_Vin__0__DM__MASK EQU 0x7000
Pin_Vin__0__DM__SHIFT EQU 12
Pin_Vin__0__DR EQU CYREG_PRT0_DR
Pin_Vin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_Vin__0__HSIOM_MASK EQU 0x000F0000
Pin_Vin__0__HSIOM_SHIFT EQU 16
Pin_Vin__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_Vin__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_Vin__0__MASK EQU 0x10
Pin_Vin__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Pin_Vin__0__OUT_SEL_SHIFT EQU 8
Pin_Vin__0__OUT_SEL_VAL EQU 0
Pin_Vin__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_Vin__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_Vin__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_Vin__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_Vin__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_Vin__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_Vin__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_Vin__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_Vin__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_Vin__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_Vin__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_Vin__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_Vin__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_Vin__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_Vin__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_Vin__0__PC EQU CYREG_PRT0_PC
Pin_Vin__0__PC2 EQU CYREG_PRT0_PC2
Pin_Vin__0__PORT EQU 0
Pin_Vin__0__PS EQU CYREG_PRT0_PS
Pin_Vin__0__SHIFT EQU 4
Pin_Vin__DR EQU CYREG_PRT0_DR
Pin_Vin__INTCFG EQU CYREG_PRT0_INTCFG
Pin_Vin__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_Vin__MASK EQU 0x10
Pin_Vin__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_Vin__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_Vin__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_Vin__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_Vin__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_Vin__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_Vin__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_Vin__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_Vin__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_Vin__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_Vin__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_Vin__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_Vin__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_Vin__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_Vin__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_Vin__PC EQU CYREG_PRT0_PC
Pin_Vin__PC2 EQU CYREG_PRT0_PC2
Pin_Vin__PORT EQU 0
Pin_Vin__PS EQU CYREG_PRT0_PS
Pin_Vin__SHIFT EQU 4

/* Clk_Timer */
Clk_Timer__DIVIDER_MASK EQU 0x0000FFFF
Clk_Timer__ENABLE EQU CYREG_CLK_DIVIDER_A01
Clk_Timer__ENABLE_MASK EQU 0x80000000
Clk_Timer__MASK EQU 0x80000000
Clk_Timer__REGISTER EQU CYREG_CLK_DIVIDER_A01
Clk_Timer_1__DIVIDER_MASK EQU 0x0000FFFF
Clk_Timer_1__ENABLE EQU CYREG_CLK_DIVIDER_B01
Clk_Timer_1__ENABLE_MASK EQU 0x80000000
Clk_Timer_1__MASK EQU 0x80000000
Clk_Timer_1__REGISTER EQU CYREG_CLK_DIVIDER_B01

/* pin_incl_x */
pin_incl_x__0__DM__MASK EQU 0xE00
pin_incl_x__0__DM__SHIFT EQU 9
pin_incl_x__0__DR EQU CYREG_PRT0_DR
pin_incl_x__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
pin_incl_x__0__HSIOM_MASK EQU 0x0000F000
pin_incl_x__0__HSIOM_SHIFT EQU 12
pin_incl_x__0__INTCFG EQU CYREG_PRT0_INTCFG
pin_incl_x__0__INTSTAT EQU CYREG_PRT0_INTSTAT
pin_incl_x__0__MASK EQU 0x08
pin_incl_x__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
pin_incl_x__0__OUT_SEL_SHIFT EQU 6
pin_incl_x__0__OUT_SEL_VAL EQU 1
pin_incl_x__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
pin_incl_x__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
pin_incl_x__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
pin_incl_x__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
pin_incl_x__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
pin_incl_x__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
pin_incl_x__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
pin_incl_x__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
pin_incl_x__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
pin_incl_x__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
pin_incl_x__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
pin_incl_x__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
pin_incl_x__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
pin_incl_x__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
pin_incl_x__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
pin_incl_x__0__PC EQU CYREG_PRT0_PC
pin_incl_x__0__PC2 EQU CYREG_PRT0_PC2
pin_incl_x__0__PORT EQU 0
pin_incl_x__0__PS EQU CYREG_PRT0_PS
pin_incl_x__0__SHIFT EQU 3
pin_incl_x__DR EQU CYREG_PRT0_DR
pin_incl_x__INTCFG EQU CYREG_PRT0_INTCFG
pin_incl_x__INTSTAT EQU CYREG_PRT0_INTSTAT
pin_incl_x__MASK EQU 0x08
pin_incl_x__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
pin_incl_x__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
pin_incl_x__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
pin_incl_x__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
pin_incl_x__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
pin_incl_x__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
pin_incl_x__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
pin_incl_x__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
pin_incl_x__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
pin_incl_x__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
pin_incl_x__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
pin_incl_x__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
pin_incl_x__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
pin_incl_x__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
pin_incl_x__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
pin_incl_x__PC EQU CYREG_PRT0_PC
pin_incl_x__PC2 EQU CYREG_PRT0_PC2
pin_incl_x__PORT EQU 0
pin_incl_x__PS EQU CYREG_PRT0_PS
pin_incl_x__SHIFT EQU 3

/* ADC_SAR_SEQ */
ADC_SAR_SEQ_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_SAR_SEQ_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_SEQ_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_SAR_SEQ_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_SEQ_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_SEQ_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_SEQ_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_SEQ_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_SEQ_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_SAR_SEQ_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_SAR_SEQ_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_SEQ_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_SAR_SEQ_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_SEQ_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_SAR_SEQ_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_SEQ_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_SAR_SEQ_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_SEQ_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_SAR_SEQ_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_SEQ_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_SEQ_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_SEQ_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_SEQ_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_SEQ_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_SEQ_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_SEQ_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_SAR_SEQ_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_SEQ_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_SEQ_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_SAR_SEQ_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_SEQ_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_SAR_SEQ_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_SAR_SEQ_cy_psoc4_sarmux_8__CH_0_PIN EQU 2
ADC_SAR_SEQ_cy_psoc4_sarmux_8__CH_0_PORT EQU 7
ADC_SAR_SEQ_cy_psoc4_sarmux_8__CH_1_PIN EQU 3
ADC_SAR_SEQ_cy_psoc4_sarmux_8__CH_1_PORT EQU 7
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_SEQ_cy_psoc4_sarmux_8__VNEG0 EQU 0
ADC_SAR_SEQ_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_SAR_SEQ_intClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
ADC_SAR_SEQ_intClock__ENABLE_MASK EQU 0x80000000
ADC_SAR_SEQ_intClock__MASK EQU 0x80000000
ADC_SAR_SEQ_intClock__REGISTER EQU CYREG_CLK_DIVIDER_A00
ADC_SAR_SEQ_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_SEQ_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_SEQ_IRQ__INTC_MASK EQU 0x4000
ADC_SAR_SEQ_IRQ__INTC_NUMBER EQU 14
ADC_SAR_SEQ_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_SAR_SEQ_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_SEQ_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_SAR_SEQ_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_SEQ_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* HumidityTempIsr */
HumidityTempIsr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
HumidityTempIsr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
HumidityTempIsr__INTC_MASK EQU 0x10000
HumidityTempIsr__INTC_NUMBER EQU 16
HumidityTempIsr__INTC_PRIOR_MASK EQU 0xC0
HumidityTempIsr__INTC_PRIOR_NUM EQU 3
HumidityTempIsr__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
HumidityTempIsr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
HumidityTempIsr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* TimerHumidityTemp */
TimerHumidityTemp_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
TimerHumidityTemp_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
TimerHumidityTemp_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
TimerHumidityTemp_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
TimerHumidityTemp_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
TimerHumidityTemp_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
TimerHumidityTemp_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
TimerHumidityTemp_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
TimerHumidityTemp_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
TimerHumidityTemp_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
TimerHumidityTemp_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
TimerHumidityTemp_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
TimerHumidityTemp_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
TimerHumidityTemp_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
TimerHumidityTemp_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
TimerHumidityTemp_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
TimerHumidityTemp_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
TimerHumidityTemp_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
TimerHumidityTemp_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
TimerHumidityTemp_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
TimerHumidityTemp_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
TimerHumidityTemp_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
TimerHumidityTemp_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
TimerHumidityTemp_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
TimerHumidityTemp_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
TimerHumidityTemp_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
TimerHumidityTemp_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
TimerHumidityTemp_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
TimerHumidityTemp_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
TimerHumidityTemp_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x0200
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
