


                              Fusion Compiler (TM)

             Version U-2022.12-SP6 for linux64 - Aug 25, 2023 -SLE

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
Information: Term was not able to be set up using xterm-256color . Using "xterm" by default instead. (CLE-10)
##################################################
#####          Clock Tree Synthesis          #####
##################################################
# Sourcing setup script
source -echo ../../setup/icc2_dp_setup.tcl
set CURR_DIR  [pwd]
set PROY_HOME ${CURR_DIR}/../..;
set TSMC_HOME "/mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME";
############################
## RTL file name and type ##
############################
set DESIGN_NAME "top"
set HDL "sverilog"
set DESIGN_LIBRARY "${DESIGN_NAME}_lib"
#################################
set time [get_date]
puts "Command Start at: ${time}"
Command Start at: Sun May 25 00:37:03 2025
####################################
### 1. Variables for design prep ###
####################################
### SDC File
set SDCNAME "${DESIGN_NAME}"
### Ref Libs
set NDM_LIBS_PATH "../../setup/ndm_libraries/ndm/"
set STD_TIME_FRAME "../../setup/ndm_libraries/ndm/tcbn65lphpbwp_1.ndm"
set REFERENCE_LIBRARY "{${STD_TIME_FRAME} }"
set REFERENCE_LIBRARY 		[list   ${NDM_LIBS_PATH}/tcbn65lphpbwpcghvt_1_physical_only.ndm \
									${NDM_LIBS_PATH}/tcbn65lphpbwp_1_physical_only.ndm \
									${NDM_LIBS_PATH}/tpdn65lpgv2od3_sd_physical_only.ndm \
									${NDM_LIBS_PATH}/tpfn65lpgv2od3_physical_only.ndm \
									${NDM_LIBS_PATH}/tpbn65v_physical_only.ndm \
									${NDM_LIBS_PATH}/tpin65gv_physical_only.ndm \
									${NDM_LIBS_PATH}/tcbn65lphpbwpcghvt_1.ndm \
									${NDM_LIBS_PATH}/tcbn65lphpbwp_1.ndm \
									${NDM_LIBS_PATH}/tpdn65lpgv2od3_sdml.ndm \
									${NDM_LIBS_PATH}/tpfn65lpgv2od3ml.ndm \
									${NDM_LIBS_PATH}/ts1n65lpa2048x32m4_140a_5m.ndm ];
################################
### 2. Tech files and setup ####
################################
set TECH_FILE "${TSMC_HOME}/digital/Back_End/milkyway/tcbn65lphpbwp_140a/techfiles/tsmcn65_9lmT2.tf"
set TECH_LIB ""
#######################
## Layers and widths ##
#######################
set STANDARD_CELLS_WIDTH 0.42
set MAX_ROUTING_LAYER   "M6"
set MIN_ROUTING_LAYER   "M2"
set TARGET_SKEW         0.1
set RTL_PATH		"${CURR_DIR}/../../../common/rtl"
set SDC_PATH		"${CURR_DIR}/../../../common/sdc"
set SDC_FILE		"${CURR_DIR}/${DESIGN_NAME}.sdc"
####################################################
set VERILOG_PATH	"${RTL_PATH}/verilog"
set SVERILOG_PATH	"${RTL_PATH}/sverilog" 
set VHDL_PATH		"${RTL_PATH}/vhdl"
set RESULTS_PATH	"${CURR_DIR}/../../results"
set REPORTS_PATH	"${CURR_DIR}/../../reports"
###########
## Paths ##
###########
set DRC_RUNSET_FILE	"${CURR_DIR}/../../DRC/ICVLN65S_9M_6X2Z.26_1a"
set GDS_MAP_FILE        "${TSMC_HOME}/digital/Back_End/milkyway/tcbn65lphpbwpcg_200a/gdsout_6X2Z.map"
set ICV                "-I /mnt/vol_synopsys2023/pdks/xfab/design/xkit/xh018/synopsys/v9_0/ICValidator/v9_0_2"
####################
## Auto-floorplan ##
####################
set CONTROL_AUTO           "core"
# Percentage of cell area usage
set CORE_UTILIZATION_AUTO  0.5
# Move the nucleus 10 units
set CORE_OFFSET_AUTO       10
# Core shape
set SHAPE_AUTO             "R"
# Aspect ratio
set SIDE_RATIO_AUTO        {1 1.5}
# Flip the first row of the cell
set FFR_AUTO               "true"
# Using the M3 layer for pins
set LAYER_PIN_AUTO         {M3}
# Allows pins on all sides of the cell
set SIDES_AUTO             {1 2 3 4}
# Distance between pins
set PIN_SPACE_AUTO         4
######################
## Floorplan manual ##
######################
set CONTROL_M            "core"
# Percentage of cell area usage
set CORE_UTILIZATION_M   0.5
# Move the nucleus 10 units 
set CORE_OFFSET_M        10
# Core shape
set SHAPE_M              "R"
# Aspect ratio 
set SIDE_RATIO_M         {1.5 1}
# Flip the first row of the cell
set FFR_M                "true" 
# Using the M3 layer for pins
set LAYER_PIN_M          {M3}
# Allows pins on all sides of the cell
set SIDES_M              {1 2 3 4}
# Distance between pins
set PIN_SPACE_M          4 
#########################
## Configure MultiCore ##
#########################
set_host_options -name Oculi -max_cores 2
#report_host_options
source ${CURR_DIR}/../../setup/utilities.tcl
set UNSELECT_RULES "PO.DN.2* OD.DN.2* M*.DN.1* CSR.R.1* DM*.R.1*"
PO.DN.2* OD.DN.2* M*.DN.1* CSR.R.1* DM*.R.1*
#### ----- Open lib and create new block from previous script (05_place_opt.tcl) ----- ####
# Open the design library
open_lib ${DESIGN_LIBRARY}
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_8/FLOW/fc_flow/flow/work/top_lib' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_8/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwpcghvt_1_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_8/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwp_1_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_8/FLOW/fc_flow/setup/ndm_libraries/ndm/tpdn65lpgv2od3_sd_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_8/FLOW/fc_flow/setup/ndm_libraries/ndm/tpfn65lpgv2od3_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_8/FLOW/fc_flow/setup/ndm_libraries/ndm/tpbn65v_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_8/FLOW/fc_flow/setup/ndm_libraries/ndm/tpin65gv_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_8/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwpcghvt_1.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_8/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwp_1.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_8/FLOW/fc_flow/setup/ndm_libraries/ndm/tpdn65lpgv2od3_sdml.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_8/FLOW/fc_flow/setup/ndm_libraries/ndm/tpfn65lpgv2od3ml.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_8/FLOW/fc_flow/setup/ndm_libraries/ndm/ts1n65lpa2048x32m4_140a_5m.ndm' (FILE-007)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tcbn65lphpbwpcghvt.tf' used for frame-view creation in library 'tcbn65lphpbwpcghvt_1_physical_only', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpdn65lpgv2od3_sd.tf' used for frame-view creation in library 'tpdn65lpgv2od3_sd_physical_only', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpfn65lpgv2od3.tf' used for frame-view creation in library 'tpfn65lpgv2od3_physical_only', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tcbn65lphpbwpcghvt.tf' used for frame-view creation in library 'tcbn65lphpbwpcghvt_1', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpdn65lpgv2od3_sd.tf' used for frame-view creation in library 'tpdn65lpgv2od3_sdml', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpfn65lpgv2od3.tf' used for frame-view creation in library 'tpfn65lpgv2od3ml', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
{top_lib}
# Copy and open block
copy_block -from ${DESIGN_NAME}/place_opt -to ${DESIGN_NAME}/clock_opt
Information: User units loaded from library 'tcbn65lphpbwpcghvt_1' (LNK-040)
{top_lib:top/clock_opt.design}
open_block ${DESIGN_NAME}/clock_opt
Information: Incrementing open_count of block 'top_lib:top/clock_opt.design' to 2. (DES-021)
{top_lib:top/clock_opt.design}
#### ----- Setup application options ----- ####
set_app_options -name cts.common.max_fanout -value 50
cts.common.max_fanout 50
set_app_options -name cts.compile.enable_cell_relocation -value timing_aware
cts.compile.enable_cell_relocation timing_aware
set_app_options -name cts.compile.size_pre_existing_cell_to_cts_references -value true
cts.compile.size_pre_existing_cell_to_cts_references true
set_app_options -name cts.common.user_instance_name_prefix -value clock_opt
cts.common.user_instance_name_prefix clock_opt
# Improve routability ----------------------- GOTTA CHECK THIS WITH PABLO 
set_app_options    -name route.common.wire_on_grid_by_layer_name   -value {{M1 true } {M2 true} {M3 true}}
route.common.wire_on_grid_by_layer_name {{M1 true} {M2 true} {M3 true}}
set_app_options    -name route.common.via_on_grid_by_layer_name    -value {{VIA1_C false} {VIA2_C true}}
route.common.via_on_grid_by_layer_name {{VIA1_C false} {VIA2_C true}}
# Specify the driving cell -----------------------------------  ASK PABLO
set_driving_cell -lib_cell CKBD4HPBWP [get_ports clk] 
Using libraries: top_lib tcbn65lphpbwpcghvt_1_physical_only tcbn65lphpbwp_1_physical_only tpdn65lpgv2od3_sd_physical_only tpfn65lpgv2od3_physical_only tpbn65v_physical_only tpin65gv_physical_only tcbn65lphpbwpcghvt_1 tcbn65lphpbwp_1 tpdn65lpgv2od3_sdml tpfn65lpgv2od3ml ts1n65lpa2048x32m4_140a_5m
Updating block top_lib:top/clock_opt.design
Information: Total 1 mismatches are found on block 'top_lib:top/clock_opt.design'. (DMM-116)
Design 'top' was successfully linked.
1
# Define cell usage during CTS ------------------------------   ASK PABLO
set_lib_cell_purpose -include cts [get_lib_cells {CK*}]
Information: The design specific attribute override for lib_cell 'tcbn65lphpbwp_1:CKAN2D0HPBWP.timing' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'tcbn65lphpbwp_1:CKAN2D1HPBWP.timing' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'tcbn65lphpbwp_1:CKAN2D2HPBWP.timing' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'tcbn65lphpbwp_1:CKAN2D4HPBWP.timing' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'tcbn65lphpbwp_1:CKAN2D8HPBWP.timing' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'tcbn65lphpbwp_1:CKBD0HPBWP.timing' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'tcbn65lphpbwp_1:CKBD1HPBWP.timing' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'tcbn65lphpbwp_1:CKBD2HPBWP.timing' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'tcbn65lphpbwp_1:CKBD3HPBWP.timing' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'tcbn65lphpbwp_1:CKBD4HPBWP.timing' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
1
#### ----- Create Shielding options and Non-Default Routing (NDR) rules ----- ####
# Create NDR rule
create_routing_rule CLK_NDR \
	-default_reference_rule \
	-multiplier_width 2 \
	-multiplier_spacing 2 \
	-shield \
	-shield_widths {M1 0 M2 0 M3 0} \
	-snap_to_track 
{CLK_NDR}
# Define minimum and maximum clock routing layer
set_clock_routing_rules -rules CLK_NDR \
	-min_routing_layer M2 \
	-max_routing_layer M4
Information: The command 'set_clock_routing_rules' cleared the undo history. (UNDO-016)
1
# Set targer skew value
#set_clock_tree_options -clocks [all_clocks] -target_skew 0.1
set_clock_tree_options -clocks [all_clocks] -target_skew $TARGET_SKEW -corners {cornerSS cornerFF}
1
#### ----- Clock_opt flow ----- ####
get_clocks
{SYS_CLK}
# List the stages of clock_opt command
clock_opt -list_only
Information: Timer using 1 threads
Information: Starting 'clock_opt' (FLW-8000)
Information: Time: 2025-05-25 00:37:04 / Session: 0.00 hr / Command: 0.00 hr / Memory: 412 MB (FLW-8100)
clock_opt flow stages: build_clock route_clock final_opto
             build_clock:   clock synthesis and optimization
             route_clock:   detailed routing of clock nets
             final_opto:   datapath optimization based on synthesized clocks
Information: Ending 'clock_opt' (FLW-8001)
Information: Time: 2025-05-25 00:37:04 / Session: 0.00 hr / Command: 0.00 hr / Memory: 412 MB (FLW-8100)
1
# Synthesize and optimize the clock tree
clock_opt -to build_clock
Information: Starting 'clock_opt -to build_clock' (FLW-8000)
Information: Time: 2025-05-25 00:37:04 / Session: 0.00 hr / Command: 0.00 hr / Memory: 412 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: Corner cornerFF: no PVT mismatches. (PVT-032)
Information: Corner cornerSS: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.911913 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148761 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.838118 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148432 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (470000 340000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-05-25 00:37:05 / Session: 0.00 hr / Command: 0.00 hr / Memory: 590 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-05-25 00:37:05 / Session: 0.00 hr / Command: 0.00 hr / Memory: 590 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   scenarioFF	(Mode: mode1; Corner: cornerFF)
   scenarioSS	(Mode: mode1; Corner: cornerSS)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.max_fanout = 50
   cts.common.user_instance_name_prefix = clock_opt
   cts.compile.enable_cell_relocation = timing_aware
   cts.compile.enable_local_skew = true
   cts.compile.size_pre_existing_cell_to_cts_references = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   tcbn65lphpbwp_1/BUFFD0HPBWP
   tcbn65lphpbwp_1/BUFFD1HPBWP
   tcbn65lphpbwp_1/BUFFD2HPBWP
   tcbn65lphpbwp_1/BUFFD3HPBWP
   tcbn65lphpbwp_1/BUFFD4HPBWP
   tcbn65lphpbwp_1/BUFFD6HPBWP
   tcbn65lphpbwp_1/BUFFD8HPBWP
   tcbn65lphpbwp_1/BUFFD12HPBWP
   tcbn65lphpbwp_1/BUFFD16HPBWP
   tcbn65lphpbwp_1/CKBD0HPBWP
   tcbn65lphpbwp_1/CKBD1HPBWP
   tcbn65lphpbwp_1/CKBD2HPBWP
   tcbn65lphpbwp_1/CKBD3HPBWP
   tcbn65lphpbwp_1/CKBD4HPBWP
   tcbn65lphpbwp_1/CKBD6HPBWP
   tcbn65lphpbwp_1/CKBD8HPBWP
   tcbn65lphpbwp_1/CKBD12HPBWP
   tcbn65lphpbwp_1/CKBD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD8HPBWPHVT
   tcbn65lphpbwp_1/CKND0HPBWP
   tcbn65lphpbwp_1/CKND1HPBWP
   tcbn65lphpbwp_1/CKND2HPBWP
   tcbn65lphpbwp_1/CKND3HPBWP
   tcbn65lphpbwp_1/CKND4HPBWP
   tcbn65lphpbwp_1/CKND6HPBWP
   tcbn65lphpbwp_1/CKND8HPBWP
   tcbn65lphpbwp_1/CKND12HPBWP
   tcbn65lphpbwp_1/CKND16HPBWP
   tcbn65lphpbwp_1/INVD0HPBWP
   tcbn65lphpbwp_1/INVD1HPBWP
   tcbn65lphpbwp_1/INVD2HPBWP
   tcbn65lphpbwp_1/INVD3HPBWP
   tcbn65lphpbwp_1/INVD4HPBWP
   tcbn65lphpbwp_1/INVD6HPBWP
   tcbn65lphpbwp_1/INVD8HPBWP
   tcbn65lphpbwp_1/INVD12HPBWP
   tcbn65lphpbwp_1/INVD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD8HPBWPHVT

ICG reference list:
   tcbn65lphpbwp_1/CKLHQD1HPBWP
   tcbn65lphpbwp_1/CKLHQD2HPBWP
   tcbn65lphpbwp_1/CKLHQD3HPBWP
   tcbn65lphpbwp_1/CKLHQD4HPBWP
   tcbn65lphpbwp_1/CKLHQD6HPBWP
   tcbn65lphpbwp_1/CKLHQD8HPBWP
   tcbn65lphpbwp_1/CKLHQD12HPBWP
   tcbn65lphpbwp_1/CKLHQD16HPBWP
   tcbn65lphpbwp_1/CKLNQD1HPBWP
   tcbn65lphpbwp_1/CKLNQD2HPBWP
   tcbn65lphpbwp_1/CKLNQD3HPBWP
   tcbn65lphpbwp_1/CKLNQD4HPBWP
   tcbn65lphpbwp_1/CKLNQD6HPBWP
   tcbn65lphpbwp_1/CKLNQD8HPBWP
   tcbn65lphpbwp_1/CKLNQD12HPBWP
   tcbn65lphpbwp_1/CKLNQD16HPBWP

Information: 'cornerSS' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (470000 340000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: CLK_NDR; Min Layer: M2; Max Layer: M4

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.11 sec, cpu time is 0 hr : 0 min : 0.11 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 17 total shapes.
Layer M2: cached 0 shapes out of 4 total shapes.
Cached 168 vias out of 228 total vias.
Total 0.1875 seconds to build cellmap data
INFO: creating 5(r) x 6(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0x9c081ea0): 30
INFO: creating 5(r) x 6(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0x9c081ea0): 30
Total 0.0031 seconds to load 268 cell instances into cellmap
Moveable cells: 113; Application fixed cells: 0; Macro cells: 0; User fixed cells: 155
Average cell width 2.0407, cell height 2.0000, cell area 4.0814 for total 113 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 14 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.31 sec, cpu time is 0 hr : 0 min : 0.31 sec. (CTS-104)
Using the hold scaling of 1.000000 for scenario: CTS_DRC_OFF_SCEN0
Setting target skew for clock: SYS_CLK (mode mode1 corner cornerFF) as 1.500000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: The RC mode used is VR for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Drc Mode Option: auto
ABF: Best buffer=BUFFD4HPBWP: best inverter=CKND12HPBWP: useInverter=false: effort=low: 0.651: scenarioFF: 0
ABF: Best buffer=BUFFD4HPBWP: best inverter=CKND12HPBWP: useInverter=false: effort=low: 0.651: scenarioSS: 0
ABF: Core Area = 6 X 5 ()
1
Virtually optimized 2 out of 137 cells
Virtually buffered 2 cell outputs
1
Information: Relocated the clock cell 'clock_gate_reg_data_reg' from (36.80, 32.00) to (27.20, 24.00). (CTS-106)
A total of 1 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 1.56 sec, cpu time is 0 hr : 0 min : 1.55 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 50
Computing criticality for all echelons
Num of echelons 2
  Level 0 Num Nodes: 1
  Level 1 Num Nodes: 1
updateFoCnt for term clk
getFoCntForTermFromLoads return empty
FoCnt map:
 term (0x8cebacf0):  clock_gate_reg_data_reg/Q:   
   clock SYS_CLK mode mode1 count 14
    NDR : none 
Processing Echelon 1
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = cornerFF, mode = mode1)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = cornerSS, mode = mode1)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN1 (mode1:cornerSS)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active leakage power scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active dynamic power scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
orb constraints: using power mt scenarios
ORB: timingScenario CTS_DRC_OFF_SCEN1 timingCorner cornerSS
INFO: Using corner cornerSS for worst leakage corner
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Note - message 'POW-080' limit (10) exceeded. Remainder will be suppressed.
INFO: Using corner cornerSS for worst dynamic corner
Using default layer M5
new cutoff lpd: 1.36055e-06
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3303 / 0.3303)
corner=cornerFF, tran factor=0.9211 (0.3042 / 0.3303)
ORB: Nominal = 0.0586595  Design MT = 0.475000  Target = 0.3303106 (5.631 nominal)  MaxRC = 0.189890
ORB: Fast Target = 0.114399 ( 1.950 nominal )
ORB: stageDelay=0.17537, stageLength=5421584
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Core Area = 6 X 5 ()
   10% ...Number of Drivers Sized: 1 [100.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_reg_data_reg/Q
 Clocks: 
     SYS_CLK (mode1)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 0.600000
 Number of Sinks = 14
 Number of Gates = 0
 Number of Loads = 14
 Driver sized from CKLNQD1HPBWP to CKLNQD6HPBWP
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_reg_data_reg/Q
 Phase delay: (max r/f: 0.137711/nan  min r/f: 0.137711/nan) : clock_gate_reg_data_reg/CP
Processing Echelon 2
Recomputing criticality for non-critical echelon 2
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = cornerFF, mode = mode1)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = cornerSS, mode = mode1)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN1 (mode1:cornerSS)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active leakage power scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active dynamic power scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
orb constraints: using power mt scenarios
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = clk
 Clocks: 
     SYS_CLK (mode1)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 0.600000
 Number of Sinks = 0
 Number of Gates = 1
 Number of Loads = 1
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.137711/__  min r/f: 0.137711/__) : clock_gate_reg_data_reg/CP
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clk
 Phase delay: (max r/f: 0.138073/nan  min r/f: 0.138073/nan) : clk
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.67 sec, cpu time is 0 hr : 0 min : 0.67 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 50
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
Information: 0 out of 1 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 1 out of 14, orientation changed without moving: 0
Clock sink displacement max = 1.400000 um, average = 0.100000 um
Clock sink with large displacement: 0 (Threshold: 6.000000 um)
Largest displacement cells:
Clock sink inst 'reg_data_reg[7]' snapped from (22.40, 28.00) (R0) to (21.00, 28.00) (R0) displacement = 1.400000 um.
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 2 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block top are cleared. (TIM-123)
Total number of global routed clock nets: 2
Information: The run time for clock net global routing is 0 hr : 0 min : 0.28 sec, cpu time is 0 hr : 0 min : 0.28 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 138 nets, 2 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 50, DR 0), data (VR 134, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 2 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario scenarioSS (Mode mode1 Corner cornerSS)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
Average gCell capacity  5.22	 on layer (1)	 M1
Average gCell capacity  6.77	 on layer (2)	 M2
Average gCell capacity  7.84	 on layer (3)	 M3
Average gCell capacity  9.79	 on layer (4)	 M4
Average gCell capacity  9.95	 on layer (5)	 M5
Average gCell capacity  9.79	 on layer (6)	 M6
Average gCell capacity  9.95	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.05	 on layer (1)	 M1
Average number of tracks per gCell 9.86	 on layer (2)	 M2
Average number of tracks per gCell 10.05	 on layer (3)	 M3
Average number of tracks per gCell 9.86	 on layer (4)	 M4
Average number of tracks per gCell 10.05	 on layer (5)	 M5
Average number of tracks per gCell 9.86	 on layer (6)	 M6
Average number of tracks per gCell 10.05	 on layer (7)	 M7
Average number of tracks per gCell 2.48	 on layer (8)	 M8
Average number of tracks per gCell 2.55	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 AP
Number of gCells = 6380
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: top; type: design; tot_drc_vio: 0; buf_ct: 0; buf_area: 0.000000; cell_area: 10.800000
start cto; name: mode1:SYS_CLK; type: clock; latency: 0.157490; gskew: 0.001163; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 0; buf_area: 0.000000; cell_area: 10.800000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: SYS_CLK mode: mode1 root: clk
Clock QoR Before DRC Optimization:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0006; ID = 0.0842; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 10.8000; ClockWireLen = 190.4250; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0012; ID = 0.1575; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 10.8000; ClockWireLen = 190.4250; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9965

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.85u 00:00:00.03s 00:00:00.89e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0006; ID = 0.0842; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 10.8000; ClockWireLen = 190.4250; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0012; ID = 0.1575; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 10.8000; ClockWireLen = 190.4250; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.89 sec, cpu time is 0 hr : 0 min : 0.88 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.89 sec, cpu time is 0 hr : 0 min : 0.88 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
No corner selected from constraint nor user primary corner
Selecting clock SYS_CLK mode mode1 corner:  cornerFF	 cornerSS	
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: SYS_CLK mode: mode1 root: clk
Clock QoR Before Global latency and skew opt:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0006; ID = 0.0842; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 10.8000; ClockWireLen = 190.4250; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0012; ID = 0.1575; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 10.8000; ClockWireLen = 190.4250; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          2
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          2
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# Subgraph evaluation success rate in percent =     0.0000
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9954

-------------------------------------------------

Info: tMessage report level 0 is reset for the flow ctoSkew
Information: global optimization has converged.

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          2
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          2
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# Subgraph evaluation success rate in percent =     0.0000
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9954

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.14u 00:00:00.00s 00:00:00.15e: 
Clock QoR After Global latency and skew opt:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0006; ID = 0.0842; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 10.8000; ClockWireLen = 190.4250; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0090		0.0000		clock_gate_reg_data_reg/CP
  (1) 0.0835		0.0745		clock_gate_reg_data_reg/Q
  (2) 0.0842		0.0007		p3_reg[1]/CP
Shortest path:
  (0) 0.0090		0.0000		clock_gate_reg_data_reg/CP
  (1) 0.0835		0.0745		clock_gate_reg_data_reg/Q
  (2) 0.0836		0.0001		reg_data_reg[1]/CP
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0012; ID = 0.1575; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 10.8000; ClockWireLen = 190.4250; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0006		0.0000		clock_gate_reg_data_reg/CP
  (1) 0.1558		0.1552		clock_gate_reg_data_reg/Q
  (2) 0.1575		0.0017		p3_reg[1]/CP
Shortest path:
  (0) 0.0006		0.0000		clock_gate_reg_data_reg/CP
  (1) 0.1558		0.1552		clock_gate_reg_data_reg/Q
  (2) 0.1563		0.0005		reg_data_reg[1]/CP
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.15 sec, cpu time is 0 hr : 0 min : 0.15 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.15 sec, cpu time is 0 hr : 0 min : 0.15 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
No corner selected from constraint nor user primary corner
Selecting clock SYS_CLK mode mode1 corner:  cornerFF	 cornerSS	
-------------------------------------------------------------
Optimizing clock tree area
clock: SYS_CLK mode: mode1 root: clk
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          1
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          1
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# Subgraph evaluation success rate in percent =     0.0000
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9970

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0006; ID = 0.0842; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 10.8000; ClockWireLen = 190.4250; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0012; ID = 0.1575; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 10.8000; ClockWireLen = 190.4250; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.09u 00:00:00.00s 00:00:00.09e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.09 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.09 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: SYS_CLK mode: mode1 root: clk
Clock QoR Before DRC Optimization:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0006; ID = 0.0842; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 10.8000; ClockWireLen = 190.4250; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0012; ID = 0.1575; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 10.8000; ClockWireLen = 190.4250; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     1.0000

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0006; ID = 0.0842; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 10.8000; ClockWireLen = 190.4250; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0012; ID = 0.1575; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 10.8000; ClockWireLen = 190.4250; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:mode1            Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
SYS_CLK      Yes     0.0840  0.0840  0.0840  0.0840   cornerFF
SYS_CLK      Yes     0.1572  0.1572  0.1572  0.1572   cornerSS

Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.911913 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148761 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.838118 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148432 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 10.8000; ClockWireLen = 190.4250; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 10.8000; ClockWireLen = 190.4250; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
Buffer/Inverter reference list for clock tree synthesis:
   tcbn65lphpbwp_1/BUFFD0HPBWP
   tcbn65lphpbwp_1/BUFFD1HPBWP
   tcbn65lphpbwp_1/BUFFD2HPBWP
   tcbn65lphpbwp_1/BUFFD3HPBWP
   tcbn65lphpbwp_1/BUFFD4HPBWP
   tcbn65lphpbwp_1/BUFFD6HPBWP
   tcbn65lphpbwp_1/BUFFD8HPBWP
   tcbn65lphpbwp_1/BUFFD12HPBWP
   tcbn65lphpbwp_1/BUFFD16HPBWP
   tcbn65lphpbwp_1/CKBD0HPBWP
   tcbn65lphpbwp_1/CKBD1HPBWP
   tcbn65lphpbwp_1/CKBD2HPBWP
   tcbn65lphpbwp_1/CKBD3HPBWP
   tcbn65lphpbwp_1/CKBD4HPBWP
   tcbn65lphpbwp_1/CKBD6HPBWP
   tcbn65lphpbwp_1/CKBD8HPBWP
   tcbn65lphpbwp_1/CKBD12HPBWP
   tcbn65lphpbwp_1/CKBD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD8HPBWPHVT
   tcbn65lphpbwp_1/CKND0HPBWP
   tcbn65lphpbwp_1/CKND1HPBWP
   tcbn65lphpbwp_1/CKND2HPBWP
   tcbn65lphpbwp_1/CKND3HPBWP
   tcbn65lphpbwp_1/CKND4HPBWP
   tcbn65lphpbwp_1/CKND6HPBWP
   tcbn65lphpbwp_1/CKND8HPBWP
   tcbn65lphpbwp_1/CKND12HPBWP
   tcbn65lphpbwp_1/CKND16HPBWP
   tcbn65lphpbwp_1/INVD0HPBWP
   tcbn65lphpbwp_1/INVD1HPBWP
   tcbn65lphpbwp_1/INVD2HPBWP
   tcbn65lphpbwp_1/INVD3HPBWP
   tcbn65lphpbwp_1/INVD4HPBWP
   tcbn65lphpbwp_1/INVD6HPBWP
   tcbn65lphpbwp_1/INVD8HPBWP
   tcbn65lphpbwp_1/INVD12HPBWP
   tcbn65lphpbwp_1/INVD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD8HPBWPHVT

ICG reference list:
   tcbn65lphpbwp_1/CKLHQD1HPBWP
   tcbn65lphpbwp_1/CKLHQD2HPBWP
   tcbn65lphpbwp_1/CKLHQD3HPBWP
   tcbn65lphpbwp_1/CKLHQD4HPBWP
   tcbn65lphpbwp_1/CKLHQD6HPBWP
   tcbn65lphpbwp_1/CKLHQD8HPBWP
   tcbn65lphpbwp_1/CKLHQD12HPBWP
   tcbn65lphpbwp_1/CKLHQD16HPBWP
   tcbn65lphpbwp_1/CKLNQD1HPBWP
   tcbn65lphpbwp_1/CKLNQD2HPBWP
   tcbn65lphpbwp_1/CKLNQD3HPBWP
   tcbn65lphpbwp_1/CKLNQD4HPBWP
   tcbn65lphpbwp_1/CKLNQD6HPBWP
   tcbn65lphpbwp_1/CKLNQD8HPBWP
   tcbn65lphpbwp_1/CKLNQD12HPBWP
   tcbn65lphpbwp_1/CKLNQD16HPBWP


register reference list:
   tcbn65lphpbwp_1/DFCND1HPBWP
   tcbn65lphpbwp_1/DFCND2HPBWP
   tcbn65lphpbwp_1/DFCND4HPBWP
   tcbn65lphpbwp_1/DFCNQD1HPBWP
   tcbn65lphpbwp_1/DFCNQD2HPBWP
   tcbn65lphpbwp_1/DFCNQD4HPBWP
   tcbn65lphpbwp_1/DFCSND1HPBWP
   tcbn65lphpbwp_1/DFCSND2HPBWP
   tcbn65lphpbwp_1/DFCSND4HPBWP
   tcbn65lphpbwp_1/DFCSNQD1HPBWP
   tcbn65lphpbwp_1/DFCSNQD2HPBWP
   tcbn65lphpbwp_1/DFCSNQD4HPBWP
   tcbn65lphpbwp_1/DFD1HPBWP
   tcbn65lphpbwp_1/DFD2HPBWP
   tcbn65lphpbwp_1/DFD4HPBWP
   tcbn65lphpbwp_1/DFKCND1HPBWP
   tcbn65lphpbwp_1/DFKCND2HPBWP
   tcbn65lphpbwp_1/DFKCND4HPBWP
   tcbn65lphpbwp_1/DFKCNQD1HPBWP
   tcbn65lphpbwp_1/DFKCNQD2HPBWP
   tcbn65lphpbwp_1/DFKCNQD4HPBWP
   tcbn65lphpbwp_1/DFKCSND1HPBWP
   tcbn65lphpbwp_1/DFKCSND2HPBWP
   tcbn65lphpbwp_1/DFKCSND4HPBWP
   tcbn65lphpbwp_1/DFKSND1HPBWP
   tcbn65lphpbwp_1/DFKSND2HPBWP
   tcbn65lphpbwp_1/DFKSND4HPBWP
   tcbn65lphpbwp_1/DFNCND1HPBWP
   tcbn65lphpbwp_1/DFNCND2HPBWP
   tcbn65lphpbwp_1/DFNCND4HPBWP
   tcbn65lphpbwp_1/DFNCSND1HPBWP
   tcbn65lphpbwp_1/DFNCSND2HPBWP
   tcbn65lphpbwp_1/DFNCSND4HPBWP
   tcbn65lphpbwp_1/DFND1HPBWP
   tcbn65lphpbwp_1/DFND2HPBWP
   tcbn65lphpbwp_1/DFND4HPBWP
   tcbn65lphpbwp_1/DFNSND1HPBWP
   tcbn65lphpbwp_1/DFNSND2HPBWP
   tcbn65lphpbwp_1/DFNSND4HPBWP
   tcbn65lphpbwp_1/DFQD1HPBWP
   tcbn65lphpbwp_1/DFQD2HPBWP
   tcbn65lphpbwp_1/DFQD4HPBWP
   tcbn65lphpbwp_1/DFSND1HPBWP
   tcbn65lphpbwp_1/DFSND2HPBWP
   tcbn65lphpbwp_1/DFSND4HPBWP
   tcbn65lphpbwp_1/DFSNQD1HPBWP
   tcbn65lphpbwp_1/DFSNQD2HPBWP
   tcbn65lphpbwp_1/DFSNQD4HPBWP
   tcbn65lphpbwp_1/DFXD1HPBWP
   tcbn65lphpbwp_1/DFXD2HPBWP
   tcbn65lphpbwp_1/DFXD4HPBWP
   tcbn65lphpbwp_1/DFXQD1HPBWP
   tcbn65lphpbwp_1/DFXQD2HPBWP
   tcbn65lphpbwp_1/DFXQD4HPBWP
   tcbn65lphpbwp_1/EDFCND1HPBWP
   tcbn65lphpbwp_1/EDFCND2HPBWP
   tcbn65lphpbwp_1/EDFCND4HPBWP
   tcbn65lphpbwp_1/EDFCNQD1HPBWP
   tcbn65lphpbwp_1/EDFCNQD2HPBWP
   tcbn65lphpbwp_1/EDFCNQD4HPBWP
   tcbn65lphpbwp_1/EDFD1HPBWP
   tcbn65lphpbwp_1/EDFD2HPBWP
   tcbn65lphpbwp_1/EDFD4HPBWP
   tcbn65lphpbwp_1/EDFKCND1HPBWP
   tcbn65lphpbwp_1/EDFKCND2HPBWP
   tcbn65lphpbwp_1/EDFKCND4HPBWP
   tcbn65lphpbwp_1/EDFKCNQD1HPBWP
   tcbn65lphpbwp_1/EDFKCNQD2HPBWP
   tcbn65lphpbwp_1/EDFKCNQD4HPBWP
   tcbn65lphpbwp_1/EDFQD1HPBWP
   tcbn65lphpbwp_1/EDFQD2HPBWP
   tcbn65lphpbwp_1/EDFQD4HPBWP
   tcbn65lphpbwp_1/LHCND1HPBWP
   tcbn65lphpbwp_1/LHCND2HPBWP
   tcbn65lphpbwp_1/LHCND4HPBWP
   tcbn65lphpbwp_1/LHCNDD1HPBWP
   tcbn65lphpbwp_1/LHCNDD2HPBWP
   tcbn65lphpbwp_1/LHCNDD4HPBWP
   tcbn65lphpbwp_1/LHCNDQD1HPBWP
   tcbn65lphpbwp_1/LHCNDQD2HPBWP
   tcbn65lphpbwp_1/LHCNDQD4HPBWP
   tcbn65lphpbwp_1/LHCNQD1HPBWP
   tcbn65lphpbwp_1/LHCNQD2HPBWP
   tcbn65lphpbwp_1/LHCNQD4HPBWP
   tcbn65lphpbwp_1/LHCSND1HPBWP
   tcbn65lphpbwp_1/LHCSND2HPBWP
   tcbn65lphpbwp_1/LHCSND4HPBWP
   tcbn65lphpbwp_1/LHCSNDD1HPBWP
   tcbn65lphpbwp_1/LHCSNDD2HPBWP
   tcbn65lphpbwp_1/LHCSNDD4HPBWP
   tcbn65lphpbwp_1/LHCSNDQD1HPBWP
   tcbn65lphpbwp_1/LHCSNDQD2HPBWP
   tcbn65lphpbwp_1/LHCSNDQD4HPBWP
   tcbn65lphpbwp_1/LHCSNQD1HPBWP
   tcbn65lphpbwp_1/LHCSNQD2HPBWP
   tcbn65lphpbwp_1/LHCSNQD4HPBWP
   tcbn65lphpbwp_1/LHD1HPBWP
   tcbn65lphpbwp_1/LHD2HPBWP
   tcbn65lphpbwp_1/LHD4HPBWP
   tcbn65lphpbwp_1/LHQD1HPBWP
   tcbn65lphpbwp_1/LHQD2HPBWP
   tcbn65lphpbwp_1/LHQD4HPBWP
   tcbn65lphpbwp_1/LHSND1HPBWP
   tcbn65lphpbwp_1/LHSND2HPBWP
   tcbn65lphpbwp_1/LHSND4HPBWP
   tcbn65lphpbwp_1/LHSNDD1HPBWP
   tcbn65lphpbwp_1/LHSNDD2HPBWP
   tcbn65lphpbwp_1/LHSNDD4HPBWP
   tcbn65lphpbwp_1/LHSNDQD1HPBWP
   tcbn65lphpbwp_1/LHSNDQD2HPBWP
   tcbn65lphpbwp_1/LHSNDQD4HPBWP
   tcbn65lphpbwp_1/LHSNQD1HPBWP
   tcbn65lphpbwp_1/LHSNQD2HPBWP
   tcbn65lphpbwp_1/LHSNQD4HPBWP
   tcbn65lphpbwp_1/LNCND1HPBWP
   tcbn65lphpbwp_1/LNCND2HPBWP
   tcbn65lphpbwp_1/LNCND4HPBWP
   tcbn65lphpbwp_1/LNCNDD1HPBWP
   tcbn65lphpbwp_1/LNCNDD2HPBWP
   tcbn65lphpbwp_1/LNCNDD4HPBWP
   tcbn65lphpbwp_1/LNCNDQD1HPBWP
   tcbn65lphpbwp_1/LNCNDQD2HPBWP
   tcbn65lphpbwp_1/LNCNDQD4HPBWP
   tcbn65lphpbwp_1/LNCNQD1HPBWP
   tcbn65lphpbwp_1/LNCNQD2HPBWP
   tcbn65lphpbwp_1/LNCNQD4HPBWP
   tcbn65lphpbwp_1/LNCSND1HPBWP
   tcbn65lphpbwp_1/LNCSND2HPBWP
   tcbn65lphpbwp_1/LNCSND4HPBWP
   tcbn65lphpbwp_1/LNCSNDD1HPBWP
   tcbn65lphpbwp_1/LNCSNDD2HPBWP
   tcbn65lphpbwp_1/LNCSNDD4HPBWP
   tcbn65lphpbwp_1/LNCSNDQD1HPBWP
   tcbn65lphpbwp_1/LNCSNDQD2HPBWP
   tcbn65lphpbwp_1/LNCSNDQD4HPBWP
   tcbn65lphpbwp_1/LNCSNQD1HPBWP
   tcbn65lphpbwp_1/LNCSNQD2HPBWP
   tcbn65lphpbwp_1/LNCSNQD4HPBWP
   tcbn65lphpbwp_1/LND1HPBWP
   tcbn65lphpbwp_1/LND2HPBWP
   tcbn65lphpbwp_1/LND4HPBWP
   tcbn65lphpbwp_1/LNQD1HPBWP
   tcbn65lphpbwp_1/LNQD2HPBWP
   tcbn65lphpbwp_1/LNQD4HPBWP
   tcbn65lphpbwp_1/LNSND1HPBWP
   tcbn65lphpbwp_1/LNSND2HPBWP
   tcbn65lphpbwp_1/LNSND4HPBWP
   tcbn65lphpbwp_1/LNSNDD1HPBWP
   tcbn65lphpbwp_1/LNSNDD2HPBWP
   tcbn65lphpbwp_1/LNSNDD4HPBWP
   tcbn65lphpbwp_1/LNSNDQD1HPBWP
   tcbn65lphpbwp_1/LNSNDQD2HPBWP
   tcbn65lphpbwp_1/LNSNDQD4HPBWP
   tcbn65lphpbwp_1/LNSNQD1HPBWP
   tcbn65lphpbwp_1/LNSNQD2HPBWP
   tcbn65lphpbwp_1/LNSNQD4HPBWP
   tcbn65lphpbwp_1/SDFCND0HPBWP
   tcbn65lphpbwp_1/SDFCND1HPBWP
   tcbn65lphpbwp_1/SDFCND2HPBWP
   tcbn65lphpbwp_1/SDFCND4HPBWP
   tcbn65lphpbwp_1/SDFCNQD0HPBWP
   tcbn65lphpbwp_1/SDFCNQD1HPBWP
   tcbn65lphpbwp_1/SDFCNQD2HPBWP
   tcbn65lphpbwp_1/SDFCNQD4HPBWP
   tcbn65lphpbwp_1/SDFCSND0HPBWP
   tcbn65lphpbwp_1/SDFCSND1HPBWP
   tcbn65lphpbwp_1/SDFCSND2HPBWP
   tcbn65lphpbwp_1/SDFCSND4HPBWP
   tcbn65lphpbwp_1/SDFCSNQD0HPBWP
   tcbn65lphpbwp_1/SDFCSNQD1HPBWP
   tcbn65lphpbwp_1/SDFCSNQD2HPBWP
   tcbn65lphpbwp_1/SDFCSNQD4HPBWP
   tcbn65lphpbwp_1/SDFD0HPBWP
   tcbn65lphpbwp_1/SDFD1HPBWP
   tcbn65lphpbwp_1/SDFD2HPBWP
   tcbn65lphpbwp_1/SDFD4HPBWP
   tcbn65lphpbwp_1/SDFKCND0HPBWP
   tcbn65lphpbwp_1/SDFKCND1HPBWP
   tcbn65lphpbwp_1/SDFKCND2HPBWP
   tcbn65lphpbwp_1/SDFKCND4HPBWP
   tcbn65lphpbwp_1/SDFKCNQD0HPBWP
   tcbn65lphpbwp_1/SDFKCNQD1HPBWP
   tcbn65lphpbwp_1/SDFKCNQD2HPBWP
   tcbn65lphpbwp_1/SDFKCNQD4HPBWP
   tcbn65lphpbwp_1/SDFKCSND0HPBWP
   tcbn65lphpbwp_1/SDFKCSND1HPBWP
   tcbn65lphpbwp_1/SDFKCSND2HPBWP
   tcbn65lphpbwp_1/SDFKCSND4HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD0HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD1HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD2HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD4HPBWP
   tcbn65lphpbwp_1/SDFKSND0HPBWP
   tcbn65lphpbwp_1/SDFKSND1HPBWP
   tcbn65lphpbwp_1/SDFKSND2HPBWP
   tcbn65lphpbwp_1/SDFKSND4HPBWP
   tcbn65lphpbwp_1/SDFKSNQD0HPBWP
   tcbn65lphpbwp_1/SDFKSNQD1HPBWP
   tcbn65lphpbwp_1/SDFKSNQD2HPBWP
   tcbn65lphpbwp_1/SDFKSNQD4HPBWP
   tcbn65lphpbwp_1/SDFNCND0HPBWP
   tcbn65lphpbwp_1/SDFNCND1HPBWP
   tcbn65lphpbwp_1/SDFNCND2HPBWP
   tcbn65lphpbwp_1/SDFNCND4HPBWP
   tcbn65lphpbwp_1/SDFNCSND0HPBWP
   tcbn65lphpbwp_1/SDFNCSND1HPBWP
   tcbn65lphpbwp_1/SDFNCSND2HPBWP
   tcbn65lphpbwp_1/SDFNCSND4HPBWP
   tcbn65lphpbwp_1/SDFND0HPBWP
   tcbn65lphpbwp_1/SDFND1HPBWP
   tcbn65lphpbwp_1/SDFND2HPBWP
   tcbn65lphpbwp_1/SDFND4HPBWP
   tcbn65lphpbwp_1/SDFNSND0HPBWP
   tcbn65lphpbwp_1/SDFNSND1HPBWP
   tcbn65lphpbwp_1/SDFNSND2HPBWP
   tcbn65lphpbwp_1/SDFNSND4HPBWP
   tcbn65lphpbwp_1/SDFQD0HPBWP
   tcbn65lphpbwp_1/SDFQD1HPBWP
   tcbn65lphpbwp_1/SDFQD2HPBWP
   tcbn65lphpbwp_1/SDFQD4HPBWP
   tcbn65lphpbwp_1/SDFQND0HPBWP
   tcbn65lphpbwp_1/SDFQND1HPBWP
   tcbn65lphpbwp_1/SDFQND2HPBWP
   tcbn65lphpbwp_1/SDFQND4HPBWP
   tcbn65lphpbwp_1/SDFSND0HPBWP
   tcbn65lphpbwp_1/SDFSND1HPBWP
   tcbn65lphpbwp_1/SDFSND2HPBWP
   tcbn65lphpbwp_1/SDFSND4HPBWP
   tcbn65lphpbwp_1/SDFSNQD0HPBWP
   tcbn65lphpbwp_1/SDFSNQD1HPBWP
   tcbn65lphpbwp_1/SDFSNQD2HPBWP
   tcbn65lphpbwp_1/SDFSNQD4HPBWP
   tcbn65lphpbwp_1/SDFXD0HPBWP
   tcbn65lphpbwp_1/SDFXD1HPBWP
   tcbn65lphpbwp_1/SDFXD2HPBWP
   tcbn65lphpbwp_1/SDFXD4HPBWP
   tcbn65lphpbwp_1/SDFXQD0HPBWP
   tcbn65lphpbwp_1/SDFXQD1HPBWP
   tcbn65lphpbwp_1/SDFXQD2HPBWP
   tcbn65lphpbwp_1/SDFXQD4HPBWP
   tcbn65lphpbwp_1/SEDFCND0HPBWP
   tcbn65lphpbwp_1/SEDFCND1HPBWP
   tcbn65lphpbwp_1/SEDFCND2HPBWP
   tcbn65lphpbwp_1/SEDFCND4HPBWP
   tcbn65lphpbwp_1/SEDFCNQD0HPBWP
   tcbn65lphpbwp_1/SEDFCNQD1HPBWP
   tcbn65lphpbwp_1/SEDFCNQD2HPBWP
   tcbn65lphpbwp_1/SEDFCNQD4HPBWP
   tcbn65lphpbwp_1/SEDFD0HPBWP
   tcbn65lphpbwp_1/SEDFD1HPBWP
   tcbn65lphpbwp_1/SEDFD2HPBWP
   tcbn65lphpbwp_1/SEDFD4HPBWP
   tcbn65lphpbwp_1/SEDFXD0HPBWP
   tcbn65lphpbwp_1/SEDFXD1HPBWP
   tcbn65lphpbwp_1/SEDFXD2HPBWP
   tcbn65lphpbwp_1/SEDFXD4HPBWP
   tcbn65lphpbwp_1/SEDFKCND0HPBWP
   tcbn65lphpbwp_1/SEDFKCND1HPBWP
   tcbn65lphpbwp_1/SEDFKCND2HPBWP
   tcbn65lphpbwp_1/SEDFKCND4HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD0HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD1HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD2HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD4HPBWP
   tcbn65lphpbwp_1/SEDFQD0HPBWP
   tcbn65lphpbwp_1/SEDFQD1HPBWP
   tcbn65lphpbwp_1/SEDFQD2HPBWP
   tcbn65lphpbwp_1/SEDFQD4HPBWP
   tcbn65lphpbwp_1/SEDFQXD0HPBWP
   tcbn65lphpbwp_1/SEDFQXD1HPBWP
   tcbn65lphpbwp_1/SEDFQXD2HPBWP
   tcbn65lphpbwp_1/SEDFQXD4HPBWP
   tcbn65lphpbwp_1/SEDFQND0HPBWP
   tcbn65lphpbwp_1/SEDFQND1HPBWP
   tcbn65lphpbwp_1/SEDFQND2HPBWP
   tcbn65lphpbwp_1/SEDFQND4HPBWP
   tcbn65lphpbwp_1/SEDFQNXD0HPBWP
   tcbn65lphpbwp_1/SEDFQNXD1HPBWP
   tcbn65lphpbwp_1/SEDFQNXD2HPBWP
   tcbn65lphpbwp_1/SEDFQNXD4HPBWP
   tcbn65lphpbwpcghvt_1/PTDFCND1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFDFCND1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFLGD4HPBWPHVT

Information: 'cornerSS' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.014153, elapsed 0.014218, speed up 0.995428.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 50, DR 0), data (VR 134, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario scenarioFF.
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 4 ****
Information: Propagated activity on scenario scenarioSS identical to that on scenarioFF (POW-006)
Total power = 0.054208, Leakage = 0.010893, Internal = 0.030799, Switching = 0.012515

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 7.167173, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.187034, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 7.167173, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.187034, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 7.167, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.187, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=7.933409, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: scenarioFF , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: mode1, id = 1
          corner: cornerFF, id = 2
          isHold: wns = 0.187034, unweighted tns = 0.000000

    scenario 1: scenarioSS , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, hold blocked 
          mode: mode1, id = 1
          corner: cornerSS, id = 1
          isSetup: wns = 7.167173, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.989967
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.989862
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:cto1_HOLD_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 7.167173, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.187034, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 7.167173, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.187034, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 7.167, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.187, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=7.933409, tns=0.000000, nvp=0)

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              1
  # Valid linear regressions                     1
  # Seeds with valid budget                      1
  # Seeds with accepted implementation           1
  # NumCTCells changed                           0

  # Number of cells sized                        1
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.984669
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.995725
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.994000
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   0.995130
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           0.526902
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 19.22%
     Prepare moo/get initial QOR:                5.57%
     Commit/annotate budget:                     0.00%
     Solve runtime: 73.95% of which 66.90% is incremental-LP runtime
     Other:                                      1.26%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  0.995979
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              0.995160

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 7.159199, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.189880, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 7.159199, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.189880, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 7.159, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.190, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=7.930289, tns=0.000000, nvp=0)
 CCD flow runtime: cpu 3.890681, elapsed 3.902992, speed up 0.996846.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 190.4250; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 190.4250; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 3.96 sec, cpu time is 0 hr : 0 min : 3.94 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =     7 

No. doRoutes           =    30 
No. doUnroutes         =    15 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =    30 
No. undoUnroutes       =    15 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The net parasitics of block top are cleared. (TIM-123)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   24  Alloctr   25  Proc 8440 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,57.00um,44.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   30  Proc 8440 
Net statistics:
Total number of nets     = 138
Number of nets to route  = 2
Number of nets with max-layer-mode hard = 2
2 nets are partially connected,
 of which 0 are detail routed and 2 are global routed.
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
2 nets have non-default rule CLK_NDR
	 2 non-user-specified nets, 2 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 2, Total Half Perimeter Wire Length (HPWL) 100 microns
HPWL   0 ~   50 microns: Net Count        1	Total HPWL           40 microns
HPWL  50 ~  100 microns: Net Count        1	Total HPWL           60 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   30  Proc 8440 
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
Average gCell capacity  5.22	 on layer (1)	 M1
Average gCell capacity  6.77	 on layer (2)	 M2
Average gCell capacity  7.84	 on layer (3)	 M3
Average gCell capacity  9.79	 on layer (4)	 M4
Average gCell capacity  9.95	 on layer (5)	 M5
Average gCell capacity  9.79	 on layer (6)	 M6
Average gCell capacity  9.95	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.05	 on layer (1)	 M1
Average number of tracks per gCell 9.86	 on layer (2)	 M2
Average number of tracks per gCell 10.05	 on layer (3)	 M3
Average number of tracks per gCell 9.86	 on layer (4)	 M4
Average number of tracks per gCell 10.05	 on layer (5)	 M5
Average number of tracks per gCell 9.86	 on layer (6)	 M6
Average number of tracks per gCell 10.05	 on layer (7)	 M7
Average number of tracks per gCell 2.48	 on layer (8)	 M8
Average number of tracks per gCell 2.55	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 AP
Number of gCells = 6380
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   31  Proc 8440 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   31  Proc 8440 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   31  Proc 8440 
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   98  Alloctr   99  Proc 8440 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   98  Alloctr   99  Proc 8440 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     7 Max = 3 GRCs =     3 (0.24%)
Initial. H routing: Overflow =     7 Max = 3 (GRCs =  2) GRCs =     3 (0.47%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.16%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     6 Max = 3 (GRCs =  2) GRCs =     2 (0.31%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 185.93
Initial. Layer M1 wire length = 36.90
Initial. Layer M2 wire length = 9.41
Initial. Layer M3 wire length = 27.04
Initial. Layer M4 wire length = 112.58
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 88
Initial. Via VIA12 count = 36
Initial. Via VIA23 count = 30
Initial. Via VIA34 count = 22
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   98  Alloctr   99  Proc 8440 

Congestion utilization per direction:
Average vertical track utilization   =  1.78 %
Peak    vertical track utilization   = 25.00 %
Average horizontal track utilization =  0.94 %
Peak    horizontal track utilization = 26.09 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Global Routing] Total (MB): Used   98  Alloctr   98  Proc 8440 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   57  Alloctr   57  Proc 8440 
Skip track assign
Skip detail route
Updating the database ...
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Info: 14 sinks and boundary insts are set as application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.08 sec, cpu time is 0 hr : 0 min : 0.08 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 2 flat clock tree nets.
There are 1 non-sink instances (total area 8.40) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:08.63u 00:00:00.34s 00:00:09.01e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

No clock balance group was found, so skip the balance
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-05-25 00:37:14 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1463 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 138 nets, 2 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.911913 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148761 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.838118 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148432 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:    18 s (  0.00 hr )  ELAPSE:    20 s (  0.01 hr )  MEM-PEAK:  1462 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Clock-opt timing update complete          CPU:    18 s (  0.00 hr )  ELAPSE:    20 s (  0.01 hr )  MEM-PEAK:  1462 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario scenarioFF.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario scenarioSS identical to that on scenarioFF (POW-006)
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0  10586.996
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0    115.021
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  10586.996       462.00        113          0          8
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  10586.996       462.00        113
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Clock-opt initialization complete         CPU:    23 s (  0.01 hr )  ELAPSE:    25 s (  0.01 hr )  MEM-PEAK:  1462 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (470000 340000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario scenarioFF  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario scenarioSS  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:24     0.000     0.000   642.800     0.000     0.000         0         8         0     0.000      1462 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0257 seconds to build cellmap data
INFO: creating 8(r) x 10(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xa23c8d00): 80
INFO: creating 8(r) x 10(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xa23c8d00): 80
Total 0.0022 seconds to load 268 cell instances into cellmap
Moveable cells: 98; Application fixed cells: 15; Macro cells: 0; User fixed cells: 155
Average cell width 2.0442, cell height 2.0000, cell area 4.0885 for total 113 placed and application fixed cells
Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1462

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1462
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Core Area = 6 X 5 ()
INFO: New Levelizer turned on
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1462
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1462

Layer name: M2, Mask name: metal2, Layer number: 32
Layer name: M3, Mask name: metal3, Layer number: 33
Layer name: M4, Mask name: metal4, Layer number: 34
Layer name: M5, Mask name: metal5, Layer number: 35
Layer name: M6, Mask name: metal6, Layer number: 36
CCL: Total Usage Adjustment : 1
INFO: Derive row count 5 from GR congestion map (22/4)
INFO: Derive col count 7 from GR congestion map (29/4)
Convert timing mode ...
Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1462
Clock-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1462
Clock-opt optimization Phase 7 Iter  3          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1462
Clock-opt optimization Phase 7 Iter  4          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1462
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Core Area = 6 X 5 ()
Clock-opt optimization Phase 7 Iter  5          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1462
Clock-opt optimization Phase 7 Iter  6          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1462
Clock-opt optimization Phase 7 Iter  7          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1462
Clock-opt optimization Phase 7 Iter  8          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1462
Clock-opt optimization Phase 7 Iter  9          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1462
Clock-opt optimization Phase 7 Iter 10          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1462
Clock-opt optimization Phase 7 Iter 11          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1462
Clock-opt optimization Phase 7 Iter 12          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1462
Clock-opt optimization Phase 7 Iter 13          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1462
Clock-opt optimization Phase 7 Iter 14          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1462
Clock-opt optimization Phase 7 Iter 15          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1462
Clock-opt optimization Phase 7 Iter 16          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1462
Clock-opt optimization Phase 7 Iter 17          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1462
Clock-opt optimization Phase 7 Iter 18          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1462
Clock-opt optimization Phase 7 Iter 19          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1462

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1462

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-05-25 00:37:22 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1463 MB (FLW-8100)
Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1462
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: CTS will work on the following scenarios. (CTS-101)
   scenarioFF	(Mode: mode1; Corner: cornerFF)
   scenarioSS	(Mode: mode1; Corner: cornerSS)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.max_fanout = 50
   cts.common.user_instance_name_prefix = clock_opt
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.compile.size_pre_existing_cell_to_cts_references = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   tcbn65lphpbwp_1/BUFFD0HPBWP
   tcbn65lphpbwp_1/BUFFD1HPBWP
   tcbn65lphpbwp_1/BUFFD2HPBWP
   tcbn65lphpbwp_1/BUFFD3HPBWP
   tcbn65lphpbwp_1/BUFFD4HPBWP
   tcbn65lphpbwp_1/BUFFD6HPBWP
   tcbn65lphpbwp_1/BUFFD8HPBWP
   tcbn65lphpbwp_1/BUFFD12HPBWP
   tcbn65lphpbwp_1/BUFFD16HPBWP
   tcbn65lphpbwp_1/CKBD0HPBWP
   tcbn65lphpbwp_1/CKBD1HPBWP
   tcbn65lphpbwp_1/CKBD2HPBWP
   tcbn65lphpbwp_1/CKBD3HPBWP
   tcbn65lphpbwp_1/CKBD4HPBWP
   tcbn65lphpbwp_1/CKBD6HPBWP
   tcbn65lphpbwp_1/CKBD8HPBWP
   tcbn65lphpbwp_1/CKBD12HPBWP
   tcbn65lphpbwp_1/CKBD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD8HPBWPHVT
   tcbn65lphpbwp_1/CKND0HPBWP
   tcbn65lphpbwp_1/CKND1HPBWP
   tcbn65lphpbwp_1/CKND2HPBWP
   tcbn65lphpbwp_1/CKND3HPBWP
   tcbn65lphpbwp_1/CKND4HPBWP
   tcbn65lphpbwp_1/CKND6HPBWP
   tcbn65lphpbwp_1/CKND8HPBWP
   tcbn65lphpbwp_1/CKND12HPBWP
   tcbn65lphpbwp_1/CKND16HPBWP
   tcbn65lphpbwp_1/INVD0HPBWP
   tcbn65lphpbwp_1/INVD1HPBWP
   tcbn65lphpbwp_1/INVD2HPBWP
   tcbn65lphpbwp_1/INVD3HPBWP
   tcbn65lphpbwp_1/INVD4HPBWP
   tcbn65lphpbwp_1/INVD6HPBWP
   tcbn65lphpbwp_1/INVD8HPBWP
   tcbn65lphpbwp_1/INVD12HPBWP
   tcbn65lphpbwp_1/INVD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD8HPBWPHVT

ICG reference list:
   tcbn65lphpbwp_1/CKLHQD1HPBWP
   tcbn65lphpbwp_1/CKLHQD2HPBWP
   tcbn65lphpbwp_1/CKLHQD3HPBWP
   tcbn65lphpbwp_1/CKLHQD4HPBWP
   tcbn65lphpbwp_1/CKLHQD6HPBWP
   tcbn65lphpbwp_1/CKLHQD8HPBWP
   tcbn65lphpbwp_1/CKLHQD12HPBWP
   tcbn65lphpbwp_1/CKLHQD16HPBWP
   tcbn65lphpbwp_1/CKLNQD1HPBWP
   tcbn65lphpbwp_1/CKLNQD2HPBWP
   tcbn65lphpbwp_1/CKLNQD3HPBWP
   tcbn65lphpbwp_1/CKLNQD4HPBWP
   tcbn65lphpbwp_1/CKLNQD6HPBWP
   tcbn65lphpbwp_1/CKLNQD8HPBWP
   tcbn65lphpbwp_1/CKLNQD12HPBWP
   tcbn65lphpbwp_1/CKLNQD16HPBWP

Information: 'cornerSS' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (470000 340000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: CLK_NDR; Min Layer: M2; Max Layer: M4

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.13 sec, cpu time is 0 hr : 0 min : 0.13 sec. (CTS-104)
Info: run final cts with the following settings: _runCts 0 _runCto 1 _runSnapClockSinks 0
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 31 total shapes.
Layer M2: cached 0 shapes out of 9 total shapes.
Cached 168 vias out of 316 total vias.
Total 0.0580 seconds to build cellmap data
INFO: creating 5(r) x 6(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0x98aa0168): 30
INFO: creating 5(r) x 6(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0x98aa0168): 30
Total 0.0036 seconds to load 268 cell instances into cellmap
Moveable cells: 98; Application fixed cells: 15; Macro cells: 0; User fixed cells: 155
Average cell width 2.0442, cell height 2.0000, cell area 4.0885 for total 113 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.06 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: SYS_CLK mode: mode1 root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0006; ID = 0.0960; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 193.5800; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0014; ID = 0.1794; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 193.5800; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0006; ID = 0.0960; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 193.5800; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0014; ID = 0.1794; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 193.5800; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario scenarioFF pathgroup **clock_gating_default**
Target path group: scenario scenarioSS pathgroup **clock_gating_default**
Information: CCD will use corner cornerSS for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 10.000000
INFO: Clock latencies not changed
CUS IO adjustment after BDCCD done not change IO
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 52, DR 0), data (VR 134, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario scenarioSS (Mode mode1 Corner cornerSS)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
Average gCell capacity  5.22	 on layer (1)	 M1
Average gCell capacity  6.77	 on layer (2)	 M2
Average gCell capacity  7.84	 on layer (3)	 M3
Average gCell capacity  9.79	 on layer (4)	 M4
Average gCell capacity  9.95	 on layer (5)	 M5
Average gCell capacity  9.79	 on layer (6)	 M6
Average gCell capacity  9.95	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.05	 on layer (1)	 M1
Average number of tracks per gCell 9.86	 on layer (2)	 M2
Average number of tracks per gCell 10.05	 on layer (3)	 M3
Average number of tracks per gCell 9.86	 on layer (4)	 M4
Average number of tracks per gCell 10.05	 on layer (5)	 M5
Average number of tracks per gCell 9.86	 on layer (6)	 M6
Average number of tracks per gCell 10.05	 on layer (7)	 M7
Average number of tracks per gCell 2.48	 on layer (8)	 M8
Average number of tracks per gCell 2.55	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 AP
Number of gCells = 6380
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Information: 'cornerSS' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (budget_implementation, last_qor_strategy): 4 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.015125, elapsed 0.015188, speed up 0.995852.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 52, DR 0), data (VR 134, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.053152, Leakage = 0.010702, Internal = 0.029813, Switching = 0.012637

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 7.157330, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.189909, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 7.157330, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.189909, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 7.157, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.190, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=7.930072, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: scenarioFF , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: mode1, id = 1
          corner: cornerFF, id = 2
          isHold: wns = 0.189909, unweighted tns = 0.000000

    scenario 1: scenarioSS , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, hold blocked 
          mode: mode1, id = 1
          corner: cornerSS, id = 1
          isSetup: wns = 7.157330, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.995481
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.995499
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.981818

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_HOLD_TNS2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 7.157330, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.189909, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 7.157330, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.189909, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 7.157, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.190, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=7.930072, tns=0.000000, nvp=0)

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.995737
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.995675
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.977778

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_WNS3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 7.157330, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.189909, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 7.157330, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.189909, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 7.157, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.190, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=7.930072, tns=0.000000, nvp=0)
 CCD flow runtime: cpu 0.240870, elapsed 0.241823, speed up 0.996059.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The net parasitics of block top are cleared. (TIM-123)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   24  Alloctr   25  Proc 8520 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,57.00um,44.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   30  Proc 8520 
Net statistics:
Total number of nets     = 138
Number of nets to route  = 2
Number of nets with max-layer-mode hard = 2
4 nets are fully connected,
 of which 2 are detail routed and 2 are global routed.
2 nets have non-default rule CLK_NDR
	 2 non-user-specified nets, 2 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0	Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   30  Proc 8520 
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
Average gCell capacity  5.22	 on layer (1)	 M1
Average gCell capacity  6.77	 on layer (2)	 M2
Average gCell capacity  7.84	 on layer (3)	 M3
Average gCell capacity  9.79	 on layer (4)	 M4
Average gCell capacity  9.95	 on layer (5)	 M5
Average gCell capacity  9.79	 on layer (6)	 M6
Average gCell capacity  9.95	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.05	 on layer (1)	 M1
Average number of tracks per gCell 9.86	 on layer (2)	 M2
Average number of tracks per gCell 10.05	 on layer (3)	 M3
Average number of tracks per gCell 9.86	 on layer (4)	 M4
Average number of tracks per gCell 10.05	 on layer (5)	 M5
Average number of tracks per gCell 9.86	 on layer (6)	 M6
Average number of tracks per gCell 10.05	 on layer (7)	 M7
Average number of tracks per gCell 2.48	 on layer (8)	 M8
Average number of tracks per gCell 2.55	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 AP
Number of gCells = 6380
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   31  Proc 8520 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   31  Proc 8520 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   31  Proc 8520 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   30  Alloctr   31  Proc 8520 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   98  Alloctr   99  Proc 8520 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     7 Max = 3 GRCs =     3 (0.24%)
Initial. H routing: Overflow =     7 Max = 3 (GRCs =  2) GRCs =     3 (0.47%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.16%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     6 Max = 3 (GRCs =  2) GRCs =     2 (0.31%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 185.93
Initial. Layer M1 wire length = 36.90
Initial. Layer M2 wire length = 9.41
Initial. Layer M3 wire length = 27.04
Initial. Layer M4 wire length = 112.58
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 88
Initial. Via VIA12 count = 36
Initial. Via VIA23 count = 30
Initial. Via VIA34 count = 22
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   98  Alloctr   99  Proc 8520 

Congestion utilization per direction:
Average vertical track utilization   =  1.78 %
Peak    vertical track utilization   = 25.00 %
Average horizontal track utilization =  0.94 %
Peak    horizontal track utilization = 26.09 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Global Routing] Total (MB): Used   98  Alloctr   98  Proc 8520 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   57  Alloctr   57  Proc 8520 
Skip track assign
Skip detail route
Updating the database ...
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 0.97 sec, cpu time is 0 hr : 0 min : 0.97 sec. (CTS-104)
************************************************************
* CTS STEP: Postlude
************************************************************
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 31 total shapes.
Layer M2: cached 0 shapes out of 9 total shapes.
Cached 168 vias out of 316 total vias.

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0262 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 45 ref cells (12 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
         888          268        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    268
number of references:                45
number of site rows:                 12
number of locations attempted:     1348
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          98 (712 total sites)
avg row height over cells:        2.000 um
rms cell displacement:            0.296 um ( 0.15 row height)
rms weighted cell displacement:   0.296 um ( 0.15 row height)
max cell displacement:            2.088 um ( 1.04 row height)
avg cell displacement:            0.064 um ( 0.03 row height)
avg weighted cell displacement:   0.064 um ( 0.03 row height)
number of cells moved:                8
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_331 (AOI32D0HPBWP)
  Input location: (28.6,28)
  Legal location: (29.2,26)
  Displacement:   2.088 um ( 1.04 row height)
Cell: phfnr_buf_56 (CKND0HPBWP)
  Input location: (27.6,26)
  Legal location: (27.8,24)
  Displacement:   2.010 um ( 1.00 row height)
Cell: ctmi_14 (OR2D0HPBWP)
  Input location: (29.8,26)
  Legal location: (30.8,26)
  Displacement:   1.000 um ( 0.50 row height)
Cell: ctmi_324 (OAI221D0HPBWP)
  Input location: (28.2,26)
  Legal location: (27.6,26)
  Displacement:   0.600 um ( 0.30 row height)
Cell: ctmi_305 (ND2D0HPBWP)
  Input location: (32,26)
  Legal location: (32.6,26)
  Displacement:   0.600 um ( 0.30 row height)
Cell: ctmi_321 (MOAI22D0HPBWP)
  Input location: (32.8,26)
  Legal location: (33.4,26)
  Displacement:   0.600 um ( 0.30 row height)
Cell: phfnr_buf_55 (CKND0HPBWP)
  Input location: (31.4,26)
  Legal location: (32,26)
  Displacement:   0.600 um ( 0.30 row height)
Cell: ctmi_316 (OAI221D0HPBWP)
  Input location: (34.6,26)
  Legal location: (35,26)
  Displacement:   0.400 um ( 0.20 row height)
Cell: ctmi_314 (AOI22D0HPBWP)
  Input location: (25.4,18)
  Legal location: (25.4,18)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_325 (AOI22D0HPBWP)
  Input location: (28.4,20)
  Legal location: (28.4,20)
  Displacement:   0.000 um ( 0.00 row height)

 Successfully legalize placement.
Info: 14 sinks and boundary insts are collected
Info: 14 sinks and boundary insts are unset from application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.10 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 2 flat clock tree nets.
There are 1 non-sink instances (total area 8.40) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:01.30u 00:00:00.02s 00:00:01.33e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 138 nets, 2 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (470000 340000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0240 seconds to build cellmap data
INFO: creating 5(r) x 6(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0x9e047b80): 30
INFO: creating 5(r) x 6(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0x9e047b80): 30
Total 0.0023 seconds to load 268 cell instances into cellmap
Moveable cells: 112; Application fixed cells: 1; Macro cells: 0; User fixed cells: 155
Average cell width 2.0442, cell height 2.0000, cell area 4.0885 for total 113 placed and application fixed cells
Information: Current block utilization is '0.52030', effective utilization is '0.72387'. (OPT-055)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.911913 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148761 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.838118 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148432 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario scenarioSS  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:29     0.000     0.000   642.800     0.000     0.000         0         8         0     0.000      1542 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-05-25 00:37:23 / Session: 0.01 hr / Command: 0.01 hr / Memory: 1543 MB (FLW-8100)

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.105628499532  9.863475709851  6.078134264085  2.744208341123  8.318115404907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.964782730693  2.700184643881  3.840461364440  3.750206053169  7.663458642299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.335484097843  5.867645931622  7.173805685364  9.669819999761  7.591487147087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.275766178254  4.570782853063  5.624889108820  7.826857253678  4.759133218263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.487099411706  9.584508669756  2.041738687119  3.921160867338  0.650488482345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.608141854823  8.244409994567  3.504881005451  1.682716012888  7.173433518510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.640370898970  1.017077243513  5.811520966269  5.826730883342  4.349383092435
Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 138 nets, 2 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.911913 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148761 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.838118 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148432 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0  10586.996
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0    115.021
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  10586.996       462.00        113          0          8
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  10586.996       462.00        113

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt command complete                CPU:    27 s (  0.01 hr )  ELAPSE:    29 s (  0.01 hr )  MEM-PEAK:  1542 MB
Clock-opt command statistics  CPU=10 sec (0.00 hr) ELAPSED=10 sec (0.00 hr) MEM-PEAK=1.506 GB


Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2025-05-25 00:37:23 / Session: 0.01 hr / Command: 0.01 hr / Memory: 1543 MB (FLW-8100)
TEST: runCore bldClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt -to build_clock' (FLW-8001)
Information: Time: 2025-05-25 00:37:23 / Session: 0.01 hr / Command: 0.01 hr / Memory: 1543 MB (FLW-8100)
1
# Detail routing of clock
clock_opt -from build_clock -to route_clock 
Information: Starting 'clock_opt -from build_clock -to route_clock' (FLW-8000)
Information: Time: 2025-05-25 00:37:23 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1543 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (470000 340000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-05-25 00:37:24 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1543 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-05-25 00:37:24 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1543 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   scenarioFF	(Mode: mode1; Corner: cornerFF)
   scenarioSS	(Mode: mode1; Corner: cornerSS)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.max_fanout = 50
   cts.common.user_instance_name_prefix = clock_opt
   cts.compile.enable_cell_relocation = timing_aware
   cts.compile.enable_local_skew = true
   cts.compile.size_pre_existing_cell_to_cts_references = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   tcbn65lphpbwp_1/BUFFD0HPBWP
   tcbn65lphpbwp_1/BUFFD1HPBWP
   tcbn65lphpbwp_1/BUFFD2HPBWP
   tcbn65lphpbwp_1/BUFFD3HPBWP
   tcbn65lphpbwp_1/BUFFD4HPBWP
   tcbn65lphpbwp_1/BUFFD6HPBWP
   tcbn65lphpbwp_1/BUFFD8HPBWP
   tcbn65lphpbwp_1/BUFFD12HPBWP
   tcbn65lphpbwp_1/BUFFD16HPBWP
   tcbn65lphpbwp_1/CKBD0HPBWP
   tcbn65lphpbwp_1/CKBD1HPBWP
   tcbn65lphpbwp_1/CKBD2HPBWP
   tcbn65lphpbwp_1/CKBD3HPBWP
   tcbn65lphpbwp_1/CKBD4HPBWP
   tcbn65lphpbwp_1/CKBD6HPBWP
   tcbn65lphpbwp_1/CKBD8HPBWP
   tcbn65lphpbwp_1/CKBD12HPBWP
   tcbn65lphpbwp_1/CKBD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD8HPBWPHVT
   tcbn65lphpbwp_1/CKND0HPBWP
   tcbn65lphpbwp_1/CKND1HPBWP
   tcbn65lphpbwp_1/CKND2HPBWP
   tcbn65lphpbwp_1/CKND3HPBWP
   tcbn65lphpbwp_1/CKND4HPBWP
   tcbn65lphpbwp_1/CKND6HPBWP
   tcbn65lphpbwp_1/CKND8HPBWP
   tcbn65lphpbwp_1/CKND12HPBWP
   tcbn65lphpbwp_1/CKND16HPBWP
   tcbn65lphpbwp_1/INVD0HPBWP
   tcbn65lphpbwp_1/INVD1HPBWP
   tcbn65lphpbwp_1/INVD2HPBWP
   tcbn65lphpbwp_1/INVD3HPBWP
   tcbn65lphpbwp_1/INVD4HPBWP
   tcbn65lphpbwp_1/INVD6HPBWP
   tcbn65lphpbwp_1/INVD8HPBWP
   tcbn65lphpbwp_1/INVD12HPBWP
   tcbn65lphpbwp_1/INVD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD8HPBWPHVT

ICG reference list:
   tcbn65lphpbwp_1/CKLHQD1HPBWP
   tcbn65lphpbwp_1/CKLHQD2HPBWP
   tcbn65lphpbwp_1/CKLHQD3HPBWP
   tcbn65lphpbwp_1/CKLHQD4HPBWP
   tcbn65lphpbwp_1/CKLHQD6HPBWP
   tcbn65lphpbwp_1/CKLHQD8HPBWP
   tcbn65lphpbwp_1/CKLHQD12HPBWP
   tcbn65lphpbwp_1/CKLHQD16HPBWP
   tcbn65lphpbwp_1/CKLNQD1HPBWP
   tcbn65lphpbwp_1/CKLNQD2HPBWP
   tcbn65lphpbwp_1/CKLNQD3HPBWP
   tcbn65lphpbwp_1/CKLNQD4HPBWP
   tcbn65lphpbwp_1/CKLNQD6HPBWP
   tcbn65lphpbwp_1/CKLNQD8HPBWP
   tcbn65lphpbwp_1/CKLNQD12HPBWP
   tcbn65lphpbwp_1/CKLNQD16HPBWP

Information: 'cornerSS' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (470000 340000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: CLK_NDR; Min Layer: M2; Max Layer: M4

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.10 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 17 total shapes.
Layer M2: cached 0 shapes out of 4 total shapes.
Cached 168 vias out of 228 total vias.
Total 0.0538 seconds to build cellmap data
INFO: creating 5(r) x 6(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0xa1a45e78): 30
INFO: creating 5(r) x 6(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0xa1a45e78): 30
Total 0.0033 seconds to load 268 cell instances into cellmap
Moveable cells: 113; Application fixed cells: 0; Macro cells: 0; User fixed cells: 155
Average cell width 2.0442, cell height 2.0000, cell area 4.0885 for total 113 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 14 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.06 sec. (CTS-104)
Using the hold scaling of 1.000000 for scenario: CTS_DRC_OFF_SCEN0
Setting target skew for clock: SYS_CLK (mode mode1 corner cornerFF) as 1.500000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Drc Mode Option: auto
ABF: Best buffer=BUFFD4HPBWP: best inverter=CKND12HPBWP: useInverter=false: effort=low: 0.651: scenarioFF: 0
ABF: Best buffer=BUFFD4HPBWP: best inverter=CKND12HPBWP: useInverter=false: effort=low: 0.651: scenarioSS: 0
ABF: Core Area = 6 X 5 ()
1
Virtually optimized 2 out of 137 cells
Virtually buffered 2 cell outputs
1
Information: Relocated the clock cell 'clock_gate_reg_data_reg' from (27.20, 28.00) to (27.20, 24.00). (CTS-106)
A total of 1 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 1.19 sec, cpu time is 0 hr : 0 min : 1.18 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 50
Computing criticality for all echelons
Num of echelons 2
  Level 0 Num Nodes: 1
  Level 1 Num Nodes: 1
updateFoCnt for term clk
getFoCntForTermFromLoads return empty
FoCnt map:
 term (0x8cebacf0):  clock_gate_reg_data_reg/Q:   
   clock SYS_CLK mode mode1 count 14
    NDR : none 
Processing Echelon 1
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = cornerFF, mode = mode1)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = cornerSS, mode = mode1)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN1 (mode1:cornerSS)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active leakage power scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active dynamic power scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
orb constraints: using power mt scenarios
ORB: timingScenario CTS_DRC_OFF_SCEN1 timingCorner cornerSS
INFO: Using corner cornerSS for worst leakage corner
INFO: Using corner cornerSS for worst dynamic corner
Using default layer M5
new cutoff lpd: 1.36055e-06
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3303 / 0.3303)
corner=cornerFF, tran factor=0.9211 (0.3042 / 0.3303)
ORB: Nominal = 0.0586595  Design MT = 0.475000  Target = 0.3303106 (5.631 nominal)  MaxRC = 0.189890
ORB: Fast Target = 0.114399 ( 1.950 nominal )
ORB: stageDelay=0.17537, stageLength=5421584
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Core Area = 6 X 5 ()
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_reg_data_reg/Q
 Clocks: 
     SYS_CLK (mode1)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 0.600000
 Number of Sinks = 14
 Number of Gates = 0
 Number of Loads = 14
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_reg_data_reg/Q
 Phase delay: (max r/f: 0.145531/nan  min r/f: 0.145531/nan) : clock_gate_reg_data_reg/CP
Processing Echelon 2
Recomputing criticality for non-critical echelon 2
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = cornerFF, mode = mode1)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = cornerSS, mode = mode1)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN1 (mode1:cornerSS)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active leakage power scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active dynamic power scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
orb constraints: using power mt scenarios
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = clk
 Clocks: 
     SYS_CLK (mode1)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 0.600000
 Number of Sinks = 0
 Number of Gates = 1
 Number of Loads = 1
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.145531/__  min r/f: 0.145531/__) : clock_gate_reg_data_reg/CP
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clk
 Phase delay: (max r/f: 0.145836/nan  min r/f: 0.145836/nan) : clk
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.65 sec, cpu time is 0 hr : 0 min : 0.65 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 50
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
Information: 0 out of 1 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 14, orientation changed without moving: 0
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 6.000000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block top are cleared. (TIM-123)
Total number of global routed clock nets: 2
Information: The run time for clock net global routing is 0 hr : 0 min : 0.29 sec, cpu time is 0 hr : 0 min : 0.29 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 138 nets, 2 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 50, DR 0), data (VR 134, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario scenarioSS (Mode mode1 Corner cornerSS)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
Average gCell capacity  5.24	 on layer (1)	 M1
Average gCell capacity  6.77	 on layer (2)	 M2
Average gCell capacity  7.84	 on layer (3)	 M3
Average gCell capacity  9.79	 on layer (4)	 M4
Average gCell capacity  9.95	 on layer (5)	 M5
Average gCell capacity  9.79	 on layer (6)	 M6
Average gCell capacity  9.95	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.05	 on layer (1)	 M1
Average number of tracks per gCell 9.86	 on layer (2)	 M2
Average number of tracks per gCell 10.05	 on layer (3)	 M3
Average number of tracks per gCell 9.86	 on layer (4)	 M4
Average number of tracks per gCell 10.05	 on layer (5)	 M5
Average number of tracks per gCell 9.86	 on layer (6)	 M6
Average number of tracks per gCell 10.05	 on layer (7)	 M7
Average number of tracks per gCell 2.48	 on layer (8)	 M8
Average number of tracks per gCell 2.55	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 AP
Number of gCells = 6380
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: top; type: design; name: top; type: design; tot_drc_vio: 0; buf_ct: 0; buf_area: 0.000000; cell_area: 8.400000
start cto; name: mode1:SYS_CLK; type: clock; name: mode1:SYS_CLK; type: clock; latency: 0.178852; gskew: 0.001431; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 0; buf_area: 0.000000; cell_area: 8.400000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: SYS_CLK mode: mode1 root: clk
Clock QoR Before DRC Optimization:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0007; ID = 0.0968; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0014; ID = 0.1789; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9969

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.88u 00:00:00.00s 00:00:00.89e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0007; ID = 0.0968; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0014; ID = 0.1789; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.89 sec, cpu time is 0 hr : 0 min : 0.89 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.89 sec, cpu time is 0 hr : 0 min : 0.89 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
No corner selected from constraint nor user primary corner
Selecting clock SYS_CLK mode mode1 corner:  cornerFF	 cornerSS	
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: SYS_CLK mode: mode1 root: clk
Clock QoR Before Global latency and skew opt:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0007; ID = 0.0968; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0014; ID = 0.1789; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          2
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          2
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# Subgraph evaluation success rate in percent =     0.0000
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9951

-------------------------------------------------

Info: tMessage report level 0 is reset for the flow ctoSkew
Information: global optimization has converged.

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          2
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          2
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# Subgraph evaluation success rate in percent =     0.0000
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9954

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.14u 00:00:00.00s 00:00:00.14e: 
Clock QoR After Global latency and skew opt:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0007; ID = 0.0968; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0090		0.0000		clock_gate_reg_data_reg/CP
  (1) 0.0960		0.0870		clock_gate_reg_data_reg/Q
  (2) 0.0968		0.0008		p3_reg[1]/CP
Shortest path:
  (0) 0.0090		0.0000		clock_gate_reg_data_reg/CP
  (1) 0.0960		0.0870		clock_gate_reg_data_reg/Q
  (2) 0.0961		0.0001		reg_data_reg[3]/CP
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0014; ID = 0.1789; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0006		0.0000		clock_gate_reg_data_reg/CP
  (1) 0.1770		0.1764		clock_gate_reg_data_reg/Q
  (2) 0.1789		0.0019		p3_reg[1]/CP
Shortest path:
  (0) 0.0006		0.0000		clock_gate_reg_data_reg/CP
  (1) 0.1770		0.1764		clock_gate_reg_data_reg/Q
  (2) 0.1774		0.0004		reg_data_reg[1]/CP
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.15 sec, cpu time is 0 hr : 0 min : 0.15 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.15 sec, cpu time is 0 hr : 0 min : 0.15 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
No corner selected from constraint nor user primary corner
Selecting clock SYS_CLK mode mode1 corner:  cornerFF	 cornerSS	
-------------------------------------------------------------
Optimizing clock tree area
clock: SYS_CLK mode: mode1 root: clk
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          1
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          1
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# Subgraph evaluation success rate in percent =     0.0000
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9970

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0007; ID = 0.0968; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0014; ID = 0.1789; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.09u 00:00:00.00s 00:00:00.09e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.09 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.09 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: SYS_CLK mode: mode1 root: clk
Clock QoR Before DRC Optimization:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0007; ID = 0.0968; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0014; ID = 0.1789; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     1.0027

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0007; ID = 0.0968; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0014; ID = 0.1789; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:mode1            Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
SYS_CLK      Yes     0.0964  0.0964  0.0964  0.0964   cornerFF
SYS_CLK      Yes     0.1780  0.1780  0.1780  0.1780   cornerSS

Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.911913 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148761 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.838118 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148432 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
Buffer/Inverter reference list for clock tree synthesis:
   tcbn65lphpbwp_1/BUFFD0HPBWP
   tcbn65lphpbwp_1/BUFFD1HPBWP
   tcbn65lphpbwp_1/BUFFD2HPBWP
   tcbn65lphpbwp_1/BUFFD3HPBWP
   tcbn65lphpbwp_1/BUFFD4HPBWP
   tcbn65lphpbwp_1/BUFFD6HPBWP
   tcbn65lphpbwp_1/BUFFD8HPBWP
   tcbn65lphpbwp_1/BUFFD12HPBWP
   tcbn65lphpbwp_1/BUFFD16HPBWP
   tcbn65lphpbwp_1/CKBD0HPBWP
   tcbn65lphpbwp_1/CKBD1HPBWP
   tcbn65lphpbwp_1/CKBD2HPBWP
   tcbn65lphpbwp_1/CKBD3HPBWP
   tcbn65lphpbwp_1/CKBD4HPBWP
   tcbn65lphpbwp_1/CKBD6HPBWP
   tcbn65lphpbwp_1/CKBD8HPBWP
   tcbn65lphpbwp_1/CKBD12HPBWP
   tcbn65lphpbwp_1/CKBD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD8HPBWPHVT
   tcbn65lphpbwp_1/CKND0HPBWP
   tcbn65lphpbwp_1/CKND1HPBWP
   tcbn65lphpbwp_1/CKND2HPBWP
   tcbn65lphpbwp_1/CKND3HPBWP
   tcbn65lphpbwp_1/CKND4HPBWP
   tcbn65lphpbwp_1/CKND6HPBWP
   tcbn65lphpbwp_1/CKND8HPBWP
   tcbn65lphpbwp_1/CKND12HPBWP
   tcbn65lphpbwp_1/CKND16HPBWP
   tcbn65lphpbwp_1/INVD0HPBWP
   tcbn65lphpbwp_1/INVD1HPBWP
   tcbn65lphpbwp_1/INVD2HPBWP
   tcbn65lphpbwp_1/INVD3HPBWP
   tcbn65lphpbwp_1/INVD4HPBWP
   tcbn65lphpbwp_1/INVD6HPBWP
   tcbn65lphpbwp_1/INVD8HPBWP
   tcbn65lphpbwp_1/INVD12HPBWP
   tcbn65lphpbwp_1/INVD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD8HPBWPHVT

ICG reference list:
   tcbn65lphpbwp_1/CKLHQD1HPBWP
   tcbn65lphpbwp_1/CKLHQD2HPBWP
   tcbn65lphpbwp_1/CKLHQD3HPBWP
   tcbn65lphpbwp_1/CKLHQD4HPBWP
   tcbn65lphpbwp_1/CKLHQD6HPBWP
   tcbn65lphpbwp_1/CKLHQD8HPBWP
   tcbn65lphpbwp_1/CKLHQD12HPBWP
   tcbn65lphpbwp_1/CKLHQD16HPBWP
   tcbn65lphpbwp_1/CKLNQD1HPBWP
   tcbn65lphpbwp_1/CKLNQD2HPBWP
   tcbn65lphpbwp_1/CKLNQD3HPBWP
   tcbn65lphpbwp_1/CKLNQD4HPBWP
   tcbn65lphpbwp_1/CKLNQD6HPBWP
   tcbn65lphpbwp_1/CKLNQD8HPBWP
   tcbn65lphpbwp_1/CKLNQD12HPBWP
   tcbn65lphpbwp_1/CKLNQD16HPBWP


register reference list:
   tcbn65lphpbwp_1/DFCND1HPBWP
   tcbn65lphpbwp_1/DFCND2HPBWP
   tcbn65lphpbwp_1/DFCND4HPBWP
   tcbn65lphpbwp_1/DFCNQD1HPBWP
   tcbn65lphpbwp_1/DFCNQD2HPBWP
   tcbn65lphpbwp_1/DFCNQD4HPBWP
   tcbn65lphpbwp_1/DFCSND1HPBWP
   tcbn65lphpbwp_1/DFCSND2HPBWP
   tcbn65lphpbwp_1/DFCSND4HPBWP
   tcbn65lphpbwp_1/DFCSNQD1HPBWP
   tcbn65lphpbwp_1/DFCSNQD2HPBWP
   tcbn65lphpbwp_1/DFCSNQD4HPBWP
   tcbn65lphpbwp_1/DFD1HPBWP
   tcbn65lphpbwp_1/DFD2HPBWP
   tcbn65lphpbwp_1/DFD4HPBWP
   tcbn65lphpbwp_1/DFKCND1HPBWP
   tcbn65lphpbwp_1/DFKCND2HPBWP
   tcbn65lphpbwp_1/DFKCND4HPBWP
   tcbn65lphpbwp_1/DFKCNQD1HPBWP
   tcbn65lphpbwp_1/DFKCNQD2HPBWP
   tcbn65lphpbwp_1/DFKCNQD4HPBWP
   tcbn65lphpbwp_1/DFKCSND1HPBWP
   tcbn65lphpbwp_1/DFKCSND2HPBWP
   tcbn65lphpbwp_1/DFKCSND4HPBWP
   tcbn65lphpbwp_1/DFKSND1HPBWP
   tcbn65lphpbwp_1/DFKSND2HPBWP
   tcbn65lphpbwp_1/DFKSND4HPBWP
   tcbn65lphpbwp_1/DFNCND1HPBWP
   tcbn65lphpbwp_1/DFNCND2HPBWP
   tcbn65lphpbwp_1/DFNCND4HPBWP
   tcbn65lphpbwp_1/DFNCSND1HPBWP
   tcbn65lphpbwp_1/DFNCSND2HPBWP
   tcbn65lphpbwp_1/DFNCSND4HPBWP
   tcbn65lphpbwp_1/DFND1HPBWP
   tcbn65lphpbwp_1/DFND2HPBWP
   tcbn65lphpbwp_1/DFND4HPBWP
   tcbn65lphpbwp_1/DFNSND1HPBWP
   tcbn65lphpbwp_1/DFNSND2HPBWP
   tcbn65lphpbwp_1/DFNSND4HPBWP
   tcbn65lphpbwp_1/DFQD1HPBWP
   tcbn65lphpbwp_1/DFQD2HPBWP
   tcbn65lphpbwp_1/DFQD4HPBWP
   tcbn65lphpbwp_1/DFSND1HPBWP
   tcbn65lphpbwp_1/DFSND2HPBWP
   tcbn65lphpbwp_1/DFSND4HPBWP
   tcbn65lphpbwp_1/DFSNQD1HPBWP
   tcbn65lphpbwp_1/DFSNQD2HPBWP
   tcbn65lphpbwp_1/DFSNQD4HPBWP
   tcbn65lphpbwp_1/DFXD1HPBWP
   tcbn65lphpbwp_1/DFXD2HPBWP
   tcbn65lphpbwp_1/DFXD4HPBWP
   tcbn65lphpbwp_1/DFXQD1HPBWP
   tcbn65lphpbwp_1/DFXQD2HPBWP
   tcbn65lphpbwp_1/DFXQD4HPBWP
   tcbn65lphpbwp_1/EDFCND1HPBWP
   tcbn65lphpbwp_1/EDFCND2HPBWP
   tcbn65lphpbwp_1/EDFCND4HPBWP
   tcbn65lphpbwp_1/EDFCNQD1HPBWP
   tcbn65lphpbwp_1/EDFCNQD2HPBWP
   tcbn65lphpbwp_1/EDFCNQD4HPBWP
   tcbn65lphpbwp_1/EDFD1HPBWP
   tcbn65lphpbwp_1/EDFD2HPBWP
   tcbn65lphpbwp_1/EDFD4HPBWP
   tcbn65lphpbwp_1/EDFKCND1HPBWP
   tcbn65lphpbwp_1/EDFKCND2HPBWP
   tcbn65lphpbwp_1/EDFKCND4HPBWP
   tcbn65lphpbwp_1/EDFKCNQD1HPBWP
   tcbn65lphpbwp_1/EDFKCNQD2HPBWP
   tcbn65lphpbwp_1/EDFKCNQD4HPBWP
   tcbn65lphpbwp_1/EDFQD1HPBWP
   tcbn65lphpbwp_1/EDFQD2HPBWP
   tcbn65lphpbwp_1/EDFQD4HPBWP
   tcbn65lphpbwp_1/LHCND1HPBWP
   tcbn65lphpbwp_1/LHCND2HPBWP
   tcbn65lphpbwp_1/LHCND4HPBWP
   tcbn65lphpbwp_1/LHCNDD1HPBWP
   tcbn65lphpbwp_1/LHCNDD2HPBWP
   tcbn65lphpbwp_1/LHCNDD4HPBWP
   tcbn65lphpbwp_1/LHCNDQD1HPBWP
   tcbn65lphpbwp_1/LHCNDQD2HPBWP
   tcbn65lphpbwp_1/LHCNDQD4HPBWP
   tcbn65lphpbwp_1/LHCNQD1HPBWP
   tcbn65lphpbwp_1/LHCNQD2HPBWP
   tcbn65lphpbwp_1/LHCNQD4HPBWP
   tcbn65lphpbwp_1/LHCSND1HPBWP
   tcbn65lphpbwp_1/LHCSND2HPBWP
   tcbn65lphpbwp_1/LHCSND4HPBWP
   tcbn65lphpbwp_1/LHCSNDD1HPBWP
   tcbn65lphpbwp_1/LHCSNDD2HPBWP
   tcbn65lphpbwp_1/LHCSNDD4HPBWP
   tcbn65lphpbwp_1/LHCSNDQD1HPBWP
   tcbn65lphpbwp_1/LHCSNDQD2HPBWP
   tcbn65lphpbwp_1/LHCSNDQD4HPBWP
   tcbn65lphpbwp_1/LHCSNQD1HPBWP
   tcbn65lphpbwp_1/LHCSNQD2HPBWP
   tcbn65lphpbwp_1/LHCSNQD4HPBWP
   tcbn65lphpbwp_1/LHD1HPBWP
   tcbn65lphpbwp_1/LHD2HPBWP
   tcbn65lphpbwp_1/LHD4HPBWP
   tcbn65lphpbwp_1/LHQD1HPBWP
   tcbn65lphpbwp_1/LHQD2HPBWP
   tcbn65lphpbwp_1/LHQD4HPBWP
   tcbn65lphpbwp_1/LHSND1HPBWP
   tcbn65lphpbwp_1/LHSND2HPBWP
   tcbn65lphpbwp_1/LHSND4HPBWP
   tcbn65lphpbwp_1/LHSNDD1HPBWP
   tcbn65lphpbwp_1/LHSNDD2HPBWP
   tcbn65lphpbwp_1/LHSNDD4HPBWP
   tcbn65lphpbwp_1/LHSNDQD1HPBWP
   tcbn65lphpbwp_1/LHSNDQD2HPBWP
   tcbn65lphpbwp_1/LHSNDQD4HPBWP
   tcbn65lphpbwp_1/LHSNQD1HPBWP
   tcbn65lphpbwp_1/LHSNQD2HPBWP
   tcbn65lphpbwp_1/LHSNQD4HPBWP
   tcbn65lphpbwp_1/LNCND1HPBWP
   tcbn65lphpbwp_1/LNCND2HPBWP
   tcbn65lphpbwp_1/LNCND4HPBWP
   tcbn65lphpbwp_1/LNCNDD1HPBWP
   tcbn65lphpbwp_1/LNCNDD2HPBWP
   tcbn65lphpbwp_1/LNCNDD4HPBWP
   tcbn65lphpbwp_1/LNCNDQD1HPBWP
   tcbn65lphpbwp_1/LNCNDQD2HPBWP
   tcbn65lphpbwp_1/LNCNDQD4HPBWP
   tcbn65lphpbwp_1/LNCNQD1HPBWP
   tcbn65lphpbwp_1/LNCNQD2HPBWP
   tcbn65lphpbwp_1/LNCNQD4HPBWP
   tcbn65lphpbwp_1/LNCSND1HPBWP
   tcbn65lphpbwp_1/LNCSND2HPBWP
   tcbn65lphpbwp_1/LNCSND4HPBWP
   tcbn65lphpbwp_1/LNCSNDD1HPBWP
   tcbn65lphpbwp_1/LNCSNDD2HPBWP
   tcbn65lphpbwp_1/LNCSNDD4HPBWP
   tcbn65lphpbwp_1/LNCSNDQD1HPBWP
   tcbn65lphpbwp_1/LNCSNDQD2HPBWP
   tcbn65lphpbwp_1/LNCSNDQD4HPBWP
   tcbn65lphpbwp_1/LNCSNQD1HPBWP
   tcbn65lphpbwp_1/LNCSNQD2HPBWP
   tcbn65lphpbwp_1/LNCSNQD4HPBWP
   tcbn65lphpbwp_1/LND1HPBWP
   tcbn65lphpbwp_1/LND2HPBWP
   tcbn65lphpbwp_1/LND4HPBWP
   tcbn65lphpbwp_1/LNQD1HPBWP
   tcbn65lphpbwp_1/LNQD2HPBWP
   tcbn65lphpbwp_1/LNQD4HPBWP
   tcbn65lphpbwp_1/LNSND1HPBWP
   tcbn65lphpbwp_1/LNSND2HPBWP
   tcbn65lphpbwp_1/LNSND4HPBWP
   tcbn65lphpbwp_1/LNSNDD1HPBWP
   tcbn65lphpbwp_1/LNSNDD2HPBWP
   tcbn65lphpbwp_1/LNSNDD4HPBWP
   tcbn65lphpbwp_1/LNSNDQD1HPBWP
   tcbn65lphpbwp_1/LNSNDQD2HPBWP
   tcbn65lphpbwp_1/LNSNDQD4HPBWP
   tcbn65lphpbwp_1/LNSNQD1HPBWP
   tcbn65lphpbwp_1/LNSNQD2HPBWP
   tcbn65lphpbwp_1/LNSNQD4HPBWP
   tcbn65lphpbwp_1/SDFCND0HPBWP
   tcbn65lphpbwp_1/SDFCND1HPBWP
   tcbn65lphpbwp_1/SDFCND2HPBWP
   tcbn65lphpbwp_1/SDFCND4HPBWP
   tcbn65lphpbwp_1/SDFCNQD0HPBWP
   tcbn65lphpbwp_1/SDFCNQD1HPBWP
   tcbn65lphpbwp_1/SDFCNQD2HPBWP
   tcbn65lphpbwp_1/SDFCNQD4HPBWP
   tcbn65lphpbwp_1/SDFCSND0HPBWP
   tcbn65lphpbwp_1/SDFCSND1HPBWP
   tcbn65lphpbwp_1/SDFCSND2HPBWP
   tcbn65lphpbwp_1/SDFCSND4HPBWP
   tcbn65lphpbwp_1/SDFCSNQD0HPBWP
   tcbn65lphpbwp_1/SDFCSNQD1HPBWP
   tcbn65lphpbwp_1/SDFCSNQD2HPBWP
   tcbn65lphpbwp_1/SDFCSNQD4HPBWP
   tcbn65lphpbwp_1/SDFD0HPBWP
   tcbn65lphpbwp_1/SDFD1HPBWP
   tcbn65lphpbwp_1/SDFD2HPBWP
   tcbn65lphpbwp_1/SDFD4HPBWP
   tcbn65lphpbwp_1/SDFKCND0HPBWP
   tcbn65lphpbwp_1/SDFKCND1HPBWP
   tcbn65lphpbwp_1/SDFKCND2HPBWP
   tcbn65lphpbwp_1/SDFKCND4HPBWP
   tcbn65lphpbwp_1/SDFKCNQD0HPBWP
   tcbn65lphpbwp_1/SDFKCNQD1HPBWP
   tcbn65lphpbwp_1/SDFKCNQD2HPBWP
   tcbn65lphpbwp_1/SDFKCNQD4HPBWP
   tcbn65lphpbwp_1/SDFKCSND0HPBWP
   tcbn65lphpbwp_1/SDFKCSND1HPBWP
   tcbn65lphpbwp_1/SDFKCSND2HPBWP
   tcbn65lphpbwp_1/SDFKCSND4HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD0HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD1HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD2HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD4HPBWP
   tcbn65lphpbwp_1/SDFKSND0HPBWP
   tcbn65lphpbwp_1/SDFKSND1HPBWP
   tcbn65lphpbwp_1/SDFKSND2HPBWP
   tcbn65lphpbwp_1/SDFKSND4HPBWP
   tcbn65lphpbwp_1/SDFKSNQD0HPBWP
   tcbn65lphpbwp_1/SDFKSNQD1HPBWP
   tcbn65lphpbwp_1/SDFKSNQD2HPBWP
   tcbn65lphpbwp_1/SDFKSNQD4HPBWP
   tcbn65lphpbwp_1/SDFNCND0HPBWP
   tcbn65lphpbwp_1/SDFNCND1HPBWP
   tcbn65lphpbwp_1/SDFNCND2HPBWP
   tcbn65lphpbwp_1/SDFNCND4HPBWP
   tcbn65lphpbwp_1/SDFNCSND0HPBWP
   tcbn65lphpbwp_1/SDFNCSND1HPBWP
   tcbn65lphpbwp_1/SDFNCSND2HPBWP
   tcbn65lphpbwp_1/SDFNCSND4HPBWP
   tcbn65lphpbwp_1/SDFND0HPBWP
   tcbn65lphpbwp_1/SDFND1HPBWP
   tcbn65lphpbwp_1/SDFND2HPBWP
   tcbn65lphpbwp_1/SDFND4HPBWP
   tcbn65lphpbwp_1/SDFNSND0HPBWP
   tcbn65lphpbwp_1/SDFNSND1HPBWP
   tcbn65lphpbwp_1/SDFNSND2HPBWP
   tcbn65lphpbwp_1/SDFNSND4HPBWP
   tcbn65lphpbwp_1/SDFQD0HPBWP
   tcbn65lphpbwp_1/SDFQD1HPBWP
   tcbn65lphpbwp_1/SDFQD2HPBWP
   tcbn65lphpbwp_1/SDFQD4HPBWP
   tcbn65lphpbwp_1/SDFQND0HPBWP
   tcbn65lphpbwp_1/SDFQND1HPBWP
   tcbn65lphpbwp_1/SDFQND2HPBWP
   tcbn65lphpbwp_1/SDFQND4HPBWP
   tcbn65lphpbwp_1/SDFSND0HPBWP
   tcbn65lphpbwp_1/SDFSND1HPBWP
   tcbn65lphpbwp_1/SDFSND2HPBWP
   tcbn65lphpbwp_1/SDFSND4HPBWP
   tcbn65lphpbwp_1/SDFSNQD0HPBWP
   tcbn65lphpbwp_1/SDFSNQD1HPBWP
   tcbn65lphpbwp_1/SDFSNQD2HPBWP
   tcbn65lphpbwp_1/SDFSNQD4HPBWP
   tcbn65lphpbwp_1/SDFXD0HPBWP
   tcbn65lphpbwp_1/SDFXD1HPBWP
   tcbn65lphpbwp_1/SDFXD2HPBWP
   tcbn65lphpbwp_1/SDFXD4HPBWP
   tcbn65lphpbwp_1/SDFXQD0HPBWP
   tcbn65lphpbwp_1/SDFXQD1HPBWP
   tcbn65lphpbwp_1/SDFXQD2HPBWP
   tcbn65lphpbwp_1/SDFXQD4HPBWP
   tcbn65lphpbwp_1/SEDFCND0HPBWP
   tcbn65lphpbwp_1/SEDFCND1HPBWP
   tcbn65lphpbwp_1/SEDFCND2HPBWP
   tcbn65lphpbwp_1/SEDFCND4HPBWP
   tcbn65lphpbwp_1/SEDFCNQD0HPBWP
   tcbn65lphpbwp_1/SEDFCNQD1HPBWP
   tcbn65lphpbwp_1/SEDFCNQD2HPBWP
   tcbn65lphpbwp_1/SEDFCNQD4HPBWP
   tcbn65lphpbwp_1/SEDFD0HPBWP
   tcbn65lphpbwp_1/SEDFD1HPBWP
   tcbn65lphpbwp_1/SEDFD2HPBWP
   tcbn65lphpbwp_1/SEDFD4HPBWP
   tcbn65lphpbwp_1/SEDFXD0HPBWP
   tcbn65lphpbwp_1/SEDFXD1HPBWP
   tcbn65lphpbwp_1/SEDFXD2HPBWP
   tcbn65lphpbwp_1/SEDFXD4HPBWP
   tcbn65lphpbwp_1/SEDFKCND0HPBWP
   tcbn65lphpbwp_1/SEDFKCND1HPBWP
   tcbn65lphpbwp_1/SEDFKCND2HPBWP
   tcbn65lphpbwp_1/SEDFKCND4HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD0HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD1HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD2HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD4HPBWP
   tcbn65lphpbwp_1/SEDFQD0HPBWP
   tcbn65lphpbwp_1/SEDFQD1HPBWP
   tcbn65lphpbwp_1/SEDFQD2HPBWP
   tcbn65lphpbwp_1/SEDFQD4HPBWP
   tcbn65lphpbwp_1/SEDFQXD0HPBWP
   tcbn65lphpbwp_1/SEDFQXD1HPBWP
   tcbn65lphpbwp_1/SEDFQXD2HPBWP
   tcbn65lphpbwp_1/SEDFQXD4HPBWP
   tcbn65lphpbwp_1/SEDFQND0HPBWP
   tcbn65lphpbwp_1/SEDFQND1HPBWP
   tcbn65lphpbwp_1/SEDFQND2HPBWP
   tcbn65lphpbwp_1/SEDFQND4HPBWP
   tcbn65lphpbwp_1/SEDFQNXD0HPBWP
   tcbn65lphpbwp_1/SEDFQNXD1HPBWP
   tcbn65lphpbwp_1/SEDFQNXD2HPBWP
   tcbn65lphpbwp_1/SEDFQNXD4HPBWP
   tcbn65lphpbwpcghvt_1/PTDFCND1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFDFCND1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFLGD4HPBWPHVT

Information: 'cornerSS' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.014373, elapsed 0.014426, speed up 0.996326.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 50, DR 0), data (VR 134, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario scenarioFF.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 4 ****
Information: Propagated activity on scenario scenarioSS identical to that on scenarioFF (POW-006)
Total power = 0.052869, Leakage = 0.010705, Internal = 0.029616, Switching = 0.012548

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 7.169013, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.189886, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 7.169013, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.189886, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 7.169, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.190, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=7.929028, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: scenarioFF , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: mode1, id = 1
          corner: cornerFF, id = 2
          isHold: wns = 0.189886, unweighted tns = 0.000000

    scenario 1: scenarioSS , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, hold blocked 
          mode: mode1, id = 1
          corner: cornerSS, id = 1
          isSetup: wns = 7.169013, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.995915
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.995783
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.986301

-------------------------------------------------


CCD: After FMAX optimization:cto1_HOLD_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 7.169013, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.189886, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 7.169013, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.189886, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 7.169, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.190, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=7.929028, tns=0.000000, nvp=0)

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.995181
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.995603
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.994549

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 7.169013, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.189886, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 7.169013, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.189886, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 7.169, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.190, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=7.929028, tns=0.000000, nvp=0)
 CCD flow runtime: cpu 0.297244, elapsed 0.298471, speed up 0.995889.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 0.35 sec, cpu time is 0 hr : 0 min : 0.35 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =     5 

No. doRoutes           =    30 
No. doUnroutes         =    15 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =    30 
No. undoUnroutes       =    15 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The net parasitics of block top are cleared. (TIM-123)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   24  Alloctr   25  Proc 8520 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,57.00um,44.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   30  Proc 8520 
Net statistics:
Total number of nets     = 138
Number of nets to route  = 2
Number of nets with max-layer-mode hard = 2
4 nets are fully connected,
 of which 2 are detail routed and 2 are global routed.
2 nets have non-default rule CLK_NDR
	 2 non-user-specified nets, 2 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0	Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   30  Proc 8520 
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
Average gCell capacity  5.24	 on layer (1)	 M1
Average gCell capacity  6.77	 on layer (2)	 M2
Average gCell capacity  7.84	 on layer (3)	 M3
Average gCell capacity  9.79	 on layer (4)	 M4
Average gCell capacity  9.95	 on layer (5)	 M5
Average gCell capacity  9.79	 on layer (6)	 M6
Average gCell capacity  9.95	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.05	 on layer (1)	 M1
Average number of tracks per gCell 9.86	 on layer (2)	 M2
Average number of tracks per gCell 10.05	 on layer (3)	 M3
Average number of tracks per gCell 9.86	 on layer (4)	 M4
Average number of tracks per gCell 10.05	 on layer (5)	 M5
Average number of tracks per gCell 9.86	 on layer (6)	 M6
Average number of tracks per gCell 10.05	 on layer (7)	 M7
Average number of tracks per gCell 2.48	 on layer (8)	 M8
Average number of tracks per gCell 2.55	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 AP
Number of gCells = 6380
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   31  Proc 8520 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   31  Proc 8520 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   31  Proc 8520 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   30  Alloctr   31  Proc 8520 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   98  Alloctr   99  Proc 8520 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     7 Max = 3 GRCs =     3 (0.24%)
Initial. H routing: Overflow =     7 Max = 3 (GRCs =  2) GRCs =     3 (0.47%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.16%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     6 Max = 3 (GRCs =  2) GRCs =     2 (0.31%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 189.04
Initial. Layer M1 wire length = 37.45
Initial. Layer M2 wire length = 6.87
Initial. Layer M3 wire length = 28.14
Initial. Layer M4 wire length = 116.58
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 90
Initial. Via VIA12 count = 36
Initial. Via VIA23 count = 31
Initial. Via VIA34 count = 23
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   98  Alloctr   99  Proc 8520 

Congestion utilization per direction:
Average vertical track utilization   =  1.82 %
Peak    vertical track utilization   = 25.00 %
Average horizontal track utilization =  0.95 %
Peak    horizontal track utilization = 26.09 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Global Routing] Total (MB): Used   98  Alloctr   98  Proc 8520 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   57  Alloctr   57  Proc 8520 
Skip track assign
Skip detail route
Updating the database ...
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Info: 14 sinks and boundary insts are set as application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.08 sec, cpu time is 0 hr : 0 min : 0.08 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 2 flat clock tree nets.
There are 1 non-sink instances (total area 8.40) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:04.62u 00:00:00.07s 00:00:04.74e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

No clock balance group was found, so skip the balance
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-05-25 00:37:28 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1543 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 138 nets, 2 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.911913 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148761 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.838118 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148432 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:    32 s (  0.01 hr )  ELAPSE:    35 s (  0.01 hr )  MEM-PEAK:  1542 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Clock-opt timing update complete          CPU:    33 s (  0.01 hr )  ELAPSE:    35 s (  0.01 hr )  MEM-PEAK:  1542 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario scenarioFF.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario scenarioSS identical to that on scenarioFF (POW-006)
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0  10586.996
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0    115.021
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  10586.996       462.00        113          0          8
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  10586.996       462.00        113
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Clock-opt initialization complete         CPU:    37 s (  0.01 hr )  ELAPSE:    39 s (  0.01 hr )  MEM-PEAK:  1542 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (470000 340000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario scenarioFF  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario scenarioSS  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:39     0.000     0.000   642.800     0.000     0.000         0         8         0     0.000      1542 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0234 seconds to build cellmap data
INFO: creating 8(r) x 10(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x9d49fa80): 80
INFO: creating 8(r) x 10(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x9d49fa80): 80
Total 0.0023 seconds to load 268 cell instances into cellmap
Moveable cells: 98; Application fixed cells: 15; Macro cells: 0; User fixed cells: 155
Average cell width 2.0442, cell height 2.0000, cell area 4.0885 for total 113 placed and application fixed cells
Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Core Area = 6 X 5 ()
INFO: New Levelizer turned on
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542

Layer name: M2, Mask name: metal2, Layer number: 32
Layer name: M3, Mask name: metal3, Layer number: 33
Layer name: M4, Mask name: metal4, Layer number: 34
Layer name: M5, Mask name: metal5, Layer number: 35
Layer name: M6, Mask name: metal6, Layer number: 36
CCL: Total Usage Adjustment : 1
INFO: Derive row count 5 from GR congestion map (22/4)
INFO: Derive col count 7 from GR congestion map (29/4)
Convert timing mode ...
Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542
Clock-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542
Clock-opt optimization Phase 7 Iter  3          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542
Clock-opt optimization Phase 7 Iter  4          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Core Area = 6 X 5 ()
Clock-opt optimization Phase 7 Iter  5          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542
Clock-opt optimization Phase 7 Iter  6          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542
Clock-opt optimization Phase 7 Iter  7          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542
Clock-opt optimization Phase 7 Iter  8          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542
Clock-opt optimization Phase 7 Iter  9          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542
Clock-opt optimization Phase 7 Iter 10          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542
Clock-opt optimization Phase 7 Iter 11          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542
Clock-opt optimization Phase 7 Iter 12          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542
Clock-opt optimization Phase 7 Iter 13          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542
Clock-opt optimization Phase 7 Iter 14          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542
Clock-opt optimization Phase 7 Iter 15          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542
Clock-opt optimization Phase 7 Iter 16          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542
Clock-opt optimization Phase 7 Iter 17          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542
Clock-opt optimization Phase 7 Iter 18          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542
Clock-opt optimization Phase 7 Iter 19          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542
Clock-opt optimization Phase 7 Iter 20          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-05-25 00:37:37 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1543 MB (FLW-8100)
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: CTS will work on the following scenarios. (CTS-101)
   scenarioFF	(Mode: mode1; Corner: cornerFF)
   scenarioSS	(Mode: mode1; Corner: cornerSS)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.max_fanout = 50
   cts.common.user_instance_name_prefix = clock_opt
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.compile.size_pre_existing_cell_to_cts_references = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   tcbn65lphpbwp_1/BUFFD0HPBWP
   tcbn65lphpbwp_1/BUFFD1HPBWP
   tcbn65lphpbwp_1/BUFFD2HPBWP
   tcbn65lphpbwp_1/BUFFD3HPBWP
   tcbn65lphpbwp_1/BUFFD4HPBWP
   tcbn65lphpbwp_1/BUFFD6HPBWP
   tcbn65lphpbwp_1/BUFFD8HPBWP
   tcbn65lphpbwp_1/BUFFD12HPBWP
   tcbn65lphpbwp_1/BUFFD16HPBWP
   tcbn65lphpbwp_1/CKBD0HPBWP
   tcbn65lphpbwp_1/CKBD1HPBWP
   tcbn65lphpbwp_1/CKBD2HPBWP
   tcbn65lphpbwp_1/CKBD3HPBWP
   tcbn65lphpbwp_1/CKBD4HPBWP
   tcbn65lphpbwp_1/CKBD6HPBWP
   tcbn65lphpbwp_1/CKBD8HPBWP
   tcbn65lphpbwp_1/CKBD12HPBWP
   tcbn65lphpbwp_1/CKBD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD8HPBWPHVT
   tcbn65lphpbwp_1/CKND0HPBWP
   tcbn65lphpbwp_1/CKND1HPBWP
   tcbn65lphpbwp_1/CKND2HPBWP
   tcbn65lphpbwp_1/CKND3HPBWP
   tcbn65lphpbwp_1/CKND4HPBWP
   tcbn65lphpbwp_1/CKND6HPBWP
   tcbn65lphpbwp_1/CKND8HPBWP
   tcbn65lphpbwp_1/CKND12HPBWP
   tcbn65lphpbwp_1/CKND16HPBWP
   tcbn65lphpbwp_1/INVD0HPBWP
   tcbn65lphpbwp_1/INVD1HPBWP
   tcbn65lphpbwp_1/INVD2HPBWP
   tcbn65lphpbwp_1/INVD3HPBWP
   tcbn65lphpbwp_1/INVD4HPBWP
   tcbn65lphpbwp_1/INVD6HPBWP
   tcbn65lphpbwp_1/INVD8HPBWP
   tcbn65lphpbwp_1/INVD12HPBWP
   tcbn65lphpbwp_1/INVD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD8HPBWPHVT

ICG reference list:
   tcbn65lphpbwp_1/CKLHQD1HPBWP
   tcbn65lphpbwp_1/CKLHQD2HPBWP
   tcbn65lphpbwp_1/CKLHQD3HPBWP
   tcbn65lphpbwp_1/CKLHQD4HPBWP
   tcbn65lphpbwp_1/CKLHQD6HPBWP
   tcbn65lphpbwp_1/CKLHQD8HPBWP
   tcbn65lphpbwp_1/CKLHQD12HPBWP
   tcbn65lphpbwp_1/CKLHQD16HPBWP
   tcbn65lphpbwp_1/CKLNQD1HPBWP
   tcbn65lphpbwp_1/CKLNQD2HPBWP
   tcbn65lphpbwp_1/CKLNQD3HPBWP
   tcbn65lphpbwp_1/CKLNQD4HPBWP
   tcbn65lphpbwp_1/CKLNQD6HPBWP
   tcbn65lphpbwp_1/CKLNQD8HPBWP
   tcbn65lphpbwp_1/CKLNQD12HPBWP
   tcbn65lphpbwp_1/CKLNQD16HPBWP

Information: 'cornerSS' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (470000 340000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: CLK_NDR; Min Layer: M2; Max Layer: M4

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.14 sec, cpu time is 0 hr : 0 min : 0.14 sec. (CTS-104)
Info: run final cts with the following settings: _runCts 0 _runCto 1 _runSnapClockSinks 0
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 31 total shapes.
Layer M2: cached 0 shapes out of 8 total shapes.
Cached 168 vias out of 318 total vias.
Total 0.0592 seconds to build cellmap data
INFO: creating 5(r) x 6(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0x96962f50): 30
INFO: creating 5(r) x 6(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0x96962f50): 30
Total 0.0044 seconds to load 268 cell instances into cellmap
Moveable cells: 98; Application fixed cells: 15; Macro cells: 0; User fixed cells: 155
Average cell width 2.0442, cell height 2.0000, cell area 4.0885 for total 113 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: SYS_CLK mode: mode1 root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0007; ID = 0.0968; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0014; ID = 0.1789; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0007; ID = 0.0968; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0014; ID = 0.1789; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario scenarioFF pathgroup **clock_gating_default**
Target path group: scenario scenarioSS pathgroup **clock_gating_default**
Information: CCD will use corner cornerSS for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 10.000000
INFO: Clock latencies not changed
CUS IO adjustment after BDCCD done not change IO
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 50, DR 0), data (VR 134, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario scenarioSS (Mode mode1 Corner cornerSS)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
Average gCell capacity  5.24	 on layer (1)	 M1
Average gCell capacity  6.77	 on layer (2)	 M2
Average gCell capacity  7.84	 on layer (3)	 M3
Average gCell capacity  9.79	 on layer (4)	 M4
Average gCell capacity  9.95	 on layer (5)	 M5
Average gCell capacity  9.79	 on layer (6)	 M6
Average gCell capacity  9.95	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.05	 on layer (1)	 M1
Average number of tracks per gCell 9.86	 on layer (2)	 M2
Average number of tracks per gCell 10.05	 on layer (3)	 M3
Average number of tracks per gCell 9.86	 on layer (4)	 M4
Average number of tracks per gCell 10.05	 on layer (5)	 M5
Average number of tracks per gCell 9.86	 on layer (6)	 M6
Average number of tracks per gCell 10.05	 on layer (7)	 M7
Average number of tracks per gCell 2.48	 on layer (8)	 M8
Average number of tracks per gCell 2.55	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 AP
Number of gCells = 6380
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Information: 'cornerSS' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (budget_implementation, last_qor_strategy): 4 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.016814, elapsed 0.016890, speed up 0.995500.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 50, DR 0), data (VR 134, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.053086, Leakage = 0.010702, Internal = 0.029806, Switching = 0.012579

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 7.169013, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.189886, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 7.169013, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.189886, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 7.169, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.190, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=7.929028, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: scenarioFF , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: mode1, id = 1
          corner: cornerFF, id = 2
          isHold: wns = 0.189886, unweighted tns = 0.000000

    scenario 1: scenarioSS , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, hold blocked 
          mode: mode1, id = 1
          corner: cornerSS, id = 1
          isSetup: wns = 7.169013, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.996334
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.996259
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.983607

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_HOLD_TNS2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 7.169013, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.189886, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 7.169013, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.189886, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 7.169, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.190, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=7.929028, tns=0.000000, nvp=0)

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.996380
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.996312
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_WNS3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 7.169013, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.189886, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 7.169013, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.189886, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 7.169, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.190, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=7.929028, tns=0.000000, nvp=0)
 CCD flow runtime: cpu 0.283693, elapsed 0.284778, speed up 0.996190.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The net parasitics of block top are cleared. (TIM-123)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   24  Alloctr   25  Proc 8520 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,57.00um,44.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   30  Proc 8520 
Net statistics:
Total number of nets     = 138
Number of nets to route  = 2
Number of nets with max-layer-mode hard = 2
4 nets are fully connected,
 of which 2 are detail routed and 2 are global routed.
2 nets have non-default rule CLK_NDR
	 2 non-user-specified nets, 2 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0	Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   30  Proc 8520 
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
Average gCell capacity  5.24	 on layer (1)	 M1
Average gCell capacity  6.77	 on layer (2)	 M2
Average gCell capacity  7.84	 on layer (3)	 M3
Average gCell capacity  9.79	 on layer (4)	 M4
Average gCell capacity  9.95	 on layer (5)	 M5
Average gCell capacity  9.79	 on layer (6)	 M6
Average gCell capacity  9.95	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.05	 on layer (1)	 M1
Average number of tracks per gCell 9.86	 on layer (2)	 M2
Average number of tracks per gCell 10.05	 on layer (3)	 M3
Average number of tracks per gCell 9.86	 on layer (4)	 M4
Average number of tracks per gCell 10.05	 on layer (5)	 M5
Average number of tracks per gCell 9.86	 on layer (6)	 M6
Average number of tracks per gCell 10.05	 on layer (7)	 M7
Average number of tracks per gCell 2.48	 on layer (8)	 M8
Average number of tracks per gCell 2.55	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 AP
Number of gCells = 6380
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   31  Proc 8520 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   31  Proc 8520 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   31  Proc 8520 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   30  Alloctr   31  Proc 8520 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   98  Alloctr   99  Proc 8520 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     7 Max = 3 GRCs =     3 (0.24%)
Initial. H routing: Overflow =     7 Max = 3 (GRCs =  2) GRCs =     3 (0.47%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.16%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     6 Max = 3 (GRCs =  2) GRCs =     2 (0.31%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 189.04
Initial. Layer M1 wire length = 37.45
Initial. Layer M2 wire length = 6.87
Initial. Layer M3 wire length = 28.14
Initial. Layer M4 wire length = 116.58
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 90
Initial. Via VIA12 count = 36
Initial. Via VIA23 count = 31
Initial. Via VIA34 count = 23
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   98  Alloctr   99  Proc 8520 

Congestion utilization per direction:
Average vertical track utilization   =  1.82 %
Peak    vertical track utilization   = 25.00 %
Average horizontal track utilization =  0.95 %
Peak    horizontal track utilization = 26.09 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Global Routing] Total (MB): Used   98  Alloctr   98  Proc 8520 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   57  Alloctr   57  Proc 8520 
Skip track assign
Skip detail route
Updating the database ...
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 1.03 sec, cpu time is 0 hr : 0 min : 1.03 sec. (CTS-104)
************************************************************
* CTS STEP: Postlude
************************************************************
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 31 total shapes.
Layer M2: cached 0 shapes out of 8 total shapes.
Cached 168 vias out of 318 total vias.

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0238 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 45 ref cells (12 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
         888          268        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    268
number of references:                45
number of site rows:                 12
number of locations attempted:     1319
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          98 (712 total sites)
avg row height over cells:        2.000 um
rms cell displacement:            0.290 um ( 0.15 row height)
rms weighted cell displacement:   0.290 um ( 0.15 row height)
max cell displacement:            2.040 um ( 1.02 row height)
avg cell displacement:            0.077 um ( 0.04 row height)
avg weighted cell displacement:   0.077 um ( 0.04 row height)
number of cells moved:               12
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: phfnr_buf_56 (CKND0HPBWP)
  Input location: (27.8,24)
  Legal location: (27.4,22)
  Displacement:   2.040 um ( 1.02 row height)
Cell: ctmi_307 (CKND2D0HPBWP)
  Input location: (29.2,24)
  Legal location: (29.4,22)
  Displacement:   2.010 um ( 1.00 row height)
Cell: ctmi_322 (AOI21D0HPBWP)
  Input location: (32,24)
  Legal location: (33,24)
  Displacement:   1.000 um ( 0.50 row height)
Cell: ctmi_354 (AO22D0HPBWP)
  Input location: (30.4,24)
  Legal location: (31.4,24)
  Displacement:   1.000 um ( 0.50 row height)
Cell: ctmi_323 (OAI222D0HPBWP)
  Input location: (33.2,24)
  Legal location: (34.2,24)
  Displacement:   1.000 um ( 0.50 row height)
Cell: ctmi_15 (CKAN2D0HPBWP)
  Input location: (26.6,24)
  Legal location: (26,24)
  Displacement:   0.600 um ( 0.30 row height)
Cell: ctmi_330 (OAI221D0HPBWP)
  Input location: (25,24)
  Legal location: (24.4,24)
  Displacement:   0.600 um ( 0.30 row height)
Cell: ctmi_296 (CKND2D0HPBWP)
  Input location: (23.4,24)
  Legal location: (23,24)
  Displacement:   0.400 um ( 0.20 row height)
Cell: ctmi_337 (MOAI22D0HPBWP)
  Input location: (35.6,24)
  Legal location: (36,24)
  Displacement:   0.400 um ( 0.20 row height)
Cell: ctmi_293 (NR2D0HPBWP)
  Input location: (22.6,24)
  Legal location: (22.2,24)
  Displacement:   0.400 um ( 0.20 row height)

 Successfully legalize placement.
Info: 14 sinks and boundary insts are collected
Info: 14 sinks and boundary insts are unset from application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.09 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 2 flat clock tree nets.
There are 1 non-sink instances (total area 8.40) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:01.38u 00:00:00.01s 00:00:01.40e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 138 nets, 2 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (470000 340000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0235 seconds to build cellmap data
INFO: creating 5(r) x 6(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0x95ac8398): 30
INFO: creating 5(r) x 6(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0x95ac8398): 30
Total 0.0023 seconds to load 268 cell instances into cellmap
Moveable cells: 112; Application fixed cells: 1; Macro cells: 0; User fixed cells: 155
Average cell width 2.0442, cell height 2.0000, cell area 4.0885 for total 113 placed and application fixed cells
Information: Current block utilization is '0.52030', effective utilization is '0.72387'. (OPT-055)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.911913 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148761 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.838118 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148432 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario scenarioSS  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:44     0.000     0.000   642.800     0.000     0.000         0         8         0     0.000      1542 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-05-25 00:37:38 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1543 MB (FLW-8100)

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.105628499532  9.863475709851  6.078134264085  2.744208341123  8.318115404907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.964782730693  2.700184643881  3.840461364440  3.750206053169  7.663458642299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.335484097843  5.867645931622  7.173805685364  9.669819999761  7.591487147087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.275766178254  4.570782853063  5.624889108820  7.826857253678  4.759133218263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.487099411706  9.584508669756  2.041738687119  3.921160867338  0.650488482345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.608141854823  8.244409994567  3.504881005451  1.682716012888  7.173433518510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.640370898970  1.017077243513  5.811520966269  5.826730883342  4.349383092435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.805171066117  1.265346252200  0.417771613533  1.833872465081  6.448557537188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.552147578596  2.300544402625  0.754696330179  1.961421411696  2.781303141418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.300968787218  7.452734406103  1.902838224529  5.623407259547  7.269363808696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.288225363017  7.540447248505  0.000364617956  5.833784556721  4.754587089445
Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 138 nets, 2 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.911913 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148761 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.838118 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148432 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0  10586.996
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0    115.021
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  10586.996       462.00        113          0          8
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  10586.996       462.00        113

Clock-opt command complete                CPU:    42 s (  0.01 hr )  ELAPSE:    44 s (  0.01 hr )  MEM-PEAK:  1542 MB
Clock-opt command statistics  CPU=10 sec (0.00 hr) ELAPSED=10 sec (0.00 hr) MEM-PEAK=1.506 GB

Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2025-05-25 00:37:38 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1543 MB (FLW-8100)
TEST: runCore bldClkEnd-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-05-25 00:37:38 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1543 MB (FLW-8100)

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-05-25 00:37:38 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1543 MB (FLW-8100)
Clock-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         -        462.00    10587.00         113              0.01      1542
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Information: The net parasitics of block top are cleared. (TIM-123)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   25  Alloctr   25  Proc 8520 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,57.00um,44.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   30  Proc 8520 
Net statistics:
Total number of nets     = 138
Number of nets to route  = 2
Number of nets with max-layer-mode hard = 2
4 nets are fully connected,
 of which 2 are detail routed and 2 are global routed.
2 nets have non-default rule CLK_NDR
	 2 non-user-specified nets, 2 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0	Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   30  Proc 8520 
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
Average gCell capacity  5.24	 on layer (1)	 M1
Average gCell capacity  6.77	 on layer (2)	 M2
Average gCell capacity  7.84	 on layer (3)	 M3
Average gCell capacity  9.79	 on layer (4)	 M4
Average gCell capacity  9.95	 on layer (5)	 M5
Average gCell capacity  9.79	 on layer (6)	 M6
Average gCell capacity  9.95	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.05	 on layer (1)	 M1
Average number of tracks per gCell 9.86	 on layer (2)	 M2
Average number of tracks per gCell 10.05	 on layer (3)	 M3
Average number of tracks per gCell 9.86	 on layer (4)	 M4
Average number of tracks per gCell 10.05	 on layer (5)	 M5
Average number of tracks per gCell 9.86	 on layer (6)	 M6
Average number of tracks per gCell 10.05	 on layer (7)	 M7
Average number of tracks per gCell 2.48	 on layer (8)	 M8
Average number of tracks per gCell 2.55	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 AP
Number of gCells = 6380
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   31  Proc 8520 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   31  Proc 8520 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   31  Proc 8520 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   30  Alloctr   31  Proc 8520 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  206  Alloctr  207  Proc 8520 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     7 Max = 3 GRCs =     3 (0.24%)
Initial. H routing: Overflow =     7 Max = 3 (GRCs =  2) GRCs =     3 (0.47%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.16%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     6 Max = 3 (GRCs =  2) GRCs =     2 (0.31%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 189.04
Initial. Layer M1 wire length = 37.45
Initial. Layer M2 wire length = 6.87
Initial. Layer M3 wire length = 28.14
Initial. Layer M4 wire length = 116.58
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 90
Initial. Via VIA12 count = 36
Initial. Via VIA23 count = 31
Initial. Via VIA34 count = 23
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Sun May 25 00:37:39 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  206  Alloctr  207  Proc 8520 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     1 Max = 2 GRCs =     1 (0.08%)
phase1. H routing: Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.16%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.16%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 187.54
phase1. Layer M1 wire length = 35.95
phase1. Layer M2 wire length = 20.58
phase1. Layer M3 wire length = 28.14
phase1. Layer M4 wire length = 102.87
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 86
phase1. Via VIA12 count = 36
phase1. Via VIA23 count = 29
phase1. Via VIA34 count = 21
phase1. Via VIA45 count = 0
phase1. Via VIA56 count = 0
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Sun May 25 00:37:39 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  206  Alloctr  207  Proc 8520 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     1 Max = 2 GRCs =     1 (0.08%)
phase2. H routing: Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.16%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.16%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 187.54
phase2. Layer M1 wire length = 35.95
phase2. Layer M2 wire length = 20.58
phase2. Layer M3 wire length = 28.14
phase2. Layer M4 wire length = 102.87
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer AP wire length = 0.00
phase2. Total Number of Contacts = 86
phase2. Via VIA12 count = 36
phase2. Via VIA23 count = 29
phase2. Via VIA34 count = 21
phase2. Via VIA45 count = 0
phase2. Via VIA56 count = 0
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  206  Alloctr  207  Proc 8520 

Congestion utilization per direction:
Average vertical track utilization   =  1.78 %
Peak    vertical track utilization   = 25.00 %
Average horizontal track utilization =  0.92 %
Peak    horizontal track utilization = 18.18 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  206  Alloctr  206  Proc 8520 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   57  Alloctr   57  Proc 8520 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 false               
track.timing_driven                                     :	 false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   20  Alloctr   21  Proc 8520 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0 
Routed partition 1/15       
Routed partition 2/15       
Routed partition 3/15       
Routed partition 4/15       
Routed partition 5/15       
Routed partition 6/15       
Routed partition 7/15       
Routed partition 8/15       
Routed partition 9/15       
Routed partition 10/15      
Routed partition 11/15      
Routed partition 12/15      
Routed partition 13/15      
Routed partition 14/15      
Routed partition 15/15      

Number of wires with overlap after iteration 0 = 70 of 122


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   21  Alloctr   21  Proc 8520 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1 
Routed partition 1/15       
Routed partition 2/15       
Routed partition 3/15       
Routed partition 4/15       
Routed partition 5/15       
Routed partition 6/15       
Routed partition 7/15       
Routed partition 8/15       
Routed partition 9/15       
Routed partition 10/15      
Routed partition 11/15      
Routed partition 12/15      
Routed partition 13/15      
Routed partition 14/15      
Routed partition 15/15      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   21  Alloctr   21  Proc 8520 

Number of wires with overlap after iteration 1 = 24 of 66


Wire length and via report:
---------------------------
Number of M1 wires: 17 		 CONT1: 0
Number of M2 wires: 14 		 VIA12: 32
Number of M3 wires: 20 		 VIA23: 30
Number of M4 wires: 15 		 VIA34: 25
Number of M5 wires: 0 		 VIA45: 0
Number of M6 wires: 0 		 VIA56: 0
Number of M7 wires: 0 		 VIA67: 0
Number of M8 wires: 0 		 VIA78: 0
Number of M9 wires: 0 		 VIA89: 0
Number of AP wires: 0 		 VIA910: 0
Total number of wires: 66 		 vias: 87

Total M1 wire length: 40.3
Total M2 wire length: 17.0
Total M3 wire length: 29.4
Total M4 wire length: 107.4
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total AP wire length: 0.0
Total wire length: 194.1

Longest M1 wire length: 4.8
Longest M2 wire length: 3.0
Longest M3 wire length: 9.2
Longest M4 wire length: 15.8
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest AP wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   20  Alloctr   21  Proc 8520 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.timing_driven                                    :	 false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Dr init] Total (MB): Used   31  Alloctr   32  Proc 8520 
Total number of nets = 138, of which 0 are not extracted
Total number of open nets = 134, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (RV)9; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 83.000 400.000 0.000)
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 2; diode mode 4
      Metal lay (M1)0; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA1)1; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M2)1; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA2)2; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M3)2; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA3)3; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M4)3; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA4)4; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M5)4; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA5)5; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M6)5; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA6)6; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M7)6; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA7)7; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M8)7; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA8)8; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 1.000 0.000 0.000 0.000); protectedMetalScale 1.000
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedCutScale 1.000
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedMetalScale 1.000
    Antenna mode 4; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (AP)9; maxRatio 2000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 30000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net clk. The pin clk on cell top does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 1 nets as they don't have enough gate area info.
Start DR iteration 0: uniform partition
Routed	1/9 Partitions, Violations =	38
Routed	2/9 Partitions, Violations =	53
Routed	3/9 Partitions, Violations =	1
Routed	4/9 Partitions, Violations =	1
Routed	5/9 Partitions, Violations =	1
Routed	6/9 Partitions, Violations =	1
Routed	7/9 Partitions, Violations =	6
Routed	8/9 Partitions, Violations =	1
Routed	9/9 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 1

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   71  Alloctr   71  Proc    0 
[Iter 0] Total (MB): Used   92  Alloctr   93  Proc 8520 

End DR iteration 0 with 9 parts

Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 1] Elapsed real time: 0:00:00 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 1] Stage (MB): Used   71  Alloctr   71  Proc    0 
[Iter 1] Total (MB): Used   92  Alloctr   93  Proc 8520 

End DR iteration 1 with 1 parts

	@@@@ Total nets not meeting constraints =	0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   20  Alloctr   21  Proc 8520 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   20  Alloctr   21  Proc 8520 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    175 micron
Total Number of Contacts =             70
Total Number of Wires =                70
Total Number of PtConns =              14
Total Number of Routed Wires =       70
Total Routed Wire Length =           172 micron
Total Number of Routed Contacts =       70
	Layer                M1 :         11 micron
	Layer                M2 :         35 micron
	Layer                M3 :         26 micron
	Layer                M4 :        100 micron
	Layer                M5 :          0 micron
	Layer                M6 :          0 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA34 :         27
	Via          VIA34(rot) :          1
	Via               VIA23 :         19
	Via          VIA23(rot) :          1
	Via               VIA12 :         21
	Via   FATVIA12(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  1.43% (1 / 70 vias)
 
    Layer VIA1       =  4.55% (1      / 22      vias)
        Weight 1     =  4.55% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 95.45% (21      vias)
    Layer VIA2       =  0.00% (0      / 20      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20      vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
 
  Total double via conversion rate    =  1.43% (1 / 70 vias)
 
    Layer VIA1       =  4.55% (1      / 22      vias)
    Layer VIA2       =  0.00% (0      / 20      vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
 
  The optimized via conversion rate based on total routed via count =  1.43% (1 / 70 vias)
 
    Layer VIA1       =  4.55% (1      / 22      vias)
        Weight 1     =  4.55% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 95.45% (21      vias)
    Layer VIA2       =  0.00% (0      / 20      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20      vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
 

Total number of nets = 138
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: Ending clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-05-25 00:37:40 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1543 MB (FLW-8100)


Information: Ending clock_opt / route_clock (FLW-8001)
Information: Time: 2025-05-25 00:37:40 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1543 MB (FLW-8100)
TEST: runCore rteClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt -from build_clock -to route_clock' (FLW-8001)
Information: Time: 2025-05-25 00:37:40 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1543 MB (FLW-8100)
1
# Optimization and legalization
clock_opt -to final_opto
Information: Starting 'clock_opt -to final_opto' (FLW-8000)
Information: Time: 2025-05-25 00:37:40 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1543 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 138 nets, 0 global routed, 2 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (470000 340000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-05-25 00:37:40 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1543 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-05-25 00:37:40 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1543 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   scenarioFF	(Mode: mode1; Corner: cornerFF)
   scenarioSS	(Mode: mode1; Corner: cornerSS)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.max_fanout = 50
   cts.common.user_instance_name_prefix = clock_opt
   cts.compile.enable_cell_relocation = timing_aware
   cts.compile.enable_local_skew = true
   cts.compile.size_pre_existing_cell_to_cts_references = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   tcbn65lphpbwp_1/BUFFD0HPBWP
   tcbn65lphpbwp_1/BUFFD1HPBWP
   tcbn65lphpbwp_1/BUFFD2HPBWP
   tcbn65lphpbwp_1/BUFFD3HPBWP
   tcbn65lphpbwp_1/BUFFD4HPBWP
   tcbn65lphpbwp_1/BUFFD6HPBWP
   tcbn65lphpbwp_1/BUFFD8HPBWP
   tcbn65lphpbwp_1/BUFFD12HPBWP
   tcbn65lphpbwp_1/BUFFD16HPBWP
   tcbn65lphpbwp_1/CKBD0HPBWP
   tcbn65lphpbwp_1/CKBD1HPBWP
   tcbn65lphpbwp_1/CKBD2HPBWP
   tcbn65lphpbwp_1/CKBD3HPBWP
   tcbn65lphpbwp_1/CKBD4HPBWP
   tcbn65lphpbwp_1/CKBD6HPBWP
   tcbn65lphpbwp_1/CKBD8HPBWP
   tcbn65lphpbwp_1/CKBD12HPBWP
   tcbn65lphpbwp_1/CKBD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD8HPBWPHVT
   tcbn65lphpbwp_1/CKND0HPBWP
   tcbn65lphpbwp_1/CKND1HPBWP
   tcbn65lphpbwp_1/CKND2HPBWP
   tcbn65lphpbwp_1/CKND3HPBWP
   tcbn65lphpbwp_1/CKND4HPBWP
   tcbn65lphpbwp_1/CKND6HPBWP
   tcbn65lphpbwp_1/CKND8HPBWP
   tcbn65lphpbwp_1/CKND12HPBWP
   tcbn65lphpbwp_1/CKND16HPBWP
   tcbn65lphpbwp_1/INVD0HPBWP
   tcbn65lphpbwp_1/INVD1HPBWP
   tcbn65lphpbwp_1/INVD2HPBWP
   tcbn65lphpbwp_1/INVD3HPBWP
   tcbn65lphpbwp_1/INVD4HPBWP
   tcbn65lphpbwp_1/INVD6HPBWP
   tcbn65lphpbwp_1/INVD8HPBWP
   tcbn65lphpbwp_1/INVD12HPBWP
   tcbn65lphpbwp_1/INVD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD8HPBWPHVT

ICG reference list:
   tcbn65lphpbwp_1/CKLHQD1HPBWP
   tcbn65lphpbwp_1/CKLHQD2HPBWP
   tcbn65lphpbwp_1/CKLHQD3HPBWP
   tcbn65lphpbwp_1/CKLHQD4HPBWP
   tcbn65lphpbwp_1/CKLHQD6HPBWP
   tcbn65lphpbwp_1/CKLHQD8HPBWP
   tcbn65lphpbwp_1/CKLHQD12HPBWP
   tcbn65lphpbwp_1/CKLHQD16HPBWP
   tcbn65lphpbwp_1/CKLNQD1HPBWP
   tcbn65lphpbwp_1/CKLNQD2HPBWP
   tcbn65lphpbwp_1/CKLNQD3HPBWP
   tcbn65lphpbwp_1/CKLNQD4HPBWP
   tcbn65lphpbwp_1/CKLNQD6HPBWP
   tcbn65lphpbwp_1/CKLNQD8HPBWP
   tcbn65lphpbwp_1/CKLNQD12HPBWP
   tcbn65lphpbwp_1/CKLNQD16HPBWP

Information: 'cornerSS' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (470000 340000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: CLK_NDR; Min Layer: M2; Max Layer: M4

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.10 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 17 total shapes.
Layer M2: cached 0 shapes out of 4 total shapes.
Cached 168 vias out of 228 total vias.
Total 0.0549 seconds to build cellmap data
INFO: creating 5(r) x 6(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0xcc06bb30): 30
INFO: creating 5(r) x 6(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0xcc06bb30): 30
Total 0.0033 seconds to load 268 cell instances into cellmap
Moveable cells: 113; Application fixed cells: 0; Macro cells: 0; User fixed cells: 155
Average cell width 2.0442, cell height 2.0000, cell area 4.0885 for total 113 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 14 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.06 sec. (CTS-104)
Using the hold scaling of 1.000000 for scenario: CTS_DRC_OFF_SCEN0
Setting target skew for clock: SYS_CLK (mode mode1 corner cornerFF) as 1.500000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.911913 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148761 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.838118 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148432 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Drc Mode Option: auto
ABF: Best buffer=BUFFD4HPBWP: best inverter=CKND12HPBWP: useInverter=false: effort=low: 0.651: scenarioFF: 0
ABF: Best buffer=BUFFD4HPBWP: best inverter=CKND12HPBWP: useInverter=false: effort=low: 0.651: scenarioSS: 0
ABF: Core Area = 6 X 5 ()
1
Virtually optimized 2 out of 137 cells
Virtually buffered 2 cell outputs
1
Information: Relocated the clock cell 'clock_gate_reg_data_reg' from (27.20, 24.00) to (27.20, 24.00). (CTS-106)
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 1.18 sec, cpu time is 0 hr : 0 min : 1.17 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 50
Computing criticality for all echelons
Num of echelons 2
  Level 0 Num Nodes: 1
  Level 1 Num Nodes: 1
updateFoCnt for term clk
getFoCntForTermFromLoads return empty
FoCnt map:
 term (0x8cebacf0):  clock_gate_reg_data_reg/Q:   
   clock SYS_CLK mode mode1 count 14
    NDR : none 
Processing Echelon 1
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = cornerFF, mode = mode1)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = cornerSS, mode = mode1)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN1 (mode1:cornerSS)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active leakage power scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active dynamic power scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
orb constraints: using power mt scenarios
ORB: timingScenario CTS_DRC_OFF_SCEN1 timingCorner cornerSS
INFO: Using corner cornerSS for worst leakage corner
INFO: Using corner cornerSS for worst dynamic corner
Using default layer M5
new cutoff lpd: 1.36055e-06
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3303 / 0.3303)
corner=cornerFF, tran factor=0.9211 (0.3042 / 0.3303)
ORB: Nominal = 0.0586595  Design MT = 0.475000  Target = 0.3303106 (5.631 nominal)  MaxRC = 0.189890
ORB: Fast Target = 0.114399 ( 1.950 nominal )
ORB: stageDelay=0.17537, stageLength=5421584
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Core Area = 6 X 5 ()
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_reg_data_reg/Q
 Clocks: 
     SYS_CLK (mode1)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 0.600000
 Number of Sinks = 14
 Number of Gates = 0
 Number of Loads = 14
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_reg_data_reg/Q
 Phase delay: (max r/f: 0.145569/nan  min r/f: 0.145569/nan) : clock_gate_reg_data_reg/CP
Processing Echelon 2
Recomputing criticality for non-critical echelon 2
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = cornerFF, mode = mode1)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = cornerSS, mode = mode1)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN1 (mode1:cornerSS)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active leakage power scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active dynamic power scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
orb constraints: using power mt scenarios
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = clk
 Clocks: 
     SYS_CLK (mode1)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 0.600000
 Number of Sinks = 0
 Number of Gates = 1
 Number of Loads = 1
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.145569/__  min r/f: 0.145569/__) : clock_gate_reg_data_reg/CP
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clk
 Phase delay: (max r/f: 0.145874/nan  min r/f: 0.145874/nan) : clk
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.66 sec, cpu time is 0 hr : 0 min : 0.65 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 50
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.05 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
Information: 0 out of 1 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 14, orientation changed without moving: 0
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 6.000000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block top are cleared. (TIM-123)
Total number of global routed clock nets: 2
Information: The run time for clock net global routing is 0 hr : 0 min : 0.29 sec, cpu time is 0 hr : 0 min : 0.28 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 138 nets, 2 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 50, DR 0), data (VR 134, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario scenarioSS (Mode mode1 Corner cornerSS)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
Average gCell capacity  5.24	 on layer (1)	 M1
Average gCell capacity  6.77	 on layer (2)	 M2
Average gCell capacity  7.84	 on layer (3)	 M3
Average gCell capacity  9.79	 on layer (4)	 M4
Average gCell capacity  9.95	 on layer (5)	 M5
Average gCell capacity  9.79	 on layer (6)	 M6
Average gCell capacity  9.95	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.05	 on layer (1)	 M1
Average number of tracks per gCell 9.86	 on layer (2)	 M2
Average number of tracks per gCell 10.05	 on layer (3)	 M3
Average number of tracks per gCell 9.86	 on layer (4)	 M4
Average number of tracks per gCell 10.05	 on layer (5)	 M5
Average number of tracks per gCell 9.86	 on layer (6)	 M6
Average number of tracks per gCell 10.05	 on layer (7)	 M7
Average number of tracks per gCell 2.48	 on layer (8)	 M8
Average number of tracks per gCell 2.55	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 AP
Number of gCells = 6380
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: top; type: design; name: top; type: design; name: top; type: design; tot_drc_vio: 0; buf_ct: 0; buf_area: 0.000000; cell_area: 8.400000
start cto; name: mode1:SYS_CLK; type: clock; name: mode1:SYS_CLK; type: clock; name: mode1:SYS_CLK; type: clock; latency: 0.178852; gskew: 0.001431; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 0; buf_area: 0.000000; cell_area: 8.400000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: SYS_CLK mode: mode1 root: clk
Clock QoR Before DRC Optimization:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0007; ID = 0.0968; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0014; ID = 0.1789; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9971

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.86u 00:00:00.00s 00:00:00.87e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0007; ID = 0.0968; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0014; ID = 0.1789; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.87 sec, cpu time is 0 hr : 0 min : 0.86 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.87 sec, cpu time is 0 hr : 0 min : 0.87 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
No corner selected from constraint nor user primary corner
Selecting clock SYS_CLK mode mode1 corner:  cornerFF	 cornerSS	
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: SYS_CLK mode: mode1 root: clk
Clock QoR Before Global latency and skew opt:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0007; ID = 0.0968; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0014; ID = 0.1789; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          2
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          2
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# Subgraph evaluation success rate in percent =     0.0000
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9955

-------------------------------------------------

Info: tMessage report level 0 is reset for the flow ctoSkew
Information: global optimization has converged.

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          2
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          2
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# Subgraph evaluation success rate in percent =     0.0000
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9954

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.14u 00:00:00.00s 00:00:00.14e: 
Clock QoR After Global latency and skew opt:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0007; ID = 0.0968; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0090		0.0000		clock_gate_reg_data_reg/CP
  (1) 0.0960		0.0870		clock_gate_reg_data_reg/Q
  (2) 0.0968		0.0008		p3_reg[1]/CP
Shortest path:
  (0) 0.0090		0.0000		clock_gate_reg_data_reg/CP
  (1) 0.0960		0.0870		clock_gate_reg_data_reg/Q
  (2) 0.0961		0.0001		reg_data_reg[3]/CP
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0014; ID = 0.1789; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0006		0.0000		clock_gate_reg_data_reg/CP
  (1) 0.1770		0.1764		clock_gate_reg_data_reg/Q
  (2) 0.1789		0.0019		p3_reg[1]/CP
Shortest path:
  (0) 0.0006		0.0000		clock_gate_reg_data_reg/CP
  (1) 0.1770		0.1764		clock_gate_reg_data_reg/Q
  (2) 0.1774		0.0004		reg_data_reg[1]/CP
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.15 sec, cpu time is 0 hr : 0 min : 0.15 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.15 sec, cpu time is 0 hr : 0 min : 0.15 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
No corner selected from constraint nor user primary corner
Selecting clock SYS_CLK mode mode1 corner:  cornerFF	 cornerSS	
-------------------------------------------------------------
Optimizing clock tree area
clock: SYS_CLK mode: mode1 root: clk
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          1
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          1
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# Subgraph evaluation success rate in percent =     0.0000
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9963

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0007; ID = 0.0968; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0014; ID = 0.1789; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.10u 00:00:00.00s 00:00:00.10e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.10 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.10 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: SYS_CLK mode: mode1 root: clk
Clock QoR Before DRC Optimization:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0007; ID = 0.0968; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0014; ID = 0.1789; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     1.0028

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0007; ID = 0.0968; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0014; ID = 0.1789; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:mode1            Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
SYS_CLK      Yes     0.0964  0.0964  0.0964  0.0964   cornerFF
SYS_CLK      Yes     0.1780  0.1780  0.1780  0.1780   cornerSS

Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.911913 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148761 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.838118 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148432 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
Buffer/Inverter reference list for clock tree synthesis:
   tcbn65lphpbwp_1/BUFFD0HPBWP
   tcbn65lphpbwp_1/BUFFD1HPBWP
   tcbn65lphpbwp_1/BUFFD2HPBWP
   tcbn65lphpbwp_1/BUFFD3HPBWP
   tcbn65lphpbwp_1/BUFFD4HPBWP
   tcbn65lphpbwp_1/BUFFD6HPBWP
   tcbn65lphpbwp_1/BUFFD8HPBWP
   tcbn65lphpbwp_1/BUFFD12HPBWP
   tcbn65lphpbwp_1/BUFFD16HPBWP
   tcbn65lphpbwp_1/CKBD0HPBWP
   tcbn65lphpbwp_1/CKBD1HPBWP
   tcbn65lphpbwp_1/CKBD2HPBWP
   tcbn65lphpbwp_1/CKBD3HPBWP
   tcbn65lphpbwp_1/CKBD4HPBWP
   tcbn65lphpbwp_1/CKBD6HPBWP
   tcbn65lphpbwp_1/CKBD8HPBWP
   tcbn65lphpbwp_1/CKBD12HPBWP
   tcbn65lphpbwp_1/CKBD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD8HPBWPHVT
   tcbn65lphpbwp_1/CKND0HPBWP
   tcbn65lphpbwp_1/CKND1HPBWP
   tcbn65lphpbwp_1/CKND2HPBWP
   tcbn65lphpbwp_1/CKND3HPBWP
   tcbn65lphpbwp_1/CKND4HPBWP
   tcbn65lphpbwp_1/CKND6HPBWP
   tcbn65lphpbwp_1/CKND8HPBWP
   tcbn65lphpbwp_1/CKND12HPBWP
   tcbn65lphpbwp_1/CKND16HPBWP
   tcbn65lphpbwp_1/INVD0HPBWP
   tcbn65lphpbwp_1/INVD1HPBWP
   tcbn65lphpbwp_1/INVD2HPBWP
   tcbn65lphpbwp_1/INVD3HPBWP
   tcbn65lphpbwp_1/INVD4HPBWP
   tcbn65lphpbwp_1/INVD6HPBWP
   tcbn65lphpbwp_1/INVD8HPBWP
   tcbn65lphpbwp_1/INVD12HPBWP
   tcbn65lphpbwp_1/INVD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD8HPBWPHVT

ICG reference list:
   tcbn65lphpbwp_1/CKLHQD1HPBWP
   tcbn65lphpbwp_1/CKLHQD2HPBWP
   tcbn65lphpbwp_1/CKLHQD3HPBWP
   tcbn65lphpbwp_1/CKLHQD4HPBWP
   tcbn65lphpbwp_1/CKLHQD6HPBWP
   tcbn65lphpbwp_1/CKLHQD8HPBWP
   tcbn65lphpbwp_1/CKLHQD12HPBWP
   tcbn65lphpbwp_1/CKLHQD16HPBWP
   tcbn65lphpbwp_1/CKLNQD1HPBWP
   tcbn65lphpbwp_1/CKLNQD2HPBWP
   tcbn65lphpbwp_1/CKLNQD3HPBWP
   tcbn65lphpbwp_1/CKLNQD4HPBWP
   tcbn65lphpbwp_1/CKLNQD6HPBWP
   tcbn65lphpbwp_1/CKLNQD8HPBWP
   tcbn65lphpbwp_1/CKLNQD12HPBWP
   tcbn65lphpbwp_1/CKLNQD16HPBWP


register reference list:
   tcbn65lphpbwp_1/DFCND1HPBWP
   tcbn65lphpbwp_1/DFCND2HPBWP
   tcbn65lphpbwp_1/DFCND4HPBWP
   tcbn65lphpbwp_1/DFCNQD1HPBWP
   tcbn65lphpbwp_1/DFCNQD2HPBWP
   tcbn65lphpbwp_1/DFCNQD4HPBWP
   tcbn65lphpbwp_1/DFCSND1HPBWP
   tcbn65lphpbwp_1/DFCSND2HPBWP
   tcbn65lphpbwp_1/DFCSND4HPBWP
   tcbn65lphpbwp_1/DFCSNQD1HPBWP
   tcbn65lphpbwp_1/DFCSNQD2HPBWP
   tcbn65lphpbwp_1/DFCSNQD4HPBWP
   tcbn65lphpbwp_1/DFD1HPBWP
   tcbn65lphpbwp_1/DFD2HPBWP
   tcbn65lphpbwp_1/DFD4HPBWP
   tcbn65lphpbwp_1/DFKCND1HPBWP
   tcbn65lphpbwp_1/DFKCND2HPBWP
   tcbn65lphpbwp_1/DFKCND4HPBWP
   tcbn65lphpbwp_1/DFKCNQD1HPBWP
   tcbn65lphpbwp_1/DFKCNQD2HPBWP
   tcbn65lphpbwp_1/DFKCNQD4HPBWP
   tcbn65lphpbwp_1/DFKCSND1HPBWP
   tcbn65lphpbwp_1/DFKCSND2HPBWP
   tcbn65lphpbwp_1/DFKCSND4HPBWP
   tcbn65lphpbwp_1/DFKSND1HPBWP
   tcbn65lphpbwp_1/DFKSND2HPBWP
   tcbn65lphpbwp_1/DFKSND4HPBWP
   tcbn65lphpbwp_1/DFNCND1HPBWP
   tcbn65lphpbwp_1/DFNCND2HPBWP
   tcbn65lphpbwp_1/DFNCND4HPBWP
   tcbn65lphpbwp_1/DFNCSND1HPBWP
   tcbn65lphpbwp_1/DFNCSND2HPBWP
   tcbn65lphpbwp_1/DFNCSND4HPBWP
   tcbn65lphpbwp_1/DFND1HPBWP
   tcbn65lphpbwp_1/DFND2HPBWP
   tcbn65lphpbwp_1/DFND4HPBWP
   tcbn65lphpbwp_1/DFNSND1HPBWP
   tcbn65lphpbwp_1/DFNSND2HPBWP
   tcbn65lphpbwp_1/DFNSND4HPBWP
   tcbn65lphpbwp_1/DFQD1HPBWP
   tcbn65lphpbwp_1/DFQD2HPBWP
   tcbn65lphpbwp_1/DFQD4HPBWP
   tcbn65lphpbwp_1/DFSND1HPBWP
   tcbn65lphpbwp_1/DFSND2HPBWP
   tcbn65lphpbwp_1/DFSND4HPBWP
   tcbn65lphpbwp_1/DFSNQD1HPBWP
   tcbn65lphpbwp_1/DFSNQD2HPBWP
   tcbn65lphpbwp_1/DFSNQD4HPBWP
   tcbn65lphpbwp_1/DFXD1HPBWP
   tcbn65lphpbwp_1/DFXD2HPBWP
   tcbn65lphpbwp_1/DFXD4HPBWP
   tcbn65lphpbwp_1/DFXQD1HPBWP
   tcbn65lphpbwp_1/DFXQD2HPBWP
   tcbn65lphpbwp_1/DFXQD4HPBWP
   tcbn65lphpbwp_1/EDFCND1HPBWP
   tcbn65lphpbwp_1/EDFCND2HPBWP
   tcbn65lphpbwp_1/EDFCND4HPBWP
   tcbn65lphpbwp_1/EDFCNQD1HPBWP
   tcbn65lphpbwp_1/EDFCNQD2HPBWP
   tcbn65lphpbwp_1/EDFCNQD4HPBWP
   tcbn65lphpbwp_1/EDFD1HPBWP
   tcbn65lphpbwp_1/EDFD2HPBWP
   tcbn65lphpbwp_1/EDFD4HPBWP
   tcbn65lphpbwp_1/EDFKCND1HPBWP
   tcbn65lphpbwp_1/EDFKCND2HPBWP
   tcbn65lphpbwp_1/EDFKCND4HPBWP
   tcbn65lphpbwp_1/EDFKCNQD1HPBWP
   tcbn65lphpbwp_1/EDFKCNQD2HPBWP
   tcbn65lphpbwp_1/EDFKCNQD4HPBWP
   tcbn65lphpbwp_1/EDFQD1HPBWP
   tcbn65lphpbwp_1/EDFQD2HPBWP
   tcbn65lphpbwp_1/EDFQD4HPBWP
   tcbn65lphpbwp_1/LHCND1HPBWP
   tcbn65lphpbwp_1/LHCND2HPBWP
   tcbn65lphpbwp_1/LHCND4HPBWP
   tcbn65lphpbwp_1/LHCNDD1HPBWP
   tcbn65lphpbwp_1/LHCNDD2HPBWP
   tcbn65lphpbwp_1/LHCNDD4HPBWP
   tcbn65lphpbwp_1/LHCNDQD1HPBWP
   tcbn65lphpbwp_1/LHCNDQD2HPBWP
   tcbn65lphpbwp_1/LHCNDQD4HPBWP
   tcbn65lphpbwp_1/LHCNQD1HPBWP
   tcbn65lphpbwp_1/LHCNQD2HPBWP
   tcbn65lphpbwp_1/LHCNQD4HPBWP
   tcbn65lphpbwp_1/LHCSND1HPBWP
   tcbn65lphpbwp_1/LHCSND2HPBWP
   tcbn65lphpbwp_1/LHCSND4HPBWP
   tcbn65lphpbwp_1/LHCSNDD1HPBWP
   tcbn65lphpbwp_1/LHCSNDD2HPBWP
   tcbn65lphpbwp_1/LHCSNDD4HPBWP
   tcbn65lphpbwp_1/LHCSNDQD1HPBWP
   tcbn65lphpbwp_1/LHCSNDQD2HPBWP
   tcbn65lphpbwp_1/LHCSNDQD4HPBWP
   tcbn65lphpbwp_1/LHCSNQD1HPBWP
   tcbn65lphpbwp_1/LHCSNQD2HPBWP
   tcbn65lphpbwp_1/LHCSNQD4HPBWP
   tcbn65lphpbwp_1/LHD1HPBWP
   tcbn65lphpbwp_1/LHD2HPBWP
   tcbn65lphpbwp_1/LHD4HPBWP
   tcbn65lphpbwp_1/LHQD1HPBWP
   tcbn65lphpbwp_1/LHQD2HPBWP
   tcbn65lphpbwp_1/LHQD4HPBWP
   tcbn65lphpbwp_1/LHSND1HPBWP
   tcbn65lphpbwp_1/LHSND2HPBWP
   tcbn65lphpbwp_1/LHSND4HPBWP
   tcbn65lphpbwp_1/LHSNDD1HPBWP
   tcbn65lphpbwp_1/LHSNDD2HPBWP
   tcbn65lphpbwp_1/LHSNDD4HPBWP
   tcbn65lphpbwp_1/LHSNDQD1HPBWP
   tcbn65lphpbwp_1/LHSNDQD2HPBWP
   tcbn65lphpbwp_1/LHSNDQD4HPBWP
   tcbn65lphpbwp_1/LHSNQD1HPBWP
   tcbn65lphpbwp_1/LHSNQD2HPBWP
   tcbn65lphpbwp_1/LHSNQD4HPBWP
   tcbn65lphpbwp_1/LNCND1HPBWP
   tcbn65lphpbwp_1/LNCND2HPBWP
   tcbn65lphpbwp_1/LNCND4HPBWP
   tcbn65lphpbwp_1/LNCNDD1HPBWP
   tcbn65lphpbwp_1/LNCNDD2HPBWP
   tcbn65lphpbwp_1/LNCNDD4HPBWP
   tcbn65lphpbwp_1/LNCNDQD1HPBWP
   tcbn65lphpbwp_1/LNCNDQD2HPBWP
   tcbn65lphpbwp_1/LNCNDQD4HPBWP
   tcbn65lphpbwp_1/LNCNQD1HPBWP
   tcbn65lphpbwp_1/LNCNQD2HPBWP
   tcbn65lphpbwp_1/LNCNQD4HPBWP
   tcbn65lphpbwp_1/LNCSND1HPBWP
   tcbn65lphpbwp_1/LNCSND2HPBWP
   tcbn65lphpbwp_1/LNCSND4HPBWP
   tcbn65lphpbwp_1/LNCSNDD1HPBWP
   tcbn65lphpbwp_1/LNCSNDD2HPBWP
   tcbn65lphpbwp_1/LNCSNDD4HPBWP
   tcbn65lphpbwp_1/LNCSNDQD1HPBWP
   tcbn65lphpbwp_1/LNCSNDQD2HPBWP
   tcbn65lphpbwp_1/LNCSNDQD4HPBWP
   tcbn65lphpbwp_1/LNCSNQD1HPBWP
   tcbn65lphpbwp_1/LNCSNQD2HPBWP
   tcbn65lphpbwp_1/LNCSNQD4HPBWP
   tcbn65lphpbwp_1/LND1HPBWP
   tcbn65lphpbwp_1/LND2HPBWP
   tcbn65lphpbwp_1/LND4HPBWP
   tcbn65lphpbwp_1/LNQD1HPBWP
   tcbn65lphpbwp_1/LNQD2HPBWP
   tcbn65lphpbwp_1/LNQD4HPBWP
   tcbn65lphpbwp_1/LNSND1HPBWP
   tcbn65lphpbwp_1/LNSND2HPBWP
   tcbn65lphpbwp_1/LNSND4HPBWP
   tcbn65lphpbwp_1/LNSNDD1HPBWP
   tcbn65lphpbwp_1/LNSNDD2HPBWP
   tcbn65lphpbwp_1/LNSNDD4HPBWP
   tcbn65lphpbwp_1/LNSNDQD1HPBWP
   tcbn65lphpbwp_1/LNSNDQD2HPBWP
   tcbn65lphpbwp_1/LNSNDQD4HPBWP
   tcbn65lphpbwp_1/LNSNQD1HPBWP
   tcbn65lphpbwp_1/LNSNQD2HPBWP
   tcbn65lphpbwp_1/LNSNQD4HPBWP
   tcbn65lphpbwp_1/SDFCND0HPBWP
   tcbn65lphpbwp_1/SDFCND1HPBWP
   tcbn65lphpbwp_1/SDFCND2HPBWP
   tcbn65lphpbwp_1/SDFCND4HPBWP
   tcbn65lphpbwp_1/SDFCNQD0HPBWP
   tcbn65lphpbwp_1/SDFCNQD1HPBWP
   tcbn65lphpbwp_1/SDFCNQD2HPBWP
   tcbn65lphpbwp_1/SDFCNQD4HPBWP
   tcbn65lphpbwp_1/SDFCSND0HPBWP
   tcbn65lphpbwp_1/SDFCSND1HPBWP
   tcbn65lphpbwp_1/SDFCSND2HPBWP
   tcbn65lphpbwp_1/SDFCSND4HPBWP
   tcbn65lphpbwp_1/SDFCSNQD0HPBWP
   tcbn65lphpbwp_1/SDFCSNQD1HPBWP
   tcbn65lphpbwp_1/SDFCSNQD2HPBWP
   tcbn65lphpbwp_1/SDFCSNQD4HPBWP
   tcbn65lphpbwp_1/SDFD0HPBWP
   tcbn65lphpbwp_1/SDFD1HPBWP
   tcbn65lphpbwp_1/SDFD2HPBWP
   tcbn65lphpbwp_1/SDFD4HPBWP
   tcbn65lphpbwp_1/SDFKCND0HPBWP
   tcbn65lphpbwp_1/SDFKCND1HPBWP
   tcbn65lphpbwp_1/SDFKCND2HPBWP
   tcbn65lphpbwp_1/SDFKCND4HPBWP
   tcbn65lphpbwp_1/SDFKCNQD0HPBWP
   tcbn65lphpbwp_1/SDFKCNQD1HPBWP
   tcbn65lphpbwp_1/SDFKCNQD2HPBWP
   tcbn65lphpbwp_1/SDFKCNQD4HPBWP
   tcbn65lphpbwp_1/SDFKCSND0HPBWP
   tcbn65lphpbwp_1/SDFKCSND1HPBWP
   tcbn65lphpbwp_1/SDFKCSND2HPBWP
   tcbn65lphpbwp_1/SDFKCSND4HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD0HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD1HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD2HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD4HPBWP
   tcbn65lphpbwp_1/SDFKSND0HPBWP
   tcbn65lphpbwp_1/SDFKSND1HPBWP
   tcbn65lphpbwp_1/SDFKSND2HPBWP
   tcbn65lphpbwp_1/SDFKSND4HPBWP
   tcbn65lphpbwp_1/SDFKSNQD0HPBWP
   tcbn65lphpbwp_1/SDFKSNQD1HPBWP
   tcbn65lphpbwp_1/SDFKSNQD2HPBWP
   tcbn65lphpbwp_1/SDFKSNQD4HPBWP
   tcbn65lphpbwp_1/SDFNCND0HPBWP
   tcbn65lphpbwp_1/SDFNCND1HPBWP
   tcbn65lphpbwp_1/SDFNCND2HPBWP
   tcbn65lphpbwp_1/SDFNCND4HPBWP
   tcbn65lphpbwp_1/SDFNCSND0HPBWP
   tcbn65lphpbwp_1/SDFNCSND1HPBWP
   tcbn65lphpbwp_1/SDFNCSND2HPBWP
   tcbn65lphpbwp_1/SDFNCSND4HPBWP
   tcbn65lphpbwp_1/SDFND0HPBWP
   tcbn65lphpbwp_1/SDFND1HPBWP
   tcbn65lphpbwp_1/SDFND2HPBWP
   tcbn65lphpbwp_1/SDFND4HPBWP
   tcbn65lphpbwp_1/SDFNSND0HPBWP
   tcbn65lphpbwp_1/SDFNSND1HPBWP
   tcbn65lphpbwp_1/SDFNSND2HPBWP
   tcbn65lphpbwp_1/SDFNSND4HPBWP
   tcbn65lphpbwp_1/SDFQD0HPBWP
   tcbn65lphpbwp_1/SDFQD1HPBWP
   tcbn65lphpbwp_1/SDFQD2HPBWP
   tcbn65lphpbwp_1/SDFQD4HPBWP
   tcbn65lphpbwp_1/SDFQND0HPBWP
   tcbn65lphpbwp_1/SDFQND1HPBWP
   tcbn65lphpbwp_1/SDFQND2HPBWP
   tcbn65lphpbwp_1/SDFQND4HPBWP
   tcbn65lphpbwp_1/SDFSND0HPBWP
   tcbn65lphpbwp_1/SDFSND1HPBWP
   tcbn65lphpbwp_1/SDFSND2HPBWP
   tcbn65lphpbwp_1/SDFSND4HPBWP
   tcbn65lphpbwp_1/SDFSNQD0HPBWP
   tcbn65lphpbwp_1/SDFSNQD1HPBWP
   tcbn65lphpbwp_1/SDFSNQD2HPBWP
   tcbn65lphpbwp_1/SDFSNQD4HPBWP
   tcbn65lphpbwp_1/SDFXD0HPBWP
   tcbn65lphpbwp_1/SDFXD1HPBWP
   tcbn65lphpbwp_1/SDFXD2HPBWP
   tcbn65lphpbwp_1/SDFXD4HPBWP
   tcbn65lphpbwp_1/SDFXQD0HPBWP
   tcbn65lphpbwp_1/SDFXQD1HPBWP
   tcbn65lphpbwp_1/SDFXQD2HPBWP
   tcbn65lphpbwp_1/SDFXQD4HPBWP
   tcbn65lphpbwp_1/SEDFCND0HPBWP
   tcbn65lphpbwp_1/SEDFCND1HPBWP
   tcbn65lphpbwp_1/SEDFCND2HPBWP
   tcbn65lphpbwp_1/SEDFCND4HPBWP
   tcbn65lphpbwp_1/SEDFCNQD0HPBWP
   tcbn65lphpbwp_1/SEDFCNQD1HPBWP
   tcbn65lphpbwp_1/SEDFCNQD2HPBWP
   tcbn65lphpbwp_1/SEDFCNQD4HPBWP
   tcbn65lphpbwp_1/SEDFD0HPBWP
   tcbn65lphpbwp_1/SEDFD1HPBWP
   tcbn65lphpbwp_1/SEDFD2HPBWP
   tcbn65lphpbwp_1/SEDFD4HPBWP
   tcbn65lphpbwp_1/SEDFXD0HPBWP
   tcbn65lphpbwp_1/SEDFXD1HPBWP
   tcbn65lphpbwp_1/SEDFXD2HPBWP
   tcbn65lphpbwp_1/SEDFXD4HPBWP
   tcbn65lphpbwp_1/SEDFKCND0HPBWP
   tcbn65lphpbwp_1/SEDFKCND1HPBWP
   tcbn65lphpbwp_1/SEDFKCND2HPBWP
   tcbn65lphpbwp_1/SEDFKCND4HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD0HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD1HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD2HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD4HPBWP
   tcbn65lphpbwp_1/SEDFQD0HPBWP
   tcbn65lphpbwp_1/SEDFQD1HPBWP
   tcbn65lphpbwp_1/SEDFQD2HPBWP
   tcbn65lphpbwp_1/SEDFQD4HPBWP
   tcbn65lphpbwp_1/SEDFQXD0HPBWP
   tcbn65lphpbwp_1/SEDFQXD1HPBWP
   tcbn65lphpbwp_1/SEDFQXD2HPBWP
   tcbn65lphpbwp_1/SEDFQXD4HPBWP
   tcbn65lphpbwp_1/SEDFQND0HPBWP
   tcbn65lphpbwp_1/SEDFQND1HPBWP
   tcbn65lphpbwp_1/SEDFQND2HPBWP
   tcbn65lphpbwp_1/SEDFQND4HPBWP
   tcbn65lphpbwp_1/SEDFQNXD0HPBWP
   tcbn65lphpbwp_1/SEDFQNXD1HPBWP
   tcbn65lphpbwp_1/SEDFQNXD2HPBWP
   tcbn65lphpbwp_1/SEDFQNXD4HPBWP
   tcbn65lphpbwpcghvt_1/PTDFCND1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFDFCND1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFLGD4HPBWPHVT

Information: 'cornerSS' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.014314, elapsed 0.014368, speed up 0.996242.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 50, DR 0), data (VR 134, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario scenarioFF.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 4 ****
Information: Propagated activity on scenario scenarioSS identical to that on scenarioFF (POW-006)
Total power = 0.052894, Leakage = 0.010705, Internal = 0.029618, Switching = 0.012571

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 7.156272, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.189886, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 7.156272, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.189886, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 7.156, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.190, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=7.928798, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: scenarioFF , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: mode1, id = 1
          corner: cornerFF, id = 2
          isHold: wns = 0.189886, unweighted tns = 0.000000

    scenario 1: scenarioSS , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, hold blocked 
          mode: mode1, id = 1
          corner: cornerSS, id = 1
          isSetup: wns = 7.156272, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.996129
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.996030
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.971014

-------------------------------------------------


CCD: After FMAX optimization:cto1_HOLD_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 7.156272, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.189886, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 7.156272, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.189886, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 7.156, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.190, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=7.928798, tns=0.000000, nvp=0)

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.995507
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.995656
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.994870

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 7.156272, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.189886, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 7.156272, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.189886, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 7.156, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.190, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=7.928798, tns=0.000000, nvp=0)
 CCD flow runtime: cpu 0.280612, elapsed 0.281730, speed up 0.996032.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 0.33 sec, cpu time is 0 hr : 0 min : 0.33 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =     5 

No. doRoutes           =    30 
No. doUnroutes         =    15 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =    30 
No. undoUnroutes       =    15 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The net parasitics of block top are cleared. (TIM-123)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   24  Alloctr   25  Proc 8520 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,57.00um,44.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   30  Proc 8520 
Net statistics:
Total number of nets     = 138
Number of nets to route  = 2
Number of nets with max-layer-mode hard = 2
4 nets are fully connected,
 of which 2 are detail routed and 2 are global routed.
2 nets have non-default rule CLK_NDR
	 2 non-user-specified nets, 2 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0	Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   30  Proc 8520 
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
Average gCell capacity  5.24	 on layer (1)	 M1
Average gCell capacity  6.77	 on layer (2)	 M2
Average gCell capacity  7.84	 on layer (3)	 M3
Average gCell capacity  9.79	 on layer (4)	 M4
Average gCell capacity  9.95	 on layer (5)	 M5
Average gCell capacity  9.79	 on layer (6)	 M6
Average gCell capacity  9.95	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.05	 on layer (1)	 M1
Average number of tracks per gCell 9.86	 on layer (2)	 M2
Average number of tracks per gCell 10.05	 on layer (3)	 M3
Average number of tracks per gCell 9.86	 on layer (4)	 M4
Average number of tracks per gCell 10.05	 on layer (5)	 M5
Average number of tracks per gCell 9.86	 on layer (6)	 M6
Average number of tracks per gCell 10.05	 on layer (7)	 M7
Average number of tracks per gCell 2.48	 on layer (8)	 M8
Average number of tracks per gCell 2.55	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 AP
Number of gCells = 6380
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   31  Proc 8520 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   31  Proc 8520 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   31  Proc 8520 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   30  Alloctr   31  Proc 8520 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   98  Alloctr   99  Proc 8520 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     7 Max = 3 GRCs =     3 (0.24%)
Initial. H routing: Overflow =     7 Max = 3 (GRCs =  2) GRCs =     3 (0.47%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.16%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     6 Max = 3 (GRCs =  2) GRCs =     2 (0.31%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 189.04
Initial. Layer M1 wire length = 37.45
Initial. Layer M2 wire length = 6.87
Initial. Layer M3 wire length = 28.14
Initial. Layer M4 wire length = 116.58
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 90
Initial. Via VIA12 count = 36
Initial. Via VIA23 count = 31
Initial. Via VIA34 count = 23
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   98  Alloctr   99  Proc 8520 

Congestion utilization per direction:
Average vertical track utilization   =  1.82 %
Peak    vertical track utilization   = 25.00 %
Average horizontal track utilization =  0.95 %
Peak    horizontal track utilization = 26.09 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Global Routing] Total (MB): Used   98  Alloctr   98  Proc 8520 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   57  Alloctr   57  Proc 8520 
Skip track assign
Skip detail route
Updating the database ...
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Info: 14 sinks and boundary insts are set as application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.08 sec, cpu time is 0 hr : 0 min : 0.08 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 2 flat clock tree nets.
There are 1 non-sink instances (total area 8.40) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:04.58u 00:00:00.02s 00:00:04.62e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

No clock balance group was found, so skip the balance
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-05-25 00:37:45 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1543 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 138 nets, 2 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.911913 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148761 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.838118 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148432 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:    49 s (  0.01 hr )  ELAPSE:    51 s (  0.01 hr )  MEM-PEAK:  1542 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Clock-opt timing update complete          CPU:    49 s (  0.01 hr )  ELAPSE:    51 s (  0.01 hr )  MEM-PEAK:  1542 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario scenarioFF.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario scenarioSS identical to that on scenarioFF (POW-006)
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0  10586.996
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0    115.021
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  10586.996       462.00        113          0          8
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  10586.996       462.00        113
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Clock-opt initialization complete         CPU:    54 s (  0.01 hr )  ELAPSE:    56 s (  0.02 hr )  MEM-PEAK:  1542 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (470000 340000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario scenarioFF  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario scenarioSS  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:56     0.000     0.000   642.800     0.000     0.000         0         8         0     0.000      1542 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0238 seconds to build cellmap data
INFO: creating 8(r) x 10(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xcb0d1cc0): 80
INFO: creating 8(r) x 10(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xcb0d1cc0): 80
Total 0.0024 seconds to load 268 cell instances into cellmap
Moveable cells: 98; Application fixed cells: 15; Macro cells: 0; User fixed cells: 155
Average cell width 2.0442, cell height 2.0000, cell area 4.0885 for total 113 placed and application fixed cells
Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Core Area = 6 X 5 ()
INFO: New Levelizer turned on
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542

Layer name: M2, Mask name: metal2, Layer number: 32
Layer name: M3, Mask name: metal3, Layer number: 33
Layer name: M4, Mask name: metal4, Layer number: 34
Layer name: M5, Mask name: metal5, Layer number: 35
Layer name: M6, Mask name: metal6, Layer number: 36
CCL: Total Usage Adjustment : 1
INFO: Derive row count 5 from GR congestion map (22/4)
INFO: Derive col count 7 from GR congestion map (29/4)
Convert timing mode ...
Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 7 Iter  3          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 7 Iter  4          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Core Area = 6 X 5 ()
Clock-opt optimization Phase 7 Iter  5          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 7 Iter  6          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 7 Iter  7          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 7 Iter  8          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 7 Iter  9          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 7 Iter 10          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 7 Iter 11          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 7 Iter 12          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 7 Iter 13          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 7 Iter 14          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 7 Iter 15          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 7 Iter 16          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 7 Iter 17          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 7 Iter 18          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 7 Iter 19          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-05-25 00:37:53 / Session: 0.02 hr / Command: 0.00 hr / Memory: 1543 MB (FLW-8100)
Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: CTS will work on the following scenarios. (CTS-101)
   scenarioFF	(Mode: mode1; Corner: cornerFF)
   scenarioSS	(Mode: mode1; Corner: cornerSS)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.max_fanout = 50
   cts.common.user_instance_name_prefix = clock_opt
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.compile.size_pre_existing_cell_to_cts_references = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   tcbn65lphpbwp_1/BUFFD0HPBWP
   tcbn65lphpbwp_1/BUFFD1HPBWP
   tcbn65lphpbwp_1/BUFFD2HPBWP
   tcbn65lphpbwp_1/BUFFD3HPBWP
   tcbn65lphpbwp_1/BUFFD4HPBWP
   tcbn65lphpbwp_1/BUFFD6HPBWP
   tcbn65lphpbwp_1/BUFFD8HPBWP
   tcbn65lphpbwp_1/BUFFD12HPBWP
   tcbn65lphpbwp_1/BUFFD16HPBWP
   tcbn65lphpbwp_1/CKBD0HPBWP
   tcbn65lphpbwp_1/CKBD1HPBWP
   tcbn65lphpbwp_1/CKBD2HPBWP
   tcbn65lphpbwp_1/CKBD3HPBWP
   tcbn65lphpbwp_1/CKBD4HPBWP
   tcbn65lphpbwp_1/CKBD6HPBWP
   tcbn65lphpbwp_1/CKBD8HPBWP
   tcbn65lphpbwp_1/CKBD12HPBWP
   tcbn65lphpbwp_1/CKBD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD8HPBWPHVT
   tcbn65lphpbwp_1/CKND0HPBWP
   tcbn65lphpbwp_1/CKND1HPBWP
   tcbn65lphpbwp_1/CKND2HPBWP
   tcbn65lphpbwp_1/CKND3HPBWP
   tcbn65lphpbwp_1/CKND4HPBWP
   tcbn65lphpbwp_1/CKND6HPBWP
   tcbn65lphpbwp_1/CKND8HPBWP
   tcbn65lphpbwp_1/CKND12HPBWP
   tcbn65lphpbwp_1/CKND16HPBWP
   tcbn65lphpbwp_1/INVD0HPBWP
   tcbn65lphpbwp_1/INVD1HPBWP
   tcbn65lphpbwp_1/INVD2HPBWP
   tcbn65lphpbwp_1/INVD3HPBWP
   tcbn65lphpbwp_1/INVD4HPBWP
   tcbn65lphpbwp_1/INVD6HPBWP
   tcbn65lphpbwp_1/INVD8HPBWP
   tcbn65lphpbwp_1/INVD12HPBWP
   tcbn65lphpbwp_1/INVD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD8HPBWPHVT

ICG reference list:
   tcbn65lphpbwp_1/CKLHQD1HPBWP
   tcbn65lphpbwp_1/CKLHQD2HPBWP
   tcbn65lphpbwp_1/CKLHQD3HPBWP
   tcbn65lphpbwp_1/CKLHQD4HPBWP
   tcbn65lphpbwp_1/CKLHQD6HPBWP
   tcbn65lphpbwp_1/CKLHQD8HPBWP
   tcbn65lphpbwp_1/CKLHQD12HPBWP
   tcbn65lphpbwp_1/CKLHQD16HPBWP
   tcbn65lphpbwp_1/CKLNQD1HPBWP
   tcbn65lphpbwp_1/CKLNQD2HPBWP
   tcbn65lphpbwp_1/CKLNQD3HPBWP
   tcbn65lphpbwp_1/CKLNQD4HPBWP
   tcbn65lphpbwp_1/CKLNQD6HPBWP
   tcbn65lphpbwp_1/CKLNQD8HPBWP
   tcbn65lphpbwp_1/CKLNQD12HPBWP
   tcbn65lphpbwp_1/CKLNQD16HPBWP

Information: 'cornerSS' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (470000 340000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: CLK_NDR; Min Layer: M2; Max Layer: M4

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.14 sec, cpu time is 0 hr : 0 min : 0.14 sec. (CTS-104)
Info: run final cts with the following settings: _runCts 0 _runCto 1 _runSnapClockSinks 0
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 31 total shapes.
Layer M2: cached 0 shapes out of 8 total shapes.
Cached 168 vias out of 318 total vias.
Total 0.0537 seconds to build cellmap data
INFO: creating 5(r) x 6(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0x96739d88): 30
INFO: creating 5(r) x 6(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0x96739d88): 30
Total 0.0037 seconds to load 268 cell instances into cellmap
Moveable cells: 98; Application fixed cells: 15; Macro cells: 0; User fixed cells: 155
Average cell width 2.0442, cell height 2.0000, cell area 4.0885 for total 113 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.06 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: SYS_CLK mode: mode1 root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0007; ID = 0.0968; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0014; ID = 0.1789; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0007; ID = 0.0968; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0014; ID = 0.1789; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 8.4000; ClockWireLen = 195.6400; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario scenarioFF pathgroup **clock_gating_default**
Target path group: scenario scenarioSS pathgroup **clock_gating_default**
Information: CCD will use corner cornerSS for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 10.000000
INFO: Clock latencies not changed
CUS IO adjustment after BDCCD done not change IO
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 50, DR 0), data (VR 134, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario scenarioSS (Mode mode1 Corner cornerSS)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
Average gCell capacity  5.24	 on layer (1)	 M1
Average gCell capacity  6.77	 on layer (2)	 M2
Average gCell capacity  7.84	 on layer (3)	 M3
Average gCell capacity  9.79	 on layer (4)	 M4
Average gCell capacity  9.95	 on layer (5)	 M5
Average gCell capacity  9.79	 on layer (6)	 M6
Average gCell capacity  9.95	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.05	 on layer (1)	 M1
Average number of tracks per gCell 9.86	 on layer (2)	 M2
Average number of tracks per gCell 10.05	 on layer (3)	 M3
Average number of tracks per gCell 9.86	 on layer (4)	 M4
Average number of tracks per gCell 10.05	 on layer (5)	 M5
Average number of tracks per gCell 9.86	 on layer (6)	 M6
Average number of tracks per gCell 10.05	 on layer (7)	 M7
Average number of tracks per gCell 2.48	 on layer (8)	 M8
Average number of tracks per gCell 2.55	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 AP
Number of gCells = 6380
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Information: 'cornerSS' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (budget_implementation, last_qor_strategy): 4 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.018302, elapsed 0.018393, speed up 0.995052.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 50, DR 0), data (VR 134, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.053111, Leakage = 0.010702, Internal = 0.029808, Switching = 0.012602

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 7.156272, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.189886, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 7.156272, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.189886, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 7.156, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.190, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=7.928798, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: scenarioFF , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: mode1, id = 1
          corner: cornerFF, id = 2
          isHold: wns = 0.189886, unweighted tns = 0.000000

    scenario 1: scenarioSS , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, hold blocked 
          mode: mode1, id = 1
          corner: cornerSS, id = 1
          isSetup: wns = 7.156272, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.996084
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.996139
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_HOLD_TNS2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 7.156272, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.189886, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 7.156272, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.189886, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 7.156, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.190, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=7.928798, tns=0.000000, nvp=0)

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.996189
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.996128
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.980000

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_WNS3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 7.156272, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.189886, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 7.156272, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.189886, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 7.156, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.190, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=7.928798, tns=0.000000, nvp=0)
 CCD flow runtime: cpu 0.253471, elapsed 0.254470, speed up 0.996074.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The net parasitics of block top are cleared. (TIM-123)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   24  Alloctr   25  Proc 8520 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,57.00um,44.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   30  Proc 8520 
Net statistics:
Total number of nets     = 138
Number of nets to route  = 2
Number of nets with max-layer-mode hard = 2
4 nets are fully connected,
 of which 2 are detail routed and 2 are global routed.
2 nets have non-default rule CLK_NDR
	 2 non-user-specified nets, 2 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0	Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   30  Proc 8520 
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
Average gCell capacity  5.24	 on layer (1)	 M1
Average gCell capacity  6.77	 on layer (2)	 M2
Average gCell capacity  7.84	 on layer (3)	 M3
Average gCell capacity  9.79	 on layer (4)	 M4
Average gCell capacity  9.95	 on layer (5)	 M5
Average gCell capacity  9.79	 on layer (6)	 M6
Average gCell capacity  9.95	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.05	 on layer (1)	 M1
Average number of tracks per gCell 9.86	 on layer (2)	 M2
Average number of tracks per gCell 10.05	 on layer (3)	 M3
Average number of tracks per gCell 9.86	 on layer (4)	 M4
Average number of tracks per gCell 10.05	 on layer (5)	 M5
Average number of tracks per gCell 9.86	 on layer (6)	 M6
Average number of tracks per gCell 10.05	 on layer (7)	 M7
Average number of tracks per gCell 2.48	 on layer (8)	 M8
Average number of tracks per gCell 2.55	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 AP
Number of gCells = 6380
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   31  Proc 8520 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   31  Proc 8520 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   31  Proc 8520 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   30  Alloctr   31  Proc 8520 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   98  Alloctr   99  Proc 8520 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     7 Max = 3 GRCs =     3 (0.24%)
Initial. H routing: Overflow =     7 Max = 3 (GRCs =  2) GRCs =     3 (0.47%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.16%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     6 Max = 3 (GRCs =  2) GRCs =     2 (0.31%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 189.04
Initial. Layer M1 wire length = 37.45
Initial. Layer M2 wire length = 6.87
Initial. Layer M3 wire length = 28.14
Initial. Layer M4 wire length = 116.58
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 90
Initial. Via VIA12 count = 36
Initial. Via VIA23 count = 31
Initial. Via VIA34 count = 23
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   98  Alloctr   99  Proc 8520 

Congestion utilization per direction:
Average vertical track utilization   =  1.82 %
Peak    vertical track utilization   = 25.00 %
Average horizontal track utilization =  0.95 %
Peak    horizontal track utilization = 26.09 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Global Routing] Total (MB): Used   98  Alloctr   98  Proc 8520 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   57  Alloctr   57  Proc 8520 
Skip track assign
Skip detail route
Updating the database ...
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 0.98 sec, cpu time is 0 hr : 0 min : 0.98 sec. (CTS-104)
************************************************************
* CTS STEP: Postlude
************************************************************
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 31 total shapes.
Layer M2: cached 0 shapes out of 8 total shapes.
Cached 168 vias out of 318 total vias.

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0238 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 45 ref cells (12 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
         888          268        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    268
number of references:                45
number of site rows:                 12
number of locations attempted:     1204
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          98 (712 total sites)
avg row height over cells:        2.000 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_314 (AOI22D0HPBWP)
  Input location: (25.4,18)
  Legal location: (25.4,18)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_306 (AOI22D0HPBWP)
  Input location: (26.8,18)
  Legal location: (26.8,18)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_317 (AOI22D0HPBWP)
  Input location: (31.2,18)
  Legal location: (31.2,18)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_322 (AOI21D0HPBWP)
  Input location: (33,24)
  Legal location: (33,24)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_349 (AO22D0HPBWP)
  Input location: (14.2,22)
  Legal location: (14.2,22)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_311 (AOI21D0HPBWP)
  Input location: (24.4,20)
  Legal location: (24.4,20)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_338 (AOI21D0HPBWP)
  Input location: (28.2,18)
  Legal location: (28.2,18)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_354 (AO22D0HPBWP)
  Input location: (31.4,24)
  Legal location: (31.4,24)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_352 (AO22D0HPBWP)
  Input location: (29.6,18)
  Legal location: (29.6,18)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_325 (AOI22D0HPBWP)
  Input location: (28.4,20)
  Legal location: (28.4,20)
  Displacement:   0.000 um ( 0.00 row height)

 Successfully legalize placement.
Info: 14 sinks and boundary insts are collected
Info: 14 sinks and boundary insts are unset from application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.09 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 2 flat clock tree nets.
There are 1 non-sink instances (total area 8.40) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:01.31u 00:00:00.01s 00:00:01.33e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 138 nets, 2 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (470000 340000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0239 seconds to build cellmap data
INFO: creating 5(r) x 6(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0xc7f9d220): 30
INFO: creating 5(r) x 6(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0xc7f9d220): 30
Total 0.0023 seconds to load 268 cell instances into cellmap
Moveable cells: 112; Application fixed cells: 1; Macro cells: 0; User fixed cells: 155
Average cell width 2.0442, cell height 2.0000, cell area 4.0885 for total 113 placed and application fixed cells
Information: Current block utilization is '0.52030', effective utilization is '0.72387'. (OPT-055)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.911913 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148761 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.838118 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148432 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario scenarioSS  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:00     0.000     0.000   642.800     0.000     0.000         0         8         0     0.000      1542 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-05-25 00:37:55 / Session: 0.02 hr / Command: 0.00 hr / Memory: 1543 MB (FLW-8100)

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.105628499532  9.863475709851  6.078134264085  2.744208341123  8.318115404907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.964782730693  2.700184643881  3.840461364440  3.750206053169  7.663458642299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.335484097843  5.867645931622  7.173805685364  9.669819999761  7.591487147087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.275766178254  4.570782853063  5.624889108820  7.826857253678  4.759133218263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.487099411706  9.584508669756  2.041738687119  3.921160867338  0.650488482345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.608141854823  8.244409994567  3.504881005451  1.682716012888  7.173433518510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.640370898970  1.017077243513  5.811520966269  5.826730883342  4.349383092435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.805171066117  1.265346252200  0.417771613533  1.833872465081  6.448557537188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.552147578596  2.300544402625  0.754696330179  1.961421411696  2.781303141418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.300968787218  7.452734406103  1.902838224529  5.623407259547  7.269363808696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.288225363017  7.540447248505  0.000364617956  5.833784556721  4.754587089445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.222274527317  4.029655514242  9.406670396875  2.789964661318  0.723294214657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.057765639837  7.977196203284  5.095808359611  1.512371470128  7.396892520513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.289688776489  5.817964523007  2.343540422627  0.037326705045  0.494780040392
Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 138 nets, 2 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.911913 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148761 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.838118 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148432 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0  10586.996
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0    115.021
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  10586.996       462.00        113          0          8
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  10586.996       462.00        113

Clock-opt command complete                CPU:    59 s (  0.02 hr )  ELAPSE:    61 s (  0.02 hr )  MEM-PEAK:  1542 MB
Clock-opt command statistics  CPU=9 sec (0.00 hr) ELAPSED=10 sec (0.00 hr) MEM-PEAK=1.506 GB

Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2025-05-25 00:37:55 / Session: 0.02 hr / Command: 0.00 hr / Memory: 1543 MB (FLW-8100)
TEST: runCore bldClkEnd-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-05-25 00:37:55 / Session: 0.02 hr / Command: 0.00 hr / Memory: 1543 MB (FLW-8100)

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-05-25 00:37:55 / Session: 0.02 hr / Command: 0.00 hr / Memory: 1543 MB (FLW-8100)
Clock-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Information: The net parasitics of block top are cleared. (TIM-123)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   25  Alloctr   25  Proc 8520 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,57.00um,44.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   30  Proc 8520 
Net statistics:
Total number of nets     = 138
Number of nets to route  = 2
Number of nets with max-layer-mode hard = 2
4 nets are fully connected,
 of which 2 are detail routed and 2 are global routed.
2 nets have non-default rule CLK_NDR
	 2 non-user-specified nets, 2 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0	Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   30  Proc 8520 
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
Average gCell capacity  5.24	 on layer (1)	 M1
Average gCell capacity  6.77	 on layer (2)	 M2
Average gCell capacity  7.84	 on layer (3)	 M3
Average gCell capacity  9.79	 on layer (4)	 M4
Average gCell capacity  9.95	 on layer (5)	 M5
Average gCell capacity  9.79	 on layer (6)	 M6
Average gCell capacity  9.95	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.05	 on layer (1)	 M1
Average number of tracks per gCell 9.86	 on layer (2)	 M2
Average number of tracks per gCell 10.05	 on layer (3)	 M3
Average number of tracks per gCell 9.86	 on layer (4)	 M4
Average number of tracks per gCell 10.05	 on layer (5)	 M5
Average number of tracks per gCell 9.86	 on layer (6)	 M6
Average number of tracks per gCell 10.05	 on layer (7)	 M7
Average number of tracks per gCell 2.48	 on layer (8)	 M8
Average number of tracks per gCell 2.55	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 AP
Number of gCells = 6380
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   31  Proc 8520 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   31  Proc 8520 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   31  Proc 8520 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   30  Alloctr   31  Proc 8520 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  206  Alloctr  207  Proc 8520 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     7 Max = 3 GRCs =     3 (0.24%)
Initial. H routing: Overflow =     7 Max = 3 (GRCs =  2) GRCs =     3 (0.47%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.16%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     6 Max = 3 (GRCs =  2) GRCs =     2 (0.31%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 189.04
Initial. Layer M1 wire length = 37.45
Initial. Layer M2 wire length = 6.87
Initial. Layer M3 wire length = 28.14
Initial. Layer M4 wire length = 116.58
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 90
Initial. Via VIA12 count = 36
Initial. Via VIA23 count = 31
Initial. Via VIA34 count = 23
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Sun May 25 00:37:55 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  206  Alloctr  207  Proc 8520 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     1 Max = 2 GRCs =     1 (0.08%)
phase1. H routing: Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.16%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.16%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 187.54
phase1. Layer M1 wire length = 35.95
phase1. Layer M2 wire length = 20.58
phase1. Layer M3 wire length = 28.14
phase1. Layer M4 wire length = 102.87
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 86
phase1. Via VIA12 count = 36
phase1. Via VIA23 count = 29
phase1. Via VIA34 count = 21
phase1. Via VIA45 count = 0
phase1. Via VIA56 count = 0
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Sun May 25 00:37:55 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  206  Alloctr  207  Proc 8520 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     1 Max = 2 GRCs =     1 (0.08%)
phase2. H routing: Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.16%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.16%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 187.54
phase2. Layer M1 wire length = 35.95
phase2. Layer M2 wire length = 20.58
phase2. Layer M3 wire length = 28.14
phase2. Layer M4 wire length = 102.87
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer AP wire length = 0.00
phase2. Total Number of Contacts = 86
phase2. Via VIA12 count = 36
phase2. Via VIA23 count = 29
phase2. Via VIA34 count = 21
phase2. Via VIA45 count = 0
phase2. Via VIA56 count = 0
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  206  Alloctr  207  Proc 8520 

Congestion utilization per direction:
Average vertical track utilization   =  1.78 %
Peak    vertical track utilization   = 25.00 %
Average horizontal track utilization =  0.92 %
Peak    horizontal track utilization = 18.18 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  206  Alloctr  206  Proc 8520 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   57  Alloctr   57  Proc 8520 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 false               
track.timing_driven                                     :	 false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   20  Alloctr   21  Proc 8520 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0 
Routed partition 1/15       
Routed partition 2/15       
Routed partition 3/15       
Routed partition 4/15       
Routed partition 5/15       
Routed partition 6/15       
Routed partition 7/15       
Routed partition 8/15       
Routed partition 9/15       
Routed partition 10/15      
Routed partition 11/15      
Routed partition 12/15      
Routed partition 13/15      
Routed partition 14/15      
Routed partition 15/15      

Number of wires with overlap after iteration 0 = 70 of 122


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   21  Alloctr   21  Proc 8520 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1 
Routed partition 1/15       
Routed partition 2/15       
Routed partition 3/15       
Routed partition 4/15       
Routed partition 5/15       
Routed partition 6/15       
Routed partition 7/15       
Routed partition 8/15       
Routed partition 9/15       
Routed partition 10/15      
Routed partition 11/15      
Routed partition 12/15      
Routed partition 13/15      
Routed partition 14/15      
Routed partition 15/15      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   21  Alloctr   21  Proc 8520 

Number of wires with overlap after iteration 1 = 24 of 66


Wire length and via report:
---------------------------
Number of M1 wires: 17 		 CONT1: 0
Number of M2 wires: 14 		 VIA12: 32
Number of M3 wires: 20 		 VIA23: 30
Number of M4 wires: 15 		 VIA34: 25
Number of M5 wires: 0 		 VIA45: 0
Number of M6 wires: 0 		 VIA56: 0
Number of M7 wires: 0 		 VIA67: 0
Number of M8 wires: 0 		 VIA78: 0
Number of M9 wires: 0 		 VIA89: 0
Number of AP wires: 0 		 VIA910: 0
Total number of wires: 66 		 vias: 87

Total M1 wire length: 40.3
Total M2 wire length: 17.0
Total M3 wire length: 29.4
Total M4 wire length: 107.4
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total AP wire length: 0.0
Total wire length: 194.1

Longest M1 wire length: 4.8
Longest M2 wire length: 3.0
Longest M3 wire length: 9.2
Longest M4 wire length: 15.8
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest AP wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   20  Alloctr   21  Proc 8520 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.timing_driven                                    :	 false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Dr init] Total (MB): Used   31  Alloctr   32  Proc 8520 
Total number of nets = 138, of which 0 are not extracted
Total number of open nets = 134, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (RV)9; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 83.000 400.000 0.000)
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 2; diode mode 4
      Metal lay (M1)0; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA1)1; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M2)1; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA2)2; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M3)2; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA3)3; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M4)3; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA4)4; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M5)4; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA5)5; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M6)5; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA6)6; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M7)6; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA7)7; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M8)7; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA8)8; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 1.000 0.000 0.000 0.000); protectedMetalScale 1.000
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedCutScale 1.000
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedMetalScale 1.000
    Antenna mode 4; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (AP)9; maxRatio 2000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 30000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net clk. The pin clk on cell top does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 1 nets as they don't have enough gate area info.
Start DR iteration 0: uniform partition
Routed	1/9 Partitions, Violations =	38
Routed	2/9 Partitions, Violations =	53
Routed	3/9 Partitions, Violations =	1
Routed	4/9 Partitions, Violations =	1
Routed	5/9 Partitions, Violations =	1
Routed	6/9 Partitions, Violations =	1
Routed	7/9 Partitions, Violations =	6
Routed	8/9 Partitions, Violations =	1
Routed	9/9 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 1

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   71  Alloctr   71  Proc    0 
[Iter 0] Total (MB): Used   92  Alloctr   93  Proc 8520 

End DR iteration 0 with 9 parts

Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 1] Elapsed real time: 0:00:00 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 1] Stage (MB): Used   71  Alloctr   71  Proc    0 
[Iter 1] Total (MB): Used   92  Alloctr   93  Proc 8520 

End DR iteration 1 with 1 parts

	@@@@ Total nets not meeting constraints =	0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   20  Alloctr   21  Proc 8520 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   20  Alloctr   21  Proc 8520 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    175 micron
Total Number of Contacts =             70
Total Number of Wires =                70
Total Number of PtConns =              14
Total Number of Routed Wires =       70
Total Routed Wire Length =           172 micron
Total Number of Routed Contacts =       70
	Layer                M1 :         11 micron
	Layer                M2 :         35 micron
	Layer                M3 :         26 micron
	Layer                M4 :        100 micron
	Layer                M5 :          0 micron
	Layer                M6 :          0 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA34 :         27
	Via          VIA34(rot) :          1
	Via               VIA23 :         19
	Via          VIA23(rot) :          1
	Via               VIA12 :         21
	Via   FATVIA12(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  1.43% (1 / 70 vias)
 
    Layer VIA1       =  4.55% (1      / 22      vias)
        Weight 1     =  4.55% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 95.45% (21      vias)
    Layer VIA2       =  0.00% (0      / 20      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20      vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
 
  Total double via conversion rate    =  1.43% (1 / 70 vias)
 
    Layer VIA1       =  4.55% (1      / 22      vias)
    Layer VIA2       =  0.00% (0      / 20      vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
 
  The optimized via conversion rate based on total routed via count =  1.43% (1 / 70 vias)
 
    Layer VIA1       =  4.55% (1      / 22      vias)
        Weight 1     =  4.55% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 95.45% (21      vias)
    Layer VIA2       =  0.00% (0      / 20      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20      vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
 

Total number of nets = 138
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: Ending clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-05-25 00:37:56 / Session: 0.02 hr / Command: 0.00 hr / Memory: 1543 MB (FLW-8100)

Information: Ending clock_opt / route_clock (FLW-8001)
Information: Time: 2025-05-25 00:37:56 / Session: 0.02 hr / Command: 0.00 hr / Memory: 1543 MB (FLW-8100)
TEST: runCore rteClkEnd-end
INFO: run stage final_opto (init -> end)
TEST: runCore finalOptoInit-init

Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2025-05-25 00:37:56 / Session: 0.02 hr / Command: 0.00 hr / Memory: 1543 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 138 nets, 0 global routed, 2 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.911913 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148761 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.838118 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148432 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:    60 s (  0.02 hr )  ELAPSE:    63 s (  0.02 hr )  MEM-PEAK:  1542 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Removed total 0 routing shapes from 134 signal nets.
[Tim-Power] Info: Enabling unified Timing-Power architecture for rest of the flow. 
Information: Activity propagation will be performed for scenario scenarioFF.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
[Non-Incremental Power-Update] SCENE[scenarioFF_late] PROP[late] InstanceSize[268]
[Non-Incremental Power-Update] SCENE[scenarioSS_late] PROP[late] InstanceSize[268]
Info: update em.

Clock-opt timing update complete          CPU:    60 s (  0.02 hr )  ELAPSE:    63 s (  0.02 hr )  MEM-PEAK:  1542 MB
INFO: Propagating Switching Activities
Information: Activity for scenario scenarioFF was cached, no propagation required. (POW-005)
Information: Activity for scenario scenarioSS was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0  10586.996
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0    115.021
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  10586.996       462.00        113          0          8
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  10586.996       462.00        113
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Information: Activity for scenario scenarioFF was cached, no propagation required. (POW-005)
Information: Activity for scenario scenarioSS was cached, no propagation required. (POW-005)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Information: Timer-derived activity data is cached on scenario scenarioSS (POW-052)
Information: Activity for scenario scenarioFF was cached, no propagation required. (POW-005)
Information: Activity for scenario scenarioSS was cached, no propagation required. (POW-005)
Clock-opt initialization complete         CPU:    65 s (  0.02 hr )  ELAPSE:    67 s (  0.02 hr )  MEM-PEAK:  1542 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Information: Activity for scenario scenarioFF was cached, no propagation required. (POW-005)
Information: Activity for scenario scenarioSS was cached, no propagation required. (POW-005)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Activity for scenario scenarioFF was cached, no propagation required. (POW-005)
Information: Activity for scenario scenarioSS was cached, no propagation required. (POW-005)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (470000 340000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0238 seconds to build cellmap data
INFO: creating 8(r) x 10(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x9acc0ac0): 80
INFO: creating 8(r) x 10(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x9acc0ac0): 80
Total 0.0023 seconds to load 268 cell instances into cellmap
Moveable cells: 112; Application fixed cells: 1; Macro cells: 0; User fixed cells: 155
0 out of 134 data nets is detail routed, 2 out of 2 clock nets are detail routed and total 136 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.0442, cell height 2.0000, cell area 4.0885 for total 113 placed and application fixed cells
Clock-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (470000 340000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Clock-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 4 Iter  3          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542

Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542

CCL: Total Usage Adjustment : 1
INFO: Derive row count 5 from GR congestion map (22/4)
INFO: Derive col count 7 from GR congestion map (29/4)
Convert timing mode ...
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 6 Iter  4          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Clock-opt optimization Phase 6 Iter  5          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 6 Iter  6          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 6 Iter  7          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 6 Iter  8          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 6 Iter  9          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 6 Iter 10          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 6 Iter 11          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 6 Iter 12          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 6 Iter 13          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 6 Iter 14          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 6 Iter 15          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 6 Iter 16          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 6 Iter 17          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Note - message 'POW-005' limit (20) exceeded. Remainder will be suppressed.
Clock-opt optimization Phase 6 Iter 18          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 6 Iter 19          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 6 Iter 20          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 6 Iter 21          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 6 Iter 22          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 6 Iter 23          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 6 Iter 24          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 6 Iter 25          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 6 Iter 26          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 6 Iter 27          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 6 Iter 28          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 6 Iter 29          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Clock-opt optimization Phase 6 Iter 30          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542

Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         -        462.00    10587.00         113              0.02      1542
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         -        462.00    10593.43         113              0.02      1542
INFO: New Levelizer turned on
INFO: New Levelizer turned on

Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         -        462.00    10593.43         113              0.02      1542
ISR: Running first pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00003642 cumPct:    25.46 estdown: 0.00010662 cumUp:    2 numDown:   18 status= valid
Knee-Processing :  cumEst: 0.00012885 cumPct:    90.08 estdown: 0.00001419 cumUp:   15 numDown:    5 status= valid
Knee-Processing :  cumEst: 0.00013473 cumPct:    94.19 estdown: 0.00000831 cumUp:   16 numDown:    4 status= valid
Knee-Processing :  cumEst: 0.00014304 cumPct:   100.00 estdown: 0.00000000 cumUp:   98 numDown:    0 status= valid
ISR: Running second pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00003642 cumPct:    25.46 estdown: 0.00010662 cumUp:    2 numDown:   18 status= valid
Knee-Processing :  cumEst: 0.00012885 cumPct:    90.08 estdown: 0.00001419 cumUp:   15 numDown:    5 status= valid
Knee-Processing :  cumEst: 0.00013473 cumPct:    94.19 estdown: 0.00000831 cumUp:   16 numDown:    4 status= valid
Knee-Processing :  cumEst: 0.00014304 cumPct:   100.00 estdown: 0.00000000 cumUp:   98 numDown:    0 status= valid
Clock-opt optimization Phase 9 Iter  2          0.00        0.00      0.00         -        462.00    10593.43         113              0.02      1542
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00005370 cumPct:    33.49 estdown: 0.00010662 cumUp:    2 numDown:   18 status= valid
Knee-Processing :  cumEst: 0.00014613 cumPct:    91.15 estdown: 0.00001419 cumUp:   15 numDown:    5 status= valid
Knee-Processing :  cumEst: 0.00015201 cumPct:    94.82 estdown: 0.00000831 cumUp:   16 numDown:    4 status= valid
Knee-Processing :  cumEst: 0.00016032 cumPct:   100.00 estdown: 0.00000000 cumUp:   98 numDown:    0 status= valid

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         -        462.00    10605.61         113              0.02      1542
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 10 Iter  2         0.00        0.00      0.00         -        462.00    10605.61         113              0.02      1542
Clock-opt optimization Phase 10 Iter  3         0.00        0.00      0.00         -        462.00    10605.61         113              0.02      1542

Clock-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         -        462.00    10605.61         113              0.02      1542
Clock-opt optimization Phase 11 Iter  2         0.00        0.00      0.00         -        462.00    10605.61         113              0.02      1542
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  3         0.00        0.00      0.00         -        462.00    10605.61         113              0.02      1542
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  4         0.00        0.00      0.00         -        462.00    10605.61         113              0.02      1542
INFO: updating slack distrubution time borrowing
updateTimeBorrowsAndSi elapsed: 0.350000

Clock-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         -        462.00    10605.61         113              0.02      1542
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0246 seconds to build cellmap data
INFO: creating 5(r) x 6(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0xb2500078): 30
INFO: creating 5(r) x 6(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0xb2500078): 30
Total 0.0024 seconds to load 268 cell instances into cellmap
Moveable cells: 112; Application fixed cells: 1; Macro cells: 0; User fixed cells: 155
0 out of 134 data nets is detail routed, 2 out of 2 clock nets are detail routed and total 136 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.0442, cell height 2.0000, cell area 4.0885 for total 113 placed and application fixed cells
Information: Current block utilization is '0.52030', effective utilization is '0.72387'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start Timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0244 seconds to build cellmap data
Snapped 112 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8520 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   21  Alloctr   21  Proc    0 
[End of Read DB] Total (MB): Used   28  Alloctr   29  Proc 8520 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,57.00um,44.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   29  Alloctr   30  Proc 8520 
Net statistics:
Total number of nets     = 138
Number of nets to route  = 134
Number of nets with max-layer-mode hard = 2
4 nets are fully connected,
 of which 4 are detail routed and 0 are global routed.
2 nets have non-default rule CLK_NDR
	 2 non-user-specified nets, 2 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 134, Total Half Perimeter Wire Length (HPWL) 2078 microns
HPWL   0 ~   50 microns: Net Count      130	Total HPWL         1848 microns
HPWL  50 ~  100 microns: Net Count        4	Total HPWL          231 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   30  Proc 8520 
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
Average gCell capacity  5.21	 on layer (1)	 M1
Average gCell capacity  6.58	 on layer (2)	 M2
Average gCell capacity  7.66	 on layer (3)	 M3
Average gCell capacity  9.43	 on layer (4)	 M4
Average gCell capacity  9.95	 on layer (5)	 M5
Average gCell capacity  9.79	 on layer (6)	 M6
Average gCell capacity  9.95	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.05	 on layer (1)	 M1
Average number of tracks per gCell 9.86	 on layer (2)	 M2
Average number of tracks per gCell 10.05	 on layer (3)	 M3
Average number of tracks per gCell 9.86	 on layer (4)	 M4
Average number of tracks per gCell 10.05	 on layer (5)	 M5
Average number of tracks per gCell 9.86	 on layer (6)	 M6
Average number of tracks per gCell 10.05	 on layer (7)	 M7
Average number of tracks per gCell 2.48	 on layer (8)	 M8
Average number of tracks per gCell 2.55	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 AP
Number of gCells = 6380
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   30  Proc 8520 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   30  Proc 8520 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   30  Proc 8520 
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  134  Alloctr  134  Proc 8520 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  134  Alloctr  135  Proc 8520 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   121 Max = 5 GRCs =    98 (7.68%)
Initial. H routing: Overflow =    92 Max = 5 (GRCs =  1) GRCs =    74 (11.60%)
Initial. V routing: Overflow =    29 Max = 4 (GRCs =  1) GRCs =    24 (3.76%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    29 Max = 4 (GRCs =  1) GRCs =    24 (3.76%)
Initial. M3         Overflow =    92 Max = 5 (GRCs =  1) GRCs =    74 (11.60%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2602.78
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 661.41
Initial. Layer M3 wire length = 175.88
Initial. Layer M4 wire length = 683.24
Initial. Layer M5 wire length = 1082.26
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 1517
Initial. Via VIA12 count = 442
Initial. Via VIA23 count = 382
Initial. Via VIA34 count = 372
Initial. Via VIA45 count = 321
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Sun May 25 00:38:07 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  134  Alloctr  135  Proc 8520 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =   125 Max = 4 GRCs =    95 (7.45%)
phase1. H routing: Overflow =   102 Max = 3 (GRCs =  5) GRCs =    78 (12.23%)
phase1. V routing: Overflow =    23 Max = 4 (GRCs =  1) GRCs =    17 (2.66%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    23 Max = 4 (GRCs =  1) GRCs =    17 (2.66%)
phase1. M3         Overflow =   102 Max = 3 (GRCs =  5) GRCs =    78 (12.23%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2713.86
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 692.97
phase1. Layer M3 wire length = 176.71
phase1. Layer M4 wire length = 705.15
phase1. Layer M5 wire length = 1107.91
phase1. Layer M6 wire length = 31.12
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 1512
phase1. Via VIA12 count = 443
phase1. Via VIA23 count = 375
phase1. Via VIA34 count = 365
phase1. Via VIA45 count = 319
phase1. Via VIA56 count = 10
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  134  Alloctr  135  Proc 8520 

Congestion utilization per direction:
Average vertical track utilization   =  8.42 %
Peak    vertical track utilization   = 62.50 %
Average horizontal track utilization =  5.46 %
Peak    horizontal track utilization = 55.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  105  Alloctr  105  Proc    0 
[End of Global Routing] Total (MB): Used  134  Alloctr  134  Proc 8520 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -20  Alloctr  -20  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8520 
Using per-layer congestion maps for congestion reduction.
Information: 2.51% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.65 to 0.65. (PLACE-030)
Transferred 0 BTSR attributes to NDM.
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
nplLib: default vr hor dist = 1094
nplLib: default vr ver dist = 1094
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

****** eLpp weights (with caps)
Number of nets: 136, of which 134 non-clock nets
Number of nets with 0 toggle rate: 21
Max toggle rate = 0.2, average toggle rate = 0.00943286
Max non-clock toggle rate = 0.0211263
eLpp weight range = (0, 11.1982)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  NDR     PostEffort  
Number of nets with non-default weights: 136
Amt power = 0.1
Non-default weight range: (0.9, 9.16982)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=scenarioSS
Information: The net parasitics of block top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 2.84032e+07
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
Moved 98 out of 268 cells, ratio = 0.365672
Total displacement = 111.496201(um)
Max displacement = 4.484100(um), ctmi_308 (29.400000, 32.000000, 4) => (31.884100, 28.000000, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.28(um)
  0 ~  20% cells displacement <=      0.39(um)
  0 ~  30% cells displacement <=      0.63(um)
  0 ~  40% cells displacement <=      0.78(um)
  0 ~  50% cells displacement <=      0.94(um)
  0 ~  60% cells displacement <=      1.13(um)
  0 ~  70% cells displacement <=      1.28(um)
  0 ~  80% cells displacement <=      1.60(um)
  0 ~  90% cells displacement <=      2.20(um)
  0 ~ 100% cells displacement <=      4.48(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 138 nets, 0 global routed, 2 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.911913 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148761 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.838118 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148432 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 12 Iter  2         0.00        0.00      0.00         -        462.00    10605.61         113              0.02      1542
Clock-opt optimization Phase 12 Iter  3         0.00        0.00      0.00         -        462.00    10605.61         113              0.02      1542
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0239 seconds to build cellmap data
INFO: creating 8(r) x 10(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x97a9f380): 80
INFO: creating 8(r) x 10(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x97a9f380): 80
Total 0.0023 seconds to load 268 cell instances into cellmap, 98 cells are off site row
Moveable cells: 112; Application fixed cells: 1; Macro cells: 0; User fixed cells: 155
0 out of 134 data nets is detail routed, 2 out of 2 clock nets are detail routed and total 136 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.0442, cell height 2.0000, cell area 4.0885 for total 113 placed and application fixed cells
Clock-opt optimization Phase 12 Iter  4         0.00        0.00      0.00         -        462.00    10605.61         113              0.02      1542
Number of Site types in the design = 1
Warning: Skipping pin clock_gate_reg_data_reg/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin p3_reg[1]/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin ctmi_333/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin ctmi_325/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin ctmi_324/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin ctmi_323/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin ctmi_322/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin ctmi_314/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin ctmi_313/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin ctmi_312/VDD. Reason - Power/Ground pin. (OPT-069)
Note - message 'OPT-069' limit (10) exceeded. Remainder will be suppressed.
INFO: total number of constant pins: 29
INFO: constant pins which are scan-pins: 28
INFO: constant pins that are not scan-pins: 1
Added 0 tie-hi cells
Added 2 tie-low cells
Clock-opt optimization Phase 12 Iter  5         0.00        0.00      0.00         -        462.00    10605.61         113              0.02      1542
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0238 seconds to build cellmap data
INFO: creating 5(r) x 6(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0x9ac03040): 30
INFO: creating 5(r) x 6(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0x9ac03040): 30
Total 0.0023 seconds to load 268 cell instances into cellmap, 96 cells are off site row
Moveable cells: 112; Application fixed cells: 1; Macro cells: 0; User fixed cells: 155
0 out of 134 data nets is detail routed, 2 out of 2 clock nets are detail routed and total 136 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.0442, cell height 2.0000, cell area 4.0885 for total 113 placed and application fixed cells
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 20 total shapes.
Layer M2: cached 0 shapes out of 34 total shapes.
Cached 168 vias out of 298 total vias.

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0228 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 45 ref cells (12 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
         888          268        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    268
number of references:                45
number of site rows:                 12
number of locations attempted:     1693
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         112 (1134 total sites)
avg row height over cells:        2.000 um
rms cell displacement:            0.491 um ( 0.25 row height)
rms weighted cell displacement:   0.491 um ( 0.25 row height)
max cell displacement:            2.000 um ( 1.00 row height)
avg cell displacement:            0.333 um ( 0.17 row height)
avg weighted cell displacement:   0.333 um ( 0.17 row height)
number of cells moved:               98
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: place_optoptlc_2739 (TIELHPBWP)
  Input location: (32,12)
  Legal location: (32,14)
  Displacement:   2.000 um ( 1.00 row height)
Cell: ctmi_311 (AOI21D0HPBWP)
  Input location: (25.1017,21.0074)
  Legal location: (25.2,20)
  Displacement:   1.012 um ( 0.51 row height)
Cell: ctmi_312 (OAI222D0HPBWP)
  Input location: (25.5499,18.9917)
  Legal location: (25.6,18)
  Displacement:   0.993 um ( 0.50 row height)
Cell: ctmi_16 (MOAI22D0HPBWP)
  Input location: (37.4842,14.9874)
  Legal location: (37.4,14)
  Displacement:   0.991 um ( 0.50 row height)
Cell: phfnr_buf_55 (CKND0HPBWP)
  Input location: (31.6132,26.9706)
  Legal location: (31.8,26)
  Displacement:   0.988 um ( 0.49 row height)
Cell: ctmi_347 (XNR3D0HPBWP)
  Input location: (36.5993,26.9847)
  Legal location: (36.6,26)
  Displacement:   0.985 um ( 0.49 row height)
Cell: ctmi_287 (CKND2D0HPBWP)
  Input location: (30.1709,19.0609)
  Legal location: (30.4,20)
  Displacement:   0.967 um ( 0.48 row height)
Cell: ctmi_322 (AOI21D0HPBWP)
  Input location: (33.1673,23.0387)
  Legal location: (33.2,24)
  Displacement:   0.962 um ( 0.48 row height)
Cell: ctmi_306 (AOI22D0HPBWP)
  Input location: (27.0944,16.9416)
  Legal location: (27,16)
  Displacement:   0.946 um ( 0.47 row height)
Cell: ctmi_293 (NR2D0HPBWP)
  Input location: (22.2888,22.8839)
  Legal location: (22.6,22)
  Displacement:   0.937 um ( 0.47 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 98 out of 268 cells, ratio = 0.365672
Total displacement = 57.199501(um)
Max displacement = 2.000000(um), place_optoptlc_2739 (32.000000, 12.000000, 0) => (32.000000, 16.000000, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.11(um)
  0 ~  20% cells displacement <=      0.20(um)
  0 ~  30% cells displacement <=      0.37(um)
  0 ~  40% cells displacement <=      0.41(um)
  0 ~  50% cells displacement <=      0.58(um)
  0 ~  60% cells displacement <=      0.66(um)
  0 ~  70% cells displacement <=      0.78(um)
  0 ~  80% cells displacement <=      0.88(um)
  0 ~  90% cells displacement <=      0.99(um)
  0 ~ 100% cells displacement <=      2.00(um)
Information: The net parasitics of block top are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 138 nets, 0 global routed, 2 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.911913 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148761 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.838118 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148432 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0239 seconds to build cellmap data
INFO: creating 8(r) x 10(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x97a9f3c0): 80
INFO: creating 8(r) x 10(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x97a9f3c0): 80
Total 0.0023 seconds to load 268 cell instances into cellmap
Moveable cells: 112; Application fixed cells: 1; Macro cells: 0; User fixed cells: 155
0 out of 134 data nets is detail routed, 2 out of 2 clock nets are detail routed and total 136 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.0442, cell height 2.0000, cell area 4.0885 for total 113 placed and application fixed cells
Clock-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         -        462.00    10605.50         113              0.02      1542

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (470000 340000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios


INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Propagating Switching Activities
INFO: Switching Activity propagation took     0.00003 sec
INFO: Propagating Switching Activity for all power flows 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
enhanced site row merge :  1
Key: unit, value: 0xc715a0f0
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (470000 340000)
Preroute opto area query mode: NDM
Using CLEO = true
APS-MCMM: Setup/DRC-only scenario grouping = [0 1]
APS-MCMM: Leakage scenario grouping = [0 1]
APS-MCMM: Dynamic scenario grouping = [0 1]
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  1.3200 1.0800
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  1.3200
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  1.0800 1.3200
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
{_snps_autoNdr_power}
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property

Clock-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         -        462.00    10605.50         113              0.02      1542
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
INFO: Running refresh_via_ladders
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block top are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8520 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.force_rerun_after_global_route_opt               :	 true                
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   21  Alloctr   21  Proc    0 
[End of Read DB] Total (MB): Used   28  Alloctr   29  Proc 8520 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,57.00um,44.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 8520 
Net statistics:
Total number of nets     = 138
Number of nets to route  = 134
Number of nets with max-layer-mode hard = 2
4 nets are fully connected,
 of which 4 are detail routed and 0 are global routed.
2 nets have non-default rule CLK_NDR
	 2 non-user-specified nets, 2 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 134, Total Half Perimeter Wire Length (HPWL) 2107 microns
HPWL   0 ~   50 microns: Net Count      130	Total HPWL         1875 microns
HPWL  50 ~  100 microns: Net Count        4	Total HPWL          233 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 8520 
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
Average gCell capacity  5.09	 on layer (1)	 M1
Average gCell capacity  6.58	 on layer (2)	 M2
Average gCell capacity  7.66	 on layer (3)	 M3
Average gCell capacity  9.43	 on layer (4)	 M4
Average gCell capacity  9.95	 on layer (5)	 M5
Average gCell capacity  9.79	 on layer (6)	 M6
Average gCell capacity  9.95	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.05	 on layer (1)	 M1
Average number of tracks per gCell 9.86	 on layer (2)	 M2
Average number of tracks per gCell 10.05	 on layer (3)	 M3
Average number of tracks per gCell 9.86	 on layer (4)	 M4
Average number of tracks per gCell 10.05	 on layer (5)	 M5
Average number of tracks per gCell 9.86	 on layer (6)	 M6
Average number of tracks per gCell 10.05	 on layer (7)	 M7
Average number of tracks per gCell 2.48	 on layer (8)	 M8
Average number of tracks per gCell 2.55	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 AP
Number of gCells = 6380
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   31  Proc 8520 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   31  Proc 8520 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   31  Proc 8520 
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  207  Alloctr  207  Proc 8520 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  207  Proc 8520 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    99 Max = 4 GRCs =    61 (4.78%)
Initial. H routing: Overflow =    83 Max = 4 (GRCs =  3) GRCs =    45 (7.05%)
Initial. V routing: Overflow =    16 Max = 3 (GRCs =  1) GRCs =    16 (2.51%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    16 Max = 3 (GRCs =  1) GRCs =    16 (2.51%)
Initial. M3         Overflow =    83 Max = 4 (GRCs =  3) GRCs =    45 (7.05%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2165.53
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 374.10
Initial. Layer M3 wire length = 142.26
Initial. Layer M4 wire length = 495.54
Initial. Layer M5 wire length = 1153.63
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 1464
Initial. Via VIA12 count = 446
Initial. Via VIA23 count = 360
Initial. Via VIA34 count = 346
Initial. Via VIA45 count = 312
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Sun May 25 00:38:09 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  207  Proc 8520 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    99 Max = 3 GRCs =    86 (6.74%)
phase1. H routing: Overflow =    76 Max = 3 (GRCs =  2) GRCs =    67 (10.50%)
phase1. V routing: Overflow =    23 Max = 3 (GRCs =  2) GRCs =    19 (2.98%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    23 Max = 3 (GRCs =  2) GRCs =    19 (2.98%)
phase1. M3         Overflow =    76 Max = 3 (GRCs =  2) GRCs =    67 (10.50%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2575.07
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 606.19
phase1. Layer M3 wire length = 127.79
phase1. Layer M4 wire length = 646.93
phase1. Layer M5 wire length = 1175.86
phase1. Layer M6 wire length = 18.29
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 1461
phase1. Via VIA12 count = 448
phase1. Via VIA23 count = 353
phase1. Via VIA34 count = 340
phase1. Via VIA45 count = 312
phase1. Via VIA56 count = 8
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Sun May 25 00:38:10 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  207  Alloctr  207  Proc 8520 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =   115 Max = 4 GRCs =    92 (7.21%)
phase2. H routing: Overflow =    96 Max = 3 (GRCs =  4) GRCs =    76 (11.91%)
phase2. V routing: Overflow =    19 Max = 4 (GRCs =  1) GRCs =    16 (2.51%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    19 Max = 4 (GRCs =  1) GRCs =    16 (2.51%)
phase2. M3         Overflow =    96 Max = 3 (GRCs =  4) GRCs =    76 (11.91%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 2803.58
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 716.90
phase2. Layer M3 wire length = 133.26
phase2. Layer M4 wire length = 740.70
phase2. Layer M5 wire length = 1166.24
phase2. Layer M6 wire length = 46.48
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer AP wire length = 0.00
phase2. Total Number of Contacts = 1462
phase2. Via VIA12 count = 448
phase2. Via VIA23 count = 352
phase2. Via VIA34 count = 340
phase2. Via VIA45 count = 310
phase2. Via VIA56 count = 12
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  207  Proc 8520 

Congestion utilization per direction:
Average vertical track utilization   =  8.56 %
Peak    vertical track utilization   = 68.97 %
Average horizontal track utilization =  5.34 %
Peak    horizontal track utilization = 43.33 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Global Routing] Total (MB): Used  206  Alloctr  207  Proc 8520 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -20  Alloctr  -20  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8520 
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 138 nets, 134 global routed, 2 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 136, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Clock-opt route-global QoR
__________________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: **internal_default**
8: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    1   8        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0  10605.504
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0    115.253
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  10605.504       462.00        113          0          8
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt route-global QoR Summary   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  10605.504       462.00        113

Clock-opt Global-routing complete         CPU:    74 s (  0.02 hr )  ELAPSE:    76 s (  0.02 hr )  MEM-PEAK:  1542 MB

Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario scenarioSS (Mode mode1 Corner cornerSS)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
Average gCell capacity  5.09	 on layer (1)	 M1
Average gCell capacity  6.58	 on layer (2)	 M2
Average gCell capacity  7.66	 on layer (3)	 M3
Average gCell capacity  9.43	 on layer (4)	 M4
Average gCell capacity  9.95	 on layer (5)	 M5
Average gCell capacity  9.79	 on layer (6)	 M6
Average gCell capacity  9.95	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.05	 on layer (1)	 M1
Average number of tracks per gCell 9.86	 on layer (2)	 M2
Average number of tracks per gCell 10.05	 on layer (3)	 M3
Average number of tracks per gCell 9.86	 on layer (4)	 M4
Average number of tracks per gCell 10.05	 on layer (5)	 M5
Average number of tracks per gCell 9.86	 on layer (6)	 M6
Average number of tracks per gCell 10.05	 on layer (7)	 M7
Average number of tracks per gCell 2.48	 on layer (8)	 M8
Average number of tracks per gCell 2.55	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 AP
Number of gCells = 6380
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.911913 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148761 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.838118 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148432 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 20 Iter  2         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Clock-opt optimization Phase 20 Iter  3         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Clock-opt optimization Phase 20 Iter  4         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 20 Iter  5         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542

Clock-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 21 Iter  2         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 21 Iter  3         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 21 Iter  4         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Clock-opt optimization Phase 21 Iter  5         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 21 Iter  6         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Clock-opt optimization Phase 21 Iter  7         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Clock-opt optimization Phase 21 Iter  8         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542

Clock-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   scenarioFF	(Mode: mode1; Corner: cornerFF)
   scenarioSS	(Mode: mode1; Corner: cornerSS)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.max_fanout = 50
   cts.common.user_instance_name_prefix = clock_opt
   cts.compile.enable_cell_relocation = timing_aware
   cts.compile.size_pre_existing_cell_to_cts_references = true

Buffer/Inverter reference list for clock tree synthesis:
   tcbn65lphpbwp_1/BUFFD0HPBWP
   tcbn65lphpbwp_1/BUFFD1HPBWP
   tcbn65lphpbwp_1/BUFFD2HPBWP
   tcbn65lphpbwp_1/BUFFD3HPBWP
   tcbn65lphpbwp_1/BUFFD4HPBWP
   tcbn65lphpbwp_1/BUFFD6HPBWP
   tcbn65lphpbwp_1/BUFFD8HPBWP
   tcbn65lphpbwp_1/BUFFD12HPBWP
   tcbn65lphpbwp_1/BUFFD16HPBWP
   tcbn65lphpbwp_1/CKBD0HPBWP
   tcbn65lphpbwp_1/CKBD1HPBWP
   tcbn65lphpbwp_1/CKBD2HPBWP
   tcbn65lphpbwp_1/CKBD3HPBWP
   tcbn65lphpbwp_1/CKBD4HPBWP
   tcbn65lphpbwp_1/CKBD6HPBWP
   tcbn65lphpbwp_1/CKBD8HPBWP
   tcbn65lphpbwp_1/CKBD12HPBWP
   tcbn65lphpbwp_1/CKBD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD8HPBWPHVT
   tcbn65lphpbwp_1/CKND0HPBWP
   tcbn65lphpbwp_1/CKND1HPBWP
   tcbn65lphpbwp_1/CKND2HPBWP
   tcbn65lphpbwp_1/CKND3HPBWP
   tcbn65lphpbwp_1/CKND4HPBWP
   tcbn65lphpbwp_1/CKND6HPBWP
   tcbn65lphpbwp_1/CKND8HPBWP
   tcbn65lphpbwp_1/CKND12HPBWP
   tcbn65lphpbwp_1/CKND16HPBWP
   tcbn65lphpbwp_1/INVD0HPBWP
   tcbn65lphpbwp_1/INVD1HPBWP
   tcbn65lphpbwp_1/INVD2HPBWP
   tcbn65lphpbwp_1/INVD3HPBWP
   tcbn65lphpbwp_1/INVD4HPBWP
   tcbn65lphpbwp_1/INVD6HPBWP
   tcbn65lphpbwp_1/INVD8HPBWP
   tcbn65lphpbwp_1/INVD12HPBWP
   tcbn65lphpbwp_1/INVD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD8HPBWPHVT

ICG reference list:
   tcbn65lphpbwp_1/CKLHQD1HPBWP
   tcbn65lphpbwp_1/CKLHQD2HPBWP
   tcbn65lphpbwp_1/CKLHQD3HPBWP
   tcbn65lphpbwp_1/CKLHQD4HPBWP
   tcbn65lphpbwp_1/CKLHQD6HPBWP
   tcbn65lphpbwp_1/CKLHQD8HPBWP
   tcbn65lphpbwp_1/CKLHQD12HPBWP
   tcbn65lphpbwp_1/CKLHQD16HPBWP
   tcbn65lphpbwp_1/CKLNQD1HPBWP
   tcbn65lphpbwp_1/CKLNQD2HPBWP
   tcbn65lphpbwp_1/CKLNQD3HPBWP
   tcbn65lphpbwp_1/CKLNQD4HPBWP
   tcbn65lphpbwp_1/CKLNQD6HPBWP
   tcbn65lphpbwp_1/CKLNQD8HPBWP
   tcbn65lphpbwp_1/CKLNQD12HPBWP
   tcbn65lphpbwp_1/CKLNQD16HPBWP


register reference list:
   tcbn65lphpbwp_1/DFCND1HPBWP
   tcbn65lphpbwp_1/DFCND2HPBWP
   tcbn65lphpbwp_1/DFCND4HPBWP
   tcbn65lphpbwp_1/DFCNQD1HPBWP
   tcbn65lphpbwp_1/DFCNQD2HPBWP
   tcbn65lphpbwp_1/DFCNQD4HPBWP
   tcbn65lphpbwp_1/DFCSND1HPBWP
   tcbn65lphpbwp_1/DFCSND2HPBWP
   tcbn65lphpbwp_1/DFCSND4HPBWP
   tcbn65lphpbwp_1/DFCSNQD1HPBWP
   tcbn65lphpbwp_1/DFCSNQD2HPBWP
   tcbn65lphpbwp_1/DFCSNQD4HPBWP
   tcbn65lphpbwp_1/DFD1HPBWP
   tcbn65lphpbwp_1/DFD2HPBWP
   tcbn65lphpbwp_1/DFD4HPBWP
   tcbn65lphpbwp_1/DFKCND1HPBWP
   tcbn65lphpbwp_1/DFKCND2HPBWP
   tcbn65lphpbwp_1/DFKCND4HPBWP
   tcbn65lphpbwp_1/DFKCNQD1HPBWP
   tcbn65lphpbwp_1/DFKCNQD2HPBWP
   tcbn65lphpbwp_1/DFKCNQD4HPBWP
   tcbn65lphpbwp_1/DFKCSND1HPBWP
   tcbn65lphpbwp_1/DFKCSND2HPBWP
   tcbn65lphpbwp_1/DFKCSND4HPBWP
   tcbn65lphpbwp_1/DFKSND1HPBWP
   tcbn65lphpbwp_1/DFKSND2HPBWP
   tcbn65lphpbwp_1/DFKSND4HPBWP
   tcbn65lphpbwp_1/DFNCND1HPBWP
   tcbn65lphpbwp_1/DFNCND2HPBWP
   tcbn65lphpbwp_1/DFNCND4HPBWP
   tcbn65lphpbwp_1/DFNCSND1HPBWP
   tcbn65lphpbwp_1/DFNCSND2HPBWP
   tcbn65lphpbwp_1/DFNCSND4HPBWP
   tcbn65lphpbwp_1/DFND1HPBWP
   tcbn65lphpbwp_1/DFND2HPBWP
   tcbn65lphpbwp_1/DFND4HPBWP
   tcbn65lphpbwp_1/DFNSND1HPBWP
   tcbn65lphpbwp_1/DFNSND2HPBWP
   tcbn65lphpbwp_1/DFNSND4HPBWP
   tcbn65lphpbwp_1/DFQD1HPBWP
   tcbn65lphpbwp_1/DFQD2HPBWP
   tcbn65lphpbwp_1/DFQD4HPBWP
   tcbn65lphpbwp_1/DFSND1HPBWP
   tcbn65lphpbwp_1/DFSND2HPBWP
   tcbn65lphpbwp_1/DFSND4HPBWP
   tcbn65lphpbwp_1/DFSNQD1HPBWP
   tcbn65lphpbwp_1/DFSNQD2HPBWP
   tcbn65lphpbwp_1/DFSNQD4HPBWP
   tcbn65lphpbwp_1/DFXD1HPBWP
   tcbn65lphpbwp_1/DFXD2HPBWP
   tcbn65lphpbwp_1/DFXD4HPBWP
   tcbn65lphpbwp_1/DFXQD1HPBWP
   tcbn65lphpbwp_1/DFXQD2HPBWP
   tcbn65lphpbwp_1/DFXQD4HPBWP
   tcbn65lphpbwp_1/EDFCND1HPBWP
   tcbn65lphpbwp_1/EDFCND2HPBWP
   tcbn65lphpbwp_1/EDFCND4HPBWP
   tcbn65lphpbwp_1/EDFCNQD1HPBWP
   tcbn65lphpbwp_1/EDFCNQD2HPBWP
   tcbn65lphpbwp_1/EDFCNQD4HPBWP
   tcbn65lphpbwp_1/EDFD1HPBWP
   tcbn65lphpbwp_1/EDFD2HPBWP
   tcbn65lphpbwp_1/EDFD4HPBWP
   tcbn65lphpbwp_1/EDFKCND1HPBWP
   tcbn65lphpbwp_1/EDFKCND2HPBWP
   tcbn65lphpbwp_1/EDFKCND4HPBWP
   tcbn65lphpbwp_1/EDFKCNQD1HPBWP
   tcbn65lphpbwp_1/EDFKCNQD2HPBWP
   tcbn65lphpbwp_1/EDFKCNQD4HPBWP
   tcbn65lphpbwp_1/EDFQD1HPBWP
   tcbn65lphpbwp_1/EDFQD2HPBWP
   tcbn65lphpbwp_1/EDFQD4HPBWP
   tcbn65lphpbwp_1/LHCND1HPBWP
   tcbn65lphpbwp_1/LHCND2HPBWP
   tcbn65lphpbwp_1/LHCND4HPBWP
   tcbn65lphpbwp_1/LHCNDD1HPBWP
   tcbn65lphpbwp_1/LHCNDD2HPBWP
   tcbn65lphpbwp_1/LHCNDD4HPBWP
   tcbn65lphpbwp_1/LHCNDQD1HPBWP
   tcbn65lphpbwp_1/LHCNDQD2HPBWP
   tcbn65lphpbwp_1/LHCNDQD4HPBWP
   tcbn65lphpbwp_1/LHCNQD1HPBWP
   tcbn65lphpbwp_1/LHCNQD2HPBWP
   tcbn65lphpbwp_1/LHCNQD4HPBWP
   tcbn65lphpbwp_1/LHCSND1HPBWP
   tcbn65lphpbwp_1/LHCSND2HPBWP
   tcbn65lphpbwp_1/LHCSND4HPBWP
   tcbn65lphpbwp_1/LHCSNDD1HPBWP
   tcbn65lphpbwp_1/LHCSNDD2HPBWP
   tcbn65lphpbwp_1/LHCSNDD4HPBWP
   tcbn65lphpbwp_1/LHCSNDQD1HPBWP
   tcbn65lphpbwp_1/LHCSNDQD2HPBWP
   tcbn65lphpbwp_1/LHCSNDQD4HPBWP
   tcbn65lphpbwp_1/LHCSNQD1HPBWP
   tcbn65lphpbwp_1/LHCSNQD2HPBWP
   tcbn65lphpbwp_1/LHCSNQD4HPBWP
   tcbn65lphpbwp_1/LHD1HPBWP
   tcbn65lphpbwp_1/LHD2HPBWP
   tcbn65lphpbwp_1/LHD4HPBWP
   tcbn65lphpbwp_1/LHQD1HPBWP
   tcbn65lphpbwp_1/LHQD2HPBWP
   tcbn65lphpbwp_1/LHQD4HPBWP
   tcbn65lphpbwp_1/LHSND1HPBWP
   tcbn65lphpbwp_1/LHSND2HPBWP
   tcbn65lphpbwp_1/LHSND4HPBWP
   tcbn65lphpbwp_1/LHSNDD1HPBWP
   tcbn65lphpbwp_1/LHSNDD2HPBWP
   tcbn65lphpbwp_1/LHSNDD4HPBWP
   tcbn65lphpbwp_1/LHSNDQD1HPBWP
   tcbn65lphpbwp_1/LHSNDQD2HPBWP
   tcbn65lphpbwp_1/LHSNDQD4HPBWP
   tcbn65lphpbwp_1/LHSNQD1HPBWP
   tcbn65lphpbwp_1/LHSNQD2HPBWP
   tcbn65lphpbwp_1/LHSNQD4HPBWP
   tcbn65lphpbwp_1/LNCND1HPBWP
   tcbn65lphpbwp_1/LNCND2HPBWP
   tcbn65lphpbwp_1/LNCND4HPBWP
   tcbn65lphpbwp_1/LNCNDD1HPBWP
   tcbn65lphpbwp_1/LNCNDD2HPBWP
   tcbn65lphpbwp_1/LNCNDD4HPBWP
   tcbn65lphpbwp_1/LNCNDQD1HPBWP
   tcbn65lphpbwp_1/LNCNDQD2HPBWP
   tcbn65lphpbwp_1/LNCNDQD4HPBWP
   tcbn65lphpbwp_1/LNCNQD1HPBWP
   tcbn65lphpbwp_1/LNCNQD2HPBWP
   tcbn65lphpbwp_1/LNCNQD4HPBWP
   tcbn65lphpbwp_1/LNCSND1HPBWP
   tcbn65lphpbwp_1/LNCSND2HPBWP
   tcbn65lphpbwp_1/LNCSND4HPBWP
   tcbn65lphpbwp_1/LNCSNDD1HPBWP
   tcbn65lphpbwp_1/LNCSNDD2HPBWP
   tcbn65lphpbwp_1/LNCSNDD4HPBWP
   tcbn65lphpbwp_1/LNCSNDQD1HPBWP
   tcbn65lphpbwp_1/LNCSNDQD2HPBWP
   tcbn65lphpbwp_1/LNCSNDQD4HPBWP
   tcbn65lphpbwp_1/LNCSNQD1HPBWP
   tcbn65lphpbwp_1/LNCSNQD2HPBWP
   tcbn65lphpbwp_1/LNCSNQD4HPBWP
   tcbn65lphpbwp_1/LND1HPBWP
   tcbn65lphpbwp_1/LND2HPBWP
   tcbn65lphpbwp_1/LND4HPBWP
   tcbn65lphpbwp_1/LNQD1HPBWP
   tcbn65lphpbwp_1/LNQD2HPBWP
   tcbn65lphpbwp_1/LNQD4HPBWP
   tcbn65lphpbwp_1/LNSND1HPBWP
   tcbn65lphpbwp_1/LNSND2HPBWP
   tcbn65lphpbwp_1/LNSND4HPBWP
   tcbn65lphpbwp_1/LNSNDD1HPBWP
   tcbn65lphpbwp_1/LNSNDD2HPBWP
   tcbn65lphpbwp_1/LNSNDD4HPBWP
   tcbn65lphpbwp_1/LNSNDQD1HPBWP
   tcbn65lphpbwp_1/LNSNDQD2HPBWP
   tcbn65lphpbwp_1/LNSNDQD4HPBWP
   tcbn65lphpbwp_1/LNSNQD1HPBWP
   tcbn65lphpbwp_1/LNSNQD2HPBWP
   tcbn65lphpbwp_1/LNSNQD4HPBWP
   tcbn65lphpbwp_1/SDFCND0HPBWP
   tcbn65lphpbwp_1/SDFCND1HPBWP
   tcbn65lphpbwp_1/SDFCND2HPBWP
   tcbn65lphpbwp_1/SDFCND4HPBWP
   tcbn65lphpbwp_1/SDFCNQD0HPBWP
   tcbn65lphpbwp_1/SDFCNQD1HPBWP
   tcbn65lphpbwp_1/SDFCNQD2HPBWP
   tcbn65lphpbwp_1/SDFCNQD4HPBWP
   tcbn65lphpbwp_1/SDFCSND0HPBWP
   tcbn65lphpbwp_1/SDFCSND1HPBWP
   tcbn65lphpbwp_1/SDFCSND2HPBWP
   tcbn65lphpbwp_1/SDFCSND4HPBWP
   tcbn65lphpbwp_1/SDFCSNQD0HPBWP
   tcbn65lphpbwp_1/SDFCSNQD1HPBWP
   tcbn65lphpbwp_1/SDFCSNQD2HPBWP
   tcbn65lphpbwp_1/SDFCSNQD4HPBWP
   tcbn65lphpbwp_1/SDFD0HPBWP
   tcbn65lphpbwp_1/SDFD1HPBWP
   tcbn65lphpbwp_1/SDFD2HPBWP
   tcbn65lphpbwp_1/SDFD4HPBWP
   tcbn65lphpbwp_1/SDFKCND0HPBWP
   tcbn65lphpbwp_1/SDFKCND1HPBWP
   tcbn65lphpbwp_1/SDFKCND2HPBWP
   tcbn65lphpbwp_1/SDFKCND4HPBWP
   tcbn65lphpbwp_1/SDFKCNQD0HPBWP
   tcbn65lphpbwp_1/SDFKCNQD1HPBWP
   tcbn65lphpbwp_1/SDFKCNQD2HPBWP
   tcbn65lphpbwp_1/SDFKCNQD4HPBWP
   tcbn65lphpbwp_1/SDFKCSND0HPBWP
   tcbn65lphpbwp_1/SDFKCSND1HPBWP
   tcbn65lphpbwp_1/SDFKCSND2HPBWP
   tcbn65lphpbwp_1/SDFKCSND4HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD0HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD1HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD2HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD4HPBWP
   tcbn65lphpbwp_1/SDFKSND0HPBWP
   tcbn65lphpbwp_1/SDFKSND1HPBWP
   tcbn65lphpbwp_1/SDFKSND2HPBWP
   tcbn65lphpbwp_1/SDFKSND4HPBWP
   tcbn65lphpbwp_1/SDFKSNQD0HPBWP
   tcbn65lphpbwp_1/SDFKSNQD1HPBWP
   tcbn65lphpbwp_1/SDFKSNQD2HPBWP
   tcbn65lphpbwp_1/SDFKSNQD4HPBWP
   tcbn65lphpbwp_1/SDFNCND0HPBWP
   tcbn65lphpbwp_1/SDFNCND1HPBWP
   tcbn65lphpbwp_1/SDFNCND2HPBWP
   tcbn65lphpbwp_1/SDFNCND4HPBWP
   tcbn65lphpbwp_1/SDFNCSND0HPBWP
   tcbn65lphpbwp_1/SDFNCSND1HPBWP
   tcbn65lphpbwp_1/SDFNCSND2HPBWP
   tcbn65lphpbwp_1/SDFNCSND4HPBWP
   tcbn65lphpbwp_1/SDFND0HPBWP
   tcbn65lphpbwp_1/SDFND1HPBWP
   tcbn65lphpbwp_1/SDFND2HPBWP
   tcbn65lphpbwp_1/SDFND4HPBWP
   tcbn65lphpbwp_1/SDFNSND0HPBWP
   tcbn65lphpbwp_1/SDFNSND1HPBWP
   tcbn65lphpbwp_1/SDFNSND2HPBWP
   tcbn65lphpbwp_1/SDFNSND4HPBWP
   tcbn65lphpbwp_1/SDFQD0HPBWP
   tcbn65lphpbwp_1/SDFQD1HPBWP
   tcbn65lphpbwp_1/SDFQD2HPBWP
   tcbn65lphpbwp_1/SDFQD4HPBWP
   tcbn65lphpbwp_1/SDFQND0HPBWP
   tcbn65lphpbwp_1/SDFQND1HPBWP
   tcbn65lphpbwp_1/SDFQND2HPBWP
   tcbn65lphpbwp_1/SDFQND4HPBWP
   tcbn65lphpbwp_1/SDFSND0HPBWP
   tcbn65lphpbwp_1/SDFSND1HPBWP
   tcbn65lphpbwp_1/SDFSND2HPBWP
   tcbn65lphpbwp_1/SDFSND4HPBWP
   tcbn65lphpbwp_1/SDFSNQD0HPBWP
   tcbn65lphpbwp_1/SDFSNQD1HPBWP
   tcbn65lphpbwp_1/SDFSNQD2HPBWP
   tcbn65lphpbwp_1/SDFSNQD4HPBWP
   tcbn65lphpbwp_1/SDFXD0HPBWP
   tcbn65lphpbwp_1/SDFXD1HPBWP
   tcbn65lphpbwp_1/SDFXD2HPBWP
   tcbn65lphpbwp_1/SDFXD4HPBWP
   tcbn65lphpbwp_1/SDFXQD0HPBWP
   tcbn65lphpbwp_1/SDFXQD1HPBWP
   tcbn65lphpbwp_1/SDFXQD2HPBWP
   tcbn65lphpbwp_1/SDFXQD4HPBWP
   tcbn65lphpbwp_1/SEDFCND0HPBWP
   tcbn65lphpbwp_1/SEDFCND1HPBWP
   tcbn65lphpbwp_1/SEDFCND2HPBWP
   tcbn65lphpbwp_1/SEDFCND4HPBWP
   tcbn65lphpbwp_1/SEDFCNQD0HPBWP
   tcbn65lphpbwp_1/SEDFCNQD1HPBWP
   tcbn65lphpbwp_1/SEDFCNQD2HPBWP
   tcbn65lphpbwp_1/SEDFCNQD4HPBWP
   tcbn65lphpbwp_1/SEDFD0HPBWP
   tcbn65lphpbwp_1/SEDFD1HPBWP
   tcbn65lphpbwp_1/SEDFD2HPBWP
   tcbn65lphpbwp_1/SEDFD4HPBWP
   tcbn65lphpbwp_1/SEDFXD0HPBWP
   tcbn65lphpbwp_1/SEDFXD1HPBWP
   tcbn65lphpbwp_1/SEDFXD2HPBWP
   tcbn65lphpbwp_1/SEDFXD4HPBWP
   tcbn65lphpbwp_1/SEDFKCND0HPBWP
   tcbn65lphpbwp_1/SEDFKCND1HPBWP
   tcbn65lphpbwp_1/SEDFKCND2HPBWP
   tcbn65lphpbwp_1/SEDFKCND4HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD0HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD1HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD2HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD4HPBWP
   tcbn65lphpbwp_1/SEDFQD0HPBWP
   tcbn65lphpbwp_1/SEDFQD1HPBWP
   tcbn65lphpbwp_1/SEDFQD2HPBWP
   tcbn65lphpbwp_1/SEDFQD4HPBWP
   tcbn65lphpbwp_1/SEDFQXD0HPBWP
   tcbn65lphpbwp_1/SEDFQXD1HPBWP
   tcbn65lphpbwp_1/SEDFQXD2HPBWP
   tcbn65lphpbwp_1/SEDFQXD4HPBWP
   tcbn65lphpbwp_1/SEDFQND0HPBWP
   tcbn65lphpbwp_1/SEDFQND1HPBWP
   tcbn65lphpbwp_1/SEDFQND2HPBWP
   tcbn65lphpbwp_1/SEDFQND4HPBWP
   tcbn65lphpbwp_1/SEDFQNXD0HPBWP
   tcbn65lphpbwp_1/SEDFQNXD1HPBWP
   tcbn65lphpbwp_1/SEDFQNXD2HPBWP
   tcbn65lphpbwp_1/SEDFQNXD4HPBWP
   tcbn65lphpbwpcghvt_1/PTDFCND1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFDFCND1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFLGD4HPBWPHVT

Information: 'cornerSS' is identified as primary corner for initial clock tree building. (CTS-103)
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: CLK_NDR; Min Layer: M2; Max Layer: M4

Clock cell spacing rule list:
   No clock cell spacing rule is found.
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.011678, elapsed 0.011722, speed up 0.996246.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 84), data (VR 0, GR 850, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 196 total shapes.
Layer M2: cached 0 shapes out of 226 total shapes.
Cached 168 vias out of 1760 total vias.
enhanced site row merge :  1
Key: unit, value: 0xc715a258
Number of Site types in the design = 1
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Note - message 'POW-052' limit (10) exceeded. Remainder will be suppressed.
Total power = 0.053023, Leakage = 0.010721, Internal = 0.029752, Switching = 0.012549

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 6.894058, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.201221, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 6.894058, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.201221, TNHS = 0.000000, NHVP = 0
    Scenario scenarioSS
       Path Group **reg2out_default**  WNS = 6.894058, TNS = 0.000000, NVP = 0
       Path Group **in2reg_default**  WNS = 7.109869, TNS = 0.000000, NVP = 0
       Path Group SYS_CLK  WNS = 7.315723, TNS = 0.000000, NVP = 0
       Path Group **in2out_default**  WNS = 7.637465, TNS = 0.000000, NVP = 0
    Scenario scenarioFF
       Path Group SYS_CLK  WNHS = 0.201221, TNHS = 0.000000, NHVP = 0
       Path Group **in2reg_default**  WNHS = 0.704090, TNHS = 0.000000, NHVP = 0
       Path Group **reg2out_default**  WNHS = 1.167712, TNHS = 0.000000, NHVP = 0
       Path Group **in2out_default**  WNHS = 1.836774, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 6.894, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.201, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

CCD: Before drc optimization

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     1.0000

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 6.894058, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.201221, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 6.894058, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.201221, TNHS = 0.000000, NHVP = 0
    Scenario scenarioSS
       Path Group **reg2out_default**  WNS = 6.894058, TNS = 0.000000, NVP = 0
       Path Group **in2reg_default**  WNS = 7.109869, TNS = 0.000000, NVP = 0
       Path Group SYS_CLK  WNS = 7.315723, TNS = 0.000000, NVP = 0
       Path Group **in2out_default**  WNS = 7.637465, TNS = 0.000000, NVP = 0
    Scenario scenarioFF
       Path Group SYS_CLK  WNHS = 0.201221, TNHS = 0.000000, NHVP = 0
       Path Group **in2reg_default**  WNHS = 0.704090, TNHS = 0.000000, NHVP = 0
       Path Group **reg2out_default**  WNHS = 1.167712, TNHS = 0.000000, NHVP = 0
       Path Group **in2out_default**  WNHS = 1.836774, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 6.894, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.201, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     1.0000

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 6.894058, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.201221, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 6.894058, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.201221, TNHS = 0.000000, NHVP = 0
    Scenario scenarioSS
       Path Group **reg2out_default**  WNS = 6.894058, TNS = 0.000000, NVP = 0
       Path Group **in2reg_default**  WNS = 7.109869, TNS = 0.000000, NVP = 0
       Path Group SYS_CLK  WNS = 7.315723, TNS = 0.000000, NVP = 0
       Path Group **in2out_default**  WNS = 7.637465, TNS = 0.000000, NVP = 0
    Scenario scenarioFF
       Path Group SYS_CLK  WNHS = 0.201221, TNHS = 0.000000, NHVP = 0
       Path Group **in2reg_default**  WNHS = 0.704090, TNHS = 0.000000, NHVP = 0
       Path Group **reg2out_default**  WNHS = 1.167712, TNHS = 0.000000, NHVP = 0
       Path Group **in2out_default**  WNHS = 1.836774, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 6.894, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.201, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
enhanced site row merge :  1
Key: unit, value: 0x9c0f08e8
Number of Site types in the design = 1
 CCD flow runtime: cpu 0.226688, elapsed 0.227552, speed up 0.996203.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 24 Iter  2         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 24 Iter  3         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 24 Iter  4         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 24 Iter  5         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 24 Iter  6         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 24 Iter  7         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 24 Iter  8         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 24 Iter  9         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 24 Iter 10         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Clock-opt optimization Phase 24 Iter 11         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 24 Iter 12         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Clock-opt optimization Phase 24 Iter 13         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Clock-opt optimization Phase 24 Iter 14         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Clock-opt optimization Phase 24 Iter 15         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Clock-opt optimization Phase 24 Iter 16         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Clock-opt optimization Phase 24 Iter 17         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542

Clock-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 25 Iter  2         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing
updateTimeBorrowsAndSi elapsed: 0.332000

Clock-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   scenarioFF	(Mode: mode1; Corner: cornerFF)
   scenarioSS	(Mode: mode1; Corner: cornerSS)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.max_fanout = 50
   cts.common.user_instance_name_prefix = clock_opt
   cts.compile.enable_cell_relocation = timing_aware
   cts.compile.size_pre_existing_cell_to_cts_references = true

Buffer/Inverter reference list for clock tree synthesis:
   tcbn65lphpbwp_1/BUFFD0HPBWP
   tcbn65lphpbwp_1/BUFFD1HPBWP
   tcbn65lphpbwp_1/BUFFD2HPBWP
   tcbn65lphpbwp_1/BUFFD3HPBWP
   tcbn65lphpbwp_1/BUFFD4HPBWP
   tcbn65lphpbwp_1/BUFFD6HPBWP
   tcbn65lphpbwp_1/BUFFD8HPBWP
   tcbn65lphpbwp_1/BUFFD12HPBWP
   tcbn65lphpbwp_1/BUFFD16HPBWP
   tcbn65lphpbwp_1/CKBD0HPBWP
   tcbn65lphpbwp_1/CKBD1HPBWP
   tcbn65lphpbwp_1/CKBD2HPBWP
   tcbn65lphpbwp_1/CKBD3HPBWP
   tcbn65lphpbwp_1/CKBD4HPBWP
   tcbn65lphpbwp_1/CKBD6HPBWP
   tcbn65lphpbwp_1/CKBD8HPBWP
   tcbn65lphpbwp_1/CKBD12HPBWP
   tcbn65lphpbwp_1/CKBD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD8HPBWPHVT
   tcbn65lphpbwp_1/CKND0HPBWP
   tcbn65lphpbwp_1/CKND1HPBWP
   tcbn65lphpbwp_1/CKND2HPBWP
   tcbn65lphpbwp_1/CKND3HPBWP
   tcbn65lphpbwp_1/CKND4HPBWP
   tcbn65lphpbwp_1/CKND6HPBWP
   tcbn65lphpbwp_1/CKND8HPBWP
   tcbn65lphpbwp_1/CKND12HPBWP
   tcbn65lphpbwp_1/CKND16HPBWP
   tcbn65lphpbwp_1/INVD0HPBWP
   tcbn65lphpbwp_1/INVD1HPBWP
   tcbn65lphpbwp_1/INVD2HPBWP
   tcbn65lphpbwp_1/INVD3HPBWP
   tcbn65lphpbwp_1/INVD4HPBWP
   tcbn65lphpbwp_1/INVD6HPBWP
   tcbn65lphpbwp_1/INVD8HPBWP
   tcbn65lphpbwp_1/INVD12HPBWP
   tcbn65lphpbwp_1/INVD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD8HPBWPHVT

ICG reference list:
   tcbn65lphpbwp_1/CKLHQD1HPBWP
   tcbn65lphpbwp_1/CKLHQD2HPBWP
   tcbn65lphpbwp_1/CKLHQD3HPBWP
   tcbn65lphpbwp_1/CKLHQD4HPBWP
   tcbn65lphpbwp_1/CKLHQD6HPBWP
   tcbn65lphpbwp_1/CKLHQD8HPBWP
   tcbn65lphpbwp_1/CKLHQD12HPBWP
   tcbn65lphpbwp_1/CKLHQD16HPBWP
   tcbn65lphpbwp_1/CKLNQD1HPBWP
   tcbn65lphpbwp_1/CKLNQD2HPBWP
   tcbn65lphpbwp_1/CKLNQD3HPBWP
   tcbn65lphpbwp_1/CKLNQD4HPBWP
   tcbn65lphpbwp_1/CKLNQD6HPBWP
   tcbn65lphpbwp_1/CKLNQD8HPBWP
   tcbn65lphpbwp_1/CKLNQD12HPBWP
   tcbn65lphpbwp_1/CKLNQD16HPBWP


register reference list:
   tcbn65lphpbwp_1/DFCND1HPBWP
   tcbn65lphpbwp_1/DFCND2HPBWP
   tcbn65lphpbwp_1/DFCND4HPBWP
   tcbn65lphpbwp_1/DFCNQD1HPBWP
   tcbn65lphpbwp_1/DFCNQD2HPBWP
   tcbn65lphpbwp_1/DFCNQD4HPBWP
   tcbn65lphpbwp_1/DFCSND1HPBWP
   tcbn65lphpbwp_1/DFCSND2HPBWP
   tcbn65lphpbwp_1/DFCSND4HPBWP
   tcbn65lphpbwp_1/DFCSNQD1HPBWP
   tcbn65lphpbwp_1/DFCSNQD2HPBWP
   tcbn65lphpbwp_1/DFCSNQD4HPBWP
   tcbn65lphpbwp_1/DFD1HPBWP
   tcbn65lphpbwp_1/DFD2HPBWP
   tcbn65lphpbwp_1/DFD4HPBWP
   tcbn65lphpbwp_1/DFKCND1HPBWP
   tcbn65lphpbwp_1/DFKCND2HPBWP
   tcbn65lphpbwp_1/DFKCND4HPBWP
   tcbn65lphpbwp_1/DFKCNQD1HPBWP
   tcbn65lphpbwp_1/DFKCNQD2HPBWP
   tcbn65lphpbwp_1/DFKCNQD4HPBWP
   tcbn65lphpbwp_1/DFKCSND1HPBWP
   tcbn65lphpbwp_1/DFKCSND2HPBWP
   tcbn65lphpbwp_1/DFKCSND4HPBWP
   tcbn65lphpbwp_1/DFKSND1HPBWP
   tcbn65lphpbwp_1/DFKSND2HPBWP
   tcbn65lphpbwp_1/DFKSND4HPBWP
   tcbn65lphpbwp_1/DFNCND1HPBWP
   tcbn65lphpbwp_1/DFNCND2HPBWP
   tcbn65lphpbwp_1/DFNCND4HPBWP
   tcbn65lphpbwp_1/DFNCSND1HPBWP
   tcbn65lphpbwp_1/DFNCSND2HPBWP
   tcbn65lphpbwp_1/DFNCSND4HPBWP
   tcbn65lphpbwp_1/DFND1HPBWP
   tcbn65lphpbwp_1/DFND2HPBWP
   tcbn65lphpbwp_1/DFND4HPBWP
   tcbn65lphpbwp_1/DFNSND1HPBWP
   tcbn65lphpbwp_1/DFNSND2HPBWP
   tcbn65lphpbwp_1/DFNSND4HPBWP
   tcbn65lphpbwp_1/DFQD1HPBWP
   tcbn65lphpbwp_1/DFQD2HPBWP
   tcbn65lphpbwp_1/DFQD4HPBWP
   tcbn65lphpbwp_1/DFSND1HPBWP
   tcbn65lphpbwp_1/DFSND2HPBWP
   tcbn65lphpbwp_1/DFSND4HPBWP
   tcbn65lphpbwp_1/DFSNQD1HPBWP
   tcbn65lphpbwp_1/DFSNQD2HPBWP
   tcbn65lphpbwp_1/DFSNQD4HPBWP
   tcbn65lphpbwp_1/DFXD1HPBWP
   tcbn65lphpbwp_1/DFXD2HPBWP
   tcbn65lphpbwp_1/DFXD4HPBWP
   tcbn65lphpbwp_1/DFXQD1HPBWP
   tcbn65lphpbwp_1/DFXQD2HPBWP
   tcbn65lphpbwp_1/DFXQD4HPBWP
   tcbn65lphpbwp_1/EDFCND1HPBWP
   tcbn65lphpbwp_1/EDFCND2HPBWP
   tcbn65lphpbwp_1/EDFCND4HPBWP
   tcbn65lphpbwp_1/EDFCNQD1HPBWP
   tcbn65lphpbwp_1/EDFCNQD2HPBWP
   tcbn65lphpbwp_1/EDFCNQD4HPBWP
   tcbn65lphpbwp_1/EDFD1HPBWP
   tcbn65lphpbwp_1/EDFD2HPBWP
   tcbn65lphpbwp_1/EDFD4HPBWP
   tcbn65lphpbwp_1/EDFKCND1HPBWP
   tcbn65lphpbwp_1/EDFKCND2HPBWP
   tcbn65lphpbwp_1/EDFKCND4HPBWP
   tcbn65lphpbwp_1/EDFKCNQD1HPBWP
   tcbn65lphpbwp_1/EDFKCNQD2HPBWP
   tcbn65lphpbwp_1/EDFKCNQD4HPBWP
   tcbn65lphpbwp_1/EDFQD1HPBWP
   tcbn65lphpbwp_1/EDFQD2HPBWP
   tcbn65lphpbwp_1/EDFQD4HPBWP
   tcbn65lphpbwp_1/LHCND1HPBWP
   tcbn65lphpbwp_1/LHCND2HPBWP
   tcbn65lphpbwp_1/LHCND4HPBWP
   tcbn65lphpbwp_1/LHCNDD1HPBWP
   tcbn65lphpbwp_1/LHCNDD2HPBWP
   tcbn65lphpbwp_1/LHCNDD4HPBWP
   tcbn65lphpbwp_1/LHCNDQD1HPBWP
   tcbn65lphpbwp_1/LHCNDQD2HPBWP
   tcbn65lphpbwp_1/LHCNDQD4HPBWP
   tcbn65lphpbwp_1/LHCNQD1HPBWP
   tcbn65lphpbwp_1/LHCNQD2HPBWP
   tcbn65lphpbwp_1/LHCNQD4HPBWP
   tcbn65lphpbwp_1/LHCSND1HPBWP
   tcbn65lphpbwp_1/LHCSND2HPBWP
   tcbn65lphpbwp_1/LHCSND4HPBWP
   tcbn65lphpbwp_1/LHCSNDD1HPBWP
   tcbn65lphpbwp_1/LHCSNDD2HPBWP
   tcbn65lphpbwp_1/LHCSNDD4HPBWP
   tcbn65lphpbwp_1/LHCSNDQD1HPBWP
   tcbn65lphpbwp_1/LHCSNDQD2HPBWP
   tcbn65lphpbwp_1/LHCSNDQD4HPBWP
   tcbn65lphpbwp_1/LHCSNQD1HPBWP
   tcbn65lphpbwp_1/LHCSNQD2HPBWP
   tcbn65lphpbwp_1/LHCSNQD4HPBWP
   tcbn65lphpbwp_1/LHD1HPBWP
   tcbn65lphpbwp_1/LHD2HPBWP
   tcbn65lphpbwp_1/LHD4HPBWP
   tcbn65lphpbwp_1/LHQD1HPBWP
   tcbn65lphpbwp_1/LHQD2HPBWP
   tcbn65lphpbwp_1/LHQD4HPBWP
   tcbn65lphpbwp_1/LHSND1HPBWP
   tcbn65lphpbwp_1/LHSND2HPBWP
   tcbn65lphpbwp_1/LHSND4HPBWP
   tcbn65lphpbwp_1/LHSNDD1HPBWP
   tcbn65lphpbwp_1/LHSNDD2HPBWP
   tcbn65lphpbwp_1/LHSNDD4HPBWP
   tcbn65lphpbwp_1/LHSNDQD1HPBWP
   tcbn65lphpbwp_1/LHSNDQD2HPBWP
   tcbn65lphpbwp_1/LHSNDQD4HPBWP
   tcbn65lphpbwp_1/LHSNQD1HPBWP
   tcbn65lphpbwp_1/LHSNQD2HPBWP
   tcbn65lphpbwp_1/LHSNQD4HPBWP
   tcbn65lphpbwp_1/LNCND1HPBWP
   tcbn65lphpbwp_1/LNCND2HPBWP
   tcbn65lphpbwp_1/LNCND4HPBWP
   tcbn65lphpbwp_1/LNCNDD1HPBWP
   tcbn65lphpbwp_1/LNCNDD2HPBWP
   tcbn65lphpbwp_1/LNCNDD4HPBWP
   tcbn65lphpbwp_1/LNCNDQD1HPBWP
   tcbn65lphpbwp_1/LNCNDQD2HPBWP
   tcbn65lphpbwp_1/LNCNDQD4HPBWP
   tcbn65lphpbwp_1/LNCNQD1HPBWP
   tcbn65lphpbwp_1/LNCNQD2HPBWP
   tcbn65lphpbwp_1/LNCNQD4HPBWP
   tcbn65lphpbwp_1/LNCSND1HPBWP
   tcbn65lphpbwp_1/LNCSND2HPBWP
   tcbn65lphpbwp_1/LNCSND4HPBWP
   tcbn65lphpbwp_1/LNCSNDD1HPBWP
   tcbn65lphpbwp_1/LNCSNDD2HPBWP
   tcbn65lphpbwp_1/LNCSNDD4HPBWP
   tcbn65lphpbwp_1/LNCSNDQD1HPBWP
   tcbn65lphpbwp_1/LNCSNDQD2HPBWP
   tcbn65lphpbwp_1/LNCSNDQD4HPBWP
   tcbn65lphpbwp_1/LNCSNQD1HPBWP
   tcbn65lphpbwp_1/LNCSNQD2HPBWP
   tcbn65lphpbwp_1/LNCSNQD4HPBWP
   tcbn65lphpbwp_1/LND1HPBWP
   tcbn65lphpbwp_1/LND2HPBWP
   tcbn65lphpbwp_1/LND4HPBWP
   tcbn65lphpbwp_1/LNQD1HPBWP
   tcbn65lphpbwp_1/LNQD2HPBWP
   tcbn65lphpbwp_1/LNQD4HPBWP
   tcbn65lphpbwp_1/LNSND1HPBWP
   tcbn65lphpbwp_1/LNSND2HPBWP
   tcbn65lphpbwp_1/LNSND4HPBWP
   tcbn65lphpbwp_1/LNSNDD1HPBWP
   tcbn65lphpbwp_1/LNSNDD2HPBWP
   tcbn65lphpbwp_1/LNSNDD4HPBWP
   tcbn65lphpbwp_1/LNSNDQD1HPBWP
   tcbn65lphpbwp_1/LNSNDQD2HPBWP
   tcbn65lphpbwp_1/LNSNDQD4HPBWP
   tcbn65lphpbwp_1/LNSNQD1HPBWP
   tcbn65lphpbwp_1/LNSNQD2HPBWP
   tcbn65lphpbwp_1/LNSNQD4HPBWP
   tcbn65lphpbwp_1/SDFCND0HPBWP
   tcbn65lphpbwp_1/SDFCND1HPBWP
   tcbn65lphpbwp_1/SDFCND2HPBWP
   tcbn65lphpbwp_1/SDFCND4HPBWP
   tcbn65lphpbwp_1/SDFCNQD0HPBWP
   tcbn65lphpbwp_1/SDFCNQD1HPBWP
   tcbn65lphpbwp_1/SDFCNQD2HPBWP
   tcbn65lphpbwp_1/SDFCNQD4HPBWP
   tcbn65lphpbwp_1/SDFCSND0HPBWP
   tcbn65lphpbwp_1/SDFCSND1HPBWP
   tcbn65lphpbwp_1/SDFCSND2HPBWP
   tcbn65lphpbwp_1/SDFCSND4HPBWP
   tcbn65lphpbwp_1/SDFCSNQD0HPBWP
   tcbn65lphpbwp_1/SDFCSNQD1HPBWP
   tcbn65lphpbwp_1/SDFCSNQD2HPBWP
   tcbn65lphpbwp_1/SDFCSNQD4HPBWP
   tcbn65lphpbwp_1/SDFD0HPBWP
   tcbn65lphpbwp_1/SDFD1HPBWP
   tcbn65lphpbwp_1/SDFD2HPBWP
   tcbn65lphpbwp_1/SDFD4HPBWP
   tcbn65lphpbwp_1/SDFKCND0HPBWP
   tcbn65lphpbwp_1/SDFKCND1HPBWP
   tcbn65lphpbwp_1/SDFKCND2HPBWP
   tcbn65lphpbwp_1/SDFKCND4HPBWP
   tcbn65lphpbwp_1/SDFKCNQD0HPBWP
   tcbn65lphpbwp_1/SDFKCNQD1HPBWP
   tcbn65lphpbwp_1/SDFKCNQD2HPBWP
   tcbn65lphpbwp_1/SDFKCNQD4HPBWP
   tcbn65lphpbwp_1/SDFKCSND0HPBWP
   tcbn65lphpbwp_1/SDFKCSND1HPBWP
   tcbn65lphpbwp_1/SDFKCSND2HPBWP
   tcbn65lphpbwp_1/SDFKCSND4HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD0HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD1HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD2HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD4HPBWP
   tcbn65lphpbwp_1/SDFKSND0HPBWP
   tcbn65lphpbwp_1/SDFKSND1HPBWP
   tcbn65lphpbwp_1/SDFKSND2HPBWP
   tcbn65lphpbwp_1/SDFKSND4HPBWP
   tcbn65lphpbwp_1/SDFKSNQD0HPBWP
   tcbn65lphpbwp_1/SDFKSNQD1HPBWP
   tcbn65lphpbwp_1/SDFKSNQD2HPBWP
   tcbn65lphpbwp_1/SDFKSNQD4HPBWP
   tcbn65lphpbwp_1/SDFNCND0HPBWP
   tcbn65lphpbwp_1/SDFNCND1HPBWP
   tcbn65lphpbwp_1/SDFNCND2HPBWP
   tcbn65lphpbwp_1/SDFNCND4HPBWP
   tcbn65lphpbwp_1/SDFNCSND0HPBWP
   tcbn65lphpbwp_1/SDFNCSND1HPBWP
   tcbn65lphpbwp_1/SDFNCSND2HPBWP
   tcbn65lphpbwp_1/SDFNCSND4HPBWP
   tcbn65lphpbwp_1/SDFND0HPBWP
   tcbn65lphpbwp_1/SDFND1HPBWP
   tcbn65lphpbwp_1/SDFND2HPBWP
   tcbn65lphpbwp_1/SDFND4HPBWP
   tcbn65lphpbwp_1/SDFNSND0HPBWP
   tcbn65lphpbwp_1/SDFNSND1HPBWP
   tcbn65lphpbwp_1/SDFNSND2HPBWP
   tcbn65lphpbwp_1/SDFNSND4HPBWP
   tcbn65lphpbwp_1/SDFQD0HPBWP
   tcbn65lphpbwp_1/SDFQD1HPBWP
   tcbn65lphpbwp_1/SDFQD2HPBWP
   tcbn65lphpbwp_1/SDFQD4HPBWP
   tcbn65lphpbwp_1/SDFQND0HPBWP
   tcbn65lphpbwp_1/SDFQND1HPBWP
   tcbn65lphpbwp_1/SDFQND2HPBWP
   tcbn65lphpbwp_1/SDFQND4HPBWP
   tcbn65lphpbwp_1/SDFSND0HPBWP
   tcbn65lphpbwp_1/SDFSND1HPBWP
   tcbn65lphpbwp_1/SDFSND2HPBWP
   tcbn65lphpbwp_1/SDFSND4HPBWP
   tcbn65lphpbwp_1/SDFSNQD0HPBWP
   tcbn65lphpbwp_1/SDFSNQD1HPBWP
   tcbn65lphpbwp_1/SDFSNQD2HPBWP
   tcbn65lphpbwp_1/SDFSNQD4HPBWP
   tcbn65lphpbwp_1/SDFXD0HPBWP
   tcbn65lphpbwp_1/SDFXD1HPBWP
   tcbn65lphpbwp_1/SDFXD2HPBWP
   tcbn65lphpbwp_1/SDFXD4HPBWP
   tcbn65lphpbwp_1/SDFXQD0HPBWP
   tcbn65lphpbwp_1/SDFXQD1HPBWP
   tcbn65lphpbwp_1/SDFXQD2HPBWP
   tcbn65lphpbwp_1/SDFXQD4HPBWP
   tcbn65lphpbwp_1/SEDFCND0HPBWP
   tcbn65lphpbwp_1/SEDFCND1HPBWP
   tcbn65lphpbwp_1/SEDFCND2HPBWP
   tcbn65lphpbwp_1/SEDFCND4HPBWP
   tcbn65lphpbwp_1/SEDFCNQD0HPBWP
   tcbn65lphpbwp_1/SEDFCNQD1HPBWP
   tcbn65lphpbwp_1/SEDFCNQD2HPBWP
   tcbn65lphpbwp_1/SEDFCNQD4HPBWP
   tcbn65lphpbwp_1/SEDFD0HPBWP
   tcbn65lphpbwp_1/SEDFD1HPBWP
   tcbn65lphpbwp_1/SEDFD2HPBWP
   tcbn65lphpbwp_1/SEDFD4HPBWP
   tcbn65lphpbwp_1/SEDFXD0HPBWP
   tcbn65lphpbwp_1/SEDFXD1HPBWP
   tcbn65lphpbwp_1/SEDFXD2HPBWP
   tcbn65lphpbwp_1/SEDFXD4HPBWP
   tcbn65lphpbwp_1/SEDFKCND0HPBWP
   tcbn65lphpbwp_1/SEDFKCND1HPBWP
   tcbn65lphpbwp_1/SEDFKCND2HPBWP
   tcbn65lphpbwp_1/SEDFKCND4HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD0HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD1HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD2HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD4HPBWP
   tcbn65lphpbwp_1/SEDFQD0HPBWP
   tcbn65lphpbwp_1/SEDFQD1HPBWP
   tcbn65lphpbwp_1/SEDFQD2HPBWP
   tcbn65lphpbwp_1/SEDFQD4HPBWP
   tcbn65lphpbwp_1/SEDFQXD0HPBWP
   tcbn65lphpbwp_1/SEDFQXD1HPBWP
   tcbn65lphpbwp_1/SEDFQXD2HPBWP
   tcbn65lphpbwp_1/SEDFQXD4HPBWP
   tcbn65lphpbwp_1/SEDFQND0HPBWP
   tcbn65lphpbwp_1/SEDFQND1HPBWP
   tcbn65lphpbwp_1/SEDFQND2HPBWP
   tcbn65lphpbwp_1/SEDFQND4HPBWP
   tcbn65lphpbwp_1/SEDFQNXD0HPBWP
   tcbn65lphpbwp_1/SEDFQNXD1HPBWP
   tcbn65lphpbwp_1/SEDFQNXD2HPBWP
   tcbn65lphpbwp_1/SEDFQNXD4HPBWP
   tcbn65lphpbwpcghvt_1/PTDFCND1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFDFCND1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFLGD4HPBWPHVT

Information: 'cornerSS' is identified as primary corner for initial clock tree building. (CTS-103)
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: CLK_NDR; Min Layer: M2; Max Layer: M4

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (gccd2gre, qor_tns): 1 engines
    Engine NONE_POWER has 1 objectives, 0 enabled moves, iterationLimit = 4, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 0, areaOnly = 0, useOldEngine = 1, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 100, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
        Moves enabled: 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.011546, elapsed 0.011597, speed up 0.995602.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 84), data (VR 0, GR 850, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
enhanced site row merge :  1
Key: unit, value: 0x9c0f0b40
Number of Site types in the design = 1
Total power = 0.053023, Leakage = 0.010721, Internal = 0.029752, Switching = 0.012549

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 6.894058, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.201221, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 6.894058, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.201221, TNHS = 0.000000, NHVP = 0
    Scenario scenarioSS
       Path Group **reg2out_default**  WNS = 6.894058, TNS = 0.000000, NVP = 0
       Path Group **in2reg_default**  WNS = 7.109869, TNS = 0.000000, NVP = 0
       Path Group SYS_CLK  WNS = 7.315723, TNS = 0.000000, NVP = 0
       Path Group **in2out_default**  WNS = 7.637465, TNS = 0.000000, NVP = 0
    Scenario scenarioFF
       Path Group SYS_CLK  WNHS = 0.201221, TNHS = 0.000000, NHVP = 0
       Path Group **in2reg_default**  WNHS = 0.704090, TNHS = 0.000000, NHVP = 0
       Path Group **reg2out_default**  WNHS = 1.167712, TNHS = 0.000000, NHVP = 0
       Path Group **in2out_default**  WNHS = 1.836774, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 6.894, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.201, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: scenarioFF , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: mode1, id = 1
          corner: cornerFF, id = 2
          isHold: wns = 0.201221, unweighted tns = 0.000000

    scenario 1: scenarioSS , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, hold blocked 
          mode: mode1, id = 1
          corner: cornerSS, id = 1
          isSetup: wns = 6.894058, unweighted tns = 0.000000


    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          1
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          1
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# Subgraph evaluation success rate in percent =     0.0000
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9952

-------------------------------------------------


CCD: After power optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 6.894058, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.201221, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 6.894058, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.201221, TNHS = 0.000000, NHVP = 0
    Scenario scenarioSS
       Path Group **reg2out_default**  WNS = 6.894058, TNS = 0.000000, NVP = 0
       Path Group **in2reg_default**  WNS = 7.109869, TNS = 0.000000, NVP = 0
       Path Group SYS_CLK  WNS = 7.315723, TNS = 0.000000, NVP = 0
       Path Group **in2out_default**  WNS = 7.637465, TNS = 0.000000, NVP = 0
    Scenario scenarioFF
       Path Group SYS_CLK  WNHS = 0.201221, TNHS = 0.000000, NHVP = 0
       Path Group **in2reg_default**  WNHS = 0.704090, TNHS = 0.000000, NHVP = 0
       Path Group **reg2out_default**  WNHS = 1.167712, TNHS = 0.000000, NHVP = 0
       Path Group **in2out_default**  WNHS = 1.836774, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 6.894, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.201, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
enhanced site row merge :  1
Key: unit, value: 0x9c0f0ac8
Number of Site types in the design = 1
 CCD flow runtime: cpu 0.338946, elapsed 0.340144, speed up 0.996478.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 27 Iter  1         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00005370 cumPct:    33.49 estdown: 0.00010662 cumUp:    2 numDown:   18 status= valid
Knee-Processing :  cumEst: 0.00014613 cumPct:    91.15 estdown: 0.00001419 cumUp:   15 numDown:    5 status= valid
Knee-Processing :  cumEst: 0.00015201 cumPct:    94.82 estdown: 0.00000831 cumUp:   16 numDown:    4 status= valid
Knee-Processing :  cumEst: 0.00016032 cumPct:   100.00 estdown: 0.00000000 cumUp:   98 numDown:    0 status= valid
Clock-opt optimization Phase 28 Iter  2         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00005370 cumPct:    33.49 estdown: 0.00010662 cumUp:    2 numDown:   18 status= valid
Knee-Processing :  cumEst: 0.00014613 cumPct:    91.15 estdown: 0.00001419 cumUp:   15 numDown:    5 status= valid
Knee-Processing :  cumEst: 0.00015201 cumPct:    94.82 estdown: 0.00000831 cumUp:   16 numDown:    4 status= valid
Knee-Processing :  cumEst: 0.00016032 cumPct:   100.00 estdown: 0.00000000 cumUp:   98 numDown:    0 status= valid

Clock-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
INFO: New Levelizer turned on

Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Clock-opt optimization Phase 30 Iter  1         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)

Clock-opt optimization Phase 31 Iter  1         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542

Clock-opt optimization Phase 32 Iter  1         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 32 Iter  2         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing
updateTimeBorrowsAndSi elapsed: 0.321000


Clock-opt route preserve complete         CPU:    78 s (  0.02 hr )  ELAPSE:    80 s (  0.02 hr )  MEM-PEAK:  1542 MB

INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 196 total shapes.
Layer M2: cached 0 shapes out of 226 total shapes.
Cached 168 vias out of 1760 total vias.

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0241 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 45 ref cells (12 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
         888          268        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    268
number of references:                45
number of site rows:                 12
number of locations attempted:     1472
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         112 (1134 total sites)
avg row height over cells:        2.000 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_314 (AOI22D0HPBWP)
  Input location: (25.2,16)
  Legal location: (25.2,16)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_306 (AOI22D0HPBWP)
  Input location: (27,16)
  Legal location: (27,16)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_317 (AOI22D0HPBWP)
  Input location: (31,18)
  Legal location: (31,18)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_322 (AOI21D0HPBWP)
  Input location: (33.2,24)
  Legal location: (33.2,24)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_349 (AO22D0HPBWP)
  Input location: (14,22)
  Legal location: (14,22)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_311 (AOI21D0HPBWP)
  Input location: (25.2,20)
  Legal location: (25.2,20)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_338 (AOI21D0HPBWP)
  Input location: (28.2,18)
  Legal location: (28.2,18)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_354 (AO22D0HPBWP)
  Input location: (31.6,24)
  Legal location: (31.6,24)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_352 (AO22D0HPBWP)
  Input location: (29.2,16)
  Legal location: (29.2,16)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_325 (AOI22D0HPBWP)
  Input location: (27,20)
  Legal location: (27,20)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.092
Total Legalizer Wall Time: 0.095
----------------------------------------------------------------

Clock-opt legalization complete           CPU:    78 s (  0.02 hr )  ELAPSE:    80 s (  0.02 hr )  MEM-PEAK:  1542 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =     1 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block top are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 8520 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.force_rerun_after_global_route_opt               :	 true                
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   21  Alloctr   21  Proc    0 
[End of Read DB] Total (MB): Used   28  Alloctr   29  Proc 8520 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,57.00um,44.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 8520 
Net statistics:
Total number of nets     = 138
Number of nets to route  = 134
Number of nets with max-layer-mode hard = 2
138 nets are fully connected,
 of which 4 are detail routed and 134 are global routed.
2 nets have non-default rule CLK_NDR
	 2 non-user-specified nets, 2 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0	Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 8520 
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
Average gCell capacity  5.09	 on layer (1)	 M1
Average gCell capacity  6.58	 on layer (2)	 M2
Average gCell capacity  7.66	 on layer (3)	 M3
Average gCell capacity  9.43	 on layer (4)	 M4
Average gCell capacity  9.95	 on layer (5)	 M5
Average gCell capacity  9.79	 on layer (6)	 M6
Average gCell capacity  9.95	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.05	 on layer (1)	 M1
Average number of tracks per gCell 9.86	 on layer (2)	 M2
Average number of tracks per gCell 10.05	 on layer (3)	 M3
Average number of tracks per gCell 9.86	 on layer (4)	 M4
Average number of tracks per gCell 10.05	 on layer (5)	 M5
Average number of tracks per gCell 9.86	 on layer (6)	 M6
Average number of tracks per gCell 10.05	 on layer (7)	 M7
Average number of tracks per gCell 2.48	 on layer (8)	 M8
Average number of tracks per gCell 2.55	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 AP
Number of gCells = 6380
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   31  Proc 8520 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   31  Proc 8520 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   31  Proc 8520 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   31  Proc 8520 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  207  Proc 8520 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   115 Max = 4 GRCs =    92 (7.21%)
Initial. H routing: Overflow =    96 Max = 3 (GRCs =  4) GRCs =    76 (11.91%)
Initial. V routing: Overflow =    19 Max = 4 (GRCs =  1) GRCs =    16 (2.51%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    19 Max = 4 (GRCs =  1) GRCs =    16 (2.51%)
Initial. M3         Overflow =    96 Max = 3 (GRCs =  4) GRCs =    76 (11.91%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2803.58
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 716.90
Initial. Layer M3 wire length = 133.26
Initial. Layer M4 wire length = 740.70
Initial. Layer M5 wire length = 1166.24
Initial. Layer M6 wire length = 46.48
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 1462
Initial. Via VIA12 count = 448
Initial. Via VIA23 count = 352
Initial. Via VIA34 count = 340
Initial. Via VIA45 count = 310
Initial. Via VIA56 count = 12
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Sun May 25 00:38:14 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  207  Proc 8520 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =   113 Max = 3 GRCs =   103 (8.07%)
phase1. H routing: Overflow =    97 Max = 2 (GRCs =  8) GRCs =    89 (13.95%)
phase1. V routing: Overflow =    16 Max = 3 (GRCs =  1) GRCs =    14 (2.19%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    16 Max = 3 (GRCs =  1) GRCs =    14 (2.19%)
phase1. M3         Overflow =    97 Max = 2 (GRCs =  8) GRCs =    89 (13.95%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2962.27
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 817.34
phase1. Layer M3 wire length = 135.94
phase1. Layer M4 wire length = 802.02
phase1. Layer M5 wire length = 1160.48
phase1. Layer M6 wire length = 46.48
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 1468
phase1. Via VIA12 count = 447
phase1. Via VIA23 count = 353
phase1. Via VIA34 count = 342
phase1. Via VIA45 count = 314
phase1. Via VIA56 count = 12
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Sun May 25 00:38:14 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  207  Alloctr  207  Proc 8520 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =   118 Max = 5 GRCs =   110 (8.62%)
phase2. H routing: Overflow =    96 Max = 2 (GRCs =  2) GRCs =    94 (14.73%)
phase2. V routing: Overflow =    22 Max = 5 (GRCs =  1) GRCs =    16 (2.51%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    22 Max = 5 (GRCs =  1) GRCs =    16 (2.51%)
phase2. M3         Overflow =    96 Max = 2 (GRCs =  2) GRCs =    94 (14.73%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 3121.19
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 891.84
phase2. Layer M3 wire length = 135.96
phase2. Layer M4 wire length = 839.86
phase2. Layer M5 wire length = 1176.92
phase2. Layer M6 wire length = 76.62
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer AP wire length = 0.00
phase2. Total Number of Contacts = 1476
phase2. Via VIA12 count = 448
phase2. Via VIA23 count = 352
phase2. Via VIA34 count = 342
phase2. Via VIA45 count = 316
phase2. Via VIA56 count = 18
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.

Start GR phase 3
Sun May 25 00:38:14 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  207  Alloctr  207  Proc 8520 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =   119 Max = 5 GRCs =   112 (8.78%)
phase3. H routing: Overflow =    96 Max = 2 (GRCs =  1) GRCs =    95 (14.89%)
phase3. V routing: Overflow =    23 Max = 5 (GRCs =  1) GRCs =    17 (2.66%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =    23 Max = 5 (GRCs =  1) GRCs =    17 (2.66%)
phase3. M3         Overflow =    96 Max = 2 (GRCs =  1) GRCs =    95 (14.89%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 3148.97
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 909.38
phase3. Layer M3 wire length = 133.15
phase3. Layer M4 wire length = 835.25
phase3. Layer M5 wire length = 1184.58
phase3. Layer M6 wire length = 86.61
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer AP wire length = 0.00
phase3. Total Number of Contacts = 1481
phase3. Via VIA12 count = 448
phase3. Via VIA23 count = 353
phase3. Via VIA34 count = 341
phase3. Via VIA45 count = 317
phase3. Via VIA56 count = 22
phase3. Via VIA67 count = 0
phase3. Via VIA78 count = 0
phase3. Via VIA89 count = 0
phase3. Via VIA910 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  207  Proc 8520 

Congestion utilization per direction:
Average vertical track utilization   =  9.63 %
Peak    vertical track utilization   = 72.41 %
Average horizontal track utilization =  5.43 %
Peak    horizontal track utilization = 43.33 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  207  Proc 8520 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -20  Alloctr  -20  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8520 

Clock-opt Incremental Global-routing complete  CPU:    79 s (  0.02 hr )  ELAPSE:    81 s (  0.02 hr )  MEM-PEAK:  1542 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 138 nets, 134 global routed, 2 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 136, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Rebuilding Cell-Density Map
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0239 seconds to build cellmap data
INFO: creating 8(r) x 10(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xa2159000): 80
INFO: creating 8(r) x 10(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xa2159000): 80
Total 0.0024 seconds to load 268 cell instances into cellmap
Moveable cells: 112; Application fixed cells: 1; Macro cells: 0; User fixed cells: 155
0 out of 134 data nets is detail routed, 2 out of 2 clock nets are detail routed and total 136 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.0442, cell height 2.0000, cell area 4.0885 for total 113 placed and application fixed cells
runtime_assert false
enhanced site row merge :  1
Key: unit, value: 0xc6360d20
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (470000 340000)
Preroute opto area query mode: NDM
Using CLEO = true
APS-MCMM: Setup/DRC-only scenario grouping = [0 1]
APS-MCMM: Leakage scenario grouping = [0 1]
APS-MCMM: Dynamic scenario grouping = [0 1]
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  1.3200 1.0800
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  1.3200
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  1.0800 1.3200
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario scenarioSS (Mode mode1 Corner cornerSS)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
Average gCell capacity  5.09	 on layer (1)	 M1
Average gCell capacity  6.58	 on layer (2)	 M2
Average gCell capacity  7.66	 on layer (3)	 M3
Average gCell capacity  9.43	 on layer (4)	 M4
Average gCell capacity  9.95	 on layer (5)	 M5
Average gCell capacity  9.79	 on layer (6)	 M6
Average gCell capacity  9.95	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.05	 on layer (1)	 M1
Average number of tracks per gCell 9.86	 on layer (2)	 M2
Average number of tracks per gCell 10.05	 on layer (3)	 M3
Average number of tracks per gCell 9.86	 on layer (4)	 M4
Average number of tracks per gCell 10.05	 on layer (5)	 M5
Average number of tracks per gCell 9.86	 on layer (6)	 M6
Average number of tracks per gCell 10.05	 on layer (7)	 M7
Average number of tracks per gCell 2.48	 on layer (8)	 M8
Average number of tracks per gCell 2.55	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 AP
Number of gCells = 6380
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 36 Iter  1         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 36 Iter  2         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 36 Iter  3         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 36 Iter  4         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 36 Iter  5         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 36 Iter  6         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542

Clock-opt optimization Phase 37 Iter  1         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 37 Iter  2         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 37 Iter  3         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 37 Iter  4         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 37 Iter  5         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 37 Iter  6         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 37 Iter  7         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 37 Iter  8         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 37 Iter  9         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 37 Iter 10         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 37 Iter 11         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 37 Iter 12         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.911913 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148761 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.838118 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148432 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 38 Iter  1         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 38 Iter  2         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Clock-opt optimization Phase 38 Iter  3         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Clock-opt optimization Phase 38 Iter  4         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Clock-opt optimization Phase 38 Iter  5         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542

Clock-opt optimization Phase 39 Iter  1         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 39 Iter  2         0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing
updateTimeBorrowsAndSi elapsed: 0.319000


Clock-opt route preserve complete         CPU:    80 s (  0.02 hr )  ELAPSE:    82 s (  0.02 hr )  MEM-PEAK:  1542 MB

Information: Ending clock_opt / final_opto (FLW-8001)
Information: Time: 2025-05-25 00:38:16 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1543 MB (FLW-8100)


Clock-opt optimization complete                 0.00        0.00      0.00         0        462.00    10605.50         113              0.02      1542
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 212 total shapes.
Layer M2: cached 0 shapes out of 243 total shapes.
Cached 168 vias out of 1779 total vias.

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0245 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 45 ref cells (12 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
         888          268        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    268
number of references:                45
number of site rows:                 12
number of locations attempted:     1472
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         112 (1134 total sites)
avg row height over cells:        2.000 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_314 (AOI22D0HPBWP)
  Input location: (25.2,16)
  Legal location: (25.2,16)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_306 (AOI22D0HPBWP)
  Input location: (27,16)
  Legal location: (27,16)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_317 (AOI22D0HPBWP)
  Input location: (31,18)
  Legal location: (31,18)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_322 (AOI21D0HPBWP)
  Input location: (33.2,24)
  Legal location: (33.2,24)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_349 (AO22D0HPBWP)
  Input location: (14,22)
  Legal location: (14,22)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_311 (AOI21D0HPBWP)
  Input location: (25.2,20)
  Legal location: (25.2,20)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_338 (AOI21D0HPBWP)
  Input location: (28.2,18)
  Legal location: (28.2,18)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_354 (AO22D0HPBWP)
  Input location: (31.6,24)
  Legal location: (31.6,24)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_352 (AO22D0HPBWP)
  Input location: (29.2,16)
  Legal location: (29.2,16)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_325 (AOI22D0HPBWP)
  Input location: (27,20)
  Legal location: (27,20)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.094
Total Legalizer Wall Time: 0.094
----------------------------------------------------------------

Clock-opt legalization complete           CPU:    80 s (  0.02 hr )  ELAPSE:    82 s (  0.02 hr )  MEM-PEAK:  1542 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block top are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 8520 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.force_rerun_after_global_route_opt               :	 true                
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   21  Alloctr   21  Proc    0 
[End of Read DB] Total (MB): Used   28  Alloctr   29  Proc 8520 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,57.00um,44.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 8520 
Net statistics:
Total number of nets     = 138
Number of nets to route  = 134
Number of nets with max-layer-mode hard = 2
138 nets are fully connected,
 of which 4 are detail routed and 134 are global routed.
2 nets have non-default rule CLK_NDR
	 2 non-user-specified nets, 2 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0	Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 8520 
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
Average gCell capacity  5.09	 on layer (1)	 M1
Average gCell capacity  6.58	 on layer (2)	 M2
Average gCell capacity  7.66	 on layer (3)	 M3
Average gCell capacity  9.43	 on layer (4)	 M4
Average gCell capacity  9.95	 on layer (5)	 M5
Average gCell capacity  9.79	 on layer (6)	 M6
Average gCell capacity  9.95	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.05	 on layer (1)	 M1
Average number of tracks per gCell 9.86	 on layer (2)	 M2
Average number of tracks per gCell 10.05	 on layer (3)	 M3
Average number of tracks per gCell 9.86	 on layer (4)	 M4
Average number of tracks per gCell 10.05	 on layer (5)	 M5
Average number of tracks per gCell 9.86	 on layer (6)	 M6
Average number of tracks per gCell 10.05	 on layer (7)	 M7
Average number of tracks per gCell 2.48	 on layer (8)	 M8
Average number of tracks per gCell 2.55	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 AP
Number of gCells = 6380
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   31  Proc 8520 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   31  Proc 8520 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   31  Proc 8520 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   31  Proc 8520 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  207  Proc 8520 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   118 Max = 4 GRCs =   112 (8.78%)
Initial. H routing: Overflow =    96 Max = 2 (GRCs =  1) GRCs =    95 (14.89%)
Initial. V routing: Overflow =    22 Max = 4 (GRCs =  1) GRCs =    17 (2.66%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    22 Max = 4 (GRCs =  1) GRCs =    17 (2.66%)
Initial. M3         Overflow =    96 Max = 2 (GRCs =  1) GRCs =    95 (14.89%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 3148.97
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 909.38
Initial. Layer M3 wire length = 133.15
Initial. Layer M4 wire length = 835.25
Initial. Layer M5 wire length = 1184.58
Initial. Layer M6 wire length = 86.61
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 1481
Initial. Via VIA12 count = 448
Initial. Via VIA23 count = 353
Initial. Via VIA34 count = 341
Initial. Via VIA45 count = 317
Initial. Via VIA56 count = 22
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Sun May 25 00:38:16 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  207  Proc 8520 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =   118 Max = 4 GRCs =   110 (8.62%)
phase1. H routing: Overflow =    97 Max = 2 (GRCs =  3) GRCs =    94 (14.73%)
phase1. V routing: Overflow =    21 Max = 4 (GRCs =  1) GRCs =    16 (2.51%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    21 Max = 4 (GRCs =  1) GRCs =    16 (2.51%)
phase1. M3         Overflow =    97 Max = 2 (GRCs =  3) GRCs =    94 (14.73%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 3123.68
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 897.28
phase1. Layer M3 wire length = 139.96
phase1. Layer M4 wire length = 856.18
phase1. Layer M5 wire length = 1157.69
phase1. Layer M6 wire length = 72.57
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 1477
phase1. Via VIA12 count = 448
phase1. Via VIA23 count = 354
phase1. Via VIA34 count = 343
phase1. Via VIA45 count = 316
phase1. Via VIA56 count = 16
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Sun May 25 00:38:16 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  207  Alloctr  207  Proc 8520 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =   117 Max = 4 GRCs =   111 (8.70%)
phase2. H routing: Overflow =    96 Max = 2 (GRCs =  2) GRCs =    94 (14.73%)
phase2. V routing: Overflow =    21 Max = 4 (GRCs =  1) GRCs =    17 (2.66%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    21 Max = 4 (GRCs =  1) GRCs =    17 (2.66%)
phase2. M3         Overflow =    96 Max = 2 (GRCs =  2) GRCs =    94 (14.73%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 3134.17
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 901.41
phase2. Layer M3 wire length = 135.96
phase2. Layer M4 wire length = 848.79
phase2. Layer M5 wire length = 1171.46
phase2. Layer M6 wire length = 76.56
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer AP wire length = 0.00
phase2. Total Number of Contacts = 1476
phase2. Via VIA12 count = 448
phase2. Via VIA23 count = 352
phase2. Via VIA34 count = 342
phase2. Via VIA45 count = 316
phase2. Via VIA56 count = 18
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.

Start GR phase 3
Sun May 25 00:38:16 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  207  Alloctr  207  Proc 8520 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =   118 Max = 4 GRCs =   113 (8.86%)
phase3. H routing: Overflow =    96 Max = 2 (GRCs =  1) GRCs =    95 (14.89%)
phase3. V routing: Overflow =    22 Max = 4 (GRCs =  1) GRCs =    18 (2.82%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =    22 Max = 4 (GRCs =  1) GRCs =    18 (2.82%)
phase3. M3         Overflow =    96 Max = 2 (GRCs =  1) GRCs =    95 (14.89%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 3155.07
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 916.19
phase3. Layer M3 wire length = 133.15
phase3. Layer M4 wire length = 836.41
phase3. Layer M5 wire length = 1186.57
phase3. Layer M6 wire length = 82.75
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer AP wire length = 0.00
phase3. Total Number of Contacts = 1480
phase3. Via VIA12 count = 448
phase3. Via VIA23 count = 353
phase3. Via VIA34 count = 341
phase3. Via VIA45 count = 318
phase3. Via VIA56 count = 20
phase3. Via VIA67 count = 0
phase3. Via VIA78 count = 0
phase3. Via VIA89 count = 0
phase3. Via VIA910 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  207  Proc 8520 

Congestion utilization per direction:
Average vertical track utilization   =  9.62 %
Peak    vertical track utilization   = 65.52 %
Average horizontal track utilization =  5.43 %
Peak    horizontal track utilization = 43.33 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Global Routing] Total (MB): Used  206  Alloctr  207  Proc 8520 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -20  Alloctr  -20  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8520 

Clock-opt Incremental Global-routing complete  CPU:    80 s (  0.02 hr )  ELAPSE:    83 s (  0.02 hr )  MEM-PEAK:  1542 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.105628499532  9.863475709851  6.078134264085  2.744208341123  8.318115404907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.964782730693  2.700184643881  3.840461364440  3.750206053169  7.663458642299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.335484097843  5.867645931622  7.173805685364  9.669819999761  7.591487147087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.275766178254  4.570782853063  5.624889108820  7.826857253678  4.759133218263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.487099411706  9.584508669756  2.041738687119  3.921160867338  0.650488482345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.608141854823  8.244409994567  3.504881005451  1.682716012888  7.173433518510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.640370898970  1.017077243513  5.811520966269  5.826730883342  4.349383092435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.805171066117  1.265346252200  0.417771613533  1.833872465081  6.448557537188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.552147578596  2.300544402625  0.754696330179  1.961421411696  2.781303141418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.300968787218  7.452734406103  1.902838224529  5.623407259547  7.269363808696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.288225363017  7.540447248505  0.000364617956  5.833784556721  4.754587089445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.222274527317  4.029655514242  9.406670396875  2.789964661318  0.723294214657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.057766383685  7.977196203284  5.095808359611  1.512371470128  7.396892520513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.289689420237  5.817964523007  2.343540422627  0.037326705045  0.494780040392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.539634198095  6.652955118747  4.022406351365  6.796621502757  0.618562411981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.540080146942  9.244498400010  4.051602209534  5.907689219704  1.709512891590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.638612676824  9.532743652994  6.656273609097  9.409795558072  6.136993913139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.783164542289  9.141664235616  1.286604102201  9.569284260313  2.585844302480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.125285971521  5.316656100762  7.270123630810  7.178452560747  1.109985651474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.643505452311  9.208400197847  1.495128046745  7.734047317127  4.721421781592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  6.157436144715  6.976696723956  5.921098780218  9.647382389440  1.463832253161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  4.311427530384  3.986389150985  1.607823696408  5.274420834112  3.831811360490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.097333964490  4.270050044388  1.384056306444  0.375020605316  9.766345684229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.334403190115  4.586706173162  2.717390738536  4.966981999976  1.759148534708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.128431308256  5.457010865306  3.562498180882  0.782685725367  8.475913141826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.749664632501  7.958492446975  6.204183038711  9.392116086733  8.065048668234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.461779876813  4.824482579456  7.350498370545  1.168271601288  8.717343171851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  0.065992770228  1.101749304351  3.581162266626  9.582673088334  2.434938129243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  1.281472897042  8.126576205220  0.041787331353  3.183387246508  1.644855573718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  0.156179448280  7.230096020262  5.075479803017  9.196142141169  6.278130134141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  1.331951569152  9.745215020610  3.190293092452  9.562340725954  7.726936100869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373024796  3.929787227732  8.754086304850  5.000046631795  6.583378455672  1.475458528944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.502608324646  2.395006413823  7.023182143162  8.402907131424  2.940677209687  5.278996466131  8.072329241465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  4.306631254314  8.797751200328  4.509590005961  1.151237147012  8.739689072051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806332698313  1.429823568079  0.581738032300  7.234364212262  7.003732670504  5.049478824039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  2.365283406261  4.254827913107  7.665237191874  7.402250805136  5.679662150275  7.061856061198
1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439499448971  1.155962518992  4.924481420001  0.405170490953  4.590768921970  4.170951009159
0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  6.270837336178  5.277268389467  7.264725761980  6.953216945299  4.665637530909  7.940979555807  2.613699111313
9.776351007217  0.962525475159  4.741769006493  2.220937110170  3.104351358115  1.966626958267  3.088334243493  8.329243502162  1.691831796121  4.242252773111  5.679270958526  1.914108003561  6.128670680220  1.956928426031  3.258584250248
0.255136313593  5.952135354075  6.345120128041  2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105503386714  9.413482092414  0.531607290076  2.727022533081  0.717845256074  7.110998385147
4.364042327646  7.697943493242  1.693877015511  9.998999723005  0.820262507546  8.503017919614  2.141169627813  0.334141833553  7.515565094379  0.989360291367  0.265214040593  0.920882699784  7.149522074674  5.773404731712  7.472142998159
2.074004443314  1.463713804135  2.498436133099  1.019861974527  9.820610319028  2.792452956234  0.725954772693  6.300869633674  0.310378470936  4.151570274113  3.616607119733  4.697601252395  6.592119048021  8.964738238944  0.146383045316
1.041934216051  5.565780381737  3.024796392872  7.777441875404  0.104850500003  5.331795658337  8.455672147545  8.728944543874  6.165659212178  6.390179375058  7.432006258390  3.398670595098  5.160792539640  8.527442083411  2.383181956049
0.796992250260  8.324646239500  6.413823702212  2.693871840296  1.931424294066  6.909687527899  6.466131807232  9.441465787932  2.478763589181  1.221911351036  9.600697891701  9.427047684438  8.138415800644  4.037502060531  6.976634388422
9.962122011679  5.077596784739  6.778622430567  1.704023879771  5.000328450958  9.705961115123  7.147012873968  9.272051355121  6.982783513982  6.811837251909  9.734304814373  4.458612297316  2.271749243853  6.496698199997  6.175914673470
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 138 nets, 134 global routed, 2 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 136, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0  10605.504
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0    115.253
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  10605.504       462.00        113          0          8
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  10605.504       462.00        113

Clock-opt command complete                CPU:    81 s (  0.02 hr )  ELAPSE:    83 s (  0.02 hr )  MEM-PEAK:  1542 MB
Clock-opt command statistics  CPU=20 sec (0.01 hr) ELAPSED=20 sec (0.01 hr) MEM-PEAK=1.506 GB
1
TEST: runCore final-init
TEST: runCore final-end
[Tim-Power-Info] Refresh activity and power.
Information: Activity propagation will be performed for scenario scenarioFF.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'medium'. (POW-024)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
[Non-Incremental Power-Update] SCENE[scenarioFF_late] PROP[late] InstanceSize[268]
[Non-Incremental Power-Update] SCENE[scenarioSS_late] PROP[late] InstanceSize[268]
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt -to final_opto' (FLW-8001)
Information: Time: 2025-05-25 00:38:17 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1543 MB (FLW-8100)
1
# Remove global routes to review the clock tree
remove_routes -global_route 
Information: Extraction observers are detached as design net change threshold is reached.
Successfully removed 2382 route shapes, which 0 are no-net shapes.
1
#### ----- Clock shielding with VSS ----- ####
set clock_nets [get_nets -hierarchical -filter "net_type == clock"]
{clk clk_clock_gate_reg_data_reg}
create_shields -nets ${clock_nets} -with_ground VSS -preferred_direction_only true -align_to_shape_end true
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
[Shielding: Start] Elapsed real time: 0:00:00 
[Shielding: Start] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Shielding: Start] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Shielding: Start] Total (MB): Used   20  Alloctr   21  Proc 8520 
Printing options for 'route.common.*'
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

[Start Shield Trimming] Elapsed real time: 0:00:00 
[Start Shield Trimming] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Shield Trimming] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Shield Trimming] Total (MB): Used   31  Alloctr   32  Proc 8520 
Shld Trimmed	1/6 Partitions, Violations =	41
Shld Trimmed	2/6 Partitions, Violations =	20
Shld Trimmed	3/6 Partitions, Violations =	20
Shld Trimmed	4/6 Partitions, Violations =	13
Shld Trimmed	5/6 Partitions, Violations =	4
Shld Trimmed	6/6 Partitions, Violations =	0
[End Shield Trimming] Elapsed real time: 0:00:00 
[End Shield Trimming] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End Shield Trimming] Stage (MB): Used   49  Alloctr   50  Proc    0 
[End Shield Trimming] Total (MB): Used   81  Alloctr   82  Proc 8520 
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   20  Alloctr   21  Proc 8520 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   25  Alloctr   25  Proc 8520 
Printing options for 'route.common.*'
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,57.00um,44.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   30  Proc 8520 
Net statistics:
Total number of nets     = 138
Number of nets to route  = 1
Number of nets with max-layer-mode hard = 2
1 nets are partially connected,
 of which 1 are detail routed and 0 are global routed.
3 nets are fully connected,
 of which 3 are detail routed and 0 are global routed.
2 nets have non-default rule CLK_NDR
	 2 non-user-specified nets, 2 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 1, Total Half Perimeter Wire Length (HPWL) 101 microns
HPWL   0 ~   50 microns: Net Count        0	Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        1	Total HPWL          101 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   30  Proc 8520 
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
Average gCell capacity  5.09	 on layer (1)	 M1
Average gCell capacity  6.58	 on layer (2)	 M2
Average gCell capacity  7.66	 on layer (3)	 M3
Average gCell capacity  9.43	 on layer (4)	 M4
Average gCell capacity  9.95	 on layer (5)	 M5
Average gCell capacity  9.79	 on layer (6)	 M6
Average gCell capacity  9.95	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.05	 on layer (1)	 M1
Average number of tracks per gCell 9.86	 on layer (2)	 M2
Average number of tracks per gCell 10.05	 on layer (3)	 M3
Average number of tracks per gCell 9.86	 on layer (4)	 M4
Average number of tracks per gCell 10.05	 on layer (5)	 M5
Average number of tracks per gCell 9.86	 on layer (6)	 M6
Average number of tracks per gCell 10.05	 on layer (7)	 M7
Average number of tracks per gCell 2.48	 on layer (8)	 M8
Average number of tracks per gCell 2.55	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 AP
Number of gCells = 6380
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   31  Proc 8520 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   31  Proc 8520 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   31  Proc 8520 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   30  Alloctr   31  Proc 8520 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 29 gCells x 22 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   98  Alloctr   99  Proc 8520 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 10.82
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 10.82
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 15
Initial. Via VIA12 count = 0
Initial. Via VIA23 count = 0
Initial. Via VIA34 count = 15
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   98  Alloctr   99  Proc 8520 

Congestion utilization per direction:
Average vertical track utilization   =  0.41 %
Peak    vertical track utilization   =  7.14 %
Average horizontal track utilization =  0.04 %
Peak    horizontal track utilization =  7.41 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Global Routing] Total (MB): Used   98  Alloctr   99  Proc 8520 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   57  Alloctr   57  Proc 8520 
Enabled deterministic mode of shield route TA for determinism.

Start track assignment

Printing options for 'route.common.*'
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.track.*'
track.deterministic                                     :	 true                

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   21  Alloctr   21  Proc 8520 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0 
Routed partition 1/15       
Routed partition 2/15       
Routed partition 3/15       
Routed partition 4/15       
Routed partition 5/15       
Routed partition 6/15       
Routed partition 7/15       
Routed partition 8/15       
Routed partition 9/15       
Routed partition 10/15      
Routed partition 11/15      
Routed partition 12/15      
Routed partition 13/15      
Routed partition 14/15      
Routed partition 15/15      

Number of wires with overlap after iteration 0 = 9 of 32


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   21  Alloctr   21  Proc 8520 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1 
Routed partition 1/15       
Routed partition 2/15       
Routed partition 3/15       
Routed partition 4/15       
Routed partition 5/15       
Routed partition 6/15       
Routed partition 7/15       
Routed partition 8/15       
Routed partition 9/15       
Routed partition 10/15      
Routed partition 11/15      
Routed partition 12/15      
Routed partition 13/15      
Routed partition 14/15      
Routed partition 15/15      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   21  Alloctr   21  Proc 8520 

Number of wires with overlap after iteration 1 = 8 of 32


Wire length and via report:
---------------------------
Number of M1 wires: 0 		 CONT1: 0
Number of M2 wires: 1 		 VIA12: 0
Number of M3 wires: 13 		 VIA23: 2
Number of M4 wires: 16 		 VIA34: 27
Number of M5 wires: 2 		 VIA45: 4
Number of M6 wires: 0 		 VIA56: 0
Number of M7 wires: 0 		 VIA67: 0
Number of M8 wires: 0 		 VIA78: 0
Number of M9 wires: 0 		 VIA89: 0
Number of AP wires: 0 		 VIA910: 0
Total number of wires: 32 		 vias: 33

Total M1 wire length: 0.0
Total M2 wire length: 0.8
Total M3 wire length: 10.0
Total M4 wire length: 5.4
Total M5 wire length: 4.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total AP wire length: 0.0
Total wire length: 20.2

Longest M1 wire length: 0.0
Longest M2 wire length: 0.8
Longest M3 wire length: 1.2
Longest M4 wire length: 0.6
Longest M5 wire length: 2.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest AP wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   20  Alloctr   21  Proc 8520 
Printing options for 'route.common.*'
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Start Shield Detailed Routing] Elapsed real time: 0:00:00 
[Start Shield Detailed Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Shield Detailed Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Shield Detailed Routing] Total (MB): Used   31  Alloctr   32  Proc 8520 
Total number of nets = 138, of which 0 are not extracted
Total number of open nets = 134, of which 134 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (RV)9; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 83.000 400.000 0.000)
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 2; diode mode 4
      Metal lay (M1)0; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA1)1; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M2)1; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA2)2; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M3)2; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA3)3; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M4)3; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA4)4; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M5)4; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA5)5; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M6)5; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA6)6; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M7)6; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA7)7; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M8)7; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA8)8; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 1.000 0.000 0.000 0.000); protectedMetalScale 1.000
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedCutScale 1.000
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedMetalScale 1.000
    Antenna mode 4; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (AP)9; maxRatio 2000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 30000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net clk. The pin clk on cell top does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 1 nets as they don't have enough gate area info.
Start DR iteration 0: non-uniform partition
Routed	1/6 Partitions, Violations =	135
Routed	2/6 Partitions, Violations =	99
Routed	3/6 Partitions, Violations =	93
Routed	4/6 Partitions, Violations =	91
Routed	5/6 Partitions, Violations =	49
Routed	6/6 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   71  Alloctr   71  Proc    0 
[Iter 0] Total (MB): Used   92  Alloctr   93  Proc 8520 

End DR iteration 0 with 6 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 1] Elapsed real time: 0:00:00 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 1] Stage (MB): Used   71  Alloctr   71  Proc    0 
[Iter 1] Total (MB): Used   92  Alloctr   93  Proc 8520 

End DR iteration 1 with 0 parts

	@@@@ Total nets not meeting constraints =	0

Finish DR since reached 0 DRC

[End Shield Detailed Routing] Elapsed real time: 0:00:00 
[End Shield Detailed Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End Shield Detailed Routing] Stage (MB): Used  -10  Alloctr  -10  Proc    0 
[End Shield Detailed Routing] Total (MB): Used   20  Alloctr   21  Proc 8520 

Shielding finished with 134 open nets, of which 134 are frozen

Shielding finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    359 micron
Total Number of Contacts =             93
Total Number of Wires =                125
Total Number of PtConns =              19
Total Number of Routed Wires =       70
Total Routed Wire Length =           172 micron
Total Number of Routed Contacts =       70
	Layer                M1 :         11 micron
	Layer                M2 :         35 micron
	Layer                M3 :         26 micron
	Layer                M4 :        100 micron
	Layer                M5 :          0 micron
	Layer                M6 :          0 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA45 :          0
	Via        FATVIA45_2x1 :          0
	Via               VIA34 :         27
	Via          VIA34(rot) :          1
	Via   FATVIA34(rot)_1x2 :          0
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via        FATVIA34_1x4 :          0
	Via               VIA23 :         19
	Via          VIA23(rot) :          1
	Via   FATVIA23(rot)_1x2 :          0
	Via               VIA12 :         21
	Via   FATVIA12(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 17.20% (16 / 93 vias)
 
    Layer VIA1       =  4.55% (1      / 22      vias)
        Weight 1     =  4.55% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 95.45% (21      vias)
    Layer VIA2       =  9.09% (2      / 22      vias)
        Weight 1     =  9.09% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 90.91% (20      vias)
    Layer VIA3       = 25.53% (12     / 47      vias)
        Weight 1     = 25.53% (12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 74.47% (35      vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
        Weight 1     = 50.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 50.00% (1       vias)
 
  Total double via conversion rate    = 17.20% (16 / 93 vias)
 
    Layer VIA1       =  4.55% (1      / 22      vias)
    Layer VIA2       =  9.09% (2      / 22      vias)
    Layer VIA3       = 25.53% (12     / 47      vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
 
  The optimized via conversion rate based on total routed via count = 17.20% (16 / 93 vias)
 
    Layer VIA1       =  4.55% (1      / 22      vias)
        Weight 1     =  4.55% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 95.45% (21      vias)
    Layer VIA2       =  9.09% (2      / 22      vias)
        Weight 1     =  9.09% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 90.91% (20      vias)
    Layer VIA3       = 25.53% (12     / 47      vias)
        Weight 1     = 25.53% (12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 74.47% (35      vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
        Weight 1     = 50.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 50.00% (1       vias)
 

Total shielding edges - 54
Deleted 0 floating shielding edges
Printing options for 'route.common.*'
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Start Shield Detailed Routing] Elapsed real time: 0:00:00 
[Start Shield Detailed Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Shield Detailed Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Shield Detailed Routing] Total (MB): Used   31  Alloctr   32  Proc 8520 
Total number of nets = 138, of which 0 are not extracted
Total number of open nets = 134, of which 134 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (RV)9; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 83.000 400.000 0.000)
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 2; diode mode 4
      Metal lay (M1)0; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA1)1; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M2)1; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA2)2; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M3)2; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA3)3; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M4)3; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA4)4; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M5)4; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA5)5; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M6)5; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA6)6; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M7)6; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA7)7; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M8)7; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA8)8; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 1.000 0.000 0.000 0.000); protectedMetalScale 1.000
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedCutScale 1.000
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedMetalScale 1.000
    Antenna mode 4; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (AP)9; maxRatio 2000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 30000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net clk. The pin clk on cell top does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 1 nets as they don't have enough gate area info.
Start DR iteration 0: non-uniform partition
Routed	1/6 Partitions, Violations =	93
Routed	2/6 Partitions, Violations =	72
Routed	3/6 Partitions, Violations =	60
Routed	4/6 Partitions, Violations =	56
Routed	5/6 Partitions, Violations =	36
Routed	6/6 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   71  Alloctr   71  Proc    0 
[Iter 0] Total (MB): Used   92  Alloctr   93  Proc 8520 

End DR iteration 0 with 6 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 1] Elapsed real time: 0:00:00 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 1] Stage (MB): Used   71  Alloctr   71  Proc    0 
[Iter 1] Total (MB): Used   92  Alloctr   93  Proc 8520 

End DR iteration 1 with 0 parts

Incremental DRC patching:
	@@@@ Total nets not meeting constraints =	0

Finish DR since reached 0 DRC

[End Shield Detailed Routing] Elapsed real time: 0:00:00 
[End Shield Detailed Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End Shield Detailed Routing] Stage (MB): Used  -10  Alloctr  -10  Proc    0 
[End Shield Detailed Routing] Total (MB): Used   20  Alloctr   21  Proc 8520 
Total shielding edges - 54
Deleted 0 floating shielding edges
Information: Shielded 98% side-wall of (clk) (ZRT-604)
Information: Shielded 99% side-wall of (clk_clock_gate_reg_data_reg) (ZRT-604)
Shielded 2 nets with average ratio as follows.
	1) 98.50%		(total shield ratio/number of shielded nets)
	2) 98.98%		(total shield length/total shielded net length)
Updating the database ...
[Shielding: End] Elapsed real time: 0:00:01 
[Shielding: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Shielding: End] Stage (MB): Used  -20  Alloctr  -20  Proc    0 
[Shielding: End] Total (MB): Used    0  Alloctr    1  Proc 8520 
Information: The net parasitics of block top are cleared. (TIM-123)
#### ----- Connect PG nets ----- ####
connect_pg_net -net VDD [get_pins -hierarchical  */VDD]
1
connect_pg_net -net VSS [get_pins -hierarchical  */VSS]
1
#### ----- Analyze the design and generate reports ----- ####
check_legality 
Information: The command 'check_legality' cleared the undo history. (UNDO-016)

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 20 total shapes.
Layer M2: cached 0 shapes out of 35 total shapes.
Cached 168 vias out of 321 total vias.

check_legality for block design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0243 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 45 ref cells (12 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design top succeeded!


check_legality succeeded.

**************************

1
report_congestion 
****************************************
Report : congestion
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 00:38:18 2025
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |       0 |     0 |       0  ( 0.00%) |       0
H routing |       0 |     0 |       0  ( 0.00%) |       0
V routing |       0 |     0 |       0  ( 0.00%) |       0

1
report_utilization
****************************************
Report : report_utilization
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 00:38:18 2025
****************************************
Utilization Ratio:			0.5203
Utilization options:
 - Area calculation based on:		site_row of block top/clock_opt
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				888.0000
Total Capacity Area:			888.0000
Total Area of cells:			462.0000
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000
Total Area of excluded objects:		0.0000
Ratio of excluded objects:		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.5203

0.5203
collect_reports clock_opt 
Collecting reports for clock_opt stage...
Reports are generated for clock_opt stage.
#### ---- Save and exit ----- ####
get_blocks -all
{top_lib:top.design top_lib:top/rtl_read.design top_lib:top/inital_syn.design top_lib:top/auto_floorplan.design top_lib:top/manual_floorplan.design top_lib:top/final_floorplan.design top_lib:top/place_opt.design top_lib:top/clock_opt.design}
list_blocks
Lib top_lib /mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_8/FLOW/fc_flow/flow/work/top_lib tech current
  -   0 top.design May-25-00:19
  -   0 top/auto_floorplan.design May-25-00:21
  *>  0 top/clock_opt.design May-25-00:38 current
  -   0 top/final_floorplan.design May-25-00:32
  -   0 top/inital_syn.design May-25-00:19
  -   0 top/manual_floorplan.design May-25-00:31
  -   0 top/place_opt.design May-25-00:35
  -   0 top/rtl_read.design May-25-00:19
8
save_block
Information: Saving block 'top_lib:top/clock_opt.design'
1
save_lib
Saving library 'top_lib'
1
if {[info exists ::env(NO_GUI)]} {
    exit
} else {
	gui_start
}
Load ICV ICCII menu file: /mnt/vol_synopsys2023/synopsys/icvalidator/U-2022.12-SP4/etc/tcl-u/Icc2Menu.tcl
 + VUE INFO: Please click View->IC Validator VUE in LayoutWindow menu
            to launch VUE.

 + VUE INFO: Found a usable port: 2446

Information: 514 out of 524 POW-005 messages were not printed due to limit 10  (MSG-3913)
Information: 12 out of 22 POW-052 messages were not printed due to limit 10  (MSG-3913)
Information: 134 out of 144 POW-080 messages were not printed due to limit 10  (MSG-3913)
fc_shell> exit
Maximum memory usage for this session: 1542.61 MB
Maximum memory usage for this session including child processes: 1542.61 MB
CPU usage for this session:     85 seconds (  0.02 hours)
Elapsed time for this session:     97 seconds (  0.03 hours)
Thank you for using Fusion Compiler.
