	component SyswbLab1 is
		port (
			clk_clk           : in  std_logic                     := 'X';             -- clk
			hex_export        : out std_logic_vector(47 downto 0);                    -- export
			leds_export       : out std_logic_vector(9 downto 0);                     -- export
			pushbutton_export : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			reset_reset_n     : in  std_logic                     := 'X';             -- reset_n
			sw_sliders_export : in  std_logic_vector(9 downto 0)  := (others => 'X')  -- export
		);
	end component SyswbLab1;

