/*
 * Copyright 2017 Boundary Devices, Inc.
 * Copyright 2012 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	iomuxc_imx6q_ap: iomuxc-imx6q-apgrp {
		status = "okay";
	};
};

&iomuxc_imx6q_ap {
	pinctrl_audmux: audmuxgrp {
		fsl,pins = <
			MX6QDL_PAD_CSI0_DAT4__AUD3_TXC		0x130b0
			MX6QDL_PAD_CSI0_DAT5__AUD3_TXD		0x110b0
			MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS		0x130b0
			MX6QDL_PAD_CSI0_DAT7__AUD3_RXD		0x130b0
		>;
	};

	pinctrl_bt_rfkill: bt-rfkillgrp {
		fsl,pins = <
#define GP_BT_RFKILL_RESET	<&gpio6 16 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_CS3__GPIO6_IO16	0x030b0
		>;
	};

	pinctrl_ecspi1: ecspi1grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D17__ECSPI1_MISO		0x100b1
			MX6QDL_PAD_EIM_D18__ECSPI1_MOSI		0x100b1
			MX6QDL_PAD_EIM_D16__ECSPI1_SCLK		0x000b1
#define GP_ECSPI1_NOR_CS	<&gpio3 19 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_D19__GPIO3_IO19		0x0b0b1
		>;
	};

	pinctrl_enet: enetgrp {
		fsl,pins = <
			MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0b0
			MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
			MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x100b0
			MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x100b0
			MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x100b0
			MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x100b0
			MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x100b0
			MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x100b0
			MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x100b0
			MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x1b0b0
			MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x1b0b0
			MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x1b0b0
			MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1b0b0
			MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1b0b0
			MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x1b0b0
#define GP_ENET_PHY_RESET	<&gpio1 27 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_ENET_RXD0__GPIO1_IO27	0x030b0
#define GPIRQ_ENET_PHY		<&gpio1 28 IRQ_TYPE_LEVEL_LOW>
			MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28	0x1b0b0
#define GPIRQ_ENET		<&gpio1 6 IRQ_TYPE_LEVEL_HIGH>
			MX6QDL_PAD_GPIO_6__ENET_IRQ		0x000b1
		>;
	};

	pinctrl_gpio_keys: gpio-keysgrp {
		fsl,pins = <
#define GP_GPIOKEY_BACK		<&gpio2 2 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_D2__GPIO2_IO02		0x1b0b0
#define GP_GPIOKEY_HOME		<&gpio2 4 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_D4__GPIO2_IO04		0x1b0b0
#define GP_GPIOKEY_MENU		<&gpio2 1 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_D1__GPIO2_IO01		0x1b0b0
#define GP_GPIOKEY_SEARCH	<&gpio2 3 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_D3__GPIO2_IO03		0x1b0b0
#define GP_GPIOKEY_VOL_DN	<&gpio7 1 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_SD3_DAT4__GPIO7_IO01		0x1b0b0
#define GP_GPIOKEY_VOL_UP	<&gpio7 13 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_GPIO_18__GPIO7_IO13		0x1b0b0
		>;
	};

	pinctrl_hdmi_cec: hdmi-cecgrp {
		fsl,pins = <
			MX6QDL_PAD_EIM_A25__HDMI_TX_CEC_LINE	0x1f8b0
		>;
	};

	pinctrl_hog: hoggrp {
		fsl,pins = <
#define GP_GPIO_1		<&gpio4 23 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DISP0_DAT2__GPIO4_IO23	0x1b0b0
#define GP_GPIO_2		<&gpio4 21 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DISP0_DAT0__GPIO4_IO21	0x1b0b0
#define GP_GPIO_3		<&gpio4 22 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DISP0_DAT1__GPIO4_IO22	0x1b0b0
#define GP_GPIO_4		<&gpio4 24 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24	0x1b0b0
#define GP_GPIO_5		<&gpio4 25 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DISP0_DAT4__GPIO4_IO25	0x1b0b0
#define GP_GPIO_6		<&gpio4 26 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DISP0_DAT5__GPIO4_IO26	0x1b0b0
#define GP_GPIO_7		<&gpio1 17 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_SD1_DAT1__GPIO1_IO17		0x1b0b0
#define GP_GPIO_8		<&gpio4 31 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DISP0_DAT10__GPIO4_IO31	0x1b0b0
#define GP_GPIO_9		<&gpio5 12 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12	0x1b0b0
#define GP_GPIO_10		<&gpio5 5 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DISP0_DAT11__GPIO5_IO05	0x1b0b0
#define GP_GPIO_11		<&gpio5 11 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DISP0_DAT17__GPIO5_IO11	0x1b0b0
#define GP_GPIO_12		<&gpio5 6 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DISP0_DAT12__GPIO5_IO06	0x1b0b0
#define GP_GPIO_13		<&gpio5 10 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DISP0_DAT16__GPIO5_IO10	0x1b0b0
#define GP_GPIO_14		<&gpio5 7 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DISP0_DAT13__GPIO5_IO07	0x1b0b0
#define GP_GPIO_15		<&gpio5 9 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09	0x1b0b0
#define GP_GPIO_16		<&gpio5 8 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DISP0_DAT14__GPIO5_IO08	0x1b0b0

#define GP_BT_CLK_REQ		<&gpio6 8 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_ALE__GPIO6_IO08	0x1b0b0
#define GP_BT_HOST_WAKE		<&gpio6 7 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_CLE__GPIO6_IO07	0x1b0b0
#define GP_WIFI_QOW		<&gpio2 5 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_D5__GPIO2_IO05		0x1b0b0
#define GP_TP71			<&gpio1 30 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_ENET_TXD0__GPIO1_IO30	0x1b0b0
#define GP_TP74			<&gpio2 7 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_D7__GPIO2_IO07		0x1b0b0
#define GP_TP101		<&gpio3 30 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_D30__GPIO3_IO30		0x1b0b0
#define GP_TP102		<&gpio5 0 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_WAIT__GPIO5_IO00		0x1b0b0
		>;
	};

	pinctrl_i2c1: i2c1grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D21__I2C1_SCL		0x4001b8b1
			MX6QDL_PAD_EIM_D28__I2C1_SDA		0x4001b8b1
		>;
	};

	pinctrl_i2c1_rv4162: i2c1-rv4162grp {
		fsl,pins = <
#define GPIRQ_RTC_RV4162	<&gpio1 4 IRQ_TYPE_LEVEL_LOW>
			MX6QDL_PAD_GPIO_4__GPIO1_IO04		0x1b0b0
		>;
	};

	pinctrl_i2c1_wm8960: i2c1-wm8960grp {
		fsl,pins = <
			MX6QDL_PAD_GPIO_0__CCM_CLKO1		0x000b0		/* aud_mclk */
		>;
	};

	pinctrl_i2c2: i2c2grp {
		fsl,pins = <
			MX6QDL_PAD_KEY_COL3__I2C2_SCL		0x4001b8b1
			MX6QDL_PAD_KEY_ROW3__I2C2_SDA		0x4001b8b1
#define GP_SER2_GPIO5		<&gpio2 20 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_A18__GPIO2_IO20		0x1b0b0
#define GP_SER2_GPIO6		<&gpio2 19 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_A19__GPIO2_IO19		0x1b0b0
#define GP_SER2_FAN_OK		<&gpio1 8 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_GPIO_8__GPIO1_IO08		0x1b0b0
#define GPIRQ_SER2		<&gpio2 31 IRQ_TYPE_EDGE_FALLING>
			MX6QDL_PAD_EIM_EB3__GPIO2_IO31		0x1b0b0
		>;
	};

	pinctrl_i2c2_gt911: i2c2_gt911grp {
		fsl,pins = <
#define GPIRQ_I2C2_SER2_TOUCH	<&gpio1 16 IRQ_TYPE_LEVEL_HIGH>	/* GP0 */
#define GP_I2C2_SER2_TOUCH	<&gpio1 16 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_SD1_DAT0__GPIO1_IO16		0x130b0
#define GP_I2C2_GT911_RESET	<&gpio1 19 GPIO_ACTIVE_HIGH>	/* GP3 */
			MX6QDL_PAD_SD1_DAT2__GPIO1_IO19		0x030b0
		>;
	};

	pinctrl_i2c2_lp8860: i2c2_lp8860grp {
		fsl,pins = <
#define GP_LVDS2_LP8860_RESET	<&gpio2 23 GPIO_ACTIVE_LOW>	/* GP1 */
			MX6QDL_PAD_EIM_CS0__GPIO2_IO23		0x030b0
		>;
	};

	pinctrl_i2c3: i2c3grp {
		fsl,pins = <
			MX6QDL_PAD_GPIO_5__I2C3_SCL		0x4001b8b1
			MX6QDL_PAD_GPIO_16__I2C3_SDA		0x4001b8b1
#define GP_SER1_GPIO5		<&gpio2 22 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_A16__GPIO2_IO22		0x1b0b0
#define GP_SER1_GPIO6		<&gpio2 21 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_A17__GPIO2_IO21		0x1b0b0
#define GP_SER1_FAN_OK		<&gpio4 5 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_GPIO_19__GPIO4_IO05		0x1b0b0
#define GPIRQ_SER1		<&gpio2 30 IRQ_TYPE_EDGE_FALLING>
			MX6QDL_PAD_EIM_EB2__GPIO2_IO30		0x1b0b0
		>;
	};

	pinctrl_i2c3_gt911: i2c3_gt911grp {
		fsl,pins = <
#define GPIRQ_I2C3_SER1_TOUCH	<&gpio1 9 IRQ_TYPE_LEVEL_HIGH>	/* GP0 */
#define GP_I2C3_SER1_TOUCH	<&gpio1 9 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_GPIO_9__GPIO1_IO09		0x130b0
#define GP_I2C3_GT911_RESET	<&gpio1 18 GPIO_ACTIVE_HIGH>	/* GP3 */
			MX6QDL_PAD_SD1_CMD__GPIO1_IO18		0x030b0
		>;
	};

	pinctrl_i2c3_lp8860: i2c3_lp8860grp {
		fsl,pins = <
#define GP_LVDS_LP8860_RESET	<&gpio2 0 GPIO_ACTIVE_LOW>	/* GP1 */
			MX6QDL_PAD_NANDF_D0__GPIO2_IO00		0x030b0
		>;
	};

	pinctrl_pcie: pciegrp {
		fsl,pins = <
#define GP_PCIE_RESET		<&gpio1 3 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_GPIO_3__GPIO1_IO03		0x030b0
#define GP_PCIE_DISABLE		<&gpio1 2 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_GPIO_2__GPIO1_IO02		0x030b0
		>;
	};

	pinctrl_reg_usbotg_vbus: reg-usbotg-vbusgrp {
		fsl,pins = <
#define GP_REG_USBOTG		<&gpio3 22 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_D22__GPIO3_IO22		0x030b0
		>;
	};

	pinctrl_reg_wlan_en: reg-wlan-engrp {
		fsl,pins = <
#define GP_REG_WLAN_EN		<&gpio6 15 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_NANDF_CS2__GPIO6_IO15	0x030b0
		>;
	};

	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA	0x1b0b1
			MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA	0x1b0b1
		>;
	};

	pinctrl_uart2: uart2grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D26__UART2_TX_DATA	0x1b0b1
			MX6QDL_PAD_EIM_D27__UART2_RX_DATA	0x1b0b1
		>;
	};

	pinctrl_uart3: uart3grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D24__UART3_TX_DATA	0x1b0b1
			MX6QDL_PAD_EIM_D25__UART3_RX_DATA	0x1b0b1
			MX6QDL_PAD_EIM_D23__UART3_CTS_B		0x1b0b1
			MX6QDL_PAD_EIM_D31__UART3_RTS_B		0x1b0b1
		>;
	};

	pinctrl_uart4: uart4grp {
		fsl,pins = <
			MX6QDL_PAD_KEY_COL0__UART4_TX_DATA	0x1b0b1
			MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA	0x1b0b1
#define GP_UART4_TX_EN		<&gpio4 10 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_KEY_COL2__GPIO4_IO10		0x030b0
		>;
	};

	pinctrl_uart5: uart5grp {
		fsl,pins = <
			MX6QDL_PAD_CSI0_DAT14__UART5_TX_DATA	0x0b0b1
			MX6QDL_PAD_CSI0_DAT15__UART5_RX_DATA	0x1b0b1
#define GP_UART5_RX_EN		<&gpio4 9 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_KEY_ROW1__GPIO4_IO09		0x030b0		/* RS485 RX Enable: pull down */
#define GP_UART5_TX_EN		<&gpio1 7 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_GPIO_7__GPIO1_IO07		0x030b0		/* RS485 DEN: pull down */
#define GP_UART5_RS485_EN	 <&gpio4 8 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_KEY_COL1__GPIO4_IO08		0x030b0		/* RS485/!RS232 Select: pull down (rs232) */
#define GP_UART5_AON		<&gpio4 15 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_KEY_ROW4__GPIO4_IO15		0x030b0		/* ON: pull down */
		>;
	};

	pinctrl_usbh1: usbh1grp {
		fsl,pins = <
#define GP_USBH1_HUB_RESET	<&gpio7 12 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_GPIO_17__GPIO7_IO12		0x030b0
		>;
	};

	pinctrl_usbotg: usbotggrp {
		fsl,pins = <
			MX6QDL_PAD_GPIO_1__USB_OTG_ID		0x17059
			MX6QDL_PAD_KEY_COL4__USB_OTG_OC		0x130b0
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			MX6QDL_PAD_SD2_CLK__SD2_CLK		0x10071
			MX6QDL_PAD_SD2_CMD__SD2_CMD		0x17071
			MX6QDL_PAD_SD2_DAT0__SD2_DATA0		0x17071
			MX6QDL_PAD_SD2_DAT1__SD2_DATA1		0x17071
			MX6QDL_PAD_SD2_DAT2__SD2_DATA2		0x17071
			MX6QDL_PAD_SD2_DAT3__SD2_DATA3		0x17071
			MX6QDL_PAD_SD1_CLK__OSC32K_32K_OUT	0x000b0		/* slow clock */
#define GPIRQ_WIFI		<&gpio6 14 IRQ_TYPE_LEVEL_HIGH>
			MX6QDL_PAD_NANDF_CS1__GPIO6_IO14	0x100b0
#define GP_WIFI_WAKE		<&gpio6 10 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_RB0__GPIO6_IO10	0x1b0b0
		>;
	};

	pinctrl_usdhc2_100mhz: usdhc2grp-100mhz {
		fsl,pins = <
			MX6QDL_PAD_SD2_CMD__SD2_CMD		0x170B9
			MX6QDL_PAD_SD2_CLK__SD2_CLK		0x100B9
			MX6QDL_PAD_SD2_DAT0__SD2_DATA0		0x170B9
			MX6QDL_PAD_SD2_DAT1__SD2_DATA1 		0x170B9
			MX6QDL_PAD_SD2_DAT2__SD2_DATA2 		0x170B9
			MX6QDL_PAD_SD2_DAT3__SD2_DATA3 		0x170B9
		>;
	};

	pinctrl_usdhc2_200mhz: usdhc2grp-200mhz {
		fsl,pins = <
			MX6QDL_PAD_SD2_CMD__SD2_CMD		0x170F9
			MX6QDL_PAD_SD2_CLK__SD2_CLK 		0x100F9
			MX6QDL_PAD_SD2_DAT0__SD2_DATA0		0x170F9
			MX6QDL_PAD_SD2_DAT1__SD2_DATA1 		0x170F9
			MX6QDL_PAD_SD2_DAT2__SD2_DATA2 		0x170F9
			MX6QDL_PAD_SD2_DAT3__SD2_DATA3 		0x170F9
		>;
	};

	pinctrl_usdhc3: usdhc3grp {
		fsl,pins = <
			MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10059
			MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
			MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
			MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
			MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
			MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
#define GP_USDHC3_CD		<&gpio7 0 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_SD3_DAT5__GPIO7_IO00		0x1b0b0
		>;
	};

	pinctrl_usdhc4: usdhc4grp {
		fsl,pins = <
			MX6QDL_PAD_SD4_CLK__SD4_CLK		0x10059
			MX6QDL_PAD_SD4_CMD__SD4_CMD		0x17059
			MX6QDL_PAD_SD4_DAT0__SD4_DATA0		0x17059
			MX6QDL_PAD_SD4_DAT1__SD4_DATA1		0x17059
			MX6QDL_PAD_SD4_DAT2__SD4_DATA2		0x17059
			MX6QDL_PAD_SD4_DAT3__SD4_DATA3		0x17059
			MX6QDL_PAD_SD4_DAT4__SD4_DATA4		0x17059
			MX6QDL_PAD_SD4_DAT5__SD4_DATA5		0x17059
			MX6QDL_PAD_SD4_DAT6__SD4_DATA6		0x17059
			MX6QDL_PAD_SD4_DAT7__SD4_DATA7		0x17059
#define GP_EMMC_RESET		<&gpio2 6 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_D6__GPIO2_IO06		0x1b0b0
		>;
	};
};

/ {
	aliases {
		fb_hdmi = &fb_hdmi;
		fb_lvds = &fb_lvds;
		fb_lvds2 = &fb_lvds2;
		ldb = &ldb;
		mmc0 = &usdhc3;
		mmc1 = &usdhc4;
		mmc2 = &usdhc2;
		mxcfb0 = &fb_lvds;
		mxcfb1 = &fb_lvds2;
		mxcfb2 = &fb_hdmi;
		pwm_lvds = &pwm4;
		pwm_lvds2 = &pwm2;
		t_lvds = &t_lvds;
		t_lvds2 = &t_lvds2;
	};

	bt_rfkill {
		compatible = "net,rfkill-gpio";
		name = "bt_rfkill";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_bt_rfkill>;
		reset-gpios = GP_BT_RFKILL_RESET;
		type = <2>;	/* bluetooth */
	};

	clocks {
		clk24m: clk24m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <24000000>;
		};
	};

	fb_lvds: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		default_bpp = <16>;
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	fb_lvds2: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		default_bpp = <16>;
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	fb_hdmi: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		default_bpp = <32>;
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		int_clk = <0>;
		late_init = <0>;
		mode_str ="1280x720M@60";
		status = "disabled";
	};

	gpio-keys {
		compatible = "gpio-keys";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_keys>;

		back {
			label = "Back";
			gpios = GP_GPIOKEY_BACK;
			linux,code = <KEY_BACK>;
		};

		home {
			label = "Home";
			gpios = GP_GPIOKEY_HOME;
			linux,code = <KEY_HOMEPAGE>;
		};

		menu {
			label = "Menu";
			gpios = GP_GPIOKEY_MENU;
			linux,code = <KEY_MENU>;
		};

		search {
			label = "Search Button";
			gpios = GP_GPIOKEY_SEARCH;
			linux,code = <KEY_SEARCH>;
			gpio-key,wakeup;
		};

		volume-down {
			label = "Volume Down";
			gpios = GP_GPIOKEY_VOL_DN;
			linux,code = <KEY_VOLUMEDOWN>;
		};

		volume-up {
			label = "Volume Up";
			gpios = GP_GPIOKEY_VOL_UP;
			linux,code = <KEY_VOLUMEUP>;
		};
	};

	memory {
		reg = <0x10000000 0xeffffc00>;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_1p8v: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-always-on;
			regulator-max-microvolt = <1800000>;
			regulator-min-microvolt = <1800000>;
			regulator-name = "1P8V";
		};

		reg_2p5v: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-always-on;
			regulator-max-microvolt = <2500000>;
			regulator-min-microvolt = <2500000>;
			regulator-name = "2P5V";
		};

		reg_3p3v: regulator@2 {
			compatible = "regulator-fixed";
			reg = <2>;
			regulator-always-on;
			regulator-max-microvolt = <3300000>;
			regulator-min-microvolt = <3300000>;
			regulator-name = "3P3V";
		};

		reg_usbotg_vbus: regulator@3 {
			compatible = "regulator-fixed";
			enable-active-high;
			gpio = GP_REG_USBOTG;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_reg_usbotg_vbus>;
			reg = <3>;
			regulator-max-microvolt = <5000000>;
			regulator-min-microvolt = <5000000>;
			regulator-name = "usb_otg_vbus";
		};

		reg_wlan_en: regulator@4 {
			compatible = "regulator-fixed";
			enable-active-high;
			gpio = GP_REG_WLAN_EN;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_reg_wlan_en>;
			reg = <4>;
			regulator-max-microvolt = <3300000>;
			regulator-min-microvolt = <3300000>;
			regulator-name = "wlan-en";
			startup-delay-us = <70000>;
		};
	};

	sound {
		compatible = "fsl,imx6q-ap-wm8960",
			     "fsl,imx-audio-wm8960";
#ifdef USE_ASRC
		asrc-controller = <&asrc>;
#endif
		audio-codec = <&wm8960>;
		audio-routing =
			"Headphone Jack", "HP_L",
			"Headphone Jack", "HP_R",
			"Ext Spk", "SPK_RP",
			"Ext Spk", "SPK_RN",
			"LINPUT1", "Main MIC",
			"Main MIC", "MICB"
#ifdef USE_ASRC
			,"CPU-Playback", "ASRC-Playback",
			"Playback", "CPU-Playback",
			"ASRC-Capture", "CPU-Capture",
			"CPU-Capture", "Capture"
#endif
			;
		codec-master;
		cpu-dai = <&ssi1>;
		/* JD2: hp detect high for headphone*/
		hp-det = <2 0>;
		model = "wm8960-audio";
		mux-int-port = <1>;
		mux-ext-port = <3>;
	};

	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
		model = "imx-audio-hdmi";
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
	status = "okay";
};

&ecspi1 {
	cs-gpios = GP_ECSPI1_NOR_CS;
	fsl,spi-num-chipselects = <1>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;
	status = "okay";

	flash: m25p80@0 {
		compatible = "sst,sst25vf016b";
		reg = <0>;
		spi-max-frequency = <20000000>;
		#address-cells = <1>;
		#size-cells = <1>;
		mtd@00000000 {
			label = "U-Boot";
			reg = <0x0 0xC0000>;
		};

		mtd@000C0000 {
			label = "env";
			reg = <0xC0000 0x2000>;
		};
		mtd@000C2000 {
			label = "splash";
			reg = <0xC2000 0x13e000>;
		};
	};
};

&fec {
	interrupts-extended = GPIRQ_ENET,
			      <&gpc 0 119 IRQ_TYPE_LEVEL_HIGH>;
	phy-handle = <&ethphy>;
	phy-mode = "rgmii";
#if 0
	phy-reset-gpios = GP_ENET_PHY_RESET;
#endif
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	status = "okay";

	mdio {
		#address-cells = <0>;
		#size-cells = <1>;

		ethphy: ethernet-phy@6 {
			interrupts-extended = GPIRQ_ENET_PHY;
			reg = <6>;
		};
	};
};

&hdmi_audio {
	status = "okay";
};

&hdmi_cec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hdmi_cec>;
	status = "okay";
};

&hdmi_core {
	ipu_id = <1>;
	disp_id = <0>;
	status = "okay";
};

&hdmi_video {
	fsl,phy_reg_cksymtx = <0x800d>;
	fsl,phy_reg_vlev = <0x0294>;
	status = "okay";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	rv4162@68 {
		compatible = "mcrystal,rv4162";
		interrupts-extended = GPIRQ_RTC_RV4162;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c1_rv4162>;
		reg = <0x68>;
	};

	wm8960: wm8960@1a {
		assigned-clocks =        <&clks IMX6QDL_CLK_CKO>;
		assigned-clock-parents = <&clks IMX6QDL_CLK_CKO2>;
		clock-names = "mclk";
		clocks = <&clks IMX6QDL_CLK_CKO>;
		compatible = "wlf,wm8960";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c1_wm8960>;
		reg = <0x1a>;
		wlf,shared-lrclk;
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
	};

	gt911@5d {
		compatible = "goodix,gt911";
		esd-recovery-timeout-ms = <2000>;
		interrupts-extended = GPIRQ_I2C2_SER2_TOUCH;
		irq-gpios = GP_I2C2_SER2_TOUCH;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c2_gt911>;
		reg = <0x5d>;
		reset-gpios = GP_I2C2_GT911_RESET;
		substitute-i2c-address = <0x2c>;
	};

	lp8860_backlight_lvds2@2d {
		brightness-levels = <0 1 2 3 4 5 6 7 8 9 10>;
		compatible = "lp8860-backlight";
		default-brightness-level = <10>;
		display = <&fb_lvds2>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c2_lp8860>;
		reg = <0x2d>;
		reset-gpios = GP_LVDS2_LP8860_RESET;
	};
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";

	gt911@5d {
		compatible = "goodix,gt911";
		esd-recovery-timeout-ms = <2000>;
		interrupts-extended = GPIRQ_I2C3_SER1_TOUCH;
		irq-gpios = GP_I2C3_SER1_TOUCH;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c3_gt911>;
		reg = <0x5d>;
		reset-gpios = GP_I2C3_GT911_RESET;
		substitute-i2c-address = <0x2c>;
	};

	lp8860_backlight_lvds@2d {
		brightness-levels = <0 1 2 3 4 5 6 7 8 9 10>;
		compatible = "lp8860-backlight";
		default-brightness-level = <10>;
		display = <&fb_lvds>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c3_lp8860>;
		reg = <0x2d>;
		reset-gpios = GP_LVDS_LP8860_RESET;
	};
};

&ldb {
	status = "okay";

	lvds-channel@0 {
		crtc = "ipu1-di1";
		fsl,data-mapping = "spwg";
		fsl,data-width = <24>;
		primary;
		status = "okay";

		display-timings {
			t_lvds: t_lvds_default {
				/* TFC_A9700LTWV35TC_C1 values may be changed in bootscript */
				clock-frequency = <29232073>;
				hactive = <800>;
				vactive = <480>;
				hback-porch = <40>;
				hfront-porch = <40>;
				vback-porch = <29>;
				vfront-porch = <13>;
				hsync-len = <48>;
				vsync-len = <3>;
			};
		};
	};

	lvds-channel@1 {
		crtc = "ipu1-di0";
		fsl,data-mapping = "spwg";
		fsl,data-width = <24>;
		status = "okay";

		display-timings {
			t_lvds2: t_lvds2_default {
				/* TFC_A9700LTWV35TC_C1 values may be changed in bootscript */
				clock-frequency = <29232073>;
				hactive = <800>;
				vactive = <480>;
				hback-porch = <40>;
				hfront-porch = <40>;
				vback-porch = <29>;
				vfront-porch = <13>;
				hsync-len = <48>;
				vsync-len = <3>;
			};
		};
	};
};

&pcie {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie>;
	reset-gpios = GP_PCIE_RESET;
	status = "okay";
};

&ssi1 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&uart4 {
	control-gpios = GP_UART4_TX_EN;
	off_levels = <0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	rs232_levels = <0>;
	rs232_txen_mask = <0>;
	rs232_txen_levels = <0>;
	rs485_levels = <0>;
	rs485_txen_mask = <0x1>;
	rs485_txen_levels = <1>;
	rs485-mode = <1>;
	rxact_mask = <0>;
	rxact_levels = <0>;
	status = "okay";
	uart-has-rs485-half-duplex;
};

&uart5 {
	control-gpios = GP_UART5_RX_EN, GP_UART5_TX_EN, GP_UART5_RS485_EN, GP_UART5_AON;
	off_levels = <0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
#define M_RX_EN		1
#define M_TX_EN		2
#define M_RS485		4
#define M_AON		8
	rs232_levels = <M_RX_EN>;
	rs232_txen_mask = <0>;
	rs232_txen_levels = <0>;
	rs485_levels = <0xd>;
	rs485_txen_mask = <0x3>;
	rs485_txen_levels = <M_TX_EN>;
	rs485-mode = <1>;	/* 1 to enable */
	rxact_mask = <0>;
	rxact_levels = <0>;
	status = "okay";
	uart-has-rs485-half-duplex;
};

&usbh1 {
	disable-over-current;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbh1>;
	reset-gpios = GP_USBH1_HUB_RESET;
	status = "okay";
};

&usbotg {
	disable-over-current;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	status = "okay";
	vbus-supply = <&reg_usbotg_vbus>;
};

&usdhc2 {	/* uSDHC2, TiWi wl1271 */
	bus-width = <4>;
	cap-power-off-card;
	keep-power-in-suspend;
	non-removable;
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
	status = "okay";
	vmmc-supply = <&reg_wlan_en>;
	vqmmc-1-8-v;

	#address-cells = <1>;
	#size-cells = <0>;
	wlcore: wlcore@2 {
		compatible = "ti,wl1271";
		interrupts-extended = GPIRQ_WIFI;
		reg = <2>;
		ref-clock-frequency = <38400000>;
	};
};

&usdhc3 {
	bus-width = <4>;
	cd-gpios = GP_USDHC3_CD;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	status = "okay";
	vmmc-supply = <&reg_3p3v>;
};

&usdhc4 {
	bus-width = <8>;
	keep-power-in-suspend;
	non-removable;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4>;
	status = "okay";
	vmmc-supply = <&reg_1p8v>;
	vqmmc-1-8-v;
};
