$date
	Tue Jan 16 14:38:53 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module shiftx_tb $end
$var wire 32 ! Y_t [31:0] $end
$var wire 2 " Y [1:0] $end
$var reg 2 # A [1:0] $end
$var reg 32 $ A_t [31:0] $end
$var reg 2 % B [1:0] $end
$var reg 32 & B_t [31:0] $end
$var integer 32 ' i [31:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b10 &
bx %
b1 $
bx #
bx "
b11 !
$end
#100000
b0 "
b0 %
b0 #
#110000
bx0 "
b1 %
#120000
bx "
b10 %
#130000
b0x "
b11 %
#240000
b0 %
b1 "
b1 #
#250000
bx0 "
b1 %
#260000
bx "
b10 %
#270000
b1x "
b11 %
#380000
b0 %
b10 "
b10 #
#390000
bx1 "
b1 %
#400000
bx "
b10 %
#410000
b0x "
b11 %
#520000
b0 %
b11 "
b11 #
#530000
bx1 "
b1 %
#540000
bx "
b10 %
#550000
b1x "
b11 %
#660000
b1 !
b0 &
b1 '
#760000
b0 %
b0 "
b0 #
#770000
bx0 "
b1 %
#780000
bx "
b10 %
#790000
b0x "
b11 %
#900000
b0 %
b1 "
b1 #
#910000
bx0 "
b1 %
#920000
bx "
b10 %
#930000
b1x "
b11 %
#1040000
b0 %
b10 "
b10 #
#1050000
bx1 "
b1 %
#1060000
bx "
b10 %
#1070000
b0x "
b11 %
#1180000
b0 %
b11 "
b11 #
#1190000
bx1 "
b1 %
#1200000
bx "
b10 %
#1210000
b1x "
b11 %
#1320000
b10 !
b0 $
b10 &
b10 '
#1420000
b0 %
b0 "
b0 #
#1430000
bx0 "
b1 %
#1440000
bx "
b10 %
#1450000
b0x "
b11 %
#1560000
b0 %
b1 "
b1 #
#1570000
bx0 "
b1 %
#1580000
bx "
b10 %
#1590000
b1x "
b11 %
#1700000
b0 %
b10 "
b10 #
#1710000
bx1 "
b1 %
#1720000
bx "
b10 %
#1730000
b0x "
b11 %
#1840000
b0 %
b11 "
b11 #
#1850000
bx1 "
b1 %
#1860000
bx "
b10 %
#1870000
b1x "
b11 %
#1980000
b0 !
b0 &
b11 '
#2080000
b0 %
b0 "
b0 #
#2090000
bx0 "
b1 %
#2100000
bx "
b10 %
#2110000
b0x "
b11 %
#2220000
b0 %
b1 "
b1 #
#2230000
bx0 "
b1 %
#2240000
bx "
b10 %
#2250000
b1x "
b11 %
#2360000
b0 %
b10 "
b10 #
#2370000
bx1 "
b1 %
#2380000
bx "
b10 %
#2390000
b0x "
b11 %
#2500000
b0 %
b11 "
b11 #
#2510000
bx1 "
b1 %
#2520000
bx "
b10 %
#2530000
b1x "
b11 %
#2640000
b100 '
