TimeQuest Timing Analyzer report for C5G_HDMI_VPG
Wed Nov 14 18:09:49 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1100mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1100mV 85C Model Setup Summary
  9. Slow 1100mV 85C Model Hold Summary
 10. Slow 1100mV 85C Model Recovery Summary
 11. Slow 1100mV 85C Model Removal Summary
 12. Slow 1100mV 85C Model Minimum Pulse Width Summary
 13. Setup Times
 14. Hold Times
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Slow 1100mV 85C Model Metastability Report
 18. Slow 1100mV 0C Model Fmax Summary
 19. Slow 1100mV 0C Model Setup Summary
 20. Slow 1100mV 0C Model Hold Summary
 21. Slow 1100mV 0C Model Recovery Summary
 22. Slow 1100mV 0C Model Removal Summary
 23. Slow 1100mV 0C Model Minimum Pulse Width Summary
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Slow 1100mV 0C Model Metastability Report
 29. Fast 1100mV 85C Model Setup Summary
 30. Fast 1100mV 85C Model Hold Summary
 31. Fast 1100mV 85C Model Recovery Summary
 32. Fast 1100mV 85C Model Removal Summary
 33. Fast 1100mV 85C Model Minimum Pulse Width Summary
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Fast 1100mV 85C Model Metastability Report
 39. Fast 1100mV 0C Model Setup Summary
 40. Fast 1100mV 0C Model Hold Summary
 41. Fast 1100mV 0C Model Recovery Summary
 42. Fast 1100mV 0C Model Removal Summary
 43. Fast 1100mV 0C Model Minimum Pulse Width Summary
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Fast 1100mV 0C Model Metastability Report
 49. Multicorner Timing Analysis Summary
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Board Trace Model Assignments
 55. Input Transition Times
 56. Signal Integrity Metrics (Slow 1100mv 0c Model)
 57. Signal Integrity Metrics (Slow 1100mv 85c Model)
 58. Signal Integrity Metrics (Fast 1100mv 0c Model)
 59. Signal Integrity Metrics (Fast 1100mv 85c Model)
 60. Setup Transfers
 61. Hold Transfers
 62. Recovery Transfers
 63. Removal Transfers
 64. Report TCCS
 65. Report RSKM
 66. Unconstrained Paths
 67. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; C5G_HDMI_VPG                                        ;
; Device Family      ; Cyclone V                                           ;
; Device Name        ; 5CGXFC5C6F27C7                                      ;
; Timing Models      ; Preliminary                                         ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.78        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-3         ;  27.8%      ;
;     Processor 4            ;  22.2%      ;
+----------------------------+-------------+


+------------------------------------------------------+
; SDC File List                                        ;
+------------------+--------+--------------------------+
; SDC File Path    ; Status ; Read at                  ;
+------------------+--------+--------------------------+
; C5G_HDMI_VPG.sdc ; OK     ; Wed Nov 14 18:09:32 2018 ;
+------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Clock Name                                                                           ; Type      ; Period  ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                           ; Source                                                                                  ; Targets                                                                                  ;
+--------------------------------------------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; clock_50_1                                                                           ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                  ;                                                                                         ; { CLOCK_50_B5B }                                                                         ;
; clock_50_2                                                                           ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                  ;                                                                                         ; { CLOCK_50_B6A }                                                                         ;
; clock_50_3                                                                           ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                  ;                                                                                         ; { CLOCK_50_B7A }                                                                         ;
; clock_50_4                                                                           ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                  ;                                                                                         ; { CLOCK_50_B8A }                                                                         ;
; clock_125                                                                            ; Base      ; 8.000   ; 125.0 MHz  ; 0.000 ; 4.000   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                  ;                                                                                         ; { CLOCK_125_p }                                                                          ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] }     ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1] }     ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2] }     ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3] }     ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4] }     ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5] }     ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6] }     ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7] }     ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; Generated ; 833.333 ; 1.2 MHz    ; 0.000 ; 416.666 ; 50.00      ; 250       ; 1           ;       ;        ;           ;            ; false    ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]   ; { inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk }   ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; Generated ; 6.172   ; 162.02 MHz ; 0.000 ; 3.086   ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]         ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0] ; { inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk } ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] }             ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[1]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[1] }             ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[2]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[2] }             ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[3]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[3] }             ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[4]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[4] }             ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[5]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[5] }             ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[6]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[6] }             ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[7]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[7] }             ;
+--------------------------------------------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                                                                                         ;
+------------+-----------------+--------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                           ; Note ;
+------------+-----------------+--------------------------------------------------------------------------------------+------+
; 10.98 MHz  ; 10.98 MHz       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;      ;
; 62.55 MHz  ; 62.55 MHz       ; clock_50_3                                                                           ;      ;
; 158.76 MHz ; 158.76 MHz      ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;      ;
+------------+-----------------+--------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Setup Summary                                                                            ;
+--------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------+---------+---------------+
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; -88.093 ; -3451.822     ;
; clock_50_3                                                                           ; 0.913   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 827.034 ; 0.000         ;
+--------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Hold Summary                                                                            ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; clock_50_3                                                                           ; -0.687 ; -0.687        ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.220  ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 0.298  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------+
; Slow 1100mV 85C Model Recovery Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; clock_50_3 ; 16.469 ; 0.000            ;
+------------+--------+------------------+


+---------------------------------------+
; Slow 1100mV 85C Model Removal Summary ;
+------------+-------+------------------+
; Clock      ; Slack ; End Point TNS    ;
+------------+-------+------------------+
; clock_50_3 ; 1.797 ; 0.000            ;
+------------+-------+------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary                                                              ;
+--------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------+---------+---------------+
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; 0.617   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; 1.666   ; 0.000         ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 2.376   ; 0.000         ;
; clock_50_3                                                                           ; 9.349   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 415.983 ; 0.000         ;
+--------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                    ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------------------------------+
; SW[*]     ; clock_50_3 ; 9.139 ; 9.596 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[9]    ; clock_50_3 ; 9.139 ; 9.596 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                    ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------------------------------+
; SW[*]     ; clock_50_3 ; -3.336 ; -3.671 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[9]    ; clock_50_3 ; -3.336 ; -3.671 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                           ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 5.095 ;       ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 6.895 ; 7.328 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 6.792 ; 7.164 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 6.699 ; 6.994 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 6.431 ; 6.672 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 6.819 ; 7.189 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 6.064 ; 6.190 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 6.215 ; 6.377 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 6.271 ; 6.379 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 6.498 ; 6.721 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 5.862 ; 5.912 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 6.338 ; 6.533 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 6.338 ; 6.532 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 5.894 ; 5.897 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 6.278 ; 6.497 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 6.386 ; 6.588 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 6.843 ; 7.308 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 6.895 ; 7.328 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 6.535 ; 6.846 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 5.917 ; 5.930 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 6.292 ; 6.516 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 5.676 ; 5.691 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 5.678 ; 5.694 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 6.159 ; 6.273 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 5.662 ; 5.673 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 5.671 ; 5.686 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 7.744 ; 8.459 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 7.579 ; 7.093 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 7.780 ; 7.229 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 4.908 ; Fall       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                   ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 3.793 ;       ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 4.286 ; 4.299 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 5.251 ; 5.548 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 5.178 ; 5.420 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 4.941 ; 5.132 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 5.278 ; 5.575 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 4.624 ; 4.730 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 4.765 ; 4.905 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 4.818 ; 4.914 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 4.994 ; 5.176 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 4.442 ; 4.486 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 4.844 ; 5.007 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 4.859 ; 5.024 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 4.477 ; 4.481 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 4.791 ; 4.962 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 4.898 ; 5.065 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 5.280 ; 5.653 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 5.327 ; 5.670 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 5.022 ; 5.278 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 4.499 ; 4.513 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 4.807 ; 4.983 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 4.298 ; 4.316 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 4.300 ; 4.319 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 4.709 ; 4.807 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 4.286 ; 4.299 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 4.295 ; 4.312 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 6.095 ; 6.677 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 5.929 ; 5.527 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 6.096 ; 5.636 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 3.614 ; Fall       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


----------------------------------------------
; Slow 1100mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                                                                                          ;
+------------+-----------------+--------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                           ; Note ;
+------------+-----------------+--------------------------------------------------------------------------------------+------+
; 10.52 MHz  ; 10.52 MHz       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;      ;
; 62.89 MHz  ; 62.89 MHz       ; clock_50_3                                                                           ;      ;
; 160.62 MHz ; 160.62 MHz      ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;      ;
+------------+-----------------+--------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Setup Summary                                                                             ;
+--------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------+---------+---------------+
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; -91.986 ; -3580.430     ;
; clock_50_3                                                                           ; 1.018   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 827.107 ; 0.000         ;
+--------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Hold Summary                                                                             ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; clock_50_3                                                                           ; -0.734 ; -0.734        ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.201  ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 0.272  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------+
; Slow 1100mV 0C Model Recovery Summary ;
+------------+--------+-----------------+
; Clock      ; Slack  ; End Point TNS   ;
+------------+--------+-----------------+
; clock_50_3 ; 16.571 ; 0.000           ;
+------------+--------+-----------------+


+--------------------------------------+
; Slow 1100mV 0C Model Removal Summary ;
+------------+-------+-----------------+
; Clock      ; Slack ; End Point TNS   ;
+------------+-------+-----------------+
; clock_50_3 ; 1.661 ; 0.000           ;
+------------+-------+-----------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary                                                               ;
+--------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------+---------+---------------+
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; 0.617   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; 1.666   ; 0.000         ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 2.276   ; 0.000         ;
; clock_50_3                                                                           ; 9.200   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 415.881 ; 0.000         ;
+--------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                    ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------------------------------+
; SW[*]     ; clock_50_3 ; 8.890 ; 9.506 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[9]    ; clock_50_3 ; 8.890 ; 9.506 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                    ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------------------------------+
; SW[*]     ; clock_50_3 ; -3.156 ; -3.624 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[9]    ; clock_50_3 ; -3.156 ; -3.624 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                           ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 5.005 ;       ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 6.704 ; 7.116 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 6.603 ; 6.977 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 6.497 ; 6.799 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 6.262 ; 6.490 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 6.628 ; 6.980 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 5.910 ; 6.009 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 6.052 ; 6.189 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 6.113 ; 6.200 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 6.321 ; 6.527 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 5.699 ; 5.734 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 6.146 ; 6.340 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 6.152 ; 6.331 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 5.735 ; 5.731 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 6.102 ; 6.310 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 6.197 ; 6.391 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 6.668 ; 7.103 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 6.704 ; 7.116 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 6.355 ; 6.642 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 5.756 ; 5.757 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 6.127 ; 6.336 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 5.549 ; 5.541 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 5.553 ; 5.547 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 5.989 ; 6.097 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 5.534 ; 5.522 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 5.544 ; 5.536 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 7.499 ; 8.220 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 7.356 ; 6.870 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 7.565 ; 7.019 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 4.770 ; Fall       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                   ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 3.726 ;       ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 4.186 ; 4.177 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 5.097 ; 5.393 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 5.015 ; 5.262 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 4.807 ; 4.986 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 5.124 ; 5.404 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 4.502 ; 4.584 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 4.635 ; 4.750 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 4.693 ; 4.768 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 4.852 ; 5.016 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 4.311 ; 4.342 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 4.688 ; 4.848 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 4.708 ; 4.857 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 4.350 ; 4.347 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 4.650 ; 4.811 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 4.743 ; 4.903 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 5.140 ; 5.485 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 5.171 ; 5.495 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 4.877 ; 5.110 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 4.369 ; 4.372 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 4.675 ; 4.837 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 4.201 ; 4.197 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 4.204 ; 4.201 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 4.573 ; 4.663 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 4.186 ; 4.177 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 4.197 ; 4.192 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 5.888 ; 6.472 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 5.741 ; 5.341 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 5.921 ; 5.466 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 3.503 ; Fall       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


---------------------------------------------
; Slow 1100mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Setup Summary                                                                            ;
+--------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------+---------+---------------+
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; -40.684 ; -1397.374     ;
; clock_50_3                                                                           ; 2.849   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 829.396 ; 0.000         ;
+--------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Hold Summary                                                                            ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; clock_50_3                                                                           ; -0.612 ; -0.612        ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.138  ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 0.162  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------+
; Fast 1100mV 85C Model Recovery Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; clock_50_3 ; 17.924 ; 0.000            ;
+------------+--------+------------------+


+---------------------------------------+
; Fast 1100mV 85C Model Removal Summary ;
+------------+-------+------------------+
; Clock      ; Slack ; End Point TNS    ;
+------------+-------+------------------+
; clock_50_3 ; 0.903 ; 0.000            ;
+------------+-------+------------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary                                                              ;
+--------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------+---------+---------------+
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; 0.617   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; 1.666   ; 0.000         ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 2.632   ; 0.000         ;
; clock_50_3                                                                           ; 9.406   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 416.234 ; 0.000         ;
+--------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                    ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------------------------------+
; SW[*]     ; clock_50_3 ; 4.837 ; 5.390 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[9]    ; clock_50_3 ; 4.837 ; 5.390 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                    ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------------------------------+
; SW[*]     ; clock_50_3 ; -1.867 ; -2.191 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[9]    ; clock_50_3 ; -1.867 ; -2.191 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                           ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 3.099 ;       ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 4.103 ; 4.497 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 3.969 ; 4.320 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 3.959 ; 4.250 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 3.808 ; 4.041 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 4.038 ; 4.374 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 3.573 ; 3.705 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 3.647 ; 3.811 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 3.663 ; 3.796 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 3.815 ; 4.042 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 3.427 ; 3.500 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 3.732 ; 3.935 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 3.712 ; 3.918 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 3.442 ; 3.482 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 3.699 ; 3.910 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 3.742 ; 3.956 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 4.079 ; 4.488 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 4.103 ; 4.497 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 3.858 ; 4.148 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 3.462 ; 3.509 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 3.714 ; 3.933 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 3.336 ; 3.360 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 3.334 ; 3.357 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 3.612 ; 3.745 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 3.336 ; 3.353 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 3.336 ; 3.360 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 4.625 ; 5.258 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 4.673 ; 4.224 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 4.814 ; 4.312 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 3.015 ; Fall       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                   ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 2.488 ;       ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 2.698 ; 2.718 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 3.241 ; 3.531 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 3.240 ; 3.486 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 3.103 ; 3.294 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 3.307 ; 3.585 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 2.895 ; 3.008 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 2.970 ; 3.114 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 2.985 ; 3.103 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 3.105 ; 3.295 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 2.764 ; 2.829 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 3.027 ; 3.200 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 3.019 ; 3.197 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 2.783 ; 2.820 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 2.995 ; 3.166 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 3.043 ; 3.225 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 3.328 ; 3.664 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 3.350 ; 3.672 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 3.141 ; 3.385 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 2.804 ; 2.848 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 3.011 ; 3.189 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 2.698 ; 2.722 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 2.698 ; 2.722 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 2.934 ; 3.050 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 2.701 ; 2.718 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 2.699 ; 2.723 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 3.820 ; 4.348 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 3.846 ; 3.466 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 3.974 ; 3.546 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 2.406 ; Fall       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


----------------------------------------------
; Fast 1100mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Setup Summary                                                                             ;
+--------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------+---------+---------------+
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; -38.237 ; -1256.110     ;
; clock_50_3                                                                           ; 3.538   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 829.813 ; 0.000         ;
+--------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Hold Summary                                                                             ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; clock_50_3                                                                           ; -0.791 ; -1.361        ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.073  ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 0.149  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------+
; Fast 1100mV 0C Model Recovery Summary ;
+------------+--------+-----------------+
; Clock      ; Slack  ; End Point TNS   ;
+------------+--------+-----------------+
; clock_50_3 ; 18.146 ; 0.000           ;
+------------+--------+-----------------+


+--------------------------------------+
; Fast 1100mV 0C Model Removal Summary ;
+------------+-------+-----------------+
; Clock      ; Slack ; End Point TNS   ;
+------------+-------+-----------------+
; clock_50_3 ; 0.812 ; 0.000           ;
+------------+-------+-----------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary                                                               ;
+--------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------+---------+---------------+
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; 0.617   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; 1.666   ; 0.000         ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 2.629   ; 0.000         ;
; clock_50_3                                                                           ; 9.406   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 416.228 ; 0.000         ;
+--------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                    ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------------------------------+
; SW[*]     ; clock_50_3 ; 4.537 ; 5.042 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[9]    ; clock_50_3 ; 4.537 ; 5.042 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                    ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------------------------------+
; SW[*]     ; clock_50_3 ; -1.787 ; -2.103 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[9]    ; clock_50_3 ; -1.787 ; -2.103 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                           ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 2.833 ;       ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 3.724 ; 4.040 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 3.610 ; 3.893 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 3.594 ; 3.830 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 3.469 ; 3.652 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 3.671 ; 3.944 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 3.244 ; 3.346 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 3.314 ; 3.443 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 3.331 ; 3.430 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 3.461 ; 3.639 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 3.107 ; 3.160 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 3.383 ; 3.547 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 3.365 ; 3.527 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 3.122 ; 3.150 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 3.356 ; 3.521 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 3.394 ; 3.563 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 3.708 ; 4.032 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 3.724 ; 4.040 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 3.504 ; 3.733 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 3.142 ; 3.177 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 3.374 ; 3.546 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 3.041 ; 3.054 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 3.038 ; 3.051 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 3.282 ; 3.389 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 3.038 ; 3.047 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 3.041 ; 3.054 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 4.193 ; 4.707 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 4.193 ; 3.830 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 4.314 ; 3.915 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 2.741 ; Fall       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                   ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 2.237 ;       ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 2.422 ; 2.431 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 2.910 ; 3.142 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 2.904 ; 3.101 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 2.791 ; 2.938 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 2.969 ; 3.192 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 2.592 ; 2.678 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 2.661 ; 2.773 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 2.678 ; 2.766 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 2.780 ; 2.927 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 2.469 ; 2.516 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 2.707 ; 2.846 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 2.697 ; 2.837 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 2.486 ; 2.511 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 2.680 ; 2.811 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 2.721 ; 2.864 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 2.989 ; 3.253 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 3.003 ; 3.258 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 2.814 ; 3.004 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 2.504 ; 2.537 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 2.700 ; 2.837 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 2.424 ; 2.438 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 2.422 ; 2.435 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 2.630 ; 2.722 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 2.422 ; 2.431 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 2.424 ; 2.438 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 3.426 ; 3.852 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 3.411 ; 3.106 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 3.521 ; 3.184 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 2.149 ; Fall       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


---------------------------------------------
; Fast 1100mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                   ;
+---------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                                                 ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                      ; -91.986   ; -0.791 ; 16.469   ; 0.812   ; 0.617               ;
;  clock_50_3                                                                           ; 0.913     ; -0.791 ; 16.469   ; 0.812   ; 9.200               ;
;  inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; N/A       ; N/A    ; N/A      ; N/A     ; 1.666               ;
;  inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 827.034   ; 0.149  ; N/A      ; N/A     ; 415.881             ;
;  inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; -91.986   ; 0.073  ; N/A      ; N/A     ; 2.276               ;
;  inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; N/A       ; N/A    ; N/A      ; N/A     ; 0.617               ;
; Design-wide TNS                                                                       ; -3580.43  ; -1.361 ; 0.0      ; 0.0     ; 0.0                 ;
;  clock_50_3                                                                           ; 0.000     ; -1.361 ; 0.000    ; 0.000   ; 0.000               ;
;  inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; -3580.430 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                    ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------------------------------+
; SW[*]     ; clock_50_3 ; 9.139 ; 9.596 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[9]    ; clock_50_3 ; 9.139 ; 9.596 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                    ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------------------------------+
; SW[*]     ; clock_50_3 ; -1.787 ; -2.103 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[9]    ; clock_50_3 ; -1.787 ; -2.103 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                           ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 5.095 ;       ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 6.895 ; 7.328 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 6.792 ; 7.164 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 6.699 ; 6.994 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 6.431 ; 6.672 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 6.819 ; 7.189 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 6.064 ; 6.190 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 6.215 ; 6.377 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 6.271 ; 6.379 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 6.498 ; 6.721 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 5.862 ; 5.912 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 6.338 ; 6.533 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 6.338 ; 6.532 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 5.894 ; 5.897 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 6.278 ; 6.497 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 6.386 ; 6.588 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 6.843 ; 7.308 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 6.895 ; 7.328 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 6.535 ; 6.846 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 5.917 ; 5.930 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 6.292 ; 6.516 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 5.676 ; 5.691 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 5.678 ; 5.694 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 6.159 ; 6.273 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 5.662 ; 5.673 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 5.671 ; 5.686 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 7.744 ; 8.459 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 7.579 ; 7.093 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 7.780 ; 7.229 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 4.908 ; Fall       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                   ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 2.237 ;       ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 2.422 ; 2.431 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 2.910 ; 3.142 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 2.904 ; 3.101 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 2.791 ; 2.938 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 2.969 ; 3.192 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 2.592 ; 2.678 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 2.661 ; 2.773 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 2.678 ; 2.766 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 2.780 ; 2.927 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 2.469 ; 2.516 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 2.707 ; 2.846 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 2.697 ; 2.837 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 2.486 ; 2.511 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 2.680 ; 2.811 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 2.721 ; 2.864 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 2.989 ; 3.253 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 3.003 ; 3.258 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 2.814 ; 3.004 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 2.504 ; 2.537 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 2.700 ; 2.837 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 2.424 ; 2.438 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 2.422 ; 2.435 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 2.630 ; 2.722 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 2.422 ; 2.431 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 2.424 ; 2.438 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 3.426 ; 3.852 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 3.411 ; 3.106 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 3.521 ; 3.184 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 2.149 ; Fall       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HDMI_TX_CLK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_DE    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_HS    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_VS    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[23] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[22] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[21] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[20] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[19] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[18] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[17] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[16] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; CLOCK_125_p    ; LVDS         ; 2000 ps         ; 2000 ps         ;
; CLOCK_50_B5B   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50_B6A   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50_B8A   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HDMI_TX_INT    ; 1.2 V        ; 960 ps          ; 960 ps          ;
; SW[8]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; SW[7]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; SW[6]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; SW[5]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; SW[4]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; SW[3]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; SW[2]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; SW[1]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; SW[0]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; CLOCK_50_B7A   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; CPU_RESET_n    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_125_p(n) ; LVDS         ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_TX_CLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_DE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_HS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_VS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.43e-07 V                   ; 3.09 V              ; -0.253 V            ; 0.06 V                               ; 0.352 V                              ; 3.75e-10 s                  ; 1.41e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.43e-07 V                  ; 3.09 V             ; -0.253 V           ; 0.06 V                              ; 0.352 V                             ; 3.75e-10 s                 ; 1.41e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.72e-07 V                   ; 3.12 V              ; -0.311 V            ; 0.107 V                              ; 0.411 V                              ; 4.14e-10 s                  ; 1.43e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.72e-07 V                  ; 3.12 V             ; -0.311 V           ; 0.107 V                             ; 0.411 V                             ; 4.14e-10 s                 ; 1.43e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.72e-07 V                   ; 3.12 V              ; -0.311 V            ; 0.107 V                              ; 0.411 V                              ; 4.14e-10 s                  ; 1.43e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.72e-07 V                  ; 3.12 V             ; -0.311 V           ; 0.107 V                             ; 0.411 V                             ; 4.14e-10 s                 ; 1.43e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.43e-07 V                   ; 3.09 V              ; -0.253 V            ; 0.06 V                               ; 0.352 V                              ; 3.75e-10 s                  ; 1.41e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.43e-07 V                  ; 3.09 V             ; -0.253 V           ; 0.06 V                              ; 0.352 V                             ; 3.75e-10 s                 ; 1.41e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.72e-07 V                   ; 3.12 V              ; -0.311 V            ; 0.107 V                              ; 0.411 V                              ; 4.14e-10 s                  ; 1.43e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.72e-07 V                  ; 3.12 V             ; -0.311 V           ; 0.107 V                             ; 0.411 V                             ; 4.14e-10 s                 ; 1.43e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.43e-07 V                   ; 3.09 V              ; -0.253 V            ; 0.06 V                               ; 0.352 V                              ; 3.75e-10 s                  ; 1.41e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.43e-07 V                  ; 3.09 V             ; -0.253 V           ; 0.06 V                              ; 0.352 V                             ; 3.75e-10 s                 ; 1.41e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.43e-07 V                   ; 3.09 V              ; -0.253 V            ; 0.06 V                               ; 0.352 V                              ; 3.75e-10 s                  ; 1.41e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.43e-07 V                  ; 3.09 V             ; -0.253 V           ; 0.06 V                              ; 0.352 V                             ; 3.75e-10 s                 ; 1.41e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.43e-07 V                   ; 3.09 V              ; -0.253 V            ; 0.06 V                               ; 0.352 V                              ; 3.75e-10 s                  ; 1.41e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.43e-07 V                  ; 3.09 V             ; -0.253 V           ; 0.06 V                              ; 0.352 V                             ; 3.75e-10 s                 ; 1.41e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.72e-07 V                   ; 3.12 V              ; -0.311 V            ; 0.107 V                              ; 0.411 V                              ; 4.14e-10 s                  ; 1.43e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.72e-07 V                  ; 3.12 V             ; -0.311 V           ; 0.107 V                             ; 0.411 V                             ; 4.14e-10 s                 ; 1.43e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.72e-07 V                   ; 3.12 V              ; -0.311 V            ; 0.107 V                              ; 0.411 V                              ; 4.14e-10 s                  ; 1.43e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.72e-07 V                  ; 3.12 V             ; -0.311 V           ; 0.107 V                             ; 0.411 V                             ; 4.14e-10 s                 ; 1.43e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.43e-07 V                   ; 3.09 V              ; -0.253 V            ; 0.06 V                               ; 0.352 V                              ; 3.75e-10 s                  ; 1.41e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.43e-07 V                  ; 3.09 V             ; -0.253 V           ; 0.06 V                              ; 0.352 V                             ; 3.75e-10 s                 ; 1.41e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.72e-07 V                   ; 3.12 V              ; -0.311 V            ; 0.107 V                              ; 0.411 V                              ; 4.14e-10 s                  ; 1.43e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.72e-07 V                  ; 3.12 V             ; -0.311 V           ; 0.107 V                             ; 0.411 V                             ; 4.14e-10 s                 ; 1.43e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_TX_CLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_DE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_HS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_VS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.1e-05 V                    ; 3.09 V              ; -0.197 V            ; 0.044 V                              ; 0.302 V                              ; 4.12e-10 s                  ; 1.77e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.1e-05 V                   ; 3.09 V             ; -0.197 V           ; 0.044 V                             ; 0.302 V                             ; 4.12e-10 s                 ; 1.77e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.3e-05 V                    ; 3.1 V               ; -0.244 V            ; 0.049 V                              ; 0.373 V                              ; 4.38e-10 s                  ; 1.79e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.3e-05 V                   ; 3.1 V              ; -0.244 V           ; 0.049 V                             ; 0.373 V                             ; 4.38e-10 s                 ; 1.79e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.3e-05 V                    ; 3.1 V               ; -0.244 V            ; 0.049 V                              ; 0.373 V                              ; 4.38e-10 s                  ; 1.79e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.3e-05 V                   ; 3.1 V              ; -0.244 V           ; 0.049 V                             ; 0.373 V                             ; 4.38e-10 s                 ; 1.79e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.1e-05 V                    ; 3.09 V              ; -0.197 V            ; 0.044 V                              ; 0.302 V                              ; 4.12e-10 s                  ; 1.77e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.1e-05 V                   ; 3.09 V             ; -0.197 V           ; 0.044 V                             ; 0.302 V                             ; 4.12e-10 s                 ; 1.77e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.3e-05 V                    ; 3.1 V               ; -0.244 V            ; 0.049 V                              ; 0.373 V                              ; 4.38e-10 s                  ; 1.79e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.3e-05 V                   ; 3.1 V              ; -0.244 V           ; 0.049 V                             ; 0.373 V                             ; 4.38e-10 s                 ; 1.79e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.1e-05 V                    ; 3.09 V              ; -0.197 V            ; 0.044 V                              ; 0.302 V                              ; 4.12e-10 s                  ; 1.77e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.1e-05 V                   ; 3.09 V             ; -0.197 V           ; 0.044 V                             ; 0.302 V                             ; 4.12e-10 s                 ; 1.77e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.1e-05 V                    ; 3.09 V              ; -0.197 V            ; 0.044 V                              ; 0.302 V                              ; 4.12e-10 s                  ; 1.77e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.1e-05 V                   ; 3.09 V             ; -0.197 V           ; 0.044 V                             ; 0.302 V                             ; 4.12e-10 s                 ; 1.77e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.1e-05 V                    ; 3.09 V              ; -0.197 V            ; 0.044 V                              ; 0.302 V                              ; 4.12e-10 s                  ; 1.77e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.1e-05 V                   ; 3.09 V             ; -0.197 V           ; 0.044 V                             ; 0.302 V                             ; 4.12e-10 s                 ; 1.77e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.3e-05 V                    ; 3.1 V               ; -0.244 V            ; 0.049 V                              ; 0.373 V                              ; 4.38e-10 s                  ; 1.79e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.3e-05 V                   ; 3.1 V              ; -0.244 V           ; 0.049 V                             ; 0.373 V                             ; 4.38e-10 s                 ; 1.79e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.3e-05 V                    ; 3.1 V               ; -0.244 V            ; 0.049 V                              ; 0.373 V                              ; 4.38e-10 s                  ; 1.79e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.3e-05 V                   ; 3.1 V              ; -0.244 V           ; 0.049 V                             ; 0.373 V                             ; 4.38e-10 s                 ; 1.79e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.1e-05 V                    ; 3.09 V              ; -0.197 V            ; 0.044 V                              ; 0.302 V                              ; 4.12e-10 s                  ; 1.77e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.1e-05 V                   ; 3.09 V             ; -0.197 V           ; 0.044 V                             ; 0.302 V                             ; 4.12e-10 s                 ; 1.77e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.3e-05 V                    ; 3.1 V               ; -0.244 V            ; 0.049 V                              ; 0.373 V                              ; 4.38e-10 s                  ; 1.79e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.3e-05 V                   ; 3.1 V              ; -0.244 V           ; 0.049 V                             ; 0.373 V                             ; 4.38e-10 s                 ; 1.79e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_TX_CLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_DE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_HS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_VS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.25e-06 V                   ; 3.66 V              ; -0.678 V            ; 0.054 V                              ; 0.645 V                              ; 2.93e-10 s                  ; 1.39e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.25e-06 V                  ; 3.66 V             ; -0.678 V           ; 0.054 V                             ; 0.645 V                             ; 2.93e-10 s                 ; 1.39e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.99e-06 V                   ; 3.69 V              ; -0.62 V             ; 0.102 V                              ; 0.737 V                              ; 3.28e-10 s                  ; 1.4e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.99e-06 V                  ; 3.69 V             ; -0.62 V            ; 0.102 V                             ; 0.737 V                             ; 3.28e-10 s                 ; 1.4e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.99e-06 V                   ; 3.69 V              ; -0.62 V             ; 0.102 V                              ; 0.737 V                              ; 3.28e-10 s                  ; 1.4e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.99e-06 V                  ; 3.69 V             ; -0.62 V            ; 0.102 V                             ; 0.737 V                             ; 3.28e-10 s                 ; 1.4e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.25e-06 V                   ; 3.66 V              ; -0.678 V            ; 0.054 V                              ; 0.645 V                              ; 2.93e-10 s                  ; 1.39e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.25e-06 V                  ; 3.66 V             ; -0.678 V           ; 0.054 V                             ; 0.645 V                             ; 2.93e-10 s                 ; 1.39e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.99e-06 V                   ; 3.69 V              ; -0.62 V             ; 0.102 V                              ; 0.737 V                              ; 3.28e-10 s                  ; 1.4e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.99e-06 V                  ; 3.69 V             ; -0.62 V            ; 0.102 V                             ; 0.737 V                             ; 3.28e-10 s                 ; 1.4e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.25e-06 V                   ; 3.66 V              ; -0.678 V            ; 0.054 V                              ; 0.645 V                              ; 2.93e-10 s                  ; 1.39e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.25e-06 V                  ; 3.66 V             ; -0.678 V           ; 0.054 V                             ; 0.645 V                             ; 2.93e-10 s                 ; 1.39e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.25e-06 V                   ; 3.66 V              ; -0.678 V            ; 0.054 V                              ; 0.645 V                              ; 2.93e-10 s                  ; 1.39e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.25e-06 V                  ; 3.66 V             ; -0.678 V           ; 0.054 V                             ; 0.645 V                             ; 2.93e-10 s                 ; 1.39e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.25e-06 V                   ; 3.66 V              ; -0.678 V            ; 0.054 V                              ; 0.645 V                              ; 2.93e-10 s                  ; 1.39e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.25e-06 V                  ; 3.66 V             ; -0.678 V           ; 0.054 V                             ; 0.645 V                             ; 2.93e-10 s                 ; 1.39e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.99e-06 V                   ; 3.69 V              ; -0.62 V             ; 0.102 V                              ; 0.737 V                              ; 3.28e-10 s                  ; 1.4e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.99e-06 V                  ; 3.69 V             ; -0.62 V            ; 0.102 V                             ; 0.737 V                             ; 3.28e-10 s                 ; 1.4e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.99e-06 V                   ; 3.69 V              ; -0.62 V             ; 0.102 V                              ; 0.737 V                              ; 3.28e-10 s                  ; 1.4e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.99e-06 V                  ; 3.69 V             ; -0.62 V            ; 0.102 V                             ; 0.737 V                             ; 3.28e-10 s                 ; 1.4e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.25e-06 V                   ; 3.66 V              ; -0.678 V            ; 0.054 V                              ; 0.645 V                              ; 2.93e-10 s                  ; 1.39e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.25e-06 V                  ; 3.66 V             ; -0.678 V           ; 0.054 V                             ; 0.645 V                             ; 2.93e-10 s                 ; 1.39e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.99e-06 V                   ; 3.69 V              ; -0.62 V             ; 0.102 V                              ; 0.737 V                              ; 3.28e-10 s                  ; 1.4e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.99e-06 V                  ; 3.69 V             ; -0.62 V            ; 0.102 V                             ; 0.737 V                             ; 3.28e-10 s                 ; 1.4e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_TX_CLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_DE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_HS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_VS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000167 V                   ; 3.64 V              ; -0.324 V            ; 0.026 V                              ; 0.457 V                              ; 3.69e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000167 V                  ; 3.64 V             ; -0.324 V           ; 0.026 V                             ; 0.457 V                             ; 3.69e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000198 V                   ; 3.65 V              ; -0.415 V            ; 0.039 V                              ; 0.553 V                              ; 4.01e-10 s                  ; 1.77e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000198 V                  ; 3.65 V             ; -0.415 V           ; 0.039 V                             ; 0.553 V                             ; 4.01e-10 s                 ; 1.77e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000198 V                   ; 3.65 V              ; -0.415 V            ; 0.039 V                              ; 0.553 V                              ; 4.01e-10 s                  ; 1.77e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000198 V                  ; 3.65 V             ; -0.415 V           ; 0.039 V                             ; 0.553 V                             ; 4.01e-10 s                 ; 1.77e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000167 V                   ; 3.64 V              ; -0.324 V            ; 0.026 V                              ; 0.457 V                              ; 3.69e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000167 V                  ; 3.64 V             ; -0.324 V           ; 0.026 V                             ; 0.457 V                             ; 3.69e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000198 V                   ; 3.65 V              ; -0.415 V            ; 0.039 V                              ; 0.553 V                              ; 4.01e-10 s                  ; 1.77e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000198 V                  ; 3.65 V             ; -0.415 V           ; 0.039 V                             ; 0.553 V                             ; 4.01e-10 s                 ; 1.77e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000167 V                   ; 3.64 V              ; -0.324 V            ; 0.026 V                              ; 0.457 V                              ; 3.69e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000167 V                  ; 3.64 V             ; -0.324 V           ; 0.026 V                             ; 0.457 V                             ; 3.69e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000167 V                   ; 3.64 V              ; -0.324 V            ; 0.026 V                              ; 0.457 V                              ; 3.69e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000167 V                  ; 3.64 V             ; -0.324 V           ; 0.026 V                             ; 0.457 V                             ; 3.69e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000167 V                   ; 3.64 V              ; -0.324 V            ; 0.026 V                              ; 0.457 V                              ; 3.69e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000167 V                  ; 3.64 V             ; -0.324 V           ; 0.026 V                             ; 0.457 V                             ; 3.69e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000198 V                   ; 3.65 V              ; -0.415 V            ; 0.039 V                              ; 0.553 V                              ; 4.01e-10 s                  ; 1.77e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000198 V                  ; 3.65 V             ; -0.415 V           ; 0.039 V                             ; 0.553 V                             ; 4.01e-10 s                 ; 1.77e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000198 V                   ; 3.65 V              ; -0.415 V            ; 0.039 V                              ; 0.553 V                              ; 4.01e-10 s                  ; 1.77e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000198 V                  ; 3.65 V             ; -0.415 V           ; 0.039 V                             ; 0.553 V                             ; 4.01e-10 s                 ; 1.77e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000167 V                   ; 3.64 V              ; -0.324 V            ; 0.026 V                              ; 0.457 V                              ; 3.69e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000167 V                  ; 3.64 V             ; -0.324 V           ; 0.026 V                             ; 0.457 V                             ; 3.69e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000198 V                   ; 3.65 V              ; -0.415 V            ; 0.039 V                              ; 0.553 V                              ; 4.01e-10 s                  ; 1.77e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000198 V                  ; 3.65 V             ; -0.415 V           ; 0.039 V                             ; 0.553 V                             ; 4.01e-10 s                 ; 1.77e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                           ; To Clock                                                                             ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; clock_50_3                                                                           ; clock_50_3                                                                           ; 1768115      ; 0        ; 0        ; 0        ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; clock_50_3                                                                           ; 68           ; 0        ; 0        ; 0        ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 157          ; 0        ; 0        ; 0        ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; > 2147483647 ; 0        ; 0        ; 0        ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; > 2147483647 ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                           ; To Clock                                                                             ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; clock_50_3                                                                           ; clock_50_3                                                                           ; 1768115      ; 0        ; 0        ; 0        ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; clock_50_3                                                                           ; 68           ; 0        ; 0        ; 0        ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 157          ; 0        ; 0        ; 0        ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; > 2147483647 ; 0        ; 0        ; 0        ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; > 2147483647 ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Recovery Transfers                                                  ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clock_50_3 ; clock_50_3 ; 10       ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Removal Transfers                                                   ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clock_50_3 ; clock_50_3 ; 10       ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 6     ; 6    ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Wed Nov 14 18:09:29 2018
Info: Command: quartus_sta C5G_HDMI_VPG -c C5G_HDMI_VPG
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 25 combinational loops as latches.
Info (332104): Reading SDC File: 'C5G_HDMI_VPG.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 5 -duty_cycle 50.00 -name {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[1]} {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[1]}
    Info (332110): create_generated_clock -source {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[2]} {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[2]}
    Info (332110): create_generated_clock -source {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[3]} {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[3]}
    Info (332110): create_generated_clock -source {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[4]} {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[4]}
    Info (332110): create_generated_clock -source {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[5]} {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[5]}
    Info (332110): create_generated_clock -source {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[6]} {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[6]}
    Info (332110): create_generated_clock -source {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[7]} {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[7]}
    Info (332110): create_generated_clock -source {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1]} {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1]}
    Info (332110): create_generated_clock -source {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2]} {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2]}
    Info (332110): create_generated_clock -source {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3]} {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3]}
    Info (332110): create_generated_clock -source {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4]} {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4]}
    Info (332110): create_generated_clock -source {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5]} {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5]}
    Info (332110): create_generated_clock -source {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6]} {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6]}
    Info (332110): create_generated_clock -source {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7]} {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7]}
    Info (332110): create_generated_clock -source {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 250 -duty_cycle 50.00 -name {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -88.093
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -88.093     -3451.822 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.913         0.000 clock_50_3 
    Info (332119):   827.034         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is -0.687
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.687        -0.687 clock_50_3 
    Info (332119):     0.220         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.298         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case recovery slack is 16.469
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.469         0.000 clock_50_3 
Info (332146): Worst-case removal slack is 1.797
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.797         0.000 clock_50_3 
Info (332146): Worst-case minimum pulse width slack is 0.617
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.617         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] 
    Info (332119):     1.666         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     2.376         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     9.349         0.000 clock_50_3 
    Info (332119):   415.983         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CGXFC5C6F27C7 are preliminary
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -91.986
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -91.986     -3580.430 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     1.018         0.000 clock_50_3 
    Info (332119):   827.107         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is -0.734
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.734        -0.734 clock_50_3 
    Info (332119):     0.201         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.272         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case recovery slack is 16.571
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.571         0.000 clock_50_3 
Info (332146): Worst-case removal slack is 1.661
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.661         0.000 clock_50_3 
Info (332146): Worst-case minimum pulse width slack is 0.617
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.617         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] 
    Info (332119):     1.666         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     2.276         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     9.200         0.000 clock_50_3 
    Info (332119):   415.881         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CGXFC5C6F27C7 are preliminary
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -40.684
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -40.684     -1397.374 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     2.849         0.000 clock_50_3 
    Info (332119):   829.396         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is -0.612
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.612        -0.612 clock_50_3 
    Info (332119):     0.138         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.162         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case recovery slack is 17.924
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.924         0.000 clock_50_3 
Info (332146): Worst-case removal slack is 0.903
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.903         0.000 clock_50_3 
Info (332146): Worst-case minimum pulse width slack is 0.617
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.617         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] 
    Info (332119):     1.666         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     2.632         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     9.406         0.000 clock_50_3 
    Info (332119):   416.234         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info: Analyzing Fast 1100mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -38.237
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -38.237     -1256.110 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     3.538         0.000 clock_50_3 
    Info (332119):   829.813         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is -0.791
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.791        -1.361 clock_50_3 
    Info (332119):     0.073         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.149         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case recovery slack is 18.146
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.146         0.000 clock_50_3 
Info (332146): Worst-case removal slack is 0.812
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.812         0.000 clock_50_3 
Info (332146): Worst-case minimum pulse width slack is 0.617
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.617         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] 
    Info (332119):     1.666         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     2.629         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     9.406         0.000 clock_50_3 
    Info (332119):   416.228         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 1230 megabytes
    Info: Processing ended: Wed Nov 14 18:09:49 2018
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:33


