m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/LogicDesign/Practice04/Practice04
vblock
Z0 !s110 1571133666
!i10b 1
!s100 efm4n_5onmS^g;W9E]VK[1
I]RRhCloQ5]R8R=OYAkZe=1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/LogicDesign/Practice05/Practice05
Z3 w1571046618
Z4 8C:/LogicDesign/Practice05/Practice05/blocking.v
Z5 FC:/LogicDesign/Practice05/Practice05/blocking.v
L0 1
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1571133666.000000
Z8 !s107 C:/LogicDesign/Practice05/Practice05/blocking.v|
Z9 !s90 -reportprogress|300|-work|work|-stats=none|C:/LogicDesign/Practice05/Practice05/blocking.v|
!i113 1
Z10 o-work work
Z11 tCvgOpt 0
vcnt6
Z12 !s110 1571133667
!i10b 1
!s100 QfNN2DzS<HbRW>haTUFFe3
I<9>I1SDJ>D3O<<T<hX<4M0
R1
R2
Z13 w1571130343
Z14 8C:/LogicDesign/Practice05/Practice05/counter.v
Z15 FC:/LogicDesign/Practice05/Practice05/counter.v
L0 1
R6
r1
!s85 0
31
Z16 !s108 1571133667.000000
Z17 !s107 C:/LogicDesign/Practice05/Practice05/counter.v|
Z18 !s90 -reportprogress|300|-work|work|-stats=none|C:/LogicDesign/Practice05/Practice05/counter.v|
!i113 1
R10
R11
vnco
R12
!i10b 1
!s100 eNmXZ2N@VKF:Gl=l5XfM31
I`MzD^CzDklIKCDC3;N<hc2
R1
R2
R13
R14
R15
L0 25
R6
r1
!s85 0
31
R16
R17
R18
!i113 1
R10
R11
vnonblock
R0
!i10b 1
!s100 3WTfB9hl>SOPM=_T``X0J3
Im6ma]O<aZkcX[7O`ZH6``0
R1
R2
R3
R4
R5
L0 19
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
vtb_bnb
R0
!i10b 1
!s100 kCPVkUdAPzRzQcKgg9g`Q3
IKL67AEzOI[I1D@AZXdAzF2
R1
R2
w1571133664
8C:/LogicDesign/Practice05/Practice05/bnb.v
FC:/LogicDesign/Practice05/Practice05/bnb.v
L0 1
R6
r1
!s85 0
31
R7
!s107 C:/LogicDesign/Practice05/Practice05/bnb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/LogicDesign/Practice05/Practice05/bnb.v|
!i113 1
R10
R11
vtb_cnt
R12
!i10b 1
!s100 @QUSVbi7JZkWhh[TRMdN=2
I4cWW7knU@5WoPj:R4<He10
R1
R2
Z19 w1571130416
Z20 8C:/LogicDesign/Practice05/Practice05/tb_cnt.v
Z21 FC:/LogicDesign/Practice05/Practice05/tb_cnt.v
L0 3
R6
r1
!s85 0
31
R16
Z22 !s107 C:/LogicDesign/Practice05/Practice05/tb_cnt.v|
Z23 !s90 -reportprogress|300|-work|work|-stats=none|C:/LogicDesign/Practice05/Practice05/tb_cnt.v|
!i113 1
R10
R11
vtb_top_cnt
R12
!i10b 1
!s100 V>3_3`:Z0W7gNL?O1ma9Q1
I1BlnS^Yi]9dj8ofN=gRoT3
R1
R2
R19
R20
R21
L0 28
R6
r1
!s85 0
31
R16
R22
R23
!i113 1
R10
R11
vtop_cnt
R12
!i10b 1
!s100 UMV0RR]=39@lOEOb:>0`H2
ITZRI;R:Y?3cWIaCGYUeWd0
R1
R2
R13
R14
R15
L0 55
R6
r1
!s85 0
31
R16
R17
R18
!i113 1
R10
R11
