v 20110115 2
C 40000 40000 0 0 0 title-B.sym
C 43900 50100 1 0 0 vcc-2.sym
C 42300 48900 1 0 0 gnd-1.sym
C 42600 47300 1 0 0 ADS7822-1.sym
{
T 42900 50500 5 10 0 0 0 0 1
device=ADS7822
T 42900 50100 5 10 1 1 0 0 1
refdes=U31
T 42600 47300 5 10 0 0 0 0 1
footprint=DIP8
T 42600 47300 5 10 0 0 0 0 1
net=Vcc:1,8
T 42600 47300 5 10 0 0 0 0 1
net=GND:3,4
T 42600 47300 5 10 0 0 0 0 1
net=nCK:7
T 42600 47300 5 10 0 0 0 0 1
net=DOUT0:6
}
C 41000 49400 1 0 0 input-2.sym
{
T 41000 49600 5 10 0 2 0 0 1
net=INPUT:1
T 41600 50100 5 10 0 0 0 0 1
device=none
T 42200 49500 5 10 1 1 0 7 1
value=INPUT
}
C 41200 47600 1 0 0 input-2.sym
{
T 41200 47800 5 10 0 0 0 0 1
net=nCK:1
T 41800 48300 5 10 0 0 0 0 1
device=none
T 42200 47700 5 10 1 1 0 7 1
value=nCK
}
N 42600 49500 42400 49500 4
N 42600 49200 42400 49200 4
C 42600 48400 1 90 0 vcc-2.sym
C 55900 47500 1 0 0 vcc-2.sym
C 56200 46300 1 90 0 resistor-1.sym
{
T 55800 46600 5 10 0 0 90 0 1
device=RESISTOR
T 55900 46500 5 10 1 1 90 0 1
refdes=R30
T 56200 46300 5 10 0 0 0 0 1
footprint=R025
T 56200 46300 5 10 0 0 0 0 1
net=DOUT0:2
T 56200 46300 5 10 0 0 0 0 1
net=Vcc:1
T 56200 46500 5 10 1 1 0 0 1
value=1k
}
N 56100 47500 56100 47200 4
C 49300 50100 1 0 0 vcc-2.sym
C 47700 48900 1 0 0 gnd-1.sym
C 48000 47300 1 0 0 ADS7822-1.sym
{
T 48300 50500 5 10 0 0 0 0 1
device=ADS7822
T 48300 50100 5 10 1 1 0 0 1
refdes=U32
T 48000 47300 5 10 0 0 0 0 1
footprint=DIP8
T 48000 47300 5 10 0 0 0 0 1
net=Vcc:1,8
T 48000 47300 5 10 0 0 0 0 1
net=GND:3,4
T 48000 47300 5 10 0 0 0 0 1
net=nCK:7
T 48000 47300 5 10 0 0 0 0 1
net=DOUT0:6
}
C 46400 49400 1 0 0 input-2.sym
{
T 46400 49600 5 10 0 2 0 0 1
net=INPUT:1
T 47000 50100 5 10 0 0 0 0 1
device=none
T 47600 49500 5 10 1 1 0 7 1
value=INPUT
}
C 46600 47600 1 0 0 input-2.sym
{
T 46600 47800 5 10 0 0 0 0 1
net=nCK:1
T 47200 48300 5 10 0 0 0 0 1
device=none
T 47600 47700 5 10 1 1 0 7 1
value=nCK
}
N 48000 49500 47800 49500 4
N 48000 49200 47800 49200 4
C 48000 48400 1 90 0 vcc-2.sym
C 44000 44700 1 0 0 vcc-2.sym
C 42400 43500 1 0 0 gnd-1.sym
C 42600 41900 1 0 0 ADS7822-1.sym
{
T 42900 45100 5 10 0 0 0 0 1
device=ADS7822
T 42900 44700 5 10 1 1 0 0 1
refdes=U33
T 42600 41900 5 10 0 0 0 0 1
footprint=DIP8
T 42600 41900 5 10 0 0 0 0 1
net=Vcc:1,8
T 42600 41900 5 10 0 0 0 0 1
net=GND:3,4
T 42600 41900 5 10 0 0 0 0 1
net=nCK:7
T 42600 41900 5 10 0 0 0 0 1
net=DOUT0:6
}
C 41100 44000 1 0 0 input-2.sym
{
T 41100 44200 5 10 0 2 0 0 1
net=INPUT:1
T 41700 44700 5 10 0 0 0 0 1
device=none
T 42300 44100 5 10 1 1 0 7 1
value=INPUT
}
C 41300 42200 1 0 0 input-2.sym
{
T 41300 42400 5 10 0 0 0 0 1
net=nCK:1
T 41900 42900 5 10 0 0 0 0 1
device=none
T 42300 42300 5 10 1 1 0 7 1
value=nCK
}
N 42600 44100 42500 44100 4
N 42600 43800 42500 43800 4
C 42700 43000 1 90 0 vcc-2.sym
C 51000 45100 1 0 0 vcc-2.sym
C 49400 43900 1 0 0 gnd-1.sym
C 49700 42300 1 0 0 ADS7822-1.sym
{
T 50000 45500 5 10 0 0 0 0 1
device=ADS7822
T 50000 45100 5 10 1 1 0 0 1
refdes=U34
T 49700 42300 5 10 0 0 0 0 1
footprint=DIP8
T 49700 42300 5 10 0 0 0 0 1
net=Vcc:1,8
T 49700 42300 5 10 0 0 0 0 1
net=GND:3,4
T 49700 42300 5 10 0 0 0 0 1
net=nCK:7
T 49700 42300 5 10 0 0 0 0 1
net=DOUT0:6
}
C 48100 44400 1 0 0 input-2.sym
{
T 48100 44600 5 10 0 2 0 0 1
net=INPUT:1
T 48700 45100 5 10 0 0 0 0 1
device=none
T 49300 44500 5 10 1 1 0 7 1
value=INPUT
}
C 48300 42600 1 0 0 input-2.sym
{
T 48300 42800 5 10 0 0 0 0 1
net=nCK:1
T 48900 43300 5 10 0 0 0 0 1
device=none
T 49300 42700 5 10 1 1 0 7 1
value=nCK
}
N 49700 44500 49500 44500 4
N 49700 44200 49500 44200 4
C 49700 43400 1 90 0 vcc-2.sym
C 45600 48100 1 0 0 in-1.sym
{
T 45600 48400 5 10 0 0 0 0 1
device=INPUT
T 45600 48400 5 10 1 1 0 0 1
refdes=nCSL
}
C 47200 43100 1 0 0 in-1.sym
{
T 47200 43400 5 10 0 0 0 0 1
device=INPUT
T 47200 43400 5 10 1 1 0 0 1
refdes=nCSL
}
C 40100 42700 1 0 0 in-1.sym
{
T 40100 43000 5 10 0 0 0 0 1
device=INPUT
T 40100 43000 5 10 1 1 0 0 1
refdes=nCSL
}
C 56000 45900 1 0 0 out-1.sym
{
T 56000 46200 5 10 0 0 0 0 1
device=OUTPUT
T 56000 45600 5 10 1 1 0 0 1
refdes=DOUT0
}
C 40100 48100 1 0 0 in-1.sym
{
T 40100 48400 5 10 0 0 0 0 1
device=INPUT
T 40100 48400 5 10 1 1 0 0 1
refdes=nCSL
}
N 42000 48000 42600 48000 4
C 40100 47700 1 0 0 in-1.sym
{
T 40100 48000 5 10 0 0 0 0 1
device=INPUT
T 40100 47500 5 10 1 1 0 0 1
refdes=SEL04
}
N 47500 48000 48000 48000 4
C 45600 47700 1 0 0 in-1.sym
{
T 45600 48000 5 10 0 0 0 0 1
device=INPUT
T 45600 47500 5 10 1 1 0 0 1
refdes=SEL05
}
C 47200 42700 1 0 0 in-1.sym
{
T 47200 43000 5 10 0 0 0 0 1
device=INPUT
T 47200 42500 5 10 1 1 0 0 1
refdes=SEL07
}
C 40100 42300 1 0 0 in-1.sym
{
T 40100 42600 5 10 0 0 0 0 1
device=INPUT
T 40100 42100 5 10 1 1 0 0 1
refdes=SEL06
}
N 49100 43000 49700 43000 4
N 42000 42600 42600 42600 4
N 56100 46300 56100 46000 4
N 44700 46000 56100 46000 4
N 50100 46000 50100 48300 4
N 51800 43300 53300 43300 4
N 53300 43300 53300 46000 4
N 44700 42900 44700 48300 4
N 42600 42300 42700 42300 4
N 42600 43200 42700 43200 4
N 44100 44700 44200 44700 4
C 40700 47500 1 0 0 7432-1.sym
{
T 41300 48400 5 10 0 0 0 0 1
device=7432
T 41000 48400 5 10 1 1 0 0 1
refdes=U30
T 41300 49800 5 10 0 0 0 0 1
footprint=DIP14
T 40700 47500 5 10 0 0 0 0 1
net=SEL04:2
T 40700 47500 5 10 0 0 0 0 1
net=nCSL:1
T 40700 47500 5 10 0 0 0 0 1
slot=1
}
C 46200 47500 1 0 0 7432-1.sym
{
T 46800 48400 5 10 0 0 0 0 1
device=7432
T 46500 48400 5 10 1 1 0 0 1
refdes=U30
T 46800 49800 5 10 0 0 0 0 1
footprint=DIP14
T 46200 47500 5 10 0 0 0 0 1
slot=3
T 46200 47500 5 10 0 0 0 0 1
net=nCSL:9
T 46200 47500 5 10 0 0 0 0 1
net=SEL05:10
}
C 47800 42500 1 0 0 7432-1.sym
{
T 48400 43400 5 10 0 0 0 0 1
device=7432
T 48100 43400 5 10 1 1 0 0 1
refdes=U30
T 48400 44800 5 10 0 0 0 0 1
footprint=DIP14
T 47800 42500 5 10 0 0 0 0 1
slot=4
T 47800 42500 5 10 0 0 0 0 1
net=nCSL:12
T 47800 42500 5 10 0 0 0 0 1
net=SEL07:13
}
C 40700 42100 1 0 0 7432-1.sym
{
T 41300 43000 5 10 0 0 0 0 1
device=7432
T 41000 43000 5 10 1 1 0 0 1
refdes=U30
T 41300 44400 5 10 0 0 0 0 1
footprint=DIP14
T 40700 42100 5 10 0 0 0 0 1
slot=2
T 40700 42100 5 10 0 0 0 0 1
net=SEL06:5
T 40700 42100 5 10 0 0 0 0 1
net=nCSL:4
}
