
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Dado.vhd
Options:    -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalc22v10d-25pc -b Dado.vhd -u Dado.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Fri Dec 07 04:11:16 2018

Library 'work' => directory 'lc22v10'
Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work'
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\syntocyp.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\synusgnd.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\synarith.vif'.
Dado.vhd (line 29, col 25):  Note: Substituting module 'add_vi_v_us' for '+'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Fri Dec 07 04:11:16 2018

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\syntocyp.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\synusgnd.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\synarith.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\syntocyp.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Fri Dec 07 04:11:17 2018

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\syntocyp.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\synusgnd.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\synarith.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\syntocyp.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\lc22v10\stdlogic\c22v10.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------


Deleted 0 User equations/components.
Deleted 14 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 9 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 7 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------
Created 45 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (04:11:20)

Input File(s): Dado.pla
Device       : C22V10
Package      : palc22v10d-25pc
ReportFile   : Dado.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (04:11:20)

Messages:
  Information: Process virtual '\q(0)D\'\q(0)D\ ... expanded.
  Information: Process virtual '\q(1)D\'\q(1)D\ ... expanded.
  Information: Process virtual '\q(2)D\'\q(2)D\ ... expanded.
  Information: Optimizing logic using best output polarity for signals:
         disp(0) disp(1) disp(2) disp(5) disp(6) q(0).D q(1).D q(2).D

  Information: Selected logic optimization OFF for signals:
         disp(3) disp(4) q(0).C q(1).C q(2).C



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (04:11:20)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (04:11:20)
</CYPRESSTAG>

    disp(0) =
          q(0).Q * q(1).Q * q(2).Q 
        + /q(1).Q * /q(2).Q 

    disp(1) =
          q(0).Q * q(1).Q 
        + /q(2).Q 

    /disp(2) =
          /q(0).Q * q(1).Q 

    disp(3) =
          disp(6) 

    disp(4) =
          /q(0).Q * q(1).Q * /q(2).Q 

    disp(5) =
          /q(0).Q * q(1).Q * q(2).Q 
        + q(0).Q * /q(1).Q * q(2).Q 

    disp(6) =
          q(0).Q * q(1).Q * q(2).Q 
        + /q(1).Q * /q(2).Q 
        + /q(0).Q * /q(1).Q 

    q(0).D =
          /c * q(0).Q 
        + c * /q(0).Q 

    q(0).AR =
          GND

    q(0).SP =
          GND

    q(0).C =
          clk 

    q(1).D =
          c * q(0).Q * /q(1).Q 
        + /c * q(1).Q 
        + /q(0).Q * q(1).Q 

    q(1).AR =
          GND

    q(1).SP =
          GND

    q(1).C =
          clk 

    q(2).D =
          c * q(0).Q * q(1).Q * /q(2).Q 
        + /c * q(2).Q 
        + /q(0).Q * q(2).Q 
        + /q(1).Q * q(2).Q 

    q(2).AR =
          GND

    q(2).SP =
          GND

    q(2).C =
          clk 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (04:11:20)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (04:11:20)
</CYPRESSTAG>
Messages:
  Information: Checking for duplicate NODE logic.
                 None.


                                 C22V10
                 __________________________________________
            clk =| 1|                                  |24|* not used       
              c =| 2|                                  |23|= q(1)           
       not used *| 3|                                  |22|= q(0)           
       not used *| 4|                                  |21|= disp(1)        
       not used *| 5|                                  |20|= disp(4)        
       not used *| 6|                                  |19|= disp(2)        
       not used *| 7|                                  |18|= disp(3)        
       not used *| 8|                                  |17|= disp(0)        
       not used *| 9|                                  |16|= disp(5)        
       not used *|10|                                  |15|= disp(6)        
       not used *|11|                                  |14|= q(2)           
       not used *|12|                                  |13|* not used       
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (04:11:20)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    1  |   11  |
                 | Clock/Inputs       |    1  |    1  |
                 | I/O Macrocells     |   10  |   10  |
                 ______________________________________
                                          12  /   22   = 54  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  q(2)            |   4  |   8  |
                 | 15  |  disp(6)         |   3  |  10  |
                 | 16  |  disp(5)         |   2  |  12  |
                 | 17  |  disp(0)         |   2  |  14  |
                 | 18  |  disp(3)         |   1  |  16  |
                 | 19  |  disp(2)         |   1  |  16  |
                 | 20  |  disp(4)         |   1  |  14  |
                 | 21  |  disp(1)         |   2  |  12  |
                 | 22  |  q(0)            |   2  |  10  |
                 | 23  |  q(1)            |   3  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                             21  / 121   = 17  %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (04:11:20)

Messages:
  Information: Output file 'Dado.pin' created.
  Information: Output file 'Dado.jed' created.

  Usercode:    
  Checksum:    A1E2



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 04:11:21
