// Seed: 4161198059
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_8 = 32'd17
) (
    input uwire id_0,
    input tri0 id_1,
    output wand id_2,
    input tri0 id_3,
    output wand id_4,
    output tri id_5,
    output wor id_6,
    output supply1 id_7,
    input tri _id_8,
    input supply1 id_9,
    output supply0 id_10,
    input wor id_11,
    input wire id_12
);
  supply0 id_14 = -1;
  logic   id_15 = -1;
  assign id_4 = id_1 | !-1;
  wire [-1  ||  1 : id_8] id_16 = -1, id_17 = id_8;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_15,
      id_14
  );
endmodule
