4 to 1 mux

module mux_4to1 ( 
    input [3:0] in, 
    input [1:0] sel, 
    output reg y 
); 
    always @(*) begin 
        case (sel) 
            2'b00: y = in[0]; 
            2'b01: y = in[1]; 
            2'b10: y = in[2]; 
            2'b11: y = in[3]; 
        endcase 
    end 
endmodule
