MDF Database:  version 1.0
MDF_INFO | CPLDLoaderSteph | XC2C256-6-PQ208
MACROCELL | 4 | 14 | FLASH_A_A<0>_MC
ATTRIBUTES | 142869314 | 0
INPUTS | 2 | FPGA_A<0>  | DONE
INPUTP | 2 | 158 | 91
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   FLASH_A_A<0> := FPGA_A<0>;	// (1 pt, 1 inp)
    FLASH_A_A<0>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_A_A<0>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 7 | 6 | N_PZ_983_MC
ATTRIBUTES | 536871680 | 0
INPUTS | 3 | DONE  | clk_cnt_i<1>  | CPLD_100MHZ
INPUTMC | 1 | 8 | 8
INPUTP | 2 | 91 | 59
EQ | 2 | 
   N_PZ_983 = DONE & clk_cnt_i<1>
	# !DONE & CPLD_100MHZ;	// (2 pt, 3 inp)

MACROCELL | 8 | 8 | clk_cnt_i<1>_MC
ATTRIBUTES | 2151711488 | 0
OUTPUTMC | 5 | 7 | 6 | 6 | 1 | 7 | 10 | 15 | 2 | 15 | 4
INPUTS | 1 | clk_cnt_i<0>
INPUTMC | 1 | 0 | 3
EQ | 2 | 
   clk_cnt_i<1>.T := clk_cnt_i<0>;	// (1 pt, 1 inp)
   clk_cnt_i<1>.CLK  =  CPLD_100MHZ;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | CPLD_100MHZ

MACROCELL | 0 | 3 | clk_cnt_i<0>_MC
ATTRIBUTES | 2151711488 | 0
OUTPUTMC | 1 | 8 | 8
INPUTS | 0
EQ | 2 | 
   !clk_cnt_i<0>.T := Gnd;	// (0 pt, 0 inp)
   clk_cnt_i<0>.CLK  =  CPLD_100MHZ;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | CPLD_100MHZ

MACROCELL | 5 | 2 | FLASH_A_A<10>_MC
ATTRIBUTES | 142869314 | 0
INPUTS | 2 | FPGA_A<10>  | DONE
INPUTP | 2 | 185 | 91
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   FLASH_A_A<10> := FPGA_A<10>;	// (1 pt, 1 inp)
    FLASH_A_A<10>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_A_A<10>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 5 | 4 | FLASH_A_A<11>_MC
ATTRIBUTES | 142869314 | 0
INPUTS | 2 | FPGA_A<11>  | DONE
INPUTP | 2 | 190 | 91
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   FLASH_A_A<11> := FPGA_A<11>;	// (1 pt, 1 inp)
    FLASH_A_A<11>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_A_A<11>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 5 | 5 | FLASH_A_A<12>_MC
ATTRIBUTES | 142869314 | 0
INPUTS | 2 | FPGA_A<12>  | DONE
INPUTP | 2 | 191 | 91
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   FLASH_A_A<12> := FPGA_A<12>;	// (1 pt, 1 inp)
    FLASH_A_A<12>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_A_A<12>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 5 | 11 | FLASH_A_A<13>_MC
ATTRIBUTES | 142869314 | 0
INPUTS | 2 | FPGA_A<13>  | DONE
INPUTP | 2 | 192 | 91
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   FLASH_A_A<13> := FPGA_A<13>;	// (1 pt, 1 inp)
    FLASH_A_A<13>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_A_A<13>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 5 | 12 | FLASH_A_A<14>_MC
ATTRIBUTES | 142869314 | 0
INPUTS | 2 | FPGA_A<14>  | DONE
INPUTP | 2 | 194 | 91
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   FLASH_A_A<14> := FPGA_A<14>;	// (1 pt, 1 inp)
    FLASH_A_A<14>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_A_A<14>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 5 | 13 | FLASH_A_A<15>_MC
ATTRIBUTES | 142869314 | 0
INPUTS | 2 | FPGA_A<15>  | DONE
INPUTP | 2 | 195 | 91
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   FLASH_A_A<15> := FPGA_A<15>;	// (1 pt, 1 inp)
    FLASH_A_A<15>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_A_A<15>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 5 | 14 | FLASH_A_A<16>_MC
ATTRIBUTES | 142869314 | 0
INPUTS | 2 | FPGA_A<16>  | DONE
INPUTP | 2 | 196 | 91
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   FLASH_A_A<16> := FPGA_A<16>;	// (1 pt, 1 inp)
    FLASH_A_A<16>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_A_A<16>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 5 | 15 | FLASH_A_A<17>_MC
ATTRIBUTES | 142869314 | 0
INPUTS | 2 | FPGA_A<17>  | DONE
INPUTP | 2 | 142 | 91
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   FLASH_A_A<17> := FPGA_A<17>;	// (1 pt, 1 inp)
    FLASH_A_A<17>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_A_A<17>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 6 | 13 | FLASH_A_A<18>_MC
ATTRIBUTES | 142869314 | 0
INPUTS | 2 | FPGA_A<18>  | DONE
INPUTP | 2 | 143 | 91
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   FLASH_A_A<18> := FPGA_A<18>;	// (1 pt, 1 inp)
    FLASH_A_A<18>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_A_A<18>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 6 | 12 | FLASH_A_A<19>_MC
ATTRIBUTES | 142869314 | 0
INPUTS | 2 | FPGA_A<19>  | DONE
INPUTP | 2 | 144 | 91
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   FLASH_A_A<19> := FPGA_A<19>;	// (1 pt, 1 inp)
    FLASH_A_A<19>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_A_A<19>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 4 | 13 | FLASH_A_A<1>_MC
ATTRIBUTES | 142869314 | 0
INPUTS | 2 | FPGA_A<1>  | DONE
INPUTP | 2 | 159 | 91
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   FLASH_A_A<1> := FPGA_A<1>;	// (1 pt, 1 inp)
    FLASH_A_A<1>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_A_A<1>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 6 | 11 | FLASH_A_A<20>_MC
ATTRIBUTES | 142869314 | 0
INPUTS | 2 | FPGA_A<20>  | DONE
INPUTP | 2 | 145 | 91
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   FLASH_A_A<20> := FPGA_A<20>;	// (1 pt, 1 inp)
    FLASH_A_A<20>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_A_A<20>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 6 | 10 | FLASH_A_A<21>_MC
ATTRIBUTES | 142869314 | 0
INPUTS | 2 | FPGA_A<21>  | DONE
INPUTP | 2 | 146 | 91
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   FLASH_A_A<21> := FPGA_A<21>;	// (1 pt, 1 inp)
    FLASH_A_A<21>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_A_A<21>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 6 | 5 | FLASH_A_A<22>_MC
ATTRIBUTES | 142869314 | 0
INPUTS | 2 | FPGA_A<22>  | DONE
INPUTP | 2 | 147 | 91
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   FLASH_A_A<22> := FPGA_A<22>;	// (1 pt, 1 inp)
    FLASH_A_A<22>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_A_A<22>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 6 | 4 | FLASH_A_A<23>_MC
ATTRIBUTES | 1074004738 | 0
INPUTS | 0
EQ | 1 | 
   FLASH_A_A<23> = Gnd;	// (0 pt, 0 inp)

MACROCELL | 4 | 12 | FLASH_A_A<2>_MC
ATTRIBUTES | 142869314 | 0
INPUTS | 2 | FPGA_A<2>  | DONE
INPUTP | 2 | 160 | 91
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   FLASH_A_A<2> := FPGA_A<2>;	// (1 pt, 1 inp)
    FLASH_A_A<2>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_A_A<2>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 4 | 11 | FLASH_A_A<3>_MC
ATTRIBUTES | 142869314 | 0
INPUTS | 2 | FPGA_A<3>  | DONE
INPUTP | 2 | 161 | 91
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   FLASH_A_A<3> := FPGA_A<3>;	// (1 pt, 1 inp)
    FLASH_A_A<3>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_A_A<3>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 4 | 4 | FLASH_A_A<4>_MC
ATTRIBUTES | 142869314 | 0
INPUTS | 2 | FPGA_A<4>  | DONE
INPUTP | 2 | 162 | 91
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   FLASH_A_A<4> := FPGA_A<4>;	// (1 pt, 1 inp)
    FLASH_A_A<4>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_A_A<4>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 4 | 2 | FLASH_A_A<5>_MC
ATTRIBUTES | 142869314 | 0
INPUTS | 2 | FPGA_A<5>  | DONE
INPUTP | 2 | 163 | 91
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   FLASH_A_A<5> := FPGA_A<5>;	// (1 pt, 1 inp)
    FLASH_A_A<5>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_A_A<5>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 4 | 1 | FLASH_A_A<6>_MC
ATTRIBUTES | 142869314 | 0
INPUTS | 2 | FPGA_A<6>  | DONE
INPUTP | 2 | 166 | 91
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   FLASH_A_A<6> := FPGA_A<6>;	// (1 pt, 1 inp)
    FLASH_A_A<6>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_A_A<6>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 4 | 0 | FLASH_A_A<7>_MC
ATTRIBUTES | 142869314 | 0
INPUTS | 2 | FPGA_A<7>  | DONE
INPUTP | 2 | 167 | 91
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   FLASH_A_A<7> := FPGA_A<7>;	// (1 pt, 1 inp)
    FLASH_A_A<7>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_A_A<7>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 5 | 0 | FLASH_A_A<8>_MC
ATTRIBUTES | 142869314 | 0
INPUTS | 2 | FPGA_A<8>  | DONE
INPUTP | 2 | 183 | 91
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   FLASH_A_A<8> := FPGA_A<8>;	// (1 pt, 1 inp)
    FLASH_A_A<8>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_A_A<8>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 5 | 1 | FLASH_A_A<9>_MC
ATTRIBUTES | 142869314 | 0
INPUTS | 2 | FPGA_A<9>  | DONE
INPUTP | 2 | 184 | 91
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   FLASH_A_A<9> := FPGA_A<9>;	// (1 pt, 1 inp)
    FLASH_A_A<9>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_A_A<9>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 13 | 3 | FLASH_A_DQ<0>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 1 | FLASH_B_DQ<0>
INPUTMC | 1 | 12 | 0
LCT | 1 | 5 | Internal_Name
EQ | 2 | 
   FLASH_A_DQ<0> = FLASH_B_DQ<0>;	// (1 pt, 1 inp)
    FLASH_A_DQ<0>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)

MACROCELL | 12 | 0 | FLASH_B_DQ<0>_MC
ATTRIBUTES | 2357461826 | 2
OUTPUTMC | 1 | 13 | 3
INPUTS | 2 | FPGA_data<0>.PIN  | DONE
INPUTP | 2 | 168 | 91
LCT | 2 | 2 | Internal_Name | 5 | Internal_Name
EQ | 4 | 
   FLASH_B_DQ<0> := FPGA_data<0>.PIN;	// (1 pt, 1 inp)
    FLASH_B_DQ<0>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)
    FLASH_B_DQ<0>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_B_DQ<0>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 11 | 2 | Flash_A_G_buffered_MC
ATTRIBUTES | 2290090048 | 4
OUTPUTMC | 2 | 15 | 15 | 8 | 9
INPUTS | 1 | DONE
INPUTP | 1 | 91
LCT | 1 | 2 | Internal_Name
EQ | 5 | 
   
// Direct Input Register
Flash_A_G_buffered := FPGA_G;	// (0 pt, 0 inp)
    Flash_A_G_buffered.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    Flash_A_G_buffered.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 14 | 10 | FLASH_A_DQ<10>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 1 | FLASH_B_DQ<10>
INPUTMC | 1 | 12 | 15
LCT | 1 | 5 | Internal_Name
EQ | 2 | 
   FLASH_A_DQ<10> = FLASH_B_DQ<10>;	// (1 pt, 1 inp)
    FLASH_A_DQ<10>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)

MACROCELL | 12 | 15 | FLASH_B_DQ<10>_MC
ATTRIBUTES | 2357461826 | 2
OUTPUTMC | 1 | 14 | 10
INPUTS | 2 | FPGA_data<10>.PIN  | DONE
INPUTP | 2 | 178 | 91
LCT | 2 | 2 | Internal_Name | 5 | Internal_Name
EQ | 4 | 
   FLASH_B_DQ<10> := FPGA_data<10>.PIN;	// (1 pt, 1 inp)
    FLASH_B_DQ<10>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)
    FLASH_B_DQ<10>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_B_DQ<10>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 14 | 11 | FLASH_A_DQ<11>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 1 | FLASH_B_DQ<11>
INPUTMC | 1 | 13 | 15
LCT | 1 | 5 | Internal_Name
EQ | 2 | 
   FLASH_A_DQ<11> = FLASH_B_DQ<11>;	// (1 pt, 1 inp)
    FLASH_A_DQ<11>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)

MACROCELL | 13 | 15 | FLASH_B_DQ<11>_MC
ATTRIBUTES | 2357461826 | 2
OUTPUTMC | 1 | 14 | 11
INPUTS | 2 | FPGA_data<11>.PIN  | DONE
INPUTP | 2 | 179 | 91
LCT | 2 | 2 | Internal_Name | 5 | Internal_Name
EQ | 4 | 
   FLASH_B_DQ<11> := FPGA_data<11>.PIN;	// (1 pt, 1 inp)
    FLASH_B_DQ<11>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)
    FLASH_B_DQ<11>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_B_DQ<11>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 14 | 12 | FLASH_A_DQ<12>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 1 | FLASH_B_DQ<12>
INPUTMC | 1 | 13 | 13
LCT | 1 | 5 | Internal_Name
EQ | 2 | 
   FLASH_A_DQ<12> = FLASH_B_DQ<12>;	// (1 pt, 1 inp)
    FLASH_A_DQ<12>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)

MACROCELL | 13 | 13 | FLASH_B_DQ<12>_MC
ATTRIBUTES | 2357461826 | 2
OUTPUTMC | 1 | 14 | 12
INPUTS | 2 | FPGA_data<12>.PIN  | DONE
INPUTP | 2 | 154 | 91
LCT | 2 | 2 | Internal_Name | 5 | Internal_Name
EQ | 4 | 
   FLASH_B_DQ<12> := FPGA_data<12>.PIN;	// (1 pt, 1 inp)
    FLASH_B_DQ<12>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)
    FLASH_B_DQ<12>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_B_DQ<12>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 14 | 13 | FLASH_A_DQ<13>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 1 | FLASH_B_DQ<13>
INPUTMC | 1 | 13 | 12
LCT | 1 | 5 | Internal_Name
EQ | 2 | 
   FLASH_A_DQ<13> = FLASH_B_DQ<13>;	// (1 pt, 1 inp)
    FLASH_A_DQ<13>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)

MACROCELL | 13 | 12 | FLASH_B_DQ<13>_MC
ATTRIBUTES | 2357461826 | 2
OUTPUTMC | 1 | 14 | 13
INPUTS | 2 | FPGA_data<13>.PIN  | DONE
INPUTP | 2 | 155 | 91
LCT | 2 | 2 | Internal_Name | 5 | Internal_Name
EQ | 4 | 
   FLASH_B_DQ<13> := FPGA_data<13>.PIN;	// (1 pt, 1 inp)
    FLASH_B_DQ<13>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)
    FLASH_B_DQ<13>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_B_DQ<13>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 14 | 15 | FLASH_A_DQ<14>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 1 | FLASH_B_DQ<14>
INPUTMC | 1 | 13 | 11
LCT | 1 | 5 | Internal_Name
EQ | 2 | 
   FLASH_A_DQ<14> = FLASH_B_DQ<14>;	// (1 pt, 1 inp)
    FLASH_A_DQ<14>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)

MACROCELL | 13 | 11 | FLASH_B_DQ<14>_MC
ATTRIBUTES | 2357461826 | 2
OUTPUTMC | 1 | 14 | 15
INPUTS | 2 | FPGA_data<14>.PIN  | DONE
INPUTP | 2 | 156 | 91
LCT | 2 | 2 | Internal_Name | 5 | Internal_Name
EQ | 4 | 
   FLASH_B_DQ<14> := FPGA_data<14>.PIN;	// (1 pt, 1 inp)
    FLASH_B_DQ<14>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)
    FLASH_B_DQ<14>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_B_DQ<14>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 15 | 15 | FLASH_A_DQ<15>_MC
ATTRIBUTES | 1074004738 | 2
INPUTS | 3 | FLASH_B_DQ<15>  | DONE  | Flash_A_G_buffered
INPUTMC | 2 | 13 | 4 | 11 | 2
INPUTP | 1 | 91
EQ | 2 | 
   FLASH_A_DQ<15> = FLASH_B_DQ<15>;	// (1 pt, 1 inp)
    FLASH_A_DQ<15>.OE = DONE & Flash_A_G_buffered;	// PTB	(1 pt, 2 inp)

MACROCELL | 13 | 4 | FLASH_B_DQ<15>_MC
ATTRIBUTES | 2357461826 | 2
OUTPUTMC | 1 | 15 | 15
INPUTS | 2 | FPGA_data<15>.PIN  | DONE
INPUTP | 2 | 157 | 91
LCT | 2 | 2 | Internal_Name | 5 | Internal_Name
EQ | 4 | 
   FLASH_B_DQ<15> := FPGA_data<15>.PIN;	// (1 pt, 1 inp)
    FLASH_B_DQ<15>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)
    FLASH_B_DQ<15>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_B_DQ<15>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 13 | 2 | FLASH_A_DQ<1>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 1 | FLASH_B_DQ<1>
INPUTMC | 1 | 12 | 1
LCT | 1 | 5 | Internal_Name
EQ | 2 | 
   FLASH_A_DQ<1> = FLASH_B_DQ<1>;	// (1 pt, 1 inp)
    FLASH_A_DQ<1>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)

MACROCELL | 12 | 1 | FLASH_B_DQ<1>_MC
ATTRIBUTES | 2357461826 | 2
OUTPUTMC | 1 | 13 | 2
INPUTS | 2 | FPGA_data<1>.PIN  | DONE
INPUTP | 2 | 169 | 91
LCT | 2 | 2 | Internal_Name | 5 | Internal_Name
EQ | 4 | 
   FLASH_B_DQ<1> := FPGA_data<1>.PIN;	// (1 pt, 1 inp)
    FLASH_B_DQ<1>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)
    FLASH_B_DQ<1>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_B_DQ<1>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 13 | 1 | FLASH_A_DQ<2>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 1 | FLASH_B_DQ<2>
INPUTMC | 1 | 12 | 2
LCT | 1 | 5 | Internal_Name
EQ | 2 | 
   FLASH_A_DQ<2> = FLASH_B_DQ<2>;	// (1 pt, 1 inp)
    FLASH_A_DQ<2>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)

MACROCELL | 12 | 2 | FLASH_B_DQ<2>_MC
ATTRIBUTES | 2357461826 | 2
OUTPUTMC | 1 | 13 | 1
INPUTS | 2 | FPGA_data<2>.PIN  | DONE
INPUTP | 2 | 170 | 91
LCT | 2 | 2 | Internal_Name | 5 | Internal_Name
EQ | 4 | 
   FLASH_B_DQ<2> := FPGA_data<2>.PIN;	// (1 pt, 1 inp)
    FLASH_B_DQ<2>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)
    FLASH_B_DQ<2>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_B_DQ<2>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 13 | 0 | FLASH_A_DQ<3>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 1 | FLASH_B_DQ<3>
INPUTMC | 1 | 12 | 3
LCT | 1 | 5 | Internal_Name
EQ | 2 | 
   FLASH_A_DQ<3> = FLASH_B_DQ<3>;	// (1 pt, 1 inp)
    FLASH_A_DQ<3>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)

MACROCELL | 12 | 3 | FLASH_B_DQ<3>_MC
ATTRIBUTES | 2357461826 | 2
OUTPUTMC | 1 | 13 | 0
INPUTS | 2 | FPGA_data<3>.PIN  | DONE
INPUTP | 2 | 171 | 91
LCT | 2 | 2 | Internal_Name | 5 | Internal_Name
EQ | 4 | 
   FLASH_B_DQ<3> := FPGA_data<3>.PIN;	// (1 pt, 1 inp)
    FLASH_B_DQ<3>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)
    FLASH_B_DQ<3>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_B_DQ<3>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 14 | 0 | FLASH_A_DQ<4>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 1 | FLASH_B_DQ<4>
INPUTMC | 1 | 12 | 4
LCT | 1 | 5 | Internal_Name
EQ | 2 | 
   FLASH_A_DQ<4> = FLASH_B_DQ<4>;	// (1 pt, 1 inp)
    FLASH_A_DQ<4>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)

MACROCELL | 12 | 4 | FLASH_B_DQ<4>_MC
ATTRIBUTES | 2357461826 | 2
OUTPUTMC | 1 | 14 | 0
INPUTS | 2 | FPGA_data<4>.PIN  | DONE
INPUTP | 2 | 172 | 91
LCT | 2 | 2 | Internal_Name | 5 | Internal_Name
EQ | 4 | 
   FLASH_B_DQ<4> := FPGA_data<4>.PIN;	// (1 pt, 1 inp)
    FLASH_B_DQ<4>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)
    FLASH_B_DQ<4>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_B_DQ<4>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 14 | 1 | FLASH_A_DQ<5>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 1 | FLASH_B_DQ<5>
INPUTMC | 1 | 12 | 5
LCT | 1 | 5 | Internal_Name
EQ | 2 | 
   FLASH_A_DQ<5> = FLASH_B_DQ<5>;	// (1 pt, 1 inp)
    FLASH_A_DQ<5>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)

MACROCELL | 12 | 5 | FLASH_B_DQ<5>_MC
ATTRIBUTES | 2357461826 | 2
OUTPUTMC | 1 | 14 | 1
INPUTS | 2 | FPGA_data<5>.PIN  | DONE
INPUTP | 2 | 173 | 91
LCT | 2 | 2 | Internal_Name | 5 | Internal_Name
EQ | 4 | 
   FLASH_B_DQ<5> := FPGA_data<5>.PIN;	// (1 pt, 1 inp)
    FLASH_B_DQ<5>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)
    FLASH_B_DQ<5>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_B_DQ<5>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 14 | 2 | FLASH_A_DQ<6>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 1 | FLASH_B_DQ<6>
INPUTMC | 1 | 12 | 11
LCT | 1 | 5 | Internal_Name
EQ | 2 | 
   FLASH_A_DQ<6> = FLASH_B_DQ<6>;	// (1 pt, 1 inp)
    FLASH_A_DQ<6>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)

MACROCELL | 12 | 11 | FLASH_B_DQ<6>_MC
ATTRIBUTES | 2357461826 | 2
OUTPUTMC | 1 | 14 | 2
INPUTS | 2 | FPGA_data<6>.PIN  | DONE
INPUTP | 2 | 174 | 91
LCT | 2 | 2 | Internal_Name | 5 | Internal_Name
EQ | 4 | 
   FLASH_B_DQ<6> := FPGA_data<6>.PIN;	// (1 pt, 1 inp)
    FLASH_B_DQ<6>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)
    FLASH_B_DQ<6>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_B_DQ<6>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 14 | 3 | FLASH_A_DQ<7>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 1 | FLASH_B_DQ<7>
INPUTMC | 1 | 12 | 12
LCT | 1 | 5 | Internal_Name
EQ | 2 | 
   FLASH_A_DQ<7> = FLASH_B_DQ<7>;	// (1 pt, 1 inp)
    FLASH_A_DQ<7>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)

MACROCELL | 12 | 12 | FLASH_B_DQ<7>_MC
ATTRIBUTES | 2357461826 | 2
OUTPUTMC | 1 | 14 | 3
INPUTS | 2 | FPGA_data<7>.PIN  | DONE
INPUTP | 2 | 175 | 91
LCT | 2 | 2 | Internal_Name | 5 | Internal_Name
EQ | 4 | 
   FLASH_B_DQ<7> := FPGA_data<7>.PIN;	// (1 pt, 1 inp)
    FLASH_B_DQ<7>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)
    FLASH_B_DQ<7>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_B_DQ<7>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 14 | 4 | FLASH_A_DQ<8>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 1 | FLASH_B_DQ<8>
INPUTMC | 1 | 12 | 13
LCT | 1 | 5 | Internal_Name
EQ | 2 | 
   FLASH_A_DQ<8> = FLASH_B_DQ<8>;	// (1 pt, 1 inp)
    FLASH_A_DQ<8>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)

MACROCELL | 12 | 13 | FLASH_B_DQ<8>_MC
ATTRIBUTES | 2357461826 | 2
OUTPUTMC | 1 | 14 | 4
INPUTS | 2 | FPGA_data<8>.PIN  | DONE
INPUTP | 2 | 176 | 91
LCT | 2 | 2 | Internal_Name | 5 | Internal_Name
EQ | 4 | 
   FLASH_B_DQ<8> := FPGA_data<8>.PIN;	// (1 pt, 1 inp)
    FLASH_B_DQ<8>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)
    FLASH_B_DQ<8>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_B_DQ<8>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 14 | 5 | FLASH_A_DQ<9>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 1 | FLASH_B_DQ<9>
INPUTMC | 1 | 12 | 14
LCT | 1 | 5 | Internal_Name
EQ | 2 | 
   FLASH_A_DQ<9> = FLASH_B_DQ<9>;	// (1 pt, 1 inp)
    FLASH_A_DQ<9>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)

MACROCELL | 12 | 14 | FLASH_B_DQ<9>_MC
ATTRIBUTES | 2357461826 | 2
OUTPUTMC | 1 | 14 | 5
INPUTS | 2 | FPGA_data<9>.PIN  | DONE
INPUTP | 2 | 177 | 91
LCT | 2 | 2 | Internal_Name | 5 | Internal_Name
EQ | 4 | 
   FLASH_B_DQ<9> := FPGA_data<9>.PIN;	// (1 pt, 1 inp)
    FLASH_B_DQ<9>.OE = DONE & Flash_A_G_buffered;	// CTE	(1 pt, 2 inp)
    FLASH_B_DQ<9>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_B_DQ<9>.CE = DONE;	// (1 pt, 1 inp)

MACROCELL | 6 | 3 | FLASH_A_E_MC
ATTRIBUTES | 142869250 | 0
INPUTS | 3 | DONE  | FPGA_E  | FPGA_A<23>
INPUTP | 3 | 91 | 152 | 89
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   FLASH_A_E := DONE & FPGA_E
	# DONE & FPGA_A<23>;	// (2 pt, 3 inp)
    FLASH_A_E.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 6 | 2 | FLASH_A_G_MC
ATTRIBUTES | 142869250 | 0
INPUTS | 2 | DONE  | FPGA_G
INPUTP | 2 | 91 | 151
LCT | 1 | 2 | Internal_Name
EQ | 2 | 
   FLASH_A_G := DONE & FPGA_G;	// (1 pt, 2 inp)
    FLASH_A_G.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 6 | 1 | FLASH_A_K_MC
ATTRIBUTES | 1074004738 | 0
INPUTS | 3 | DONE  | clk_cnt_i<1>  | FLASH_AK
INPUTMC | 2 | 8 | 8 | 3 | 2
INPUTP | 1 | 91
EQ | 2 | 
   !FLASH_A_K = DONE & !clk_cnt_i<1>
	# !DONE & !FLASH_AK;	// (2 pt, 3 inp)

MACROCELL | 3 | 2 | FLASH_AK_MC
ATTRIBUTES | 2290090816 | 0
OUTPUTMC | 2 | 6 | 1 | 7 | 10
INPUTS | 3 | AlternateCycle  | DONE  | ConfProceed
INPUTMC | 2 | 3 | 3 | 4 | 10
INPUTP | 1 | 91
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   FLASH_AK := AlternateCycle;	// (1 pt, 1 inp)
    FLASH_AK.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)
    FLASH_AK.CE = !DONE & ConfProceed;	// (1 pt, 2 inp)

MACROCELL | 3 | 3 | AlternateCycle_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 26 | 3 | 3 | 3 | 2 | 4 | 6 | 5 | 7 | 3 | 0 | 3 | 1 | 4 | 15 | 4 | 5 | 4 | 3 | 5 | 8 | 4 | 7 | 5 | 6 | 4 | 8 | 4 | 9 | 5 | 3 | 5 | 9 | 5 | 10 | 6 | 15 | 6 | 14 | 6 | 7 | 6 | 6 | 7 | 9 | 6 | 8 | 7 | 8 | 6 | 9 | 7 | 7
INPUTS | 3 | DONE  | AlternateCycle  | ConfProceed
INPUTMC | 2 | 3 | 3 | 4 | 10
INPUTP | 1 | 91
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   AlternateCycle := DONE & AlternateCycle
	# !DONE & !AlternateCycle & ConfProceed;	// (2 pt, 3 inp)
    AlternateCycle.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 4 | 10 | ConfProceed_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 30 | 4 | 10 | 3 | 3 | 3 | 2 | 6 | 0 | 7 | 11 | 15 | 2 | 4 | 6 | 5 | 7 | 3 | 0 | 3 | 1 | 4 | 15 | 4 | 5 | 4 | 3 | 5 | 8 | 4 | 7 | 5 | 6 | 4 | 8 | 4 | 9 | 5 | 3 | 5 | 9 | 5 | 10 | 6 | 15 | 6 | 14 | 6 | 7 | 6 | 6 | 7 | 9 | 6 | 8 | 7 | 8 | 6 | 9 | 7 | 7
INPUTS | 4 | DONE  | ConfProceed  | Init_b_Reg  | Prog_B_Reg
INPUTMC | 3 | 4 | 10 | 15 | 1 | 8 | 7
INPUTP | 1 | 91
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   ConfProceed := DONE & ConfProceed
	# !DONE & Init_b_Reg & Prog_B_Reg;	// (2 pt, 4 inp)
    ConfProceed.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 15 | 1 | Init_b_Reg_MC
ATTRIBUTES | 2290089984 | 4
OUTPUTMC | 1 | 4 | 10
INPUTS | 0 
LCT | 1 | 2 | Internal_Name
EQ | 4 | 
   
// Direct Input Register
Init_b_Reg := INIT_B;	// (0 pt, 0 inp)
    Init_b_Reg.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 8 | 7 | Prog_B_Reg_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 1 | 4 | 10
INPUTS | 1 | Program_B.PIN
INPUTP | 1 | 94
LCT | 1 | 2 | Internal_Name
EQ | 2 | 
   Prog_B_Reg := Program_B.PIN;	// (1 pt, 1 inp)
    Prog_B_Reg.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 7 | 2 | FLASH_A_L_MC
ATTRIBUTES | 142869250 | 0
INPUTS | 2 | DONE  | FPGA_L
INPUTP | 2 | 91 | 153
LCT | 1 | 2 | Internal_Name
EQ | 2 | 
   FLASH_A_L := DONE & FPGA_L;	// (1 pt, 2 inp)
    FLASH_A_L.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 6 | 0 | FLASH_A_RP_MC
ATTRIBUTES | 142869250 | 0
INPUTS | 2 | DONE  | ConfProceed
INPUTMC | 1 | 4 | 10
INPUTP | 1 | 91
LCT | 1 | 2 | Internal_Name
EQ | 2 | 
   !FLASH_A_RP := !DONE & !ConfProceed;	// (1 pt, 2 inp)
    FLASH_A_RP.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 7 | 3 | FLASH_A_RW_MC
ATTRIBUTES | 1074004738 | 0
INPUTS | 0
EQ | 1 | 
   !FLASH_A_RW = Gnd;	// (0 pt, 0 inp)

MACROCELL | 7 | 1 | FLASH_A_W_MC
ATTRIBUTES | 142869250 | 0
INPUTS | 2 | DONE  | FPGA_W
INPUTP | 2 | 91 | 150
LCT | 1 | 2 | Internal_Name
EQ | 2 | 
   !FLASH_A_W := DONE & !FPGA_W;	// (1 pt, 2 inp)
    FLASH_A_W.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 7 | 0 | FLASH_A_WP_MC
ATTRIBUTES | 1074004738 | 0
INPUTS | 0
EQ | 1 | 
   !FLASH_A_WP = Gnd;	// (0 pt, 0 inp)

MACROCELL | 7 | 4 | FLASH_B_E_MC
ATTRIBUTES | 142869250 | 0
INPUTS | 3 | DONE  | FPGA_E  | FPGA_A<23>
INPUTP | 3 | 91 | 152 | 89
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   FLASH_B_E := DONE & FPGA_E
	# DONE & !FPGA_A<23>;	// (2 pt, 3 inp)
    FLASH_B_E.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 7 | 5 | FLASH_B_G_MC
ATTRIBUTES | 142869250 | 0
INPUTS | 2 | DONE  | FPGA_G
INPUTP | 2 | 91 | 151
LCT | 1 | 2 | Internal_Name
EQ | 2 | 
   FLASH_B_G := DONE & FPGA_G;	// (1 pt, 2 inp)
    FLASH_B_G.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 7 | 10 | FLASH_B_K_MC
ATTRIBUTES | 1074004738 | 0
INPUTS | 3 | DONE  | clk_cnt_i<1>  | FLASH_AK
INPUTMC | 2 | 8 | 8 | 3 | 2
INPUTP | 1 | 91
EQ | 2 | 
   !FLASH_B_K = DONE & !clk_cnt_i<1>
	# !DONE & !FLASH_AK;	// (2 pt, 3 inp)

MACROCELL | 7 | 14 | FLASH_B_L_MC
ATTRIBUTES | 142869250 | 0
INPUTS | 2 | DONE  | FPGA_L
INPUTP | 2 | 91 | 153
LCT | 1 | 2 | Internal_Name
EQ | 2 | 
   FLASH_B_L := DONE & FPGA_L;	// (1 pt, 2 inp)
    FLASH_B_L.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 7 | 11 | FLASH_B_RP_MC
ATTRIBUTES | 142869250 | 0
INPUTS | 2 | DONE  | ConfProceed
INPUTMC | 1 | 4 | 10
INPUTP | 1 | 91
LCT | 1 | 2 | Internal_Name
EQ | 2 | 
   !FLASH_B_RP := !DONE & !ConfProceed;	// (1 pt, 2 inp)
    FLASH_B_RP.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 7 | 15 | FLASH_B_RW_MC
ATTRIBUTES | 1074004738 | 0
INPUTS | 0
EQ | 1 | 
   !FLASH_B_RW = Gnd;	// (0 pt, 0 inp)

MACROCELL | 7 | 13 | FLASH_B_W_MC
ATTRIBUTES | 142869250 | 0
INPUTS | 2 | DONE  | FPGA_W
INPUTP | 2 | 91 | 150
LCT | 1 | 2 | Internal_Name
EQ | 2 | 
   !FLASH_B_W := DONE & !FPGA_W;	// (1 pt, 2 inp)
    FLASH_B_W.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 7 | 12 | FLASH_B_WP_MC
ATTRIBUTES | 1074004738 | 0
INPUTS | 0
EQ | 1 | 
   !FLASH_B_WP = Gnd;	// (0 pt, 0 inp)

MACROCELL | 15 | 2 | FPGA_CCLK_MC
ATTRIBUTES | 1074004738 | 0
INPUTS | 4 | DONE  | clk_cnt_i<1>  | ConfProceed  | CPLD_100MHZ
INPUTMC | 2 | 8 | 8 | 4 | 10
INPUTP | 2 | 91 | 59
EQ | 2 | 
   !FPGA_CCLK = DONE & clk_cnt_i<1> & ConfProceed
	# !DONE & CPLD_100MHZ & ConfProceed;	// (2 pt, 4 inp)

MACROCELL | 15 | 4 | FPGA_clock_MC
ATTRIBUTES | 1074004738 | 0
INPUTS | 3 | DONE  | clk_cnt_i<1>  | CPLD_100MHZ
INPUTMC | 1 | 8 | 8
INPUTP | 2 | 91 | 59
EQ | 2 | 
   !FPGA_clock = DONE & !clk_cnt_i<1>
	# !DONE & !CPLD_100MHZ;	// (2 pt, 3 inp)

MACROCELL | 8 | 0 | FPGA_data<0>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 3 | DONE  | FLASH_A_DQ_buffered<0>  | FPGAData<0>
INPUTMC | 2 | 4 | 6 | 3 | 1
INPUTP | 1 | 91
LCT | 1 | 5 | Internal_Name
EQ | 3 | 
   !FPGA_data<0> = DONE & !FLASH_A_DQ_buffered<0>
	# !DONE & !FPGAData<0>;	// (2 pt, 3 inp)
    FPGA_data<0>.OE = !N_PZ_880;	// CTE	(1 pt, 1 inp)

MACROCELL | 4 | 6 | FLASH_A_DQ_buffered<0>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 3 | 4 | 6 | 8 | 0 | 7 | 7
INPUTS | 8 | DONE  | FPGA_A<23>  | FLASH_B_DQ<0>.PIN  | FLASH_A_DQ<0>.PIN  | AlternateCycle  | ConfProceed  | FLASH_A_DQ_buffered<0>  | LEDs<3>
INPUTMC | 4 | 3 | 3 | 4 | 10 | 4 | 6 | 15 | 14
INPUTP | 4 | 91 | 89 | 113 | 107
LCT | 1 | 2 | Internal_Name
EQ | 9 | 
   !FLASH_A_DQ_buffered<0> := DONE & FPGA_A<23> & !FLASH_B_DQ<0>.PIN
	# DONE & !FPGA_A<23> & !FLASH_A_DQ<0>.PIN
	# !DONE & !AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<0>
	# !DONE & AlternateCycle & ConfProceed & 
	!FLASH_A_DQ<0>.PIN & !LEDs<3>
	# !DONE & AlternateCycle & ConfProceed & 
	!FLASH_B_DQ<0>.PIN & LEDs<3>;	// (5 pt, 8 inp)
    FLASH_A_DQ_buffered<0>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 15 | 14 | LEDs<3>_MC
ATTRIBUTES | 2286158594 | 0
OUTPUTMC | 17 | 15 | 14 | 4 | 6 | 5 | 7 | 3 | 0 | 4 | 15 | 4 | 5 | 4 | 3 | 5 | 8 | 4 | 7 | 5 | 6 | 4 | 8 | 5 | 3 | 5 | 9 | 6 | 15 | 6 | 14 | 6 | 8 | 6 | 9
INPUTS | 4 | reboot  | LEDs<3>  | OldBoot  | WasDone<15>
INPUTMC | 3 | 15 | 14 | 11 | 4 | 3 | 14
INPUTP | 1 | 148
LCT | 1 | 2 | Internal_Name
EQ | 2 | 
   LEDs<3>.T := !reboot & !LEDs<3> & OldBoot & WasDone<15>;	// (1 pt, 4 inp)
    LEDs<3>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 11 | 4 | OldBoot_MC
ATTRIBUTES | 2290089984 | 4
OUTPUTMC | 23 | 15 | 14 | 0 | 14 | 2 | 9 | 0 | 7 | 1 | 6 | 0 | 9 | 1 | 7 | 0 | 8 | 1 | 8 | 0 | 6 | 1 | 9 | 2 | 8 | 1 | 10 | 2 | 7 | 0 | 11 | 2 | 6 | 0 | 12 | 1 | 15 | 0 | 13 | 2 | 10 | 0 | 15 | 15 | 0 | 0 | 10
INPUTS | 0 
LCT | 1 | 2 | Internal_Name
EQ | 4 | 
   
// Direct Input Register
OldBoot := reboot;	// (0 pt, 0 inp)
    OldBoot.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 3 | 14 | WasDone<15>_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 17 | 0 | 5 | 0 | 4 | 1 | 14 | 2 | 15 | 3 | 4 | 3 | 5 | 3 | 11 | 3 | 12 | 3 | 13 | 3 | 15 | 3 | 6 | 3 | 7 | 3 | 8 | 3 | 9 | 3 | 10 | 3 | 14 | 15 | 14
INPUTS | 17 | DONE  | WasDone<15>  | WasDone<0>  | WasDone<10>  | WasDone<1>  | WasDone<2>  | WasDone<3>  | WasDone<4>  | WasDone<5>  | WasDone<6>  | WasDone<7>  | WasDone<8>  | WasDone<9>  | WasDone<11>  | WasDone<12>  | WasDone<13>  | WasDone<14>
INPUTMC | 16 | 3 | 14 | 0 | 5 | 3 | 6 | 0 | 4 | 1 | 14 | 2 | 15 | 3 | 4 | 3 | 5 | 3 | 11 | 3 | 12 | 3 | 13 | 3 | 15 | 3 | 7 | 3 | 8 | 3 | 9 | 3 | 10
INPUTP | 1 | 91
LCT | 1 | 2 | Internal_Name
EQ | 6 | 
   WasDone<15>.T := DONE & !WasDone<15> & WasDone<0> & WasDone<10> & 
	WasDone<1> & WasDone<2> & WasDone<3> & WasDone<4> & 
	WasDone<5> & WasDone<6> & WasDone<7> & WasDone<8> & 
	WasDone<9> & WasDone<11> & WasDone<12> & WasDone<13> & 
	WasDone<14>;	// (1 pt, 17 inp)
    WasDone<15>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 0 | 5 | WasDone<0>_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 15 | 0 | 4 | 1 | 14 | 2 | 15 | 3 | 4 | 3 | 5 | 3 | 11 | 3 | 12 | 3 | 13 | 3 | 15 | 3 | 6 | 3 | 7 | 3 | 8 | 3 | 9 | 3 | 10 | 3 | 14
INPUTS | 2 | DONE  | WasDone<15>
INPUTMC | 1 | 3 | 14
INPUTP | 1 | 91
LCT | 1 | 2 | Internal_Name
EQ | 2 | 
   WasDone<0>.T := DONE & !WasDone<15>;	// (1 pt, 2 inp)
    WasDone<0>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 3 | 6 | WasDone<10>_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 5 | 3 | 7 | 3 | 8 | 3 | 9 | 3 | 10 | 3 | 14
INPUTS | 12 | DONE  | WasDone<15>  | WasDone<0>  | WasDone<1>  | WasDone<2>  | WasDone<3>  | WasDone<4>  | WasDone<5>  | WasDone<6>  | WasDone<7>  | WasDone<8>  | WasDone<9>
INPUTMC | 11 | 3 | 14 | 0 | 5 | 0 | 4 | 1 | 14 | 2 | 15 | 3 | 4 | 3 | 5 | 3 | 11 | 3 | 12 | 3 | 13 | 3 | 15
INPUTP | 1 | 91
LCT | 1 | 2 | Internal_Name
EQ | 4 | 
   WasDone<10>.T := DONE & !WasDone<15> & WasDone<0> & WasDone<1> & 
	WasDone<2> & WasDone<3> & WasDone<4> & WasDone<5> & 
	WasDone<6> & WasDone<7> & WasDone<8> & WasDone<9>;	// (1 pt, 12 inp)
    WasDone<10>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 0 | 4 | WasDone<1>_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 14 | 1 | 14 | 2 | 15 | 3 | 4 | 3 | 5 | 3 | 11 | 3 | 12 | 3 | 13 | 3 | 15 | 3 | 6 | 3 | 7 | 3 | 8 | 3 | 9 | 3 | 10 | 3 | 14
INPUTS | 3 | DONE  | WasDone<15>  | WasDone<0>
INPUTMC | 2 | 3 | 14 | 0 | 5
INPUTP | 1 | 91
LCT | 1 | 2 | Internal_Name
EQ | 2 | 
   WasDone<1>.T := DONE & !WasDone<15> & WasDone<0>;	// (1 pt, 3 inp)
    WasDone<1>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 1 | 14 | WasDone<2>_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 13 | 2 | 15 | 3 | 4 | 3 | 5 | 3 | 11 | 3 | 12 | 3 | 13 | 3 | 15 | 3 | 6 | 3 | 7 | 3 | 8 | 3 | 9 | 3 | 10 | 3 | 14
INPUTS | 4 | DONE  | WasDone<15>  | WasDone<0>  | WasDone<1>
INPUTMC | 3 | 3 | 14 | 0 | 5 | 0 | 4
INPUTP | 1 | 91
LCT | 1 | 2 | Internal_Name
EQ | 2 | 
   WasDone<2>.T := DONE & !WasDone<15> & WasDone<0> & WasDone<1>;	// (1 pt, 4 inp)
    WasDone<2>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 2 | 15 | WasDone<3>_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 12 | 3 | 4 | 3 | 5 | 3 | 11 | 3 | 12 | 3 | 13 | 3 | 15 | 3 | 6 | 3 | 7 | 3 | 8 | 3 | 9 | 3 | 10 | 3 | 14
INPUTS | 5 | DONE  | WasDone<15>  | WasDone<0>  | WasDone<1>  | WasDone<2>
INPUTMC | 4 | 3 | 14 | 0 | 5 | 0 | 4 | 1 | 14
INPUTP | 1 | 91
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   WasDone<3>.T := DONE & !WasDone<15> & WasDone<0> & WasDone<1> & 
	WasDone<2>;	// (1 pt, 5 inp)
    WasDone<3>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 3 | 4 | WasDone<4>_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 11 | 3 | 5 | 3 | 11 | 3 | 12 | 3 | 13 | 3 | 15 | 3 | 6 | 3 | 7 | 3 | 8 | 3 | 9 | 3 | 10 | 3 | 14
INPUTS | 6 | DONE  | WasDone<15>  | WasDone<0>  | WasDone<1>  | WasDone<2>  | WasDone<3>
INPUTMC | 5 | 3 | 14 | 0 | 5 | 0 | 4 | 1 | 14 | 2 | 15
INPUTP | 1 | 91
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   WasDone<4>.T := DONE & !WasDone<15> & WasDone<0> & WasDone<1> & 
	WasDone<2> & WasDone<3>;	// (1 pt, 6 inp)
    WasDone<4>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 3 | 5 | WasDone<5>_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 10 | 3 | 11 | 3 | 12 | 3 | 13 | 3 | 15 | 3 | 6 | 3 | 7 | 3 | 8 | 3 | 9 | 3 | 10 | 3 | 14
INPUTS | 7 | DONE  | WasDone<15>  | WasDone<0>  | WasDone<1>  | WasDone<2>  | WasDone<3>  | WasDone<4>
INPUTMC | 6 | 3 | 14 | 0 | 5 | 0 | 4 | 1 | 14 | 2 | 15 | 3 | 4
INPUTP | 1 | 91
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   WasDone<5>.T := DONE & !WasDone<15> & WasDone<0> & WasDone<1> & 
	WasDone<2> & WasDone<3> & WasDone<4>;	// (1 pt, 7 inp)
    WasDone<5>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 3 | 11 | WasDone<6>_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 9 | 3 | 12 | 3 | 13 | 3 | 15 | 3 | 6 | 3 | 7 | 3 | 8 | 3 | 9 | 3 | 10 | 3 | 14
INPUTS | 8 | DONE  | WasDone<15>  | WasDone<0>  | WasDone<1>  | WasDone<2>  | WasDone<3>  | WasDone<4>  | WasDone<5>
INPUTMC | 7 | 3 | 14 | 0 | 5 | 0 | 4 | 1 | 14 | 2 | 15 | 3 | 4 | 3 | 5
INPUTP | 1 | 91
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   WasDone<6>.T := DONE & !WasDone<15> & WasDone<0> & WasDone<1> & 
	WasDone<2> & WasDone<3> & WasDone<4> & WasDone<5>;	// (1 pt, 8 inp)
    WasDone<6>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 3 | 12 | WasDone<7>_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 8 | 3 | 13 | 3 | 15 | 3 | 6 | 3 | 7 | 3 | 8 | 3 | 9 | 3 | 10 | 3 | 14
INPUTS | 9 | DONE  | WasDone<15>  | WasDone<0>  | WasDone<1>  | WasDone<2>  | WasDone<3>  | WasDone<4>  | WasDone<5>  | WasDone<6>
INPUTMC | 8 | 3 | 14 | 0 | 5 | 0 | 4 | 1 | 14 | 2 | 15 | 3 | 4 | 3 | 5 | 3 | 11
INPUTP | 1 | 91
LCT | 1 | 2 | Internal_Name
EQ | 4 | 
   WasDone<7>.T := DONE & !WasDone<15> & WasDone<0> & WasDone<1> & 
	WasDone<2> & WasDone<3> & WasDone<4> & WasDone<5> & 
	WasDone<6>;	// (1 pt, 9 inp)
    WasDone<7>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 3 | 13 | WasDone<8>_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 7 | 3 | 15 | 3 | 6 | 3 | 7 | 3 | 8 | 3 | 9 | 3 | 10 | 3 | 14
INPUTS | 10 | DONE  | WasDone<15>  | WasDone<0>  | WasDone<1>  | WasDone<2>  | WasDone<3>  | WasDone<4>  | WasDone<5>  | WasDone<6>  | WasDone<7>
INPUTMC | 9 | 3 | 14 | 0 | 5 | 0 | 4 | 1 | 14 | 2 | 15 | 3 | 4 | 3 | 5 | 3 | 11 | 3 | 12
INPUTP | 1 | 91
LCT | 1 | 2 | Internal_Name
EQ | 4 | 
   WasDone<8>.T := DONE & !WasDone<15> & WasDone<0> & WasDone<1> & 
	WasDone<2> & WasDone<3> & WasDone<4> & WasDone<5> & 
	WasDone<6> & WasDone<7>;	// (1 pt, 10 inp)
    WasDone<8>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 3 | 15 | WasDone<9>_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 6 | 3 | 6 | 3 | 7 | 3 | 8 | 3 | 9 | 3 | 10 | 3 | 14
INPUTS | 11 | DONE  | WasDone<15>  | WasDone<0>  | WasDone<1>  | WasDone<2>  | WasDone<3>  | WasDone<4>  | WasDone<5>  | WasDone<6>  | WasDone<7>  | WasDone<8>
INPUTMC | 10 | 3 | 14 | 0 | 5 | 0 | 4 | 1 | 14 | 2 | 15 | 3 | 4 | 3 | 5 | 3 | 11 | 3 | 12 | 3 | 13
INPUTP | 1 | 91
LCT | 1 | 2 | Internal_Name
EQ | 4 | 
   WasDone<9>.T := DONE & !WasDone<15> & WasDone<0> & WasDone<1> & 
	WasDone<2> & WasDone<3> & WasDone<4> & WasDone<5> & 
	WasDone<6> & WasDone<7> & WasDone<8>;	// (1 pt, 11 inp)
    WasDone<9>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 3 | 7 | WasDone<11>_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 4 | 3 | 8 | 3 | 9 | 3 | 10 | 3 | 14
INPUTS | 13 | DONE  | WasDone<15>  | WasDone<0>  | WasDone<10>  | WasDone<1>  | WasDone<2>  | WasDone<3>  | WasDone<4>  | WasDone<5>  | WasDone<6>  | WasDone<7>  | WasDone<8>  | WasDone<9>
INPUTMC | 12 | 3 | 14 | 0 | 5 | 3 | 6 | 0 | 4 | 1 | 14 | 2 | 15 | 3 | 4 | 3 | 5 | 3 | 11 | 3 | 12 | 3 | 13 | 3 | 15
INPUTP | 1 | 91
LCT | 1 | 2 | Internal_Name
EQ | 5 | 
   WasDone<11>.T := DONE & !WasDone<15> & WasDone<0> & WasDone<10> & 
	WasDone<1> & WasDone<2> & WasDone<3> & WasDone<4> & 
	WasDone<5> & WasDone<6> & WasDone<7> & WasDone<8> & 
	WasDone<9>;	// (1 pt, 13 inp)
    WasDone<11>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 3 | 8 | WasDone<12>_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 3 | 3 | 9 | 3 | 10 | 3 | 14
INPUTS | 14 | DONE  | WasDone<15>  | WasDone<0>  | WasDone<10>  | WasDone<1>  | WasDone<2>  | WasDone<3>  | WasDone<4>  | WasDone<5>  | WasDone<6>  | WasDone<7>  | WasDone<8>  | WasDone<9>  | WasDone<11>
INPUTMC | 13 | 3 | 14 | 0 | 5 | 3 | 6 | 0 | 4 | 1 | 14 | 2 | 15 | 3 | 4 | 3 | 5 | 3 | 11 | 3 | 12 | 3 | 13 | 3 | 15 | 3 | 7
INPUTP | 1 | 91
LCT | 1 | 2 | Internal_Name
EQ | 5 | 
   WasDone<12>.T := DONE & !WasDone<15> & WasDone<0> & WasDone<10> & 
	WasDone<1> & WasDone<2> & WasDone<3> & WasDone<4> & 
	WasDone<5> & WasDone<6> & WasDone<7> & WasDone<8> & 
	WasDone<9> & WasDone<11>;	// (1 pt, 14 inp)
    WasDone<12>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 3 | 9 | WasDone<13>_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 2 | 3 | 10 | 3 | 14
INPUTS | 15 | DONE  | WasDone<15>  | WasDone<0>  | WasDone<10>  | WasDone<1>  | WasDone<2>  | WasDone<3>  | WasDone<4>  | WasDone<5>  | WasDone<6>  | WasDone<7>  | WasDone<8>  | WasDone<9>  | WasDone<11>  | WasDone<12>
INPUTMC | 14 | 3 | 14 | 0 | 5 | 3 | 6 | 0 | 4 | 1 | 14 | 2 | 15 | 3 | 4 | 3 | 5 | 3 | 11 | 3 | 12 | 3 | 13 | 3 | 15 | 3 | 7 | 3 | 8
INPUTP | 1 | 91
LCT | 1 | 2 | Internal_Name
EQ | 5 | 
   WasDone<13>.T := DONE & !WasDone<15> & WasDone<0> & WasDone<10> & 
	WasDone<1> & WasDone<2> & WasDone<3> & WasDone<4> & 
	WasDone<5> & WasDone<6> & WasDone<7> & WasDone<8> & 
	WasDone<9> & WasDone<11> & WasDone<12>;	// (1 pt, 15 inp)
    WasDone<13>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 3 | 10 | WasDone<14>_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 1 | 3 | 14
INPUTS | 16 | DONE  | WasDone<15>  | WasDone<0>  | WasDone<10>  | WasDone<1>  | WasDone<2>  | WasDone<3>  | WasDone<4>  | WasDone<5>  | WasDone<6>  | WasDone<7>  | WasDone<8>  | WasDone<9>  | WasDone<11>  | WasDone<12>  | WasDone<13>
INPUTMC | 15 | 3 | 14 | 0 | 5 | 3 | 6 | 0 | 4 | 1 | 14 | 2 | 15 | 3 | 4 | 3 | 5 | 3 | 11 | 3 | 12 | 3 | 13 | 3 | 15 | 3 | 7 | 3 | 8 | 3 | 9
INPUTP | 1 | 91
LCT | 1 | 2 | Internal_Name
EQ | 5 | 
   WasDone<14>.T := DONE & !WasDone<15> & WasDone<0> & WasDone<10> & 
	WasDone<1> & WasDone<2> & WasDone<3> & WasDone<4> & 
	WasDone<5> & WasDone<6> & WasDone<7> & WasDone<8> & 
	WasDone<9> & WasDone<11> & WasDone<12> & WasDone<13>;	// (1 pt, 16 inp)
    WasDone<14>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 3 | 1 | FPGAData<0>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 2 | 3 | 1 | 8 | 0
INPUTS | 6 | DONE  | FPGAData<0>  | AlternateCycle  | ConfProceed  | FLASH_A_DQ_buffered<15>  | FLASH_A_DQ_buffered<7>
INPUTMC | 5 | 3 | 1 | 3 | 3 | 4 | 10 | 5 | 7 | 3 | 0
INPUTP | 1 | 91
LCT | 1 | 2 | Internal_Name
EQ | 6 | 
   !FPGAData<0> := DONE & !FPGAData<0>
	# !DONE & AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<15>
	# !DONE & !AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<7>;	// (3 pt, 6 inp)
    FPGAData<0>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 5 | 7 | FLASH_A_DQ_buffered<15>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 3 | 5 | 7 | 3 | 1 | 9 | 12
INPUTS | 8 | DONE  | FPGA_A<23>  | FLASH_B_DQ<15>.PIN  | FLASH_A_DQ<15>.PIN  | AlternateCycle  | ConfProceed  | FLASH_A_DQ_buffered<15>  | LEDs<3>
INPUTMC | 4 | 3 | 3 | 4 | 10 | 5 | 7 | 15 | 14
INPUTP | 4 | 91 | 89 | 106 | 81
LCT | 1 | 2 | Internal_Name
EQ | 9 | 
   !FLASH_A_DQ_buffered<15> := DONE & FPGA_A<23> & !FLASH_B_DQ<15>.PIN
	# DONE & !FPGA_A<23> & !FLASH_A_DQ<15>.PIN
	# !DONE & !AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<15>
	# !DONE & AlternateCycle & ConfProceed & LEDs<3> & 
	!FLASH_B_DQ<15>.PIN
	# !DONE & AlternateCycle & ConfProceed & !LEDs<3> & 
	!FLASH_A_DQ<15>.PIN;	// (5 pt, 8 inp)
    FLASH_A_DQ_buffered<15>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 3 | 0 | FLASH_A_DQ_buffered<7>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 3 | 3 | 0 | 3 | 1 | 8 | 11
INPUTS | 8 | DONE  | FPGA_A<23>  | FLASH_B_DQ<7>.PIN  | FLASH_A_DQ<7>.PIN  | AlternateCycle  | ConfProceed  | FLASH_A_DQ_buffered<7>  | LEDs<3>
INPUTMC | 4 | 3 | 3 | 4 | 10 | 3 | 0 | 15 | 14
INPUTP | 4 | 91 | 89 | 120 | 127
LCT | 1 | 2 | Internal_Name
EQ | 9 | 
   !FLASH_A_DQ_buffered<7> := DONE & FPGA_A<23> & !FLASH_B_DQ<7>.PIN
	# DONE & !FPGA_A<23> & !FLASH_A_DQ<7>.PIN
	# !DONE & !AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<7>
	# !DONE & AlternateCycle & ConfProceed & LEDs<3> & 
	!FLASH_B_DQ<7>.PIN
	# !DONE & AlternateCycle & ConfProceed & !LEDs<3> & 
	!FLASH_A_DQ<7>.PIN;	// (5 pt, 8 inp)
    FLASH_A_DQ_buffered<7>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 8 | 9 | N_PZ_880_MC
ATTRIBUTES | 536871680 | 0
INPUTS | 2 | DONE  | Flash_A_G_buffered
INPUTMC | 1 | 11 | 2
INPUTP | 1 | 91
EQ | 1 | 
   N_PZ_880 = DONE & Flash_A_G_buffered;	// (1 pt, 2 inp)

MACROCELL | 8 | 14 | FPGA_data<10>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 2 | DONE  | FLASH_A_DQ_buffered<10>
INPUTMC | 1 | 4 | 15
INPUTP | 1 | 91
LCT | 1 | 5 | Internal_Name
EQ | 2 | 
   !FPGA_data<10> = DONE & !FLASH_A_DQ_buffered<10>;	// (1 pt, 2 inp)
    FPGA_data<10>.OE = !N_PZ_880;	// CTE	(1 pt, 1 inp)

MACROCELL | 4 | 15 | FLASH_A_DQ_buffered<10>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 3 | 4 | 15 | 8 | 14 | 7 | 9
INPUTS | 8 | DONE  | FPGA_A<23>  | FLASH_B_DQ<10>.PIN  | FLASH_A_DQ<10>.PIN  | AlternateCycle  | ConfProceed  | FLASH_A_DQ_buffered<10>  | LEDs<3>
INPUTMC | 4 | 3 | 3 | 4 | 10 | 4 | 15 | 15 | 14
INPUTP | 4 | 91 | 89 | 123 | 131
LCT | 1 | 2 | Internal_Name
EQ | 9 | 
   !FLASH_A_DQ_buffered<10> := DONE & FPGA_A<23> & !FLASH_B_DQ<10>.PIN
	# DONE & !FPGA_A<23> & !FLASH_A_DQ<10>.PIN
	# !DONE & !AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<10>
	# !DONE & AlternateCycle & ConfProceed & LEDs<3> & 
	!FLASH_B_DQ<10>.PIN
	# !DONE & AlternateCycle & ConfProceed & !LEDs<3> & 
	!FLASH_A_DQ<10>.PIN;	// (5 pt, 8 inp)
    FLASH_A_DQ_buffered<10>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 8 | 15 | FPGA_data<11>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 2 | DONE  | FLASH_A_DQ_buffered<11>
INPUTMC | 1 | 4 | 5
INPUTP | 1 | 91
LCT | 1 | 5 | Internal_Name
EQ | 2 | 
   !FPGA_data<11> = DONE & !FLASH_A_DQ_buffered<11>;	// (1 pt, 2 inp)
    FPGA_data<11>.OE = !N_PZ_880;	// CTE	(1 pt, 1 inp)

MACROCELL | 4 | 5 | FLASH_A_DQ_buffered<11>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 3 | 4 | 5 | 8 | 15 | 6 | 6
INPUTS | 8 | DONE  | FPGA_A<23>  | FLASH_B_DQ<11>.PIN  | FLASH_A_DQ<11>.PIN  | AlternateCycle  | ConfProceed  | FLASH_A_DQ_buffered<11>  | LEDs<3>
INPUTMC | 4 | 3 | 3 | 4 | 10 | 4 | 5 | 15 | 14
INPUTP | 4 | 91 | 89 | 95 | 132
LCT | 1 | 2 | Internal_Name
EQ | 9 | 
   !FLASH_A_DQ_buffered<11> := DONE & FPGA_A<23> & !FLASH_B_DQ<11>.PIN
	# DONE & !FPGA_A<23> & !FLASH_A_DQ<11>.PIN
	# !DONE & !AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<11>
	# !DONE & AlternateCycle & ConfProceed & LEDs<3> & 
	!FLASH_B_DQ<11>.PIN
	# !DONE & AlternateCycle & ConfProceed & !LEDs<3> & 
	!FLASH_A_DQ<11>.PIN;	// (5 pt, 8 inp)
    FLASH_A_DQ_buffered<11>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 9 | 15 | FPGA_data<12>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 2 | DONE  | FLASH_A_DQ_buffered<12>
INPUTMC | 1 | 4 | 3
INPUTP | 1 | 91
LCT | 1 | 5 | Internal_Name
EQ | 2 | 
   !FPGA_data<12> = DONE & !FLASH_A_DQ_buffered<12>;	// (1 pt, 2 inp)
    FPGA_data<12>.OE = !N_PZ_880;	// CTE	(1 pt, 1 inp)

MACROCELL | 4 | 3 | FLASH_A_DQ_buffered<12>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 3 | 4 | 3 | 9 | 15 | 6 | 7
INPUTS | 8 | DONE  | FPGA_A<23>  | FLASH_B_DQ<12>.PIN  | FLASH_A_DQ<12>.PIN  | AlternateCycle  | ConfProceed  | FLASH_A_DQ_buffered<12>  | LEDs<3>
INPUTMC | 4 | 3 | 3 | 4 | 10 | 4 | 3 | 15 | 14
INPUTP | 4 | 91 | 89 | 100 | 133
LCT | 1 | 2 | Internal_Name
EQ | 9 | 
   !FLASH_A_DQ_buffered<12> := DONE & FPGA_A<23> & !FLASH_B_DQ<12>.PIN
	# DONE & !FPGA_A<23> & !FLASH_A_DQ<12>.PIN
	# !DONE & !AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<12>
	# !DONE & AlternateCycle & ConfProceed & LEDs<3> & 
	!FLASH_B_DQ<12>.PIN
	# !DONE & AlternateCycle & ConfProceed & !LEDs<3> & 
	!FLASH_A_DQ<12>.PIN;	// (5 pt, 8 inp)
    FLASH_A_DQ_buffered<12>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 9 | 14 | FPGA_data<13>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 2 | DONE  | FLASH_A_DQ_buffered<13>
INPUTMC | 1 | 5 | 8
INPUTP | 1 | 91
LCT | 1 | 5 | Internal_Name
EQ | 2 | 
   !FPGA_data<13> = DONE & !FLASH_A_DQ_buffered<13>;	// (1 pt, 2 inp)
    FPGA_data<13>.OE = !N_PZ_880;	// CTE	(1 pt, 1 inp)

MACROCELL | 5 | 8 | FLASH_A_DQ_buffered<13>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 3 | 5 | 8 | 9 | 14 | 5 | 10
INPUTS | 8 | DONE  | FPGA_A<23>  | FLASH_B_DQ<13>.PIN  | FLASH_A_DQ<13>.PIN  | AlternateCycle  | ConfProceed  | FLASH_A_DQ_buffered<13>  | LEDs<3>
INPUTMC | 4 | 3 | 3 | 4 | 10 | 5 | 8 | 15 | 14
INPUTP | 4 | 91 | 89 | 102 | 134
LCT | 1 | 2 | Internal_Name
EQ | 9 | 
   !FLASH_A_DQ_buffered<13> := DONE & FPGA_A<23> & !FLASH_B_DQ<13>.PIN
	# DONE & !FPGA_A<23> & !FLASH_A_DQ<13>.PIN
	# !DONE & !AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<13>
	# !DONE & AlternateCycle & ConfProceed & LEDs<3> & 
	!FLASH_B_DQ<13>.PIN
	# !DONE & AlternateCycle & ConfProceed & !LEDs<3> & 
	!FLASH_A_DQ<13>.PIN;	// (5 pt, 8 inp)
    FLASH_A_DQ_buffered<13>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 9 | 13 | FPGA_data<14>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 2 | DONE  | FLASH_A_DQ_buffered<14>
INPUTMC | 1 | 4 | 7
INPUTP | 1 | 91
LCT | 1 | 5 | Internal_Name
EQ | 2 | 
   !FPGA_data<14> = DONE & !FLASH_A_DQ_buffered<14>;	// (1 pt, 2 inp)
    FPGA_data<14>.OE = !N_PZ_880;	// CTE	(1 pt, 1 inp)

MACROCELL | 4 | 7 | FLASH_A_DQ_buffered<14>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 3 | 4 | 7 | 9 | 13 | 4 | 9
INPUTS | 8 | DONE  | FPGA_A<23>  | FLASH_B_DQ<14>.PIN  | FLASH_A_DQ<14>.PIN  | AlternateCycle  | ConfProceed  | FLASH_A_DQ_buffered<14>  | LEDs<3>
INPUTMC | 4 | 3 | 3 | 4 | 10 | 4 | 7 | 15 | 14
INPUTP | 4 | 91 | 89 | 104 | 138
LCT | 1 | 2 | Internal_Name
EQ | 9 | 
   !FLASH_A_DQ_buffered<14> := DONE & FPGA_A<23> & !FLASH_B_DQ<14>.PIN
	# DONE & !FPGA_A<23> & !FLASH_A_DQ<14>.PIN
	# !DONE & !AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<14>
	# !DONE & AlternateCycle & ConfProceed & LEDs<3> & 
	!FLASH_B_DQ<14>.PIN
	# !DONE & AlternateCycle & ConfProceed & !LEDs<3> & 
	!FLASH_A_DQ<14>.PIN;	// (5 pt, 8 inp)
    FLASH_A_DQ_buffered<14>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 9 | 12 | FPGA_data<15>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 2 | DONE  | FLASH_A_DQ_buffered<15>
INPUTMC | 1 | 5 | 7
INPUTP | 1 | 91
LCT | 1 | 5 | Internal_Name
EQ | 2 | 
   !FPGA_data<15> = DONE & !FLASH_A_DQ_buffered<15>;	// (1 pt, 2 inp)
    FPGA_data<15>.OE = !N_PZ_880;	// CTE	(1 pt, 1 inp)

MACROCELL | 8 | 1 | FPGA_data<1>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 3 | DONE  | FLASH_A_DQ_buffered<1>  | FPGAData<1>
INPUTMC | 2 | 5 | 6 | 4 | 9
INPUTP | 1 | 91
LCT | 1 | 5 | Internal_Name
EQ | 3 | 
   !FPGA_data<1> = DONE & !FLASH_A_DQ_buffered<1>
	# !DONE & !FPGAData<1>;	// (2 pt, 3 inp)
    FPGA_data<1>.OE = !N_PZ_880;	// CTE	(1 pt, 1 inp)

MACROCELL | 5 | 6 | FLASH_A_DQ_buffered<1>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 3 | 5 | 6 | 8 | 1 | 7 | 8
INPUTS | 8 | DONE  | FPGA_A<23>  | FLASH_B_DQ<1>.PIN  | FLASH_A_DQ<1>.PIN  | AlternateCycle  | ConfProceed  | FLASH_A_DQ_buffered<1>  | LEDs<3>
INPUTMC | 4 | 3 | 3 | 4 | 10 | 5 | 6 | 15 | 14
INPUTP | 4 | 91 | 89 | 114 | 108
LCT | 1 | 2 | Internal_Name
EQ | 9 | 
   !FLASH_A_DQ_buffered<1> := DONE & FPGA_A<23> & !FLASH_B_DQ<1>.PIN
	# DONE & !FPGA_A<23> & !FLASH_A_DQ<1>.PIN
	# !DONE & !AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<1>
	# !DONE & AlternateCycle & ConfProceed & LEDs<3> & 
	!FLASH_B_DQ<1>.PIN
	# !DONE & AlternateCycle & ConfProceed & !LEDs<3> & 
	!FLASH_A_DQ<1>.PIN;	// (5 pt, 8 inp)
    FLASH_A_DQ_buffered<1>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 4 | 9 | FPGAData<1>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 2 | 4 | 9 | 8 | 1
INPUTS | 6 | DONE  | FPGAData<1>  | AlternateCycle  | ConfProceed  | FLASH_A_DQ_buffered<14>  | FLASH_A_DQ_buffered<6>
INPUTMC | 5 | 4 | 9 | 3 | 3 | 4 | 10 | 4 | 7 | 4 | 8
INPUTP | 1 | 91
LCT | 1 | 2 | Internal_Name
EQ | 6 | 
   !FPGAData<1> := DONE & !FPGAData<1>
	# !DONE & AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<14>
	# !DONE & !AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<6>;	// (3 pt, 6 inp)
    FPGAData<1>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 4 | 8 | FLASH_A_DQ_buffered<6>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 3 | 4 | 8 | 4 | 9 | 8 | 10
INPUTS | 8 | DONE  | FPGA_A<23>  | FLASH_B_DQ<6>.PIN  | FLASH_A_DQ<6>.PIN  | AlternateCycle  | ConfProceed  | FLASH_A_DQ_buffered<6>  | LEDs<3>
INPUTMC | 4 | 3 | 3 | 4 | 10 | 4 | 8 | 15 | 14
INPUTP | 4 | 91 | 89 | 119 | 126
LCT | 1 | 2 | Internal_Name
EQ | 9 | 
   !FLASH_A_DQ_buffered<6> := DONE & FPGA_A<23> & !FLASH_B_DQ<6>.PIN
	# DONE & !FPGA_A<23> & !FLASH_A_DQ<6>.PIN
	# !DONE & !AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<6>
	# !DONE & AlternateCycle & ConfProceed & LEDs<3> & 
	!FLASH_B_DQ<6>.PIN
	# !DONE & AlternateCycle & ConfProceed & !LEDs<3> & 
	!FLASH_A_DQ<6>.PIN;	// (5 pt, 8 inp)
    FLASH_A_DQ_buffered<6>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 8 | 2 | FPGA_data<2>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 3 | DONE  | FLASH_A_DQ_buffered<2>  | FPGAData<2>
INPUTMC | 2 | 5 | 3 | 5 | 10
INPUTP | 1 | 91
LCT | 1 | 5 | Internal_Name
EQ | 3 | 
   !FPGA_data<2> = DONE & !FLASH_A_DQ_buffered<2>
	# !DONE & !FPGAData<2>;	// (2 pt, 3 inp)
    FPGA_data<2>.OE = !N_PZ_880;	// CTE	(1 pt, 1 inp)

MACROCELL | 5 | 3 | FLASH_A_DQ_buffered<2>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 3 | 5 | 3 | 8 | 2 | 7 | 9
INPUTS | 8 | DONE  | FPGA_A<23>  | FLASH_B_DQ<2>.PIN  | FLASH_A_DQ<2>.PIN  | AlternateCycle  | ConfProceed  | FLASH_A_DQ_buffered<2>  | LEDs<3>
INPUTMC | 4 | 3 | 3 | 4 | 10 | 5 | 3 | 15 | 14
INPUTP | 4 | 91 | 89 | 115 | 109
LCT | 1 | 2 | Internal_Name
EQ | 9 | 
   !FLASH_A_DQ_buffered<2> := DONE & FPGA_A<23> & !FLASH_B_DQ<2>.PIN
	# DONE & !FPGA_A<23> & !FLASH_A_DQ<2>.PIN
	# !DONE & !AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<2>
	# !DONE & AlternateCycle & ConfProceed & LEDs<3> & 
	!FLASH_B_DQ<2>.PIN
	# !DONE & AlternateCycle & ConfProceed & !LEDs<3> & 
	!FLASH_A_DQ<2>.PIN;	// (5 pt, 8 inp)
    FLASH_A_DQ_buffered<2>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 5 | 10 | FPGAData<2>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 2 | 5 | 10 | 8 | 2
INPUTS | 6 | DONE  | FPGAData<2>  | AlternateCycle  | ConfProceed  | FLASH_A_DQ_buffered<13>  | FLASH_A_DQ_buffered<5>
INPUTMC | 5 | 5 | 10 | 3 | 3 | 4 | 10 | 5 | 8 | 5 | 9
INPUTP | 1 | 91
LCT | 1 | 2 | Internal_Name
EQ | 6 | 
   !FPGAData<2> := DONE & !FPGAData<2>
	# !DONE & AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<13>
	# !DONE & !AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<5>;	// (3 pt, 6 inp)
    FPGAData<2>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 5 | 9 | FLASH_A_DQ_buffered<5>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 3 | 5 | 9 | 5 | 10 | 8 | 5
INPUTS | 8 | DONE  | FPGA_A<23>  | FLASH_B_DQ<5>.PIN  | FLASH_A_DQ<5>.PIN  | AlternateCycle  | ConfProceed  | FLASH_A_DQ_buffered<5>  | LEDs<3>
INPUTMC | 4 | 3 | 3 | 4 | 10 | 5 | 9 | 15 | 14
INPUTP | 4 | 91 | 89 | 118 | 125
LCT | 1 | 2 | Internal_Name
EQ | 9 | 
   !FLASH_A_DQ_buffered<5> := DONE & FPGA_A<23> & !FLASH_B_DQ<5>.PIN
	# DONE & !FPGA_A<23> & !FLASH_A_DQ<5>.PIN
	# !DONE & !AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<5>
	# !DONE & AlternateCycle & ConfProceed & LEDs<3> & 
	!FLASH_B_DQ<5>.PIN
	# !DONE & AlternateCycle & ConfProceed & !LEDs<3> & 
	!FLASH_A_DQ<5>.PIN;	// (5 pt, 8 inp)
    FLASH_A_DQ_buffered<5>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 8 | 3 | FPGA_data<3>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 3 | DONE  | FLASH_A_DQ_buffered<3>  | FPGAData<3>
INPUTMC | 2 | 6 | 15 | 6 | 7
INPUTP | 1 | 91
LCT | 1 | 5 | Internal_Name
EQ | 3 | 
   !FPGA_data<3> = DONE & !FLASH_A_DQ_buffered<3>
	# !DONE & !FPGAData<3>;	// (2 pt, 3 inp)
    FPGA_data<3>.OE = !N_PZ_880;	// CTE	(1 pt, 1 inp)

MACROCELL | 6 | 15 | FLASH_A_DQ_buffered<3>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 3 | 6 | 15 | 8 | 3 | 6 | 6
INPUTS | 8 | DONE  | FPGA_A<23>  | FLASH_B_DQ<3>.PIN  | FLASH_A_DQ<3>.PIN  | AlternateCycle  | ConfProceed  | FLASH_A_DQ_buffered<3>  | LEDs<3>
INPUTMC | 4 | 3 | 3 | 4 | 10 | 6 | 15 | 15 | 14
INPUTP | 4 | 91 | 89 | 116 | 112
LCT | 1 | 2 | Internal_Name
EQ | 9 | 
   !FLASH_A_DQ_buffered<3> := DONE & FPGA_A<23> & !FLASH_B_DQ<3>.PIN
	# DONE & !FPGA_A<23> & !FLASH_A_DQ<3>.PIN
	# !DONE & !AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<3>
	# !DONE & AlternateCycle & ConfProceed & LEDs<3> & 
	!FLASH_B_DQ<3>.PIN
	# !DONE & AlternateCycle & ConfProceed & !LEDs<3> & 
	!FLASH_A_DQ<3>.PIN;	// (5 pt, 8 inp)
    FLASH_A_DQ_buffered<3>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 6 | 7 | FPGAData<3>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 2 | 6 | 7 | 8 | 3
INPUTS | 6 | DONE  | FPGAData<3>  | AlternateCycle  | ConfProceed  | FLASH_A_DQ_buffered<12>  | FLASH_A_DQ_buffered<4>
INPUTMC | 5 | 6 | 7 | 3 | 3 | 4 | 10 | 4 | 3 | 6 | 14
INPUTP | 1 | 91
LCT | 1 | 2 | Internal_Name
EQ | 6 | 
   !FPGAData<3> := DONE & !FPGAData<3>
	# !DONE & AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<12>
	# !DONE & !AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<4>;	// (3 pt, 6 inp)
    FPGAData<3>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 6 | 14 | FLASH_A_DQ_buffered<4>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 3 | 6 | 14 | 6 | 7 | 8 | 4
INPUTS | 8 | DONE  | FPGA_A<23>  | FLASH_B_DQ<4>.PIN  | FLASH_A_DQ<4>.PIN  | AlternateCycle  | ConfProceed  | FLASH_A_DQ_buffered<4>  | LEDs<3>
INPUTMC | 4 | 3 | 3 | 4 | 10 | 6 | 14 | 15 | 14
INPUTP | 4 | 91 | 89 | 117 | 124
LCT | 1 | 2 | Internal_Name
EQ | 9 | 
   !FLASH_A_DQ_buffered<4> := DONE & FPGA_A<23> & !FLASH_B_DQ<4>.PIN
	# DONE & !FPGA_A<23> & !FLASH_A_DQ<4>.PIN
	# !DONE & !AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<4>
	# !DONE & AlternateCycle & ConfProceed & LEDs<3> & 
	!FLASH_B_DQ<4>.PIN
	# !DONE & AlternateCycle & ConfProceed & !LEDs<3> & 
	!FLASH_A_DQ<4>.PIN;	// (5 pt, 8 inp)
    FLASH_A_DQ_buffered<4>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 8 | 4 | FPGA_data<4>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 3 | DONE  | FLASH_A_DQ_buffered<4>  | FPGAData<4>
INPUTMC | 2 | 6 | 14 | 6 | 6
INPUTP | 1 | 91
LCT | 1 | 5 | Internal_Name
EQ | 3 | 
   !FPGA_data<4> = DONE & !FLASH_A_DQ_buffered<4>
	# !DONE & !FPGAData<4>;	// (2 pt, 3 inp)
    FPGA_data<4>.OE = !N_PZ_880;	// CTE	(1 pt, 1 inp)

MACROCELL | 6 | 6 | FPGAData<4>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 2 | 6 | 6 | 8 | 4
INPUTS | 6 | DONE  | FPGAData<4>  | AlternateCycle  | ConfProceed  | FLASH_A_DQ_buffered<11>  | FLASH_A_DQ_buffered<3>
INPUTMC | 5 | 6 | 6 | 3 | 3 | 4 | 10 | 4 | 5 | 6 | 15
INPUTP | 1 | 91
LCT | 1 | 2 | Internal_Name
EQ | 6 | 
   !FPGAData<4> := DONE & !FPGAData<4>
	# !DONE & AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<11>
	# !DONE & !AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<3>;	// (3 pt, 6 inp)
    FPGAData<4>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 8 | 5 | FPGA_data<5>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 3 | DONE  | FLASH_A_DQ_buffered<5>  | FPGAData<5>
INPUTMC | 2 | 5 | 9 | 7 | 9
INPUTP | 1 | 91
LCT | 1 | 5 | Internal_Name
EQ | 3 | 
   !FPGA_data<5> = DONE & !FLASH_A_DQ_buffered<5>
	# !DONE & !FPGAData<5>;	// (2 pt, 3 inp)
    FPGA_data<5>.OE = !N_PZ_880;	// CTE	(1 pt, 1 inp)

MACROCELL | 7 | 9 | FPGAData<5>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 2 | 7 | 9 | 8 | 5
INPUTS | 6 | DONE  | FPGAData<5>  | AlternateCycle  | ConfProceed  | FLASH_A_DQ_buffered<10>  | FLASH_A_DQ_buffered<2>
INPUTMC | 5 | 7 | 9 | 3 | 3 | 4 | 10 | 4 | 15 | 5 | 3
INPUTP | 1 | 91
LCT | 1 | 2 | Internal_Name
EQ | 6 | 
   !FPGAData<5> := DONE & !FPGAData<5>
	# !DONE & AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<10>
	# !DONE & !AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<2>;	// (3 pt, 6 inp)
    FPGAData<5>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 8 | 10 | FPGA_data<6>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 3 | DONE  | FLASH_A_DQ_buffered<6>  | FPGAData<6>
INPUTMC | 2 | 4 | 8 | 7 | 8
INPUTP | 1 | 91
LCT | 1 | 5 | Internal_Name
EQ | 3 | 
   !FPGA_data<6> = DONE & !FLASH_A_DQ_buffered<6>
	# !DONE & !FPGAData<6>;	// (2 pt, 3 inp)
    FPGA_data<6>.OE = !N_PZ_880;	// CTE	(1 pt, 1 inp)

MACROCELL | 7 | 8 | FPGAData<6>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 2 | 7 | 8 | 8 | 10
INPUTS | 6 | DONE  | FPGAData<6>  | AlternateCycle  | ConfProceed  | FLASH_A_DQ_buffered<9>  | FLASH_A_DQ_buffered<1>
INPUTMC | 5 | 7 | 8 | 3 | 3 | 4 | 10 | 6 | 8 | 5 | 6
INPUTP | 1 | 91
LCT | 1 | 2 | Internal_Name
EQ | 6 | 
   !FPGAData<6> := DONE & !FPGAData<6>
	# !DONE & AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<9>
	# !DONE & !AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<1>;	// (3 pt, 6 inp)
    FPGAData<6>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 6 | 8 | FLASH_A_DQ_buffered<9>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 3 | 6 | 8 | 7 | 8 | 8 | 13
INPUTS | 8 | DONE  | FPGA_A<23>  | FLASH_B_DQ<9>.PIN  | FLASH_A_DQ<9>.PIN  | AlternateCycle  | ConfProceed  | FLASH_A_DQ_buffered<9>  | LEDs<3>
INPUTMC | 4 | 3 | 3 | 4 | 10 | 6 | 8 | 15 | 14
INPUTP | 4 | 91 | 89 | 122 | 129
LCT | 1 | 2 | Internal_Name
EQ | 9 | 
   !FLASH_A_DQ_buffered<9> := DONE & FPGA_A<23> & !FLASH_B_DQ<9>.PIN
	# DONE & !FPGA_A<23> & !FLASH_A_DQ<9>.PIN
	# !DONE & !AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<9>
	# !DONE & AlternateCycle & ConfProceed & LEDs<3> & 
	!FLASH_B_DQ<9>.PIN
	# !DONE & AlternateCycle & ConfProceed & !LEDs<3> & 
	!FLASH_A_DQ<9>.PIN;	// (5 pt, 8 inp)
    FLASH_A_DQ_buffered<9>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 8 | 11 | FPGA_data<7>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 3 | DONE  | FLASH_A_DQ_buffered<7>  | FPGAData<7>
INPUTMC | 2 | 3 | 0 | 7 | 7
INPUTP | 1 | 91
LCT | 1 | 5 | Internal_Name
EQ | 3 | 
   !FPGA_data<7> = DONE & !FLASH_A_DQ_buffered<7>
	# !DONE & !FPGAData<7>;	// (2 pt, 3 inp)
    FPGA_data<7>.OE = !N_PZ_880;	// CTE	(1 pt, 1 inp)

MACROCELL | 7 | 7 | FPGAData<7>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 2 | 7 | 7 | 8 | 11
INPUTS | 6 | DONE  | FPGAData<7>  | AlternateCycle  | ConfProceed  | FLASH_A_DQ_buffered<8>  | FLASH_A_DQ_buffered<0>
INPUTMC | 5 | 7 | 7 | 3 | 3 | 4 | 10 | 6 | 9 | 4 | 6
INPUTP | 1 | 91
LCT | 1 | 2 | Internal_Name
EQ | 6 | 
   !FPGAData<7> := DONE & !FPGAData<7>
	# !DONE & AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<8>
	# !DONE & !AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<0>;	// (3 pt, 6 inp)
    FPGAData<7>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 6 | 9 | FLASH_A_DQ_buffered<8>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 3 | 6 | 9 | 7 | 7 | 8 | 12
INPUTS | 8 | DONE  | FPGA_A<23>  | FLASH_B_DQ<8>.PIN  | FLASH_A_DQ<8>.PIN  | AlternateCycle  | ConfProceed  | FLASH_A_DQ_buffered<8>  | LEDs<3>
INPUTMC | 4 | 3 | 3 | 4 | 10 | 6 | 9 | 15 | 14
INPUTP | 4 | 91 | 89 | 121 | 128
LCT | 1 | 2 | Internal_Name
EQ | 9 | 
   !FLASH_A_DQ_buffered<8> := DONE & FPGA_A<23> & !FLASH_B_DQ<8>.PIN
	# DONE & !FPGA_A<23> & !FLASH_A_DQ<8>.PIN
	# !DONE & !AlternateCycle & ConfProceed & 
	!FLASH_A_DQ_buffered<8>
	# !DONE & AlternateCycle & ConfProceed & LEDs<3> & 
	!FLASH_B_DQ<8>.PIN
	# !DONE & AlternateCycle & ConfProceed & !LEDs<3> & 
	!FLASH_A_DQ<8>.PIN;	// (5 pt, 8 inp)
    FLASH_A_DQ_buffered<8>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 8 | 12 | FPGA_data<8>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 2 | DONE  | FLASH_A_DQ_buffered<8>
INPUTMC | 1 | 6 | 9
INPUTP | 1 | 91
LCT | 1 | 5 | Internal_Name
EQ | 2 | 
   !FPGA_data<8> = DONE & !FLASH_A_DQ_buffered<8>;	// (1 pt, 2 inp)
    FPGA_data<8>.OE = !N_PZ_880;	// CTE	(1 pt, 1 inp)

MACROCELL | 8 | 13 | FPGA_data<9>_MC
ATTRIBUTES | 1141113602 | 2
INPUTS | 2 | DONE  | FLASH_A_DQ_buffered<9>
INPUTMC | 1 | 6 | 8
INPUTP | 1 | 91
LCT | 1 | 5 | Internal_Name
EQ | 2 | 
   !FPGA_data<9> = DONE & !FLASH_A_DQ_buffered<9>;	// (1 pt, 2 inp)
    FPGA_data<9>.OE = !N_PZ_880;	// CTE	(1 pt, 1 inp)

MACROCELL | 15 | 11 | LEDs<0>_MC
ATTRIBUTES | 1074004738 | 0
INPUTS | 1 | Program_B.PIN
INPUTP | 1 | 94
EQ | 1 | 
   LEDs<0> = Program_B.PIN;	// (1 pt, 1 inp)

MACROCELL | 15 | 12 | LEDs<1>_MC
ATTRIBUTES | 1074004738 | 0
INPUTS | 1 | INIT_B
INPUTP | 1 | 93
EQ | 1 | 
   LEDs<1> = INIT_B;	// (1 pt, 1 inp)

MACROCELL | 15 | 13 | LEDs<2>_MC
ATTRIBUTES | 1074004738 | 0
INPUTS | 1 | reboot
INPUTP | 1 | 148
EQ | 1 | 
   LEDs<2> = reboot;	// (1 pt, 1 inp)

MACROCELL | 15 | 0 | Program_B_MC
ATTRIBUTES | 2353267458 | 2
OUTPUTMC | 1 | 15 | 0
INPUTS | 24 | DONE  | reboot  | OldBoot  | Program_B  | BootCount<0>  | BootCount<10>  | BootCount<1>  | BootCount<11>  | BootCount<2>  | BootCount<12>  | BootCount<3>  | BootCount<13>  | BootCount<4>  | BootCount<14>  | BootCount<5>  | BootCount<15>  | BootCount<6>  | BootCount<16>  | BootCount<7>  | BootCount<17>  | BootCount<8>  | BootCount<18>  | BootCount<9>  | BootCount<19>
INPUTMC | 22 | 11 | 4 | 15 | 0 | 0 | 15 | 2 | 10 | 0 | 13 | 1 | 15 | 0 | 12 | 2 | 6 | 0 | 11 | 2 | 7 | 1 | 10 | 2 | 8 | 1 | 9 | 0 | 6 | 1 | 8 | 0 | 8 | 1 | 7 | 0 | 9 | 1 | 6 | 0 | 7 | 2 | 9 | 0 | 14
INPUTP | 2 | 91 | 148
LCT | 2 | 2 | Internal_Name | 5 | Internal_Name
EQ | 21 | 
   Program_B.T := DONE & !reboot & OldBoot & Program_B
	# !DONE & !Program_B & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & !BootCount<14> & 
	!BootCount<5> & !BootCount<15> & !BootCount<6> & !BootCount<16> & 
	!BootCount<7> & !BootCount<17> & !BootCount<8> & !BootCount<18> & 
	!BootCount<9> & !BootCount<19>
	# reboot & !Program_B & !BootCount<0> & 
	!BootCount<10> & !BootCount<1> & !BootCount<11> & !BootCount<2> & 
	!BootCount<12> & !BootCount<3> & !BootCount<13> & !BootCount<4> & 
	!BootCount<14> & !BootCount<5> & !BootCount<15> & !BootCount<6> & 
	!BootCount<16> & !BootCount<7> & !BootCount<17> & !BootCount<8> & 
	!BootCount<18> & !BootCount<9> & !BootCount<19>
	# !OldBoot & !Program_B & !BootCount<0> & 
	!BootCount<10> & !BootCount<1> & !BootCount<11> & !BootCount<2> & 
	!BootCount<12> & !BootCount<3> & !BootCount<13> & !BootCount<4> & 
	!BootCount<14> & !BootCount<5> & !BootCount<15> & !BootCount<6> & 
	!BootCount<16> & !BootCount<7> & !BootCount<17> & !BootCount<8> & 
	!BootCount<18> & !BootCount<9> & !BootCount<19>;	// (4 pt, 24 inp)
    Program_B.OE = !Mtrien_Program_B;	// CTE	(1 pt, 1 inp)
    Program_B.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 0 | 15 | BootCount<0>_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 22 | 0 | 14 | 2 | 9 | 0 | 7 | 1 | 6 | 0 | 9 | 1 | 7 | 0 | 8 | 1 | 8 | 0 | 6 | 1 | 9 | 2 | 8 | 1 | 10 | 2 | 7 | 0 | 11 | 2 | 6 | 0 | 12 | 1 | 15 | 0 | 13 | 2 | 10 | 0 | 15 | 15 | 0 | 0 | 10
INPUTS | 23 | DONE  | reboot  | OldBoot  | BootCount<0>  | BootCount<10>  | BootCount<1>  | BootCount<11>  | BootCount<2>  | BootCount<12>  | BootCount<3>  | BootCount<13>  | BootCount<4>  | BootCount<14>  | BootCount<5>  | BootCount<15>  | BootCount<6>  | BootCount<16>  | BootCount<7>  | BootCount<17>  | BootCount<8>  | BootCount<18>  | BootCount<9>  | BootCount<19>
INPUTMC | 21 | 11 | 4 | 0 | 15 | 2 | 10 | 0 | 13 | 1 | 15 | 0 | 12 | 2 | 6 | 0 | 11 | 2 | 7 | 1 | 10 | 2 | 8 | 1 | 9 | 0 | 6 | 1 | 8 | 0 | 8 | 1 | 7 | 0 | 9 | 1 | 6 | 0 | 7 | 2 | 9 | 0 | 14
INPUTP | 2 | 91 | 148
LCT | 1 | 2 | Internal_Name
EQ | 8 | 
   !BootCount<0>.T := DONE & !reboot & OldBoot & !BootCount<0>
	# !BootCount<0> & !BootCount<10> & !BootCount<1> & 
	!BootCount<11> & !BootCount<2> & !BootCount<12> & !BootCount<3> & 
	!BootCount<13> & !BootCount<4> & !BootCount<14> & !BootCount<5> & 
	!BootCount<15> & !BootCount<6> & !BootCount<16> & !BootCount<7> & 
	!BootCount<17> & !BootCount<8> & !BootCount<18> & !BootCount<9> & 
	!BootCount<19>;	// (2 pt, 23 inp)
    BootCount<0>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 2 | 10 | BootCount<10>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 22 | 0 | 14 | 2 | 9 | 0 | 7 | 1 | 6 | 0 | 9 | 1 | 7 | 0 | 8 | 1 | 8 | 0 | 6 | 1 | 9 | 2 | 8 | 1 | 10 | 2 | 7 | 0 | 11 | 2 | 6 | 0 | 12 | 1 | 15 | 0 | 13 | 2 | 10 | 0 | 15 | 15 | 0 | 0 | 10
INPUTS | 23 | BootCount<0>  | BootCount<10>  | BootCount<1>  | BootCount<2>  | BootCount<3>  | BootCount<4>  | BootCount<5>  | BootCount<6>  | BootCount<7>  | BootCount<8>  | BootCount<9>  | DONE  | reboot  | OldBoot  | BootCount<11>  | BootCount<12>  | BootCount<13>  | BootCount<14>  | BootCount<15>  | BootCount<16>  | BootCount<17>  | BootCount<18>  | BootCount<19>
INPUTMC | 21 | 0 | 15 | 2 | 10 | 0 | 13 | 0 | 12 | 0 | 11 | 1 | 10 | 1 | 9 | 1 | 8 | 1 | 7 | 1 | 6 | 2 | 9 | 11 | 4 | 1 | 15 | 2 | 6 | 2 | 7 | 2 | 8 | 0 | 6 | 0 | 8 | 0 | 9 | 0 | 7 | 0 | 14
INPUTP | 2 | 91 | 148
LCT | 1 | 2 | Internal_Name
EQ | 18 | 
   !BootCount<10> := BootCount<0> & !BootCount<10>
	# !BootCount<10> & BootCount<1>
	# !BootCount<10> & BootCount<2>
	# !BootCount<10> & BootCount<3>
	# !BootCount<10> & BootCount<4>
	# !BootCount<10> & BootCount<5>
	# !BootCount<10> & BootCount<6>
	# !BootCount<10> & BootCount<7>
	# !BootCount<10> & BootCount<8>
	# !BootCount<10> & BootCount<9>
	# DONE & !reboot & OldBoot
	# !BootCount<10> & !BootCount<11> & !BootCount<12> & 
	!BootCount<13> & !BootCount<14> & !BootCount<15> & !BootCount<16> & 
	!BootCount<17> & !BootCount<18> & !BootCount<19>
	# !BootCount<0> & BootCount<10> & !BootCount<1> & 
	!BootCount<2> & !BootCount<3> & !BootCount<4> & !BootCount<5> & 
	!BootCount<6> & !BootCount<7> & !BootCount<8> & !BootCount<9>;	// (13 pt, 23 inp)
    BootCount<10>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 0 | 13 | BootCount<1>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 22 | 0 | 14 | 2 | 9 | 0 | 7 | 1 | 6 | 0 | 9 | 1 | 7 | 0 | 8 | 1 | 8 | 0 | 6 | 1 | 9 | 2 | 8 | 1 | 10 | 2 | 7 | 0 | 11 | 2 | 6 | 0 | 12 | 1 | 15 | 0 | 13 | 2 | 10 | 0 | 15 | 15 | 0 | 0 | 10
INPUTS | 23 | BootCount<0>  | BootCount<1>  | DONE  | reboot  | OldBoot  | BootCount<10>  | BootCount<11>  | BootCount<2>  | BootCount<12>  | BootCount<3>  | BootCount<13>  | BootCount<4>  | BootCount<14>  | BootCount<5>  | BootCount<15>  | BootCount<6>  | BootCount<16>  | BootCount<7>  | BootCount<17>  | BootCount<8>  | BootCount<18>  | BootCount<9>  | BootCount<19>
INPUTMC | 21 | 0 | 15 | 0 | 13 | 11 | 4 | 2 | 10 | 1 | 15 | 0 | 12 | 2 | 6 | 0 | 11 | 2 | 7 | 1 | 10 | 2 | 8 | 1 | 9 | 0 | 6 | 1 | 8 | 0 | 8 | 1 | 7 | 0 | 9 | 1 | 6 | 0 | 7 | 2 | 9 | 0 | 14
INPUTP | 2 | 91 | 148
LCT | 1 | 2 | Internal_Name
EQ | 9 | 
   !BootCount<1> := BootCount<0> & !BootCount<1>
	# !BootCount<0> & BootCount<1>
	# DONE & !reboot & OldBoot
	# !BootCount<0> & !BootCount<10> & !BootCount<11> & 
	!BootCount<2> & !BootCount<12> & !BootCount<3> & !BootCount<13> & 
	!BootCount<4> & !BootCount<14> & !BootCount<5> & !BootCount<15> & 
	!BootCount<6> & !BootCount<16> & !BootCount<7> & !BootCount<17> & 
	!BootCount<8> & !BootCount<18> & !BootCount<9> & !BootCount<19>;	// (4 pt, 23 inp)
    BootCount<1>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 1 | 15 | BootCount<11>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 22 | 0 | 14 | 2 | 9 | 0 | 7 | 1 | 6 | 0 | 9 | 1 | 7 | 0 | 8 | 1 | 8 | 0 | 6 | 1 | 9 | 2 | 8 | 1 | 10 | 2 | 7 | 0 | 11 | 2 | 6 | 0 | 12 | 1 | 15 | 0 | 13 | 2 | 10 | 0 | 15 | 15 | 0 | 0 | 10
INPUTS | 23 | BootCount<0>  | BootCount<11>  | BootCount<10>  | BootCount<1>  | BootCount<2>  | BootCount<3>  | BootCount<4>  | BootCount<5>  | BootCount<6>  | BootCount<7>  | BootCount<8>  | BootCount<9>  | DONE  | reboot  | OldBoot  | BootCount<12>  | BootCount<13>  | BootCount<14>  | BootCount<15>  | BootCount<16>  | BootCount<17>  | BootCount<18>  | BootCount<19>
INPUTMC | 21 | 0 | 15 | 1 | 15 | 2 | 10 | 0 | 13 | 0 | 12 | 0 | 11 | 1 | 10 | 1 | 9 | 1 | 8 | 1 | 7 | 1 | 6 | 2 | 9 | 11 | 4 | 2 | 6 | 2 | 7 | 2 | 8 | 0 | 6 | 0 | 8 | 0 | 9 | 0 | 7 | 0 | 14
INPUTP | 2 | 91 | 148
LCT | 1 | 2 | Internal_Name
EQ | 20 | 
   !BootCount<11> := BootCount<0> & !BootCount<11>
	# BootCount<10> & !BootCount<11>
	# BootCount<1> & !BootCount<11>
	# !BootCount<11> & BootCount<2>
	# !BootCount<11> & BootCount<3>
	# !BootCount<11> & BootCount<4>
	# !BootCount<11> & BootCount<5>
	# !BootCount<11> & BootCount<6>
	# !BootCount<11> & BootCount<7>
	# !BootCount<11> & BootCount<8>
	# !BootCount<11> & BootCount<9>
	# DONE & !reboot & OldBoot
	# !BootCount<11> & !BootCount<12> & !BootCount<13> & 
	!BootCount<14> & !BootCount<15> & !BootCount<16> & !BootCount<17> & 
	!BootCount<18> & !BootCount<19>
	# !BootCount<0> & !BootCount<10> & !BootCount<1> & 
	BootCount<11> & !BootCount<2> & !BootCount<3> & !BootCount<4> & 
	!BootCount<5> & !BootCount<6> & !BootCount<7> & !BootCount<8> & 
	!BootCount<9>;	// (14 pt, 23 inp)
    BootCount<11>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 0 | 12 | BootCount<2>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 22 | 0 | 14 | 2 | 9 | 0 | 7 | 1 | 6 | 0 | 9 | 1 | 7 | 0 | 8 | 1 | 8 | 0 | 6 | 1 | 9 | 2 | 8 | 1 | 10 | 2 | 7 | 0 | 11 | 2 | 6 | 0 | 12 | 1 | 15 | 0 | 13 | 2 | 10 | 0 | 15 | 15 | 0 | 0 | 10
INPUTS | 23 | BootCount<0>  | BootCount<2>  | BootCount<1>  | DONE  | reboot  | OldBoot  | BootCount<10>  | BootCount<11>  | BootCount<12>  | BootCount<3>  | BootCount<13>  | BootCount<4>  | BootCount<14>  | BootCount<5>  | BootCount<15>  | BootCount<6>  | BootCount<16>  | BootCount<7>  | BootCount<17>  | BootCount<8>  | BootCount<18>  | BootCount<9>  | BootCount<19>
INPUTMC | 21 | 0 | 15 | 0 | 12 | 0 | 13 | 11 | 4 | 2 | 10 | 1 | 15 | 2 | 6 | 0 | 11 | 2 | 7 | 1 | 10 | 2 | 8 | 1 | 9 | 0 | 6 | 1 | 8 | 0 | 8 | 1 | 7 | 0 | 9 | 1 | 6 | 0 | 7 | 2 | 9 | 0 | 14
INPUTP | 2 | 91 | 148
LCT | 1 | 2 | Internal_Name
EQ | 10 | 
   !BootCount<2> := BootCount<0> & !BootCount<2>
	# BootCount<1> & !BootCount<2>
	# DONE & !reboot & OldBoot
	# !BootCount<0> & !BootCount<1> & BootCount<2>
	# !BootCount<10> & !BootCount<11> & !BootCount<2> & 
	!BootCount<12> & !BootCount<3> & !BootCount<13> & !BootCount<4> & 
	!BootCount<14> & !BootCount<5> & !BootCount<15> & !BootCount<6> & 
	!BootCount<16> & !BootCount<7> & !BootCount<17> & !BootCount<8> & 
	!BootCount<18> & !BootCount<9> & !BootCount<19>;	// (5 pt, 23 inp)
    BootCount<2>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 2 | 6 | BootCount<12>_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 22 | 0 | 14 | 2 | 9 | 0 | 7 | 1 | 6 | 0 | 9 | 1 | 7 | 0 | 8 | 1 | 8 | 0 | 6 | 1 | 9 | 2 | 8 | 1 | 10 | 2 | 7 | 0 | 11 | 2 | 6 | 0 | 12 | 1 | 15 | 0 | 13 | 2 | 10 | 0 | 15 | 15 | 0 | 0 | 10
INPUTS | 23 | DONE  | reboot  | OldBoot  | BootCount<12>  | BootCount<0>  | BootCount<10>  | BootCount<1>  | BootCount<11>  | BootCount<2>  | BootCount<3>  | BootCount<4>  | BootCount<5>  | BootCount<6>  | BootCount<7>  | BootCount<8>  | BootCount<9>  | BootCount<13>  | BootCount<14>  | BootCount<15>  | BootCount<16>  | BootCount<17>  | BootCount<18>  | BootCount<19>
INPUTMC | 21 | 11 | 4 | 2 | 6 | 0 | 15 | 2 | 10 | 0 | 13 | 1 | 15 | 0 | 12 | 0 | 11 | 1 | 10 | 1 | 9 | 1 | 8 | 1 | 7 | 1 | 6 | 2 | 9 | 2 | 7 | 2 | 8 | 0 | 6 | 0 | 8 | 0 | 9 | 0 | 7 | 0 | 14
INPUTP | 2 | 91 | 148
LCT | 1 | 2 | Internal_Name
EQ | 42 | 
   BootCount<12>.T := DONE & !reboot & OldBoot & !BootCount<12>
	# !DONE & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & BootCount<12> & 
	!BootCount<3> & !BootCount<4> & !BootCount<5> & !BootCount<6> & 
	!BootCount<7> & !BootCount<8> & !BootCount<9>
	# reboot & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & BootCount<12> & 
	!BootCount<3> & !BootCount<4> & !BootCount<5> & !BootCount<6> & 
	!BootCount<7> & !BootCount<8> & !BootCount<9>
	# !OldBoot & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & BootCount<12> & 
	!BootCount<3> & !BootCount<4> & !BootCount<5> & !BootCount<6> & 
	!BootCount<7> & !BootCount<8> & !BootCount<9>
	# !BootCount<0> & !BootCount<10> & !BootCount<1> & 
	!BootCount<11> & !BootCount<2> & !BootCount<12> & !BootCount<3> & 
	BootCount<13> & !BootCount<4> & !BootCount<5> & !BootCount<6> & 
	!BootCount<7> & !BootCount<8> & !BootCount<9>
	# !BootCount<0> & !BootCount<10> & !BootCount<1> & 
	!BootCount<11> & !BootCount<2> & !BootCount<12> & !BootCount<3> & 
	!BootCount<4> & BootCount<14> & !BootCount<5> & !BootCount<6> & 
	!BootCount<7> & !BootCount<8> & !BootCount<9>
	# !BootCount<0> & !BootCount<10> & !BootCount<1> & 
	!BootCount<11> & !BootCount<2> & !BootCount<12> & !BootCount<3> & 
	!BootCount<4> & !BootCount<5> & BootCount<15> & !BootCount<6> & 
	!BootCount<7> & !BootCount<8> & !BootCount<9>
	# !BootCount<0> & !BootCount<10> & !BootCount<1> & 
	!BootCount<11> & !BootCount<2> & !BootCount<12> & !BootCount<3> & 
	!BootCount<4> & !BootCount<5> & !BootCount<6> & BootCount<16> & 
	!BootCount<7> & !BootCount<8> & !BootCount<9>
	# !BootCount<0> & !BootCount<10> & !BootCount<1> & 
	!BootCount<11> & !BootCount<2> & !BootCount<12> & !BootCount<3> & 
	!BootCount<4> & !BootCount<5> & !BootCount<6> & !BootCount<7> & 
	BootCount<17> & !BootCount<8> & !BootCount<9>
	# !BootCount<0> & !BootCount<10> & !BootCount<1> & 
	!BootCount<11> & !BootCount<2> & !BootCount<12> & !BootCount<3> & 
	!BootCount<4> & !BootCount<5> & !BootCount<6> & !BootCount<7> & 
	!BootCount<8> & BootCount<18> & !BootCount<9>
	# !BootCount<0> & !BootCount<10> & !BootCount<1> & 
	!BootCount<11> & !BootCount<2> & !BootCount<12> & !BootCount<3> & 
	!BootCount<4> & !BootCount<5> & !BootCount<6> & !BootCount<7> & 
	!BootCount<8> & !BootCount<9> & BootCount<19>;	// (11 pt, 23 inp)
    BootCount<12>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 0 | 11 | BootCount<3>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 22 | 0 | 14 | 2 | 9 | 0 | 7 | 1 | 6 | 0 | 9 | 1 | 7 | 0 | 8 | 1 | 8 | 0 | 6 | 1 | 9 | 2 | 8 | 1 | 10 | 2 | 7 | 0 | 11 | 2 | 6 | 0 | 12 | 1 | 15 | 0 | 13 | 2 | 10 | 0 | 15 | 15 | 0 | 0 | 10
INPUTS | 23 | BootCount<0>  | BootCount<3>  | BootCount<1>  | BootCount<2>  | DONE  | reboot  | OldBoot  | BootCount<10>  | BootCount<11>  | BootCount<12>  | BootCount<13>  | BootCount<4>  | BootCount<14>  | BootCount<5>  | BootCount<15>  | BootCount<6>  | BootCount<16>  | BootCount<7>  | BootCount<17>  | BootCount<8>  | BootCount<18>  | BootCount<9>  | BootCount<19>
INPUTMC | 21 | 0 | 15 | 0 | 11 | 0 | 13 | 0 | 12 | 11 | 4 | 2 | 10 | 1 | 15 | 2 | 6 | 2 | 7 | 1 | 10 | 2 | 8 | 1 | 9 | 0 | 6 | 1 | 8 | 0 | 8 | 1 | 7 | 0 | 9 | 1 | 6 | 0 | 7 | 2 | 9 | 0 | 14
INPUTP | 2 | 91 | 148
LCT | 1 | 2 | Internal_Name
EQ | 12 | 
   !BootCount<3> := BootCount<0> & !BootCount<3>
	# BootCount<1> & !BootCount<3>
	# BootCount<2> & !BootCount<3>
	# DONE & !reboot & OldBoot
	# !BootCount<0> & !BootCount<1> & !BootCount<2> & 
	BootCount<3>
	# !BootCount<10> & !BootCount<11> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & !BootCount<14> & 
	!BootCount<5> & !BootCount<15> & !BootCount<6> & !BootCount<16> & 
	!BootCount<7> & !BootCount<17> & !BootCount<8> & !BootCount<18> & 
	!BootCount<9> & !BootCount<19>;	// (6 pt, 23 inp)
    BootCount<3>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 2 | 7 | BootCount<13>_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 22 | 0 | 14 | 2 | 9 | 0 | 7 | 1 | 6 | 0 | 9 | 1 | 7 | 0 | 8 | 1 | 8 | 0 | 6 | 1 | 9 | 2 | 8 | 1 | 10 | 2 | 7 | 0 | 11 | 2 | 6 | 0 | 12 | 1 | 15 | 0 | 13 | 2 | 10 | 0 | 15 | 15 | 0 | 0 | 10
INPUTS | 23 | DONE  | reboot  | OldBoot  | BootCount<13>  | BootCount<0>  | BootCount<10>  | BootCount<1>  | BootCount<11>  | BootCount<2>  | BootCount<12>  | BootCount<3>  | BootCount<4>  | BootCount<5>  | BootCount<6>  | BootCount<7>  | BootCount<8>  | BootCount<9>  | BootCount<14>  | BootCount<15>  | BootCount<16>  | BootCount<17>  | BootCount<18>  | BootCount<19>
INPUTMC | 21 | 11 | 4 | 2 | 7 | 0 | 15 | 2 | 10 | 0 | 13 | 1 | 15 | 0 | 12 | 2 | 6 | 0 | 11 | 1 | 10 | 1 | 9 | 1 | 8 | 1 | 7 | 1 | 6 | 2 | 9 | 2 | 8 | 0 | 6 | 0 | 8 | 0 | 9 | 0 | 7 | 0 | 14
INPUTP | 2 | 91 | 148
LCT | 1 | 2 | Internal_Name
EQ | 38 | 
   BootCount<13>.T := DONE & !reboot & OldBoot & !BootCount<13>
	# !DONE & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & BootCount<13> & !BootCount<4> & !BootCount<5> & 
	!BootCount<6> & !BootCount<7> & !BootCount<8> & !BootCount<9>
	# reboot & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & BootCount<13> & !BootCount<4> & !BootCount<5> & 
	!BootCount<6> & !BootCount<7> & !BootCount<8> & !BootCount<9>
	# !OldBoot & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & BootCount<13> & !BootCount<4> & !BootCount<5> & 
	!BootCount<6> & !BootCount<7> & !BootCount<8> & !BootCount<9>
	# !BootCount<0> & !BootCount<10> & !BootCount<1> & 
	!BootCount<11> & !BootCount<2> & !BootCount<12> & !BootCount<3> & 
	!BootCount<13> & !BootCount<4> & BootCount<14> & !BootCount<5> & 
	!BootCount<6> & !BootCount<7> & !BootCount<8> & !BootCount<9>
	# !BootCount<0> & !BootCount<10> & !BootCount<1> & 
	!BootCount<11> & !BootCount<2> & !BootCount<12> & !BootCount<3> & 
	!BootCount<13> & !BootCount<4> & !BootCount<5> & BootCount<15> & 
	!BootCount<6> & !BootCount<7> & !BootCount<8> & !BootCount<9>
	# !BootCount<0> & !BootCount<10> & !BootCount<1> & 
	!BootCount<11> & !BootCount<2> & !BootCount<12> & !BootCount<3> & 
	!BootCount<13> & !BootCount<4> & !BootCount<5> & !BootCount<6> & 
	BootCount<16> & !BootCount<7> & !BootCount<8> & !BootCount<9>
	# !BootCount<0> & !BootCount<10> & !BootCount<1> & 
	!BootCount<11> & !BootCount<2> & !BootCount<12> & !BootCount<3> & 
	!BootCount<13> & !BootCount<4> & !BootCount<5> & !BootCount<6> & 
	!BootCount<7> & BootCount<17> & !BootCount<8> & !BootCount<9>
	# !BootCount<0> & !BootCount<10> & !BootCount<1> & 
	!BootCount<11> & !BootCount<2> & !BootCount<12> & !BootCount<3> & 
	!BootCount<13> & !BootCount<4> & !BootCount<5> & !BootCount<6> & 
	!BootCount<7> & !BootCount<8> & BootCount<18> & !BootCount<9>
	# !BootCount<0> & !BootCount<10> & !BootCount<1> & 
	!BootCount<11> & !BootCount<2> & !BootCount<12> & !BootCount<3> & 
	!BootCount<13> & !BootCount<4> & !BootCount<5> & !BootCount<6> & 
	!BootCount<7> & !BootCount<8> & !BootCount<9> & BootCount<19>;	// (10 pt, 23 inp)
    BootCount<13>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 1 | 10 | BootCount<4>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 22 | 0 | 14 | 2 | 9 | 0 | 7 | 1 | 6 | 0 | 9 | 1 | 7 | 0 | 8 | 1 | 8 | 0 | 6 | 1 | 9 | 2 | 8 | 1 | 10 | 2 | 7 | 0 | 11 | 2 | 6 | 0 | 12 | 1 | 15 | 0 | 13 | 2 | 10 | 0 | 15 | 15 | 0 | 0 | 10
INPUTS | 23 | BootCount<0>  | BootCount<4>  | BootCount<1>  | BootCount<2>  | BootCount<3>  | DONE  | reboot  | OldBoot  | BootCount<10>  | BootCount<11>  | BootCount<12>  | BootCount<13>  | BootCount<14>  | BootCount<5>  | BootCount<15>  | BootCount<6>  | BootCount<16>  | BootCount<7>  | BootCount<17>  | BootCount<8>  | BootCount<18>  | BootCount<9>  | BootCount<19>
INPUTMC | 21 | 0 | 15 | 1 | 10 | 0 | 13 | 0 | 12 | 0 | 11 | 11 | 4 | 2 | 10 | 1 | 15 | 2 | 6 | 2 | 7 | 2 | 8 | 1 | 9 | 0 | 6 | 1 | 8 | 0 | 8 | 1 | 7 | 0 | 9 | 1 | 6 | 0 | 7 | 2 | 9 | 0 | 14
INPUTP | 2 | 91 | 148
LCT | 1 | 2 | Internal_Name
EQ | 13 | 
   !BootCount<4> := BootCount<0> & !BootCount<4>
	# BootCount<1> & !BootCount<4>
	# BootCount<2> & !BootCount<4>
	# BootCount<3> & !BootCount<4>
	# DONE & !reboot & OldBoot
	# !BootCount<0> & !BootCount<1> & !BootCount<2> & 
	!BootCount<3> & BootCount<4>
	# !BootCount<10> & !BootCount<11> & !BootCount<12> & 
	!BootCount<13> & !BootCount<4> & !BootCount<14> & !BootCount<5> & 
	!BootCount<15> & !BootCount<6> & !BootCount<16> & !BootCount<7> & 
	!BootCount<17> & !BootCount<8> & !BootCount<18> & !BootCount<9> & 
	!BootCount<19>;	// (7 pt, 23 inp)
    BootCount<4>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 2 | 8 | BootCount<14>_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 22 | 0 | 14 | 2 | 9 | 0 | 7 | 1 | 6 | 0 | 9 | 1 | 7 | 0 | 8 | 1 | 8 | 0 | 6 | 1 | 9 | 2 | 8 | 1 | 10 | 2 | 7 | 0 | 11 | 2 | 6 | 0 | 12 | 1 | 15 | 0 | 13 | 2 | 10 | 0 | 15 | 15 | 0 | 0 | 10
INPUTS | 23 | DONE  | reboot  | OldBoot  | BootCount<14>  | BootCount<0>  | BootCount<10>  | BootCount<1>  | BootCount<11>  | BootCount<2>  | BootCount<12>  | BootCount<3>  | BootCount<13>  | BootCount<4>  | BootCount<5>  | BootCount<6>  | BootCount<7>  | BootCount<8>  | BootCount<9>  | BootCount<15>  | BootCount<16>  | BootCount<17>  | BootCount<18>  | BootCount<19>
INPUTMC | 21 | 11 | 4 | 2 | 8 | 0 | 15 | 2 | 10 | 0 | 13 | 1 | 15 | 0 | 12 | 2 | 6 | 0 | 11 | 2 | 7 | 1 | 10 | 1 | 9 | 1 | 8 | 1 | 7 | 1 | 6 | 2 | 9 | 0 | 6 | 0 | 8 | 0 | 9 | 0 | 7 | 0 | 14
INPUTP | 2 | 91 | 148
LCT | 1 | 2 | Internal_Name
EQ | 42 | 
   BootCount<14>.T := DONE & !reboot & OldBoot & !BootCount<14>
	# !DONE & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & BootCount<14> & 
	!BootCount<5> & !BootCount<6> & !BootCount<7> & !BootCount<8> & 
	!BootCount<9>
	# reboot & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & BootCount<14> & 
	!BootCount<5> & !BootCount<6> & !BootCount<7> & !BootCount<8> & 
	!BootCount<9>
	# !OldBoot & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & BootCount<14> & 
	!BootCount<5> & !BootCount<6> & !BootCount<7> & !BootCount<8> & 
	!BootCount<9>
	# !BootCount<0> & !BootCount<10> & !BootCount<1> & 
	!BootCount<11> & !BootCount<2> & !BootCount<12> & !BootCount<3> & 
	!BootCount<13> & !BootCount<4> & !BootCount<14> & !BootCount<5> & 
	BootCount<15> & !BootCount<6> & !BootCount<7> & !BootCount<8> & 
	!BootCount<9>
	# !BootCount<0> & !BootCount<10> & !BootCount<1> & 
	!BootCount<11> & !BootCount<2> & !BootCount<12> & !BootCount<3> & 
	!BootCount<13> & !BootCount<4> & !BootCount<14> & !BootCount<5> & 
	!BootCount<6> & BootCount<16> & !BootCount<7> & !BootCount<8> & 
	!BootCount<9>
	# !BootCount<0> & !BootCount<10> & !BootCount<1> & 
	!BootCount<11> & !BootCount<2> & !BootCount<12> & !BootCount<3> & 
	!BootCount<13> & !BootCount<4> & !BootCount<14> & !BootCount<5> & 
	!BootCount<6> & !BootCount<7> & BootCount<17> & !BootCount<8> & 
	!BootCount<9>
	# !BootCount<0> & !BootCount<10> & !BootCount<1> & 
	!BootCount<11> & !BootCount<2> & !BootCount<12> & !BootCount<3> & 
	!BootCount<13> & !BootCount<4> & !BootCount<14> & !BootCount<5> & 
	!BootCount<6> & !BootCount<7> & !BootCount<8> & BootCount<18> & 
	!BootCount<9>
	# !BootCount<0> & !BootCount<10> & !BootCount<1> & 
	!BootCount<11> & !BootCount<2> & !BootCount<12> & !BootCount<3> & 
	!BootCount<13> & !BootCount<4> & !BootCount<14> & !BootCount<5> & 
	!BootCount<6> & !BootCount<7> & !BootCount<8> & !BootCount<9> & 
	BootCount<19>;	// (9 pt, 23 inp)
    BootCount<14>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 1 | 9 | BootCount<5>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 22 | 0 | 14 | 2 | 9 | 0 | 7 | 1 | 6 | 0 | 9 | 1 | 7 | 0 | 8 | 1 | 8 | 0 | 6 | 1 | 9 | 2 | 8 | 1 | 10 | 2 | 7 | 0 | 11 | 2 | 6 | 0 | 12 | 1 | 15 | 0 | 13 | 2 | 10 | 0 | 15 | 15 | 0 | 0 | 10
INPUTS | 23 | BootCount<0>  | BootCount<5>  | BootCount<1>  | BootCount<2>  | BootCount<3>  | BootCount<4>  | DONE  | reboot  | OldBoot  | BootCount<10>  | BootCount<11>  | BootCount<12>  | BootCount<13>  | BootCount<14>  | BootCount<15>  | BootCount<6>  | BootCount<16>  | BootCount<7>  | BootCount<17>  | BootCount<8>  | BootCount<18>  | BootCount<9>  | BootCount<19>
INPUTMC | 21 | 0 | 15 | 1 | 9 | 0 | 13 | 0 | 12 | 0 | 11 | 1 | 10 | 11 | 4 | 2 | 10 | 1 | 15 | 2 | 6 | 2 | 7 | 2 | 8 | 0 | 6 | 1 | 8 | 0 | 8 | 1 | 7 | 0 | 9 | 1 | 6 | 0 | 7 | 2 | 9 | 0 | 14
INPUTP | 2 | 91 | 148
LCT | 1 | 2 | Internal_Name
EQ | 13 | 
   !BootCount<5> := BootCount<0> & !BootCount<5>
	# BootCount<1> & !BootCount<5>
	# BootCount<2> & !BootCount<5>
	# BootCount<3> & !BootCount<5>
	# BootCount<4> & !BootCount<5>
	# DONE & !reboot & OldBoot
	# !BootCount<0> & !BootCount<1> & !BootCount<2> & 
	!BootCount<3> & !BootCount<4> & BootCount<5>
	# !BootCount<10> & !BootCount<11> & !BootCount<12> & 
	!BootCount<13> & !BootCount<14> & !BootCount<5> & !BootCount<15> & 
	!BootCount<6> & !BootCount<16> & !BootCount<7> & !BootCount<17> & 
	!BootCount<8> & !BootCount<18> & !BootCount<9> & !BootCount<19>;	// (8 pt, 23 inp)
    BootCount<5>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 0 | 6 | BootCount<15>_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 22 | 0 | 14 | 2 | 9 | 0 | 7 | 1 | 6 | 0 | 9 | 1 | 7 | 0 | 8 | 1 | 8 | 0 | 6 | 1 | 9 | 2 | 8 | 1 | 10 | 2 | 7 | 0 | 11 | 2 | 6 | 0 | 12 | 1 | 15 | 0 | 13 | 2 | 10 | 0 | 15 | 15 | 0 | 0 | 10
INPUTS | 23 | DONE  | reboot  | OldBoot  | BootCount<15>  | BootCount<0>  | BootCount<10>  | BootCount<1>  | BootCount<11>  | BootCount<2>  | BootCount<12>  | BootCount<3>  | BootCount<13>  | BootCount<4>  | BootCount<14>  | BootCount<5>  | BootCount<6>  | BootCount<7>  | BootCount<8>  | BootCount<9>  | BootCount<16>  | BootCount<17>  | BootCount<18>  | BootCount<19>
INPUTMC | 21 | 11 | 4 | 0 | 6 | 0 | 15 | 2 | 10 | 0 | 13 | 1 | 15 | 0 | 12 | 2 | 6 | 0 | 11 | 2 | 7 | 1 | 10 | 2 | 8 | 1 | 9 | 1 | 8 | 1 | 7 | 1 | 6 | 2 | 9 | 0 | 8 | 0 | 9 | 0 | 7 | 0 | 14
INPUTP | 2 | 91 | 148
LCT | 1 | 2 | Internal_Name
EQ | 37 | 
   BootCount<15>.T := DONE & !reboot & OldBoot & !BootCount<15>
	# !DONE & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & !BootCount<14> & 
	!BootCount<5> & BootCount<15> & !BootCount<6> & !BootCount<7> & 
	!BootCount<8> & !BootCount<9>
	# reboot & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & !BootCount<14> & 
	!BootCount<5> & BootCount<15> & !BootCount<6> & !BootCount<7> & 
	!BootCount<8> & !BootCount<9>
	# !OldBoot & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & !BootCount<14> & 
	!BootCount<5> & BootCount<15> & !BootCount<6> & !BootCount<7> & 
	!BootCount<8> & !BootCount<9>
	# !BootCount<0> & !BootCount<10> & !BootCount<1> & 
	!BootCount<11> & !BootCount<2> & !BootCount<12> & !BootCount<3> & 
	!BootCount<13> & !BootCount<4> & !BootCount<14> & !BootCount<5> & 
	!BootCount<15> & !BootCount<6> & BootCount<16> & !BootCount<7> & 
	!BootCount<8> & !BootCount<9>
	# !BootCount<0> & !BootCount<10> & !BootCount<1> & 
	!BootCount<11> & !BootCount<2> & !BootCount<12> & !BootCount<3> & 
	!BootCount<13> & !BootCount<4> & !BootCount<14> & !BootCount<5> & 
	!BootCount<15> & !BootCount<6> & !BootCount<7> & BootCount<17> & 
	!BootCount<8> & !BootCount<9>
	# !BootCount<0> & !BootCount<10> & !BootCount<1> & 
	!BootCount<11> & !BootCount<2> & !BootCount<12> & !BootCount<3> & 
	!BootCount<13> & !BootCount<4> & !BootCount<14> & !BootCount<5> & 
	!BootCount<15> & !BootCount<6> & !BootCount<7> & !BootCount<8> & 
	BootCount<18> & !BootCount<9>
	# !BootCount<0> & !BootCount<10> & !BootCount<1> & 
	!BootCount<11> & !BootCount<2> & !BootCount<12> & !BootCount<3> & 
	!BootCount<13> & !BootCount<4> & !BootCount<14> & !BootCount<5> & 
	!BootCount<15> & !BootCount<6> & !BootCount<7> & !BootCount<8> & 
	!BootCount<9> & BootCount<19>;	// (8 pt, 23 inp)
    BootCount<15>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 1 | 8 | BootCount<6>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 22 | 0 | 14 | 2 | 9 | 0 | 7 | 1 | 6 | 0 | 9 | 1 | 7 | 0 | 8 | 1 | 8 | 0 | 6 | 1 | 9 | 2 | 8 | 1 | 10 | 2 | 7 | 0 | 11 | 2 | 6 | 0 | 12 | 1 | 15 | 0 | 13 | 2 | 10 | 0 | 15 | 15 | 0 | 0 | 10
INPUTS | 23 | BootCount<0>  | BootCount<6>  | BootCount<1>  | BootCount<2>  | BootCount<3>  | BootCount<4>  | BootCount<5>  | DONE  | reboot  | OldBoot  | BootCount<10>  | BootCount<11>  | BootCount<12>  | BootCount<13>  | BootCount<14>  | BootCount<15>  | BootCount<16>  | BootCount<7>  | BootCount<17>  | BootCount<8>  | BootCount<18>  | BootCount<9>  | BootCount<19>
INPUTMC | 21 | 0 | 15 | 1 | 8 | 0 | 13 | 0 | 12 | 0 | 11 | 1 | 10 | 1 | 9 | 11 | 4 | 2 | 10 | 1 | 15 | 2 | 6 | 2 | 7 | 2 | 8 | 0 | 6 | 0 | 8 | 1 | 7 | 0 | 9 | 1 | 6 | 0 | 7 | 2 | 9 | 0 | 14
INPUTP | 2 | 91 | 148
LCT | 1 | 2 | Internal_Name
EQ | 14 | 
   !BootCount<6> := BootCount<0> & !BootCount<6>
	# BootCount<1> & !BootCount<6>
	# BootCount<2> & !BootCount<6>
	# BootCount<3> & !BootCount<6>
	# BootCount<4> & !BootCount<6>
	# BootCount<5> & !BootCount<6>
	# DONE & !reboot & OldBoot
	# !BootCount<0> & !BootCount<1> & !BootCount<2> & 
	!BootCount<3> & !BootCount<4> & !BootCount<5> & BootCount<6>
	# !BootCount<10> & !BootCount<11> & !BootCount<12> & 
	!BootCount<13> & !BootCount<14> & !BootCount<15> & !BootCount<6> & 
	!BootCount<16> & !BootCount<7> & !BootCount<17> & !BootCount<8> & 
	!BootCount<18> & !BootCount<9> & !BootCount<19>;	// (9 pt, 23 inp)
    BootCount<6>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 0 | 8 | BootCount<16>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 22 | 0 | 8 | 0 | 14 | 2 | 9 | 0 | 7 | 1 | 6 | 0 | 9 | 1 | 7 | 1 | 8 | 0 | 6 | 1 | 9 | 2 | 8 | 1 | 10 | 2 | 7 | 0 | 11 | 2 | 6 | 0 | 12 | 1 | 15 | 0 | 13 | 2 | 10 | 0 | 15 | 15 | 0 | 0 | 10
INPUTS | 23 | BootCount<16>  | DONE  | reboot  | OldBoot  | BootCount<0>  | BootCount<10>  | BootCount<1>  | BootCount<11>  | BootCount<2>  | BootCount<12>  | BootCount<3>  | BootCount<13>  | BootCount<4>  | BootCount<14>  | BootCount<5>  | BootCount<15>  | BootCount<6>  | BootCount<7>  | BootCount<8>  | BootCount<9>  | BootCount<17>  | BootCount<18>  | BootCount<19>
INPUTMC | 21 | 0 | 8 | 11 | 4 | 0 | 15 | 2 | 10 | 0 | 13 | 1 | 15 | 0 | 12 | 2 | 6 | 0 | 11 | 2 | 7 | 1 | 10 | 2 | 8 | 1 | 9 | 0 | 6 | 1 | 8 | 1 | 7 | 1 | 6 | 2 | 9 | 0 | 9 | 0 | 7 | 0 | 14
INPUTP | 2 | 91 | 148
LCT | 1 | 2 | Internal_Name
EQ | 53 | 
   !BootCount<16> := !BootCount<16>
	$ DONE & !reboot & OldBoot & BootCount<16>
	# !BootCount<0> & !BootCount<10> & !BootCount<1> & 
	!BootCount<11> & !BootCount<2> & !BootCount<12> & !BootCount<3> & 
	!BootCount<13> & !BootCount<4> & !BootCount<14> & !BootCount<5> & 
	!BootCount<15> & !BootCount<6> & BootCount<16> & !BootCount<7> & 
	!BootCount<8> & !BootCount<9>
	# !DONE & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & !BootCount<14> & 
	!BootCount<5> & !BootCount<15> & !BootCount<6> & !BootCount<16> & 
	!BootCount<7> & BootCount<17> & !BootCount<8> & !BootCount<9>
	# !DONE & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & !BootCount<14> & 
	!BootCount<5> & !BootCount<15> & !BootCount<6> & !BootCount<16> & 
	!BootCount<7> & !BootCount<8> & BootCount<18> & !BootCount<9>
	# !DONE & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & !BootCount<14> & 
	!BootCount<5> & !BootCount<15> & !BootCount<6> & !BootCount<16> & 
	!BootCount<7> & !BootCount<8> & !BootCount<9> & BootCount<19>
	# reboot & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & !BootCount<14> & 
	!BootCount<5> & !BootCount<15> & !BootCount<6> & !BootCount<16> & 
	!BootCount<7> & BootCount<17> & !BootCount<8> & !BootCount<9>
	# reboot & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & !BootCount<14> & 
	!BootCount<5> & !BootCount<15> & !BootCount<6> & !BootCount<16> & 
	!BootCount<7> & !BootCount<8> & BootCount<18> & !BootCount<9>
	# reboot & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & !BootCount<14> & 
	!BootCount<5> & !BootCount<15> & !BootCount<6> & !BootCount<16> & 
	!BootCount<7> & !BootCount<8> & !BootCount<9> & BootCount<19>
	# !OldBoot & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & !BootCount<14> & 
	!BootCount<5> & !BootCount<15> & !BootCount<6> & !BootCount<16> & 
	!BootCount<7> & BootCount<17> & !BootCount<8> & !BootCount<9>
	# !OldBoot & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & !BootCount<14> & 
	!BootCount<5> & !BootCount<15> & !BootCount<6> & !BootCount<16> & 
	!BootCount<7> & !BootCount<8> & BootCount<18> & !BootCount<9>
	# !OldBoot & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & !BootCount<14> & 
	!BootCount<5> & !BootCount<15> & !BootCount<6> & !BootCount<16> & 
	!BootCount<7> & !BootCount<8> & !BootCount<9> & BootCount<19>;	// (12 pt, 23 inp)
    BootCount<16>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 1 | 7 | BootCount<7>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 22 | 0 | 14 | 2 | 9 | 0 | 7 | 1 | 6 | 0 | 9 | 1 | 7 | 0 | 8 | 1 | 8 | 0 | 6 | 1 | 9 | 2 | 8 | 1 | 10 | 2 | 7 | 0 | 11 | 2 | 6 | 0 | 12 | 1 | 15 | 0 | 13 | 2 | 10 | 0 | 15 | 15 | 0 | 0 | 10
INPUTS | 23 | BootCount<0>  | BootCount<7>  | BootCount<1>  | BootCount<2>  | BootCount<3>  | BootCount<4>  | BootCount<5>  | BootCount<6>  | DONE  | reboot  | OldBoot  | BootCount<10>  | BootCount<11>  | BootCount<12>  | BootCount<13>  | BootCount<14>  | BootCount<15>  | BootCount<16>  | BootCount<17>  | BootCount<8>  | BootCount<18>  | BootCount<9>  | BootCount<19>
INPUTMC | 21 | 0 | 15 | 1 | 7 | 0 | 13 | 0 | 12 | 0 | 11 | 1 | 10 | 1 | 9 | 1 | 8 | 11 | 4 | 2 | 10 | 1 | 15 | 2 | 6 | 2 | 7 | 2 | 8 | 0 | 6 | 0 | 8 | 0 | 9 | 1 | 6 | 0 | 7 | 2 | 9 | 0 | 14
INPUTP | 2 | 91 | 148
LCT | 1 | 2 | Internal_Name
EQ | 16 | 
   !BootCount<7> := BootCount<0> & !BootCount<7>
	# BootCount<1> & !BootCount<7>
	# BootCount<2> & !BootCount<7>
	# BootCount<3> & !BootCount<7>
	# BootCount<4> & !BootCount<7>
	# BootCount<5> & !BootCount<7>
	# BootCount<6> & !BootCount<7>
	# DONE & !reboot & OldBoot
	# !BootCount<0> & !BootCount<1> & !BootCount<2> & 
	!BootCount<3> & !BootCount<4> & !BootCount<5> & !BootCount<6> & 
	BootCount<7>
	# !BootCount<10> & !BootCount<11> & !BootCount<12> & 
	!BootCount<13> & !BootCount<14> & !BootCount<15> & !BootCount<16> & 
	!BootCount<7> & !BootCount<17> & !BootCount<8> & !BootCount<18> & 
	!BootCount<9> & !BootCount<19>;	// (10 pt, 23 inp)
    BootCount<7>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 0 | 9 | BootCount<17>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 22 | 0 | 9 | 0 | 14 | 2 | 9 | 0 | 7 | 1 | 6 | 1 | 7 | 0 | 8 | 1 | 8 | 0 | 6 | 1 | 9 | 2 | 8 | 1 | 10 | 2 | 7 | 0 | 11 | 2 | 6 | 0 | 12 | 1 | 15 | 0 | 13 | 2 | 10 | 0 | 15 | 15 | 0 | 0 | 10
INPUTS | 23 | BootCount<17>  | DONE  | reboot  | OldBoot  | BootCount<0>  | BootCount<10>  | BootCount<1>  | BootCount<11>  | BootCount<2>  | BootCount<12>  | BootCount<3>  | BootCount<13>  | BootCount<4>  | BootCount<14>  | BootCount<5>  | BootCount<15>  | BootCount<6>  | BootCount<16>  | BootCount<7>  | BootCount<8>  | BootCount<9>  | BootCount<18>  | BootCount<19>
INPUTMC | 21 | 0 | 9 | 11 | 4 | 0 | 15 | 2 | 10 | 0 | 13 | 1 | 15 | 0 | 12 | 2 | 6 | 0 | 11 | 2 | 7 | 1 | 10 | 2 | 8 | 1 | 9 | 0 | 6 | 1 | 8 | 0 | 8 | 1 | 7 | 1 | 6 | 2 | 9 | 0 | 7 | 0 | 14
INPUTP | 2 | 91 | 148
LCT | 1 | 2 | Internal_Name
EQ | 44 | 
   !BootCount<17> := !BootCount<17>
	$ DONE & !reboot & OldBoot & BootCount<17>
	# !BootCount<0> & !BootCount<10> & !BootCount<1> & 
	!BootCount<11> & !BootCount<2> & !BootCount<12> & !BootCount<3> & 
	!BootCount<13> & !BootCount<4> & !BootCount<14> & !BootCount<5> & 
	!BootCount<15> & !BootCount<6> & !BootCount<16> & !BootCount<7> & 
	BootCount<17> & !BootCount<8> & !BootCount<9>
	# !DONE & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & !BootCount<14> & 
	!BootCount<5> & !BootCount<15> & !BootCount<6> & !BootCount<16> & 
	!BootCount<7> & !BootCount<17> & !BootCount<8> & BootCount<18> & 
	!BootCount<9>
	# !DONE & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & !BootCount<14> & 
	!BootCount<5> & !BootCount<15> & !BootCount<6> & !BootCount<16> & 
	!BootCount<7> & !BootCount<17> & !BootCount<8> & !BootCount<9> & 
	BootCount<19>
	# reboot & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & !BootCount<14> & 
	!BootCount<5> & !BootCount<15> & !BootCount<6> & !BootCount<16> & 
	!BootCount<7> & !BootCount<17> & !BootCount<8> & BootCount<18> & 
	!BootCount<9>
	# reboot & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & !BootCount<14> & 
	!BootCount<5> & !BootCount<15> & !BootCount<6> & !BootCount<16> & 
	!BootCount<7> & !BootCount<17> & !BootCount<8> & !BootCount<9> & 
	BootCount<19>
	# !OldBoot & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & !BootCount<14> & 
	!BootCount<5> & !BootCount<15> & !BootCount<6> & !BootCount<16> & 
	!BootCount<7> & !BootCount<17> & !BootCount<8> & BootCount<18> & 
	!BootCount<9>
	# !OldBoot & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & !BootCount<14> & 
	!BootCount<5> & !BootCount<15> & !BootCount<6> & !BootCount<16> & 
	!BootCount<7> & !BootCount<17> & !BootCount<8> & !BootCount<9> & 
	BootCount<19>;	// (9 pt, 23 inp)
    BootCount<17>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 1 | 6 | BootCount<8>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 22 | 0 | 14 | 2 | 9 | 0 | 7 | 1 | 6 | 0 | 9 | 1 | 7 | 0 | 8 | 1 | 8 | 0 | 6 | 1 | 9 | 2 | 8 | 1 | 10 | 2 | 7 | 0 | 11 | 2 | 6 | 0 | 12 | 1 | 15 | 0 | 13 | 2 | 10 | 0 | 15 | 15 | 0 | 0 | 10
INPUTS | 23 | BootCount<0>  | BootCount<8>  | BootCount<1>  | BootCount<2>  | BootCount<3>  | BootCount<4>  | BootCount<5>  | BootCount<6>  | BootCount<7>  | DONE  | reboot  | OldBoot  | BootCount<10>  | BootCount<11>  | BootCount<12>  | BootCount<13>  | BootCount<14>  | BootCount<15>  | BootCount<16>  | BootCount<17>  | BootCount<18>  | BootCount<9>  | BootCount<19>
INPUTMC | 21 | 0 | 15 | 1 | 6 | 0 | 13 | 0 | 12 | 0 | 11 | 1 | 10 | 1 | 9 | 1 | 8 | 1 | 7 | 11 | 4 | 2 | 10 | 1 | 15 | 2 | 6 | 2 | 7 | 2 | 8 | 0 | 6 | 0 | 8 | 0 | 9 | 0 | 7 | 2 | 9 | 0 | 14
INPUTP | 2 | 91 | 148
LCT | 1 | 2 | Internal_Name
EQ | 17 | 
   !BootCount<8> := BootCount<0> & !BootCount<8>
	# BootCount<1> & !BootCount<8>
	# BootCount<2> & !BootCount<8>
	# BootCount<3> & !BootCount<8>
	# BootCount<4> & !BootCount<8>
	# BootCount<5> & !BootCount<8>
	# BootCount<6> & !BootCount<8>
	# BootCount<7> & !BootCount<8>
	# DONE & !reboot & OldBoot
	# !BootCount<0> & !BootCount<1> & !BootCount<2> & 
	!BootCount<3> & !BootCount<4> & !BootCount<5> & !BootCount<6> & 
	!BootCount<7> & BootCount<8>
	# !BootCount<10> & !BootCount<11> & !BootCount<12> & 
	!BootCount<13> & !BootCount<14> & !BootCount<15> & !BootCount<16> & 
	!BootCount<17> & !BootCount<8> & !BootCount<18> & !BootCount<9> & 
	!BootCount<19>;	// (11 pt, 23 inp)
    BootCount<8>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 0 | 7 | BootCount<18>_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 22 | 0 | 14 | 2 | 9 | 0 | 7 | 1 | 6 | 0 | 9 | 1 | 7 | 0 | 8 | 1 | 8 | 0 | 6 | 1 | 9 | 2 | 8 | 1 | 10 | 2 | 7 | 0 | 11 | 2 | 6 | 0 | 12 | 1 | 15 | 0 | 13 | 2 | 10 | 0 | 15 | 15 | 0 | 0 | 10
INPUTS | 23 | DONE  | reboot  | OldBoot  | BootCount<18>  | BootCount<0>  | BootCount<10>  | BootCount<1>  | BootCount<11>  | BootCount<2>  | BootCount<12>  | BootCount<3>  | BootCount<13>  | BootCount<4>  | BootCount<14>  | BootCount<5>  | BootCount<15>  | BootCount<6>  | BootCount<16>  | BootCount<7>  | BootCount<17>  | BootCount<8>  | BootCount<9>  | BootCount<19>
INPUTMC | 21 | 11 | 4 | 0 | 7 | 0 | 15 | 2 | 10 | 0 | 13 | 1 | 15 | 0 | 12 | 2 | 6 | 0 | 11 | 2 | 7 | 1 | 10 | 2 | 8 | 1 | 9 | 0 | 6 | 1 | 8 | 0 | 8 | 1 | 7 | 0 | 9 | 1 | 6 | 2 | 9 | 0 | 14
INPUTP | 2 | 91 | 148
LCT | 1 | 2 | Internal_Name
EQ | 26 | 
   BootCount<18>.T := DONE & !reboot & OldBoot & !BootCount<18>
	# !DONE & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & !BootCount<14> & 
	!BootCount<5> & !BootCount<15> & !BootCount<6> & !BootCount<16> & 
	!BootCount<7> & !BootCount<17> & !BootCount<8> & BootCount<18> & 
	!BootCount<9>
	# reboot & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & !BootCount<14> & 
	!BootCount<5> & !BootCount<15> & !BootCount<6> & !BootCount<16> & 
	!BootCount<7> & !BootCount<17> & !BootCount<8> & BootCount<18> & 
	!BootCount<9>
	# !OldBoot & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & !BootCount<14> & 
	!BootCount<5> & !BootCount<15> & !BootCount<6> & !BootCount<16> & 
	!BootCount<7> & !BootCount<17> & !BootCount<8> & BootCount<18> & 
	!BootCount<9>
	# !BootCount<0> & !BootCount<10> & !BootCount<1> & 
	!BootCount<11> & !BootCount<2> & !BootCount<12> & !BootCount<3> & 
	!BootCount<13> & !BootCount<4> & !BootCount<14> & !BootCount<5> & 
	!BootCount<15> & !BootCount<6> & !BootCount<16> & !BootCount<7> & 
	!BootCount<17> & !BootCount<8> & !BootCount<18> & !BootCount<9> & 
	BootCount<19>;	// (5 pt, 23 inp)
    BootCount<18>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 2 | 9 | BootCount<9>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 22 | 0 | 14 | 2 | 9 | 0 | 7 | 1 | 6 | 0 | 9 | 1 | 7 | 0 | 8 | 1 | 8 | 0 | 6 | 1 | 9 | 2 | 8 | 1 | 10 | 2 | 7 | 0 | 11 | 2 | 6 | 0 | 12 | 1 | 15 | 0 | 13 | 2 | 10 | 0 | 15 | 15 | 0 | 0 | 10
INPUTS | 23 | BootCount<0>  | BootCount<9>  | BootCount<1>  | BootCount<2>  | BootCount<3>  | BootCount<4>  | BootCount<5>  | BootCount<6>  | BootCount<7>  | BootCount<8>  | DONE  | reboot  | OldBoot  | BootCount<10>  | BootCount<11>  | BootCount<12>  | BootCount<13>  | BootCount<14>  | BootCount<15>  | BootCount<16>  | BootCount<17>  | BootCount<18>  | BootCount<19>
INPUTMC | 21 | 0 | 15 | 2 | 9 | 0 | 13 | 0 | 12 | 0 | 11 | 1 | 10 | 1 | 9 | 1 | 8 | 1 | 7 | 1 | 6 | 11 | 4 | 2 | 10 | 1 | 15 | 2 | 6 | 2 | 7 | 2 | 8 | 0 | 6 | 0 | 8 | 0 | 9 | 0 | 7 | 0 | 14
INPUTP | 2 | 91 | 148
LCT | 1 | 2 | Internal_Name
EQ | 17 | 
   !BootCount<9> := BootCount<0> & !BootCount<9>
	# BootCount<1> & !BootCount<9>
	# BootCount<2> & !BootCount<9>
	# BootCount<3> & !BootCount<9>
	# BootCount<4> & !BootCount<9>
	# BootCount<5> & !BootCount<9>
	# BootCount<6> & !BootCount<9>
	# BootCount<7> & !BootCount<9>
	# BootCount<8> & !BootCount<9>
	# DONE & !reboot & OldBoot
	# !BootCount<0> & !BootCount<1> & !BootCount<2> & 
	!BootCount<3> & !BootCount<4> & !BootCount<5> & !BootCount<6> & 
	!BootCount<7> & !BootCount<8> & BootCount<9>
	# !BootCount<10> & !BootCount<11> & !BootCount<12> & 
	!BootCount<13> & !BootCount<14> & !BootCount<15> & !BootCount<16> & 
	!BootCount<17> & !BootCount<18> & !BootCount<9> & !BootCount<19>;	// (12 pt, 23 inp)
    BootCount<9>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 0 | 14 | BootCount<19>_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 22 | 0 | 14 | 2 | 9 | 0 | 7 | 1 | 6 | 0 | 9 | 1 | 7 | 0 | 8 | 1 | 8 | 0 | 6 | 1 | 9 | 2 | 8 | 1 | 10 | 2 | 7 | 0 | 11 | 2 | 6 | 0 | 12 | 1 | 15 | 0 | 13 | 2 | 10 | 0 | 15 | 15 | 0 | 0 | 10
INPUTS | 23 | DONE  | reboot  | OldBoot  | BootCount<19>  | BootCount<0>  | BootCount<10>  | BootCount<1>  | BootCount<11>  | BootCount<2>  | BootCount<12>  | BootCount<3>  | BootCount<13>  | BootCount<4>  | BootCount<14>  | BootCount<5>  | BootCount<15>  | BootCount<6>  | BootCount<16>  | BootCount<7>  | BootCount<17>  | BootCount<8>  | BootCount<18>  | BootCount<9>
INPUTMC | 21 | 11 | 4 | 0 | 14 | 0 | 15 | 2 | 10 | 0 | 13 | 1 | 15 | 0 | 12 | 2 | 6 | 0 | 11 | 2 | 7 | 1 | 10 | 2 | 8 | 1 | 9 | 0 | 6 | 1 | 8 | 0 | 8 | 1 | 7 | 0 | 9 | 1 | 6 | 0 | 7 | 2 | 9
INPUTP | 2 | 91 | 148
LCT | 1 | 2 | Internal_Name
EQ | 20 | 
   BootCount<19>.T := DONE & !reboot & OldBoot & !BootCount<19>
	# !DONE & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & !BootCount<14> & 
	!BootCount<5> & !BootCount<15> & !BootCount<6> & !BootCount<16> & 
	!BootCount<7> & !BootCount<17> & !BootCount<8> & !BootCount<18> & 
	!BootCount<9> & BootCount<19>
	# reboot & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & !BootCount<14> & 
	!BootCount<5> & !BootCount<15> & !BootCount<6> & !BootCount<16> & 
	!BootCount<7> & !BootCount<17> & !BootCount<8> & !BootCount<18> & 
	!BootCount<9> & BootCount<19>
	# !OldBoot & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & !BootCount<14> & 
	!BootCount<5> & !BootCount<15> & !BootCount<6> & !BootCount<16> & 
	!BootCount<7> & !BootCount<17> & !BootCount<8> & !BootCount<18> & 
	!BootCount<9> & BootCount<19>;	// (4 pt, 23 inp)
    BootCount<19>.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

MACROCELL | 0 | 10 | Mtrien_Program_B_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 1 | 0 | 10
INPUTS | 24 | DONE  | reboot  | OldBoot  | Mtrien_Program_B  | BootCount<0>  | BootCount<10>  | BootCount<1>  | BootCount<11>  | BootCount<2>  | BootCount<12>  | BootCount<3>  | BootCount<13>  | BootCount<4>  | BootCount<14>  | BootCount<5>  | BootCount<15>  | BootCount<6>  | BootCount<16>  | BootCount<7>  | BootCount<17>  | BootCount<8>  | BootCount<18>  | BootCount<9>  | BootCount<19>
INPUTMC | 22 | 11 | 4 | 0 | 10 | 0 | 15 | 2 | 10 | 0 | 13 | 1 | 15 | 0 | 12 | 2 | 6 | 0 | 11 | 2 | 7 | 1 | 10 | 2 | 8 | 1 | 9 | 0 | 6 | 1 | 8 | 0 | 8 | 1 | 7 | 0 | 9 | 1 | 6 | 0 | 7 | 2 | 9 | 0 | 14
INPUTP | 2 | 91 | 148
LCT | 1 | 2 | Internal_Name
EQ | 20 | 
   Mtrien_Program_B.T := DONE & !reboot & OldBoot & Mtrien_Program_B
	# !DONE & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & !BootCount<14> & 
	!BootCount<5> & !BootCount<15> & !BootCount<6> & !BootCount<16> & 
	!BootCount<7> & !BootCount<17> & !BootCount<8> & !BootCount<18> & 
	!BootCount<9> & !BootCount<19> & !Mtrien_Program_B
	# reboot & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & !BootCount<14> & 
	!BootCount<5> & !BootCount<15> & !BootCount<6> & !BootCount<16> & 
	!BootCount<7> & !BootCount<17> & !BootCount<8> & !BootCount<18> & 
	!BootCount<9> & !BootCount<19> & !Mtrien_Program_B
	# !OldBoot & !BootCount<0> & !BootCount<10> & 
	!BootCount<1> & !BootCount<11> & !BootCount<2> & !BootCount<12> & 
	!BootCount<3> & !BootCount<13> & !BootCount<4> & !BootCount<14> & 
	!BootCount<5> & !BootCount<15> & !BootCount<6> & !BootCount<16> & 
	!BootCount<7> & !BootCount<17> & !BootCount<8> & !BootCount<18> & 
	!BootCount<9> & !BootCount<19> & !Mtrien_Program_B;	// (4 pt, 24 inp)
    Mtrien_Program_B.CLK = N_PZ_983;	// CTC	(1 pt, 1 inp)

PIN | CPLD_100MHZ | 16448 | 16 | LVCMOS33 | 59 | 5 | 7 | 6 | 15 | 2 | 15 | 4 | 0 | 3 | 8 | 8
PIN | DONE | 64 | 16 | LVCMOS33 | 91 | 138 | 4 | 14 | 7 | 6 | 5 | 2 | 5 | 4 | 5 | 5 | 5 | 11 | 5 | 12 | 5 | 13 | 5 | 14 | 5 | 15 | 6 | 13 | 6 | 12 | 4 | 13 | 6 | 11 | 6 | 10 | 6 | 5 | 4 | 12 | 4 | 11 | 4 | 4 | 4 | 2 | 4 | 1 | 4 | 0 | 5 | 0 | 5 | 1 | 12 | 0 | 11 | 2 | 12 | 15 | 13 | 15 | 13 | 13 | 13 | 12 | 13 | 11 | 13 | 4 | 15 | 15 | 12 | 1 | 12 | 2 | 12 | 3 | 12 | 4 | 12 | 5 | 12 | 11 | 12 | 12 | 12 | 13 | 12 | 14 | 6 | 3 | 6 | 2 | 4 | 10 | 3 | 3 | 3 | 2 | 6 | 1 | 7 | 2 | 6 | 0 | 7 | 1 | 7 | 4 | 7 | 5 | 7 | 10 | 7 | 14 | 7 | 11 | 7 | 13 | 15 | 2 | 15 | 4 | 0 | 5 | 0 | 4 | 1 | 14 | 2 | 15 | 3 | 4 | 3 | 5 | 3 | 11 | 3 | 12 | 3 | 13 | 3 | 15 | 3 | 6 | 3 | 7 | 3 | 8 | 3 | 9 | 3 | 10 | 3 | 14 | 4 | 6 | 5 | 7 | 3 | 0 | 3 | 1 | 8 | 0 | 8 | 9 | 4 | 15 | 8 | 14 | 4 | 5 | 8 | 15 | 4 | 3 | 9 | 15 | 5 | 8 | 9 | 14 | 4 | 7 | 9 | 13 | 9 | 12 | 5 | 6 | 4 | 8 | 4 | 9 | 8 | 1 | 5 | 3 | 5 | 9 | 5 | 10 | 8 | 2 | 6 | 15 | 6 | 14 | 6 | 7 | 8 | 3 | 6 | 6 | 8 | 4 | 7 | 9 | 8 | 5 | 6 | 8 | 7 | 8 | 8 | 10 | 6 | 9 | 7 | 7 | 8 | 11 | 8 | 12 | 8 | 13 | 0 | 14 | 2 | 9 | 0 | 7 | 1 | 6 | 0 | 9 | 1 | 7 | 0 | 8 | 1 | 8 | 0 | 6 | 1 | 9 | 2 | 8 | 1 | 10 | 2 | 7 | 0 | 11 | 2 | 6 | 0 | 12 | 1 | 15 | 0 | 13 | 2 | 10 | 0 | 15 | 15 | 0 | 0 | 10
PIN | FPGA_A<0> | 64 | 16 | LVCMOS33 | 158 | 1 | 4 | 14
PIN | FPGA_A<10> | 64 | 16 | LVCMOS33 | 185 | 1 | 5 | 2
PIN | FPGA_A<11> | 64 | 16 | LVCMOS33 | 190 | 1 | 5 | 4
PIN | FPGA_A<12> | 64 | 16 | LVCMOS33 | 191 | 1 | 5 | 5
PIN | FPGA_A<13> | 64 | 16 | LVCMOS33 | 192 | 1 | 5 | 11
PIN | FPGA_A<14> | 64 | 16 | LVCMOS33 | 194 | 1 | 5 | 12
PIN | FPGA_A<15> | 64 | 16 | LVCMOS33 | 195 | 1 | 5 | 13
PIN | FPGA_A<16> | 64 | 16 | LVCMOS33 | 196 | 1 | 5 | 14
PIN | FPGA_A<17> | 64 | 16 | LVCMOS33 | 142 | 1 | 5 | 15
PIN | FPGA_A<18> | 64 | 16 | LVCMOS33 | 143 | 1 | 6 | 13
PIN | FPGA_A<19> | 64 | 16 | LVCMOS33 | 144 | 1 | 6 | 12
PIN | FPGA_A<1> | 64 | 16 | LVCMOS33 | 159 | 1 | 4 | 13
PIN | FPGA_A<20> | 64 | 16 | LVCMOS33 | 145 | 1 | 6 | 11
PIN | FPGA_A<21> | 64 | 16 | LVCMOS33 | 146 | 1 | 6 | 10
PIN | FPGA_A<22> | 64 | 16 | LVCMOS33 | 147 | 1 | 6 | 5
PIN | FPGA_A<2> | 64 | 16 | LVCMOS33 | 160 | 1 | 4 | 12
PIN | FPGA_A<3> | 64 | 16 | LVCMOS33 | 161 | 1 | 4 | 11
PIN | FPGA_A<4> | 64 | 16 | LVCMOS33 | 162 | 1 | 4 | 4
PIN | FPGA_A<5> | 64 | 16 | LVCMOS33 | 163 | 1 | 4 | 2
PIN | FPGA_A<6> | 64 | 16 | LVCMOS33 | 166 | 1 | 4 | 1
PIN | FPGA_A<7> | 64 | 16 | LVCMOS33 | 167 | 1 | 4 | 0
PIN | FPGA_A<8> | 64 | 16 | LVCMOS33 | 183 | 1 | 5 | 0
PIN | FPGA_A<9> | 64 | 16 | LVCMOS33 | 184 | 1 | 5 | 1
PIN | FPGA_E | 64 | 16 | LVCMOS33 | 152 | 2 | 6 | 3 | 7 | 4
PIN | FPGA_A<23> | 64 | 16 | LVCMOS33 | 89 | 18 | 6 | 3 | 7 | 4 | 4 | 6 | 5 | 7 | 3 | 0 | 4 | 15 | 4 | 5 | 4 | 3 | 5 | 8 | 4 | 7 | 5 | 6 | 4 | 8 | 5 | 3 | 5 | 9 | 6 | 15 | 6 | 14 | 6 | 8 | 6 | 9
PIN | FPGA_G | 64 | 16 | LVCMOS33 | 151 | 3 | 6 | 2 | 7 | 5 | 11 | 2
PIN | FPGA_L | 64 | 16 | LVCMOS33 | 153 | 2 | 7 | 2 | 7 | 14
PIN | FPGA_W | 64 | 16 | LVCMOS33 | 150 | 2 | 7 | 1 | 7 | 13
PIN | reboot | 64 | 16 | LVCMOS33 | 148 | 25 | 15 | 14 | 15 | 13 | 0 | 14 | 2 | 9 | 0 | 7 | 1 | 6 | 0 | 9 | 1 | 7 | 0 | 8 | 1 | 8 | 0 | 6 | 1 | 9 | 2 | 8 | 1 | 10 | 2 | 7 | 0 | 11 | 2 | 6 | 0 | 12 | 1 | 15 | 0 | 13 | 2 | 10 | 0 | 15 | 15 | 0 | 0 | 10 | 11 | 4
PIN | INIT_B | 64 | 16 | LVCMOS33 | 93 | 2 | 15 | 12 | 15 | 1
PIN | FLASH_A_A<0> | 536871040 | 0 | LVCMOS33 | 43
PIN | FLASH_A_A<10> | 536871040 | 0 | LVCMOS33 | 58
PIN | FLASH_A_A<11> | 536871040 | 0 | LVCMOS33 | 60
PIN | FLASH_A_A<12> | 536871040 | 0 | LVCMOS33 | 61
PIN | FLASH_A_A<13> | 536871040 | 0 | LVCMOS33 | 62
PIN | FLASH_A_A<14> | 536871040 | 0 | LVCMOS33 | 64
PIN | FLASH_A_A<15> | 536871040 | 0 | LVCMOS33 | 65
PIN | FLASH_A_A<16> | 536871040 | 0 | LVCMOS33 | 66
PIN | FLASH_A_A<17> | 536871040 | 0 | LVCMOS33 | 67
PIN | FLASH_A_A<18> | 536871040 | 0 | LVCMOS33 | 30
PIN | FLASH_A_A<19> | 536871040 | 0 | LVCMOS33 | 31
PIN | FLASH_A_A<1> | 536871040 | 0 | LVCMOS33 | 44
PIN | FLASH_A_A<20> | 536871040 | 0 | LVCMOS33 | 32
PIN | FLASH_A_A<21> | 536871040 | 0 | LVCMOS33 | 33
PIN | FLASH_A_A<22> | 536871040 | 0 | LVCMOS33 | 34
PIN | FLASH_A_A<23> | 536871040 | 0 | LVCMOS33 | 35
PIN | FLASH_A_A<2> | 536871040 | 0 | LVCMOS33 | 45
PIN | FLASH_A_A<3> | 536871040 | 0 | LVCMOS33 | 47
PIN | FLASH_A_A<4> | 536871040 | 0 | LVCMOS33 | 49
PIN | FLASH_A_A<5> | 536871040 | 0 | LVCMOS33 | 51
PIN | FLASH_A_A<6> | 536871040 | 0 | LVCMOS33 | 52
PIN | FLASH_A_A<7> | 536871040 | 0 | LVCMOS33 | 53
PIN | FLASH_A_A<8> | 536871040 | 0 | LVCMOS33 | 54
PIN | FLASH_A_A<9> | 536871040 | 0 | LVCMOS33 | 55
PIN | FLASH_A_E | 536871040 | 0 | LVCMOS33 | 37
PIN | FLASH_A_G | 536871040 | 0 | LVCMOS33 | 38
PIN | FLASH_A_K | 536871040 | 0 | LVCMOS33 | 40
PIN | FLASH_A_L | 536871040 | 0 | LVCMOS33 | 70
PIN | FLASH_A_RP | 536871040 | 0 | LVCMOS33 | 41
PIN | FLASH_A_RW | 536871040 | 0 | LVCMOS33 | 71
PIN | FLASH_A_W | 536871040 | 0 | LVCMOS33 | 69
PIN | FLASH_A_WP | 536871040 | 0 | LVCMOS33 | 68
PIN | FLASH_B_E | 536871040 | 0 | LVCMOS33 | 73
PIN | FLASH_B_G | 536871040 | 0 | LVCMOS33 | 74
PIN | FLASH_B_K | 536871040 | 0 | LVCMOS33 | 75
PIN | FLASH_B_L | 536871040 | 0 | LVCMOS33 | 79
PIN | FLASH_B_RP | 536871040 | 0 | LVCMOS33 | 76
PIN | FLASH_B_RW | 536871040 | 0 | LVCMOS33 | 80
PIN | FLASH_B_W | 536871040 | 0 | LVCMOS33 | 78
PIN | FLASH_B_WP | 536871040 | 0 | LVCMOS33 | 77
PIN | FPGA_CCLK | 536871040 | 0 | LVCMOS33 | 92
PIN | FPGA_clock | 536871040 | 0 | LVCMOS33 | 90
PIN | LEDs<0> | 536871040 | 0 | LVCMOS33 | 87
PIN | LEDs<1> | 536871040 | 0 | LVCMOS33 | 86
PIN | LEDs<2> | 536871040 | 0 | LVCMOS33 | 84
PIN | LEDs<3> | 536871040 | 0 | LVCMOS33 | 82
PIN | FLASH_A_DQ<0> | 536870976 | 16 | LVCMOS33 | 107 | 1 | 4 | 6
PIN | FLASH_A_DQ<10> | 536870976 | 16 | LVCMOS33 | 131 | 1 | 4 | 15
PIN | FLASH_A_DQ<11> | 536870976 | 16 | LVCMOS33 | 132 | 1 | 4 | 5
PIN | FLASH_A_DQ<12> | 536870976 | 16 | LVCMOS33 | 133 | 1 | 4 | 3
PIN | FLASH_A_DQ<13> | 536870976 | 16 | LVCMOS33 | 134 | 1 | 5 | 8
PIN | FLASH_A_DQ<14> | 536870976 | 16 | LVCMOS33 | 138 | 1 | 4 | 7
PIN | FLASH_A_DQ<15> | 536870976 | 16 | LVCMOS33 | 81 | 1 | 5 | 7
PIN | FLASH_A_DQ<1> | 536870976 | 16 | LVCMOS33 | 108 | 1 | 5 | 6
PIN | FLASH_A_DQ<2> | 536870976 | 16 | LVCMOS33 | 109 | 1 | 5 | 3
PIN | FLASH_A_DQ<3> | 536870976 | 16 | LVCMOS33 | 112 | 1 | 6 | 15
PIN | FLASH_A_DQ<4> | 536870976 | 16 | LVCMOS33 | 124 | 1 | 6 | 14
PIN | FLASH_A_DQ<5> | 536870976 | 16 | LVCMOS33 | 125 | 1 | 5 | 9
PIN | FLASH_A_DQ<6> | 536870976 | 16 | LVCMOS33 | 126 | 1 | 4 | 8
PIN | FLASH_A_DQ<7> | 536870976 | 16 | LVCMOS33 | 127 | 1 | 3 | 0
PIN | FLASH_A_DQ<8> | 536870976 | 16 | LVCMOS33 | 128 | 1 | 6 | 9
PIN | FLASH_A_DQ<9> | 536870976 | 16 | LVCMOS33 | 129 | 1 | 6 | 8
PIN | FLASH_B_DQ<0> | 536870976 | 16 | LVCMOS33 | 113 | 1 | 4 | 6
PIN | FLASH_B_DQ<10> | 536870976 | 16 | LVCMOS33 | 123 | 1 | 4 | 15
PIN | FLASH_B_DQ<11> | 536870976 | 16 | LVCMOS33 | 95 | 1 | 4 | 5
PIN | FLASH_B_DQ<12> | 536870976 | 16 | LVCMOS33 | 100 | 1 | 4 | 3
PIN | FLASH_B_DQ<13> | 536870976 | 16 | LVCMOS33 | 102 | 1 | 5 | 8
PIN | FLASH_B_DQ<14> | 536870976 | 16 | LVCMOS33 | 104 | 1 | 4 | 7
PIN | FLASH_B_DQ<15> | 536870976 | 16 | LVCMOS33 | 106 | 1 | 5 | 7
PIN | FLASH_B_DQ<1> | 536870976 | 16 | LVCMOS33 | 114 | 1 | 5 | 6
PIN | FLASH_B_DQ<2> | 536870976 | 16 | LVCMOS33 | 115 | 1 | 5 | 3
PIN | FLASH_B_DQ<3> | 536870976 | 16 | LVCMOS33 | 116 | 1 | 6 | 15
PIN | FLASH_B_DQ<4> | 536870976 | 16 | LVCMOS33 | 117 | 1 | 6 | 14
PIN | FLASH_B_DQ<5> | 536870976 | 16 | LVCMOS33 | 118 | 1 | 5 | 9
PIN | FLASH_B_DQ<6> | 536870976 | 16 | LVCMOS33 | 119 | 1 | 4 | 8
PIN | FLASH_B_DQ<7> | 536870976 | 16 | LVCMOS33 | 120 | 1 | 3 | 0
PIN | FLASH_B_DQ<8> | 536870976 | 16 | LVCMOS33 | 121 | 1 | 6 | 9
PIN | FLASH_B_DQ<9> | 536870976 | 16 | LVCMOS33 | 122 | 1 | 6 | 8
PIN | FPGA_data<0> | 536870976 | 16 | LVCMOS33 | 168 | 1 | 12 | 0
PIN | FPGA_data<10> | 536870976 | 16 | LVCMOS33 | 178 | 1 | 12 | 15
PIN | FPGA_data<11> | 536870976 | 16 | LVCMOS33 | 179 | 1 | 13 | 15
PIN | FPGA_data<12> | 536870976 | 16 | LVCMOS33 | 154 | 1 | 13 | 13
PIN | FPGA_data<13> | 536870976 | 16 | LVCMOS33 | 155 | 1 | 13 | 12
PIN | FPGA_data<14> | 536870976 | 16 | LVCMOS33 | 156 | 1 | 13 | 11
PIN | FPGA_data<15> | 536870976 | 16 | LVCMOS33 | 157 | 1 | 13 | 4
PIN | FPGA_data<1> | 536870976 | 16 | LVCMOS33 | 169 | 1 | 12 | 1
PIN | FPGA_data<2> | 536870976 | 16 | LVCMOS33 | 170 | 1 | 12 | 2
PIN | FPGA_data<3> | 536870976 | 16 | LVCMOS33 | 171 | 1 | 12 | 3
PIN | FPGA_data<4> | 536870976 | 16 | LVCMOS33 | 172 | 1 | 12 | 4
PIN | FPGA_data<5> | 536870976 | 16 | LVCMOS33 | 173 | 1 | 12 | 5
PIN | FPGA_data<6> | 536870976 | 16 | LVCMOS33 | 174 | 1 | 12 | 11
PIN | FPGA_data<7> | 536870976 | 16 | LVCMOS33 | 175 | 1 | 12 | 12
PIN | FPGA_data<8> | 536870976 | 16 | LVCMOS33 | 176 | 1 | 12 | 13
PIN | FPGA_data<9> | 536870976 | 16 | LVCMOS33 | 177 | 1 | 12 | 14
PIN | Program_B | 536870976 | 16 | LVCMOS33 | 94 | 2 | 8 | 7 | 15 | 11
