#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5572beacb4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5572beb95a10 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fef82115018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5572beb93280_0 .net "clk", 0 0, o0x7fef82115018;  0 drivers
o0x7fef82115048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5572beb96790_0 .net "data_address", 31 0, o0x7fef82115048;  0 drivers
o0x7fef82115078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5572beb9bb60_0 .net "data_read", 0 0, o0x7fef82115078;  0 drivers
v0x5572beb9bd20_0 .var "data_readdata", 31 0;
o0x7fef821150d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5572beb9cf20_0 .net "data_write", 0 0, o0x7fef821150d8;  0 drivers
o0x7fef82115108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5572beb9e4a0_0 .net "data_writedata", 31 0, o0x7fef82115108;  0 drivers
S_0x5572beb71570 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fef82115258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5572bebb3c50_0 .net "instr_address", 31 0, o0x7fef82115258;  0 drivers
v0x5572bebb3d50_0 .var "instr_readdata", 31 0;
S_0x5572beb83e60 .scope module, "j_tb" "j_tb" 5 1;
 .timescale 0 0;
v0x5572bebc19d0_0 .net "active", 0 0, L_0x5572bebdb250;  1 drivers
v0x5572bebc1a90_0 .var "clk", 0 0;
v0x5572bebc1b30_0 .var "clk_enable", 0 0;
v0x5572bebc1c20_0 .net "data_address", 31 0, L_0x5572bebd9900;  1 drivers
v0x5572bebc1cc0_0 .net "data_read", 0 0, L_0x5572bebd7480;  1 drivers
v0x5572bebc1db0_0 .var "data_readdata", 31 0;
v0x5572bebc1e80_0 .net "data_write", 0 0, L_0x5572bebd72a0;  1 drivers
v0x5572bebc1f50_0 .net "data_writedata", 31 0, L_0x5572bebd95f0;  1 drivers
v0x5572bebc2020_0 .net "instr_address", 31 0, L_0x5572bebda8e0;  1 drivers
v0x5572bebc2180_0 .var "instr_readdata", 31 0;
v0x5572bebc2220_0 .net "register_v0", 31 0, L_0x5572bebd9580;  1 drivers
v0x5572bebc2310_0 .var "reset", 0 0;
S_0x5572beb84230 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x5572beb83e60;
 .timescale 0 0;
v0x5572bebb3f20_0 .var "curr_addr", 31 0;
v0x5572bebb4020_0 .var "imm", 15 0;
v0x5572bebb4100_0 .var "imm_instr", 31 0;
v0x5572bebb41c0_0 .var "j_addr", 25 0;
v0x5572bebb42a0_0 .var "opcode", 5 0;
v0x5572bebb43d0_0 .var "rs", 4 0;
v0x5572bebb44b0_0 .var "rt", 4 0;
v0x5572bebb4590_0 .var "tmp", 31 0;
E_0x5572beb137e0 .event posedge, v0x5572bebb6300_0;
S_0x5572beb84660 .scope module, "dut" "mips_cpu_harvard" 5 107, 6 1 0, S_0x5572beb83e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x5572beb93160 .functor OR 1, L_0x5572bebd2c80, L_0x5572bebd2f00, C4<0>, C4<0>;
L_0x5572beb01160 .functor BUFZ 1, L_0x5572bebd26e0, C4<0>, C4<0>, C4<0>;
L_0x5572beb9bc00 .functor BUFZ 1, L_0x5572bebd2880, C4<0>, C4<0>, C4<0>;
L_0x5572beb9cdc0 .functor BUFZ 1, L_0x5572bebd2880, C4<0>, C4<0>, C4<0>;
L_0x5572bebd3440 .functor AND 1, L_0x5572bebd26e0, L_0x5572bebd3740, C4<1>, C4<1>;
L_0x5572beb9dac0 .functor OR 1, L_0x5572bebd3440, L_0x5572bebd3320, C4<0>, C4<0>;
L_0x5572beb41cd0 .functor OR 1, L_0x5572beb9dac0, L_0x5572bebd3550, C4<0>, C4<0>;
L_0x5572bebd39e0 .functor OR 1, L_0x5572beb41cd0, L_0x5572bebd5040, C4<0>, C4<0>;
L_0x5572bebd3af0 .functor OR 1, L_0x5572bebd39e0, L_0x5572bebd47a0, C4<0>, C4<0>;
L_0x5572bebd3bb0 .functor BUFZ 1, L_0x5572bebd29a0, C4<0>, C4<0>, C4<0>;
L_0x5572bebd4690 .functor AND 1, L_0x5572bebd4100, L_0x5572bebd4460, C4<1>, C4<1>;
L_0x5572bebd47a0 .functor OR 1, L_0x5572bebd3e00, L_0x5572bebd4690, C4<0>, C4<0>;
L_0x5572bebd5040 .functor AND 1, L_0x5572bebd4b70, L_0x5572bebd4e20, C4<1>, C4<1>;
L_0x5572bebd57f0 .functor OR 1, L_0x5572bebd5290, L_0x5572bebd55b0, C4<0>, C4<0>;
L_0x5572bebd4900 .functor OR 1, L_0x5572bebd5d60, L_0x5572bebd6060, C4<0>, C4<0>;
L_0x5572bebd5f40 .functor AND 1, L_0x5572bebd5a70, L_0x5572bebd4900, C4<1>, C4<1>;
L_0x5572bebd6860 .functor OR 1, L_0x5572bebd64f0, L_0x5572bebd6770, C4<0>, C4<0>;
L_0x5572bebd6b60 .functor OR 1, L_0x5572bebd6860, L_0x5572bebd6970, C4<0>, C4<0>;
L_0x5572bebd6d10 .functor AND 1, L_0x5572bebd26e0, L_0x5572bebd6b60, C4<1>, C4<1>;
L_0x5572bebd6ec0 .functor AND 1, L_0x5572bebd26e0, L_0x5572bebd6dd0, C4<1>, C4<1>;
L_0x5572bebd71e0 .functor AND 1, L_0x5572bebd26e0, L_0x5572bebd6c70, C4<1>, C4<1>;
L_0x5572bebd7480 .functor BUFZ 1, L_0x5572beb9bc00, C4<0>, C4<0>, C4<0>;
L_0x5572bebd8110 .functor AND 1, L_0x5572bebdb250, L_0x5572bebd3af0, C4<1>, C4<1>;
L_0x5572bebd8220 .functor OR 1, L_0x5572bebd47a0, L_0x5572bebd5040, C4<0>, C4<0>;
L_0x5572bebd95f0 .functor BUFZ 32, L_0x5572bebd9470, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5572bebd96b0 .functor BUFZ 32, L_0x5572bebd8400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5572bebd9800 .functor BUFZ 32, L_0x5572bebd9470, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5572bebd9900 .functor BUFZ 32, v0x5572bebb5510_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5572bebda580 .functor AND 1, v0x5572bebc1b30_0, L_0x5572bebd6d10, C4<1>, C4<1>;
L_0x5572bebda5f0 .functor AND 1, L_0x5572bebda580, v0x5572bebbeaa0_0, C4<1>, C4<1>;
L_0x5572bebda8e0 .functor BUFZ 32, v0x5572bebb63c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5572bebdb250 .functor BUFZ 1, v0x5572bebbeaa0_0, C4<0>, C4<0>, C4<0>;
L_0x5572bebdb460 .functor AND 1, v0x5572bebc1b30_0, v0x5572bebbeaa0_0, C4<1>, C4<1>;
v0x5572bebb90b0_0 .net *"_ivl_100", 31 0, L_0x5572bebd4970;  1 drivers
L_0x7fef820cc498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5572bebb91b0_0 .net *"_ivl_103", 25 0, L_0x7fef820cc498;  1 drivers
L_0x7fef820cc4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5572bebb9290_0 .net/2u *"_ivl_104", 31 0, L_0x7fef820cc4e0;  1 drivers
v0x5572bebb9350_0 .net *"_ivl_106", 0 0, L_0x5572bebd4b70;  1 drivers
v0x5572bebb9410_0 .net *"_ivl_109", 5 0, L_0x5572bebd4d80;  1 drivers
L_0x7fef820cc528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5572bebb94f0_0 .net/2u *"_ivl_110", 5 0, L_0x7fef820cc528;  1 drivers
v0x5572bebb95d0_0 .net *"_ivl_112", 0 0, L_0x5572bebd4e20;  1 drivers
v0x5572bebb9690_0 .net *"_ivl_116", 31 0, L_0x5572bebd51a0;  1 drivers
L_0x7fef820cc570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5572bebb9770_0 .net *"_ivl_119", 25 0, L_0x7fef820cc570;  1 drivers
L_0x7fef820cc0a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x5572bebb9850_0 .net/2u *"_ivl_12", 5 0, L_0x7fef820cc0a8;  1 drivers
L_0x7fef820cc5b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5572bebb9930_0 .net/2u *"_ivl_120", 31 0, L_0x7fef820cc5b8;  1 drivers
v0x5572bebb9a10_0 .net *"_ivl_122", 0 0, L_0x5572bebd5290;  1 drivers
v0x5572bebb9ad0_0 .net *"_ivl_124", 31 0, L_0x5572bebd54c0;  1 drivers
L_0x7fef820cc600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5572bebb9bb0_0 .net *"_ivl_127", 25 0, L_0x7fef820cc600;  1 drivers
L_0x7fef820cc648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5572bebb9c90_0 .net/2u *"_ivl_128", 31 0, L_0x7fef820cc648;  1 drivers
v0x5572bebb9d70_0 .net *"_ivl_130", 0 0, L_0x5572bebd55b0;  1 drivers
v0x5572bebb9e30_0 .net *"_ivl_134", 31 0, L_0x5572bebd5980;  1 drivers
L_0x7fef820cc690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5572bebba020_0 .net *"_ivl_137", 25 0, L_0x7fef820cc690;  1 drivers
L_0x7fef820cc6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5572bebba100_0 .net/2u *"_ivl_138", 31 0, L_0x7fef820cc6d8;  1 drivers
v0x5572bebba1e0_0 .net *"_ivl_140", 0 0, L_0x5572bebd5a70;  1 drivers
v0x5572bebba2a0_0 .net *"_ivl_143", 5 0, L_0x5572bebd5cc0;  1 drivers
L_0x7fef820cc720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5572bebba380_0 .net/2u *"_ivl_144", 5 0, L_0x7fef820cc720;  1 drivers
v0x5572bebba460_0 .net *"_ivl_146", 0 0, L_0x5572bebd5d60;  1 drivers
v0x5572bebba520_0 .net *"_ivl_149", 5 0, L_0x5572bebd5fc0;  1 drivers
L_0x7fef820cc768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x5572bebba600_0 .net/2u *"_ivl_150", 5 0, L_0x7fef820cc768;  1 drivers
v0x5572bebba6e0_0 .net *"_ivl_152", 0 0, L_0x5572bebd6060;  1 drivers
v0x5572bebba7a0_0 .net *"_ivl_155", 0 0, L_0x5572bebd4900;  1 drivers
v0x5572bebba860_0 .net *"_ivl_159", 1 0, L_0x5572bebd6400;  1 drivers
L_0x7fef820cc0f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x5572bebba940_0 .net/2u *"_ivl_16", 5 0, L_0x7fef820cc0f0;  1 drivers
L_0x7fef820cc7b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5572bebbaa20_0 .net/2u *"_ivl_160", 1 0, L_0x7fef820cc7b0;  1 drivers
v0x5572bebbab00_0 .net *"_ivl_162", 0 0, L_0x5572bebd64f0;  1 drivers
L_0x7fef820cc7f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x5572bebbabc0_0 .net/2u *"_ivl_164", 5 0, L_0x7fef820cc7f8;  1 drivers
v0x5572bebbaca0_0 .net *"_ivl_166", 0 0, L_0x5572bebd6770;  1 drivers
v0x5572bebbaf70_0 .net *"_ivl_169", 0 0, L_0x5572bebd6860;  1 drivers
L_0x7fef820cc840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x5572bebbb030_0 .net/2u *"_ivl_170", 5 0, L_0x7fef820cc840;  1 drivers
v0x5572bebbb110_0 .net *"_ivl_172", 0 0, L_0x5572bebd6970;  1 drivers
v0x5572bebbb1d0_0 .net *"_ivl_175", 0 0, L_0x5572bebd6b60;  1 drivers
L_0x7fef820cc888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x5572bebbb290_0 .net/2u *"_ivl_178", 5 0, L_0x7fef820cc888;  1 drivers
v0x5572bebbb370_0 .net *"_ivl_180", 0 0, L_0x5572bebd6dd0;  1 drivers
L_0x7fef820cc8d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x5572bebbb430_0 .net/2u *"_ivl_184", 5 0, L_0x7fef820cc8d0;  1 drivers
v0x5572bebbb510_0 .net *"_ivl_186", 0 0, L_0x5572bebd6c70;  1 drivers
L_0x7fef820cc918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5572bebbb5d0_0 .net/2u *"_ivl_190", 0 0, L_0x7fef820cc918;  1 drivers
v0x5572bebbb6b0_0 .net *"_ivl_20", 31 0, L_0x5572bebd2b40;  1 drivers
L_0x7fef820cc960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x5572bebbb790_0 .net/2u *"_ivl_200", 4 0, L_0x7fef820cc960;  1 drivers
v0x5572bebbb870_0 .net *"_ivl_203", 4 0, L_0x5572bebd79a0;  1 drivers
v0x5572bebbb950_0 .net *"_ivl_205", 4 0, L_0x5572bebd7bc0;  1 drivers
v0x5572bebbba30_0 .net *"_ivl_206", 4 0, L_0x5572bebd7c60;  1 drivers
v0x5572bebbbb10_0 .net *"_ivl_213", 0 0, L_0x5572bebd8220;  1 drivers
L_0x7fef820cc9a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5572bebbbbd0_0 .net/2u *"_ivl_214", 31 0, L_0x7fef820cc9a8;  1 drivers
v0x5572bebbbcb0_0 .net *"_ivl_216", 31 0, L_0x5572bebd8360;  1 drivers
v0x5572bebbbd90_0 .net *"_ivl_218", 31 0, L_0x5572bebd8610;  1 drivers
v0x5572bebbbe70_0 .net *"_ivl_220", 31 0, L_0x5572bebd87a0;  1 drivers
v0x5572bebbbf50_0 .net *"_ivl_222", 31 0, L_0x5572bebd8ae0;  1 drivers
L_0x7fef820cc138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5572bebbc030_0 .net *"_ivl_23", 25 0, L_0x7fef820cc138;  1 drivers
v0x5572bebbc110_0 .net *"_ivl_235", 0 0, L_0x5572bebda580;  1 drivers
L_0x7fef820ccb58 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5572bebbc1d0_0 .net/2u *"_ivl_238", 31 0, L_0x7fef820ccb58;  1 drivers
L_0x7fef820cc180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5572bebbc2b0_0 .net/2u *"_ivl_24", 31 0, L_0x7fef820cc180;  1 drivers
v0x5572bebbc390_0 .net *"_ivl_243", 0 0, L_0x5572bebdaa40;  1 drivers
L_0x7fef820ccba0 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5572bebbc470_0 .net/2u *"_ivl_244", 15 0, L_0x7fef820ccba0;  1 drivers
L_0x7fef820ccbe8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5572bebbc550_0 .net/2u *"_ivl_246", 15 0, L_0x7fef820ccbe8;  1 drivers
v0x5572bebbc630_0 .net *"_ivl_248", 15 0, L_0x5572bebdacb0;  1 drivers
v0x5572bebbc710_0 .net *"_ivl_251", 15 0, L_0x5572bebdae40;  1 drivers
v0x5572bebbc7f0_0 .net *"_ivl_26", 0 0, L_0x5572bebd2c80;  1 drivers
v0x5572bebbc8b0_0 .net *"_ivl_28", 31 0, L_0x5572bebd2e10;  1 drivers
L_0x7fef820cc1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5572bebbc990_0 .net *"_ivl_31", 25 0, L_0x7fef820cc1c8;  1 drivers
L_0x7fef820cc210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5572bebbce80_0 .net/2u *"_ivl_32", 31 0, L_0x7fef820cc210;  1 drivers
v0x5572bebbcf60_0 .net *"_ivl_34", 0 0, L_0x5572bebd2f00;  1 drivers
v0x5572bebbd020_0 .net *"_ivl_4", 31 0, L_0x5572bebc2580;  1 drivers
v0x5572bebbd100_0 .net *"_ivl_45", 2 0, L_0x5572bebd31f0;  1 drivers
L_0x7fef820cc258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5572bebbd1e0_0 .net/2u *"_ivl_46", 2 0, L_0x7fef820cc258;  1 drivers
v0x5572bebbd2c0_0 .net *"_ivl_51", 2 0, L_0x5572bebd34b0;  1 drivers
L_0x7fef820cc2a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5572bebbd3a0_0 .net/2u *"_ivl_52", 2 0, L_0x7fef820cc2a0;  1 drivers
v0x5572bebbd480_0 .net *"_ivl_57", 0 0, L_0x5572bebd3740;  1 drivers
v0x5572bebbd540_0 .net *"_ivl_59", 0 0, L_0x5572bebd3440;  1 drivers
v0x5572bebbd600_0 .net *"_ivl_61", 0 0, L_0x5572beb9dac0;  1 drivers
v0x5572bebbd6c0_0 .net *"_ivl_63", 0 0, L_0x5572beb41cd0;  1 drivers
v0x5572bebbd780_0 .net *"_ivl_65", 0 0, L_0x5572bebd39e0;  1 drivers
L_0x7fef820cc018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5572bebbd840_0 .net *"_ivl_7", 25 0, L_0x7fef820cc018;  1 drivers
v0x5572bebbd920_0 .net *"_ivl_70", 31 0, L_0x5572bebd3cd0;  1 drivers
L_0x7fef820cc2e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5572bebbda00_0 .net *"_ivl_73", 25 0, L_0x7fef820cc2e8;  1 drivers
L_0x7fef820cc330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5572bebbdae0_0 .net/2u *"_ivl_74", 31 0, L_0x7fef820cc330;  1 drivers
v0x5572bebbdbc0_0 .net *"_ivl_76", 0 0, L_0x5572bebd3e00;  1 drivers
v0x5572bebbdc80_0 .net *"_ivl_78", 31 0, L_0x5572bebd3f70;  1 drivers
L_0x7fef820cc060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5572bebbdd60_0 .net/2u *"_ivl_8", 31 0, L_0x7fef820cc060;  1 drivers
L_0x7fef820cc378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5572bebbde40_0 .net *"_ivl_81", 25 0, L_0x7fef820cc378;  1 drivers
L_0x7fef820cc3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5572bebbdf20_0 .net/2u *"_ivl_82", 31 0, L_0x7fef820cc3c0;  1 drivers
v0x5572bebbe000_0 .net *"_ivl_84", 0 0, L_0x5572bebd4100;  1 drivers
v0x5572bebbe0c0_0 .net *"_ivl_87", 0 0, L_0x5572bebd4270;  1 drivers
v0x5572bebbe1a0_0 .net *"_ivl_88", 31 0, L_0x5572bebd4010;  1 drivers
L_0x7fef820cc408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5572bebbe280_0 .net *"_ivl_91", 30 0, L_0x7fef820cc408;  1 drivers
L_0x7fef820cc450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5572bebbe360_0 .net/2u *"_ivl_92", 31 0, L_0x7fef820cc450;  1 drivers
v0x5572bebbe440_0 .net *"_ivl_94", 0 0, L_0x5572bebd4460;  1 drivers
v0x5572bebbe500_0 .net *"_ivl_97", 0 0, L_0x5572bebd4690;  1 drivers
v0x5572bebbe5c0_0 .net "active", 0 0, L_0x5572bebdb250;  alias, 1 drivers
v0x5572bebbe680_0 .net "alu_op1", 31 0, L_0x5572bebd96b0;  1 drivers
v0x5572bebbe740_0 .net "alu_op2", 31 0, L_0x5572bebd9800;  1 drivers
v0x5572bebbe800_0 .net "alui_instr", 0 0, L_0x5572bebd3320;  1 drivers
v0x5572bebbe8c0_0 .net "b_flag", 0 0, v0x5572bebb50d0_0;  1 drivers
v0x5572bebbe960_0 .net "clk", 0 0, v0x5572bebc1a90_0;  1 drivers
v0x5572bebbea00_0 .net "clk_enable", 0 0, v0x5572bebc1b30_0;  1 drivers
v0x5572bebbeaa0_0 .var "cpu_active", 0 0;
v0x5572bebbeb40_0 .net "curr_addr", 31 0, v0x5572bebb63c0_0;  1 drivers
v0x5572bebbec10_0 .net "curr_addr_p4", 31 0, L_0x5572bebda840;  1 drivers
v0x5572bebbecd0_0 .net "data_address", 31 0, L_0x5572bebd9900;  alias, 1 drivers
v0x5572bebbedb0_0 .net "data_read", 0 0, L_0x5572bebd7480;  alias, 1 drivers
v0x5572bebbee70_0 .net "data_readdata", 31 0, v0x5572bebc1db0_0;  1 drivers
v0x5572bebbef50_0 .net "data_write", 0 0, L_0x5572bebd72a0;  alias, 1 drivers
v0x5572bebbf010_0 .net "data_writedata", 31 0, L_0x5572bebd95f0;  alias, 1 drivers
v0x5572bebbf0f0_0 .net "funct_code", 5 0, L_0x5572bebc2450;  1 drivers
v0x5572bebbf1d0_0 .net "hi_out", 31 0, v0x5572bebb6a50_0;  1 drivers
v0x5572bebbf2c0_0 .net "hl_reg_enable", 0 0, L_0x5572bebda5f0;  1 drivers
v0x5572bebbf360_0 .net "instr_address", 31 0, L_0x5572bebda8e0;  alias, 1 drivers
v0x5572bebbf420_0 .net "instr_opcode", 5 0, L_0x5572bebc23b0;  1 drivers
v0x5572bebbf500_0 .net "instr_readdata", 31 0, v0x5572bebc2180_0;  1 drivers
v0x5572bebbf5c0_0 .net "j_imm", 0 0, L_0x5572bebd57f0;  1 drivers
v0x5572bebbf660_0 .net "j_reg", 0 0, L_0x5572bebd5f40;  1 drivers
v0x5572bebbf720_0 .net "l_type", 0 0, L_0x5572bebd3550;  1 drivers
v0x5572bebbf7e0_0 .net "link_const", 0 0, L_0x5572bebd47a0;  1 drivers
v0x5572bebbf8a0_0 .net "link_reg", 0 0, L_0x5572bebd5040;  1 drivers
v0x5572bebbf960_0 .net "lo_out", 31 0, v0x5572bebb72a0_0;  1 drivers
v0x5572bebbfa50_0 .net "lw", 0 0, L_0x5572bebd2880;  1 drivers
v0x5572bebbfaf0_0 .net "mem_read", 0 0, L_0x5572beb9bc00;  1 drivers
v0x5572bebbfbb0_0 .net "mem_to_reg", 0 0, L_0x5572beb9cdc0;  1 drivers
v0x5572bebbfc70_0 .net "mem_write", 0 0, L_0x5572bebd3bb0;  1 drivers
v0x5572bebbfd30_0 .net "memaddroffset", 31 0, v0x5572bebb5510_0;  1 drivers
v0x5572bebbfe20_0 .net "mfhi", 0 0, L_0x5572bebd6ec0;  1 drivers
v0x5572bebbfec0_0 .net "mflo", 0 0, L_0x5572bebd71e0;  1 drivers
v0x5572bebbff80_0 .net "movefrom", 0 0, L_0x5572beb93160;  1 drivers
v0x5572bebc0040_0 .net "muldiv", 0 0, L_0x5572bebd6d10;  1 drivers
v0x5572bebc0910_0 .var "next_instr_addr", 31 0;
v0x5572bebc0a00_0 .net "offset", 31 0, L_0x5572bebdb0c0;  1 drivers
v0x5572bebc0ac0_0 .net "pc_enable", 0 0, L_0x5572bebdb460;  1 drivers
v0x5572bebc0b90_0 .net "r_format", 0 0, L_0x5572bebd26e0;  1 drivers
v0x5572bebc0c30_0 .net "reg_a_read_data", 31 0, L_0x5572bebd8400;  1 drivers
v0x5572bebc0d20_0 .net "reg_a_read_index", 4 0, L_0x5572bebd7650;  1 drivers
v0x5572bebc0df0_0 .net "reg_b_read_data", 31 0, L_0x5572bebd9470;  1 drivers
v0x5572bebc0ec0_0 .net "reg_b_read_index", 4 0, L_0x5572bebd78b0;  1 drivers
v0x5572bebc0f90_0 .net "reg_dst", 0 0, L_0x5572beb01160;  1 drivers
v0x5572bebc1030_0 .net "reg_write", 0 0, L_0x5572bebd3af0;  1 drivers
v0x5572bebc10f0_0 .net "reg_write_data", 31 0, L_0x5572bebd8c70;  1 drivers
v0x5572bebc11e0_0 .net "reg_write_enable", 0 0, L_0x5572bebd8110;  1 drivers
v0x5572bebc12b0_0 .net "reg_write_index", 4 0, L_0x5572bebd7f80;  1 drivers
v0x5572bebc1380_0 .net "register_v0", 31 0, L_0x5572bebd9580;  alias, 1 drivers
v0x5572bebc1450_0 .net "reset", 0 0, v0x5572bebc2310_0;  1 drivers
v0x5572bebc1580_0 .net "result", 31 0, v0x5572bebb5970_0;  1 drivers
v0x5572bebc1650_0 .net "result_hi", 31 0, v0x5572bebb5270_0;  1 drivers
v0x5572bebc16f0_0 .net "result_lo", 31 0, v0x5572bebb5430_0;  1 drivers
v0x5572bebc1790_0 .net "sw", 0 0, L_0x5572bebd29a0;  1 drivers
E_0x5572beaed7d0/0 .event anyedge, v0x5572bebb50d0_0, v0x5572bebbec10_0, v0x5572bebc0a00_0, v0x5572bebbf5c0_0;
E_0x5572beaed7d0/1 .event anyedge, v0x5572bebb5350_0, v0x5572bebbf660_0, v0x5572bebb8090_0;
E_0x5572beaed7d0 .event/or E_0x5572beaed7d0/0, E_0x5572beaed7d0/1;
L_0x5572bebc23b0 .part v0x5572bebc2180_0, 26, 6;
L_0x5572bebc2450 .part v0x5572bebc2180_0, 0, 6;
L_0x5572bebc2580 .concat [ 6 26 0 0], L_0x5572bebc23b0, L_0x7fef820cc018;
L_0x5572bebd26e0 .cmp/eq 32, L_0x5572bebc2580, L_0x7fef820cc060;
L_0x5572bebd2880 .cmp/eq 6, L_0x5572bebc23b0, L_0x7fef820cc0a8;
L_0x5572bebd29a0 .cmp/eq 6, L_0x5572bebc23b0, L_0x7fef820cc0f0;
L_0x5572bebd2b40 .concat [ 6 26 0 0], L_0x5572bebc23b0, L_0x7fef820cc138;
L_0x5572bebd2c80 .cmp/eq 32, L_0x5572bebd2b40, L_0x7fef820cc180;
L_0x5572bebd2e10 .concat [ 6 26 0 0], L_0x5572bebc23b0, L_0x7fef820cc1c8;
L_0x5572bebd2f00 .cmp/eq 32, L_0x5572bebd2e10, L_0x7fef820cc210;
L_0x5572bebd31f0 .part L_0x5572bebc23b0, 3, 3;
L_0x5572bebd3320 .cmp/eq 3, L_0x5572bebd31f0, L_0x7fef820cc258;
L_0x5572bebd34b0 .part L_0x5572bebc23b0, 3, 3;
L_0x5572bebd3550 .cmp/eq 3, L_0x5572bebd34b0, L_0x7fef820cc2a0;
L_0x5572bebd3740 .reduce/nor L_0x5572bebd6d10;
L_0x5572bebd3cd0 .concat [ 6 26 0 0], L_0x5572bebc23b0, L_0x7fef820cc2e8;
L_0x5572bebd3e00 .cmp/eq 32, L_0x5572bebd3cd0, L_0x7fef820cc330;
L_0x5572bebd3f70 .concat [ 6 26 0 0], L_0x5572bebc23b0, L_0x7fef820cc378;
L_0x5572bebd4100 .cmp/eq 32, L_0x5572bebd3f70, L_0x7fef820cc3c0;
L_0x5572bebd4270 .part v0x5572bebc2180_0, 20, 1;
L_0x5572bebd4010 .concat [ 1 31 0 0], L_0x5572bebd4270, L_0x7fef820cc408;
L_0x5572bebd4460 .cmp/eq 32, L_0x5572bebd4010, L_0x7fef820cc450;
L_0x5572bebd4970 .concat [ 6 26 0 0], L_0x5572bebc23b0, L_0x7fef820cc498;
L_0x5572bebd4b70 .cmp/eq 32, L_0x5572bebd4970, L_0x7fef820cc4e0;
L_0x5572bebd4d80 .part v0x5572bebc2180_0, 0, 6;
L_0x5572bebd4e20 .cmp/eq 6, L_0x5572bebd4d80, L_0x7fef820cc528;
L_0x5572bebd51a0 .concat [ 6 26 0 0], L_0x5572bebc23b0, L_0x7fef820cc570;
L_0x5572bebd5290 .cmp/eq 32, L_0x5572bebd51a0, L_0x7fef820cc5b8;
L_0x5572bebd54c0 .concat [ 6 26 0 0], L_0x5572bebc23b0, L_0x7fef820cc600;
L_0x5572bebd55b0 .cmp/eq 32, L_0x5572bebd54c0, L_0x7fef820cc648;
L_0x5572bebd5980 .concat [ 6 26 0 0], L_0x5572bebc23b0, L_0x7fef820cc690;
L_0x5572bebd5a70 .cmp/eq 32, L_0x5572bebd5980, L_0x7fef820cc6d8;
L_0x5572bebd5cc0 .part v0x5572bebc2180_0, 0, 6;
L_0x5572bebd5d60 .cmp/eq 6, L_0x5572bebd5cc0, L_0x7fef820cc720;
L_0x5572bebd5fc0 .part v0x5572bebc2180_0, 0, 6;
L_0x5572bebd6060 .cmp/eq 6, L_0x5572bebd5fc0, L_0x7fef820cc768;
L_0x5572bebd6400 .part L_0x5572bebc2450, 3, 2;
L_0x5572bebd64f0 .cmp/eq 2, L_0x5572bebd6400, L_0x7fef820cc7b0;
L_0x5572bebd6770 .cmp/eq 6, L_0x5572bebc2450, L_0x7fef820cc7f8;
L_0x5572bebd6970 .cmp/eq 6, L_0x5572bebc2450, L_0x7fef820cc840;
L_0x5572bebd6dd0 .cmp/eq 6, L_0x5572bebc2450, L_0x7fef820cc888;
L_0x5572bebd6c70 .cmp/eq 6, L_0x5572bebc2450, L_0x7fef820cc8d0;
L_0x5572bebd72a0 .functor MUXZ 1, L_0x7fef820cc918, L_0x5572bebd3bb0, L_0x5572bebdb250, C4<>;
L_0x5572bebd7650 .part v0x5572bebc2180_0, 21, 5;
L_0x5572bebd78b0 .part v0x5572bebc2180_0, 16, 5;
L_0x5572bebd79a0 .part v0x5572bebc2180_0, 11, 5;
L_0x5572bebd7bc0 .part v0x5572bebc2180_0, 16, 5;
L_0x5572bebd7c60 .functor MUXZ 5, L_0x5572bebd7bc0, L_0x5572bebd79a0, L_0x5572beb01160, C4<>;
L_0x5572bebd7f80 .functor MUXZ 5, L_0x5572bebd7c60, L_0x7fef820cc960, L_0x5572bebd47a0, C4<>;
L_0x5572bebd8360 .arith/sum 32, L_0x5572bebda840, L_0x7fef820cc9a8;
L_0x5572bebd8610 .functor MUXZ 32, v0x5572bebb5970_0, v0x5572bebc1db0_0, L_0x5572beb9cdc0, C4<>;
L_0x5572bebd87a0 .functor MUXZ 32, L_0x5572bebd8610, v0x5572bebb72a0_0, L_0x5572bebd71e0, C4<>;
L_0x5572bebd8ae0 .functor MUXZ 32, L_0x5572bebd87a0, v0x5572bebb6a50_0, L_0x5572bebd6ec0, C4<>;
L_0x5572bebd8c70 .functor MUXZ 32, L_0x5572bebd8ae0, L_0x5572bebd8360, L_0x5572bebd8220, C4<>;
L_0x5572bebda840 .arith/sum 32, v0x5572bebb63c0_0, L_0x7fef820ccb58;
L_0x5572bebdaa40 .part v0x5572bebc2180_0, 15, 1;
L_0x5572bebdacb0 .functor MUXZ 16, L_0x7fef820ccbe8, L_0x7fef820ccba0, L_0x5572bebdaa40, C4<>;
L_0x5572bebdae40 .part v0x5572bebc2180_0, 0, 16;
L_0x5572bebdb0c0 .concat [ 16 16 0 0], L_0x5572bebdae40, L_0x5572bebdacb0;
S_0x5572beb95640 .scope module, "cpu_alu" "alu" 6 158, 7 1 0, S_0x5572beb84660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x5572bebb4980_0 .net *"_ivl_10", 15 0, L_0x5572bebd9c40;  1 drivers
v0x5572bebb4a80_0 .net *"_ivl_13", 15 0, L_0x5572bebd9d80;  1 drivers
L_0x7fef820ccb10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5572bebb4b60_0 .net/2u *"_ivl_16", 15 0, L_0x7fef820ccb10;  1 drivers
v0x5572bebb4c20_0 .net *"_ivl_19", 15 0, L_0x5572bebda1b0;  1 drivers
v0x5572bebb4d00_0 .net *"_ivl_5", 0 0, L_0x5572bebd9ba0;  1 drivers
L_0x7fef820cca80 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5572bebb4e30_0 .net/2u *"_ivl_6", 15 0, L_0x7fef820cca80;  1 drivers
L_0x7fef820ccac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5572bebb4f10_0 .net/2u *"_ivl_8", 15 0, L_0x7fef820ccac8;  1 drivers
v0x5572bebb4ff0_0 .net "addr_rt", 4 0, L_0x5572bebda480;  1 drivers
v0x5572bebb50d0_0 .var "b_flag", 0 0;
v0x5572bebb5190_0 .net "funct", 5 0, L_0x5572bebd9b00;  1 drivers
v0x5572bebb5270_0 .var "hi", 31 0;
v0x5572bebb5350_0 .net "instructionword", 31 0, v0x5572bebc2180_0;  alias, 1 drivers
v0x5572bebb5430_0 .var "lo", 31 0;
v0x5572bebb5510_0 .var "memaddroffset", 31 0;
v0x5572bebb55f0_0 .var "multresult", 63 0;
v0x5572bebb56d0_0 .net "op1", 31 0, L_0x5572bebd96b0;  alias, 1 drivers
v0x5572bebb57b0_0 .net "op2", 31 0, L_0x5572bebd9800;  alias, 1 drivers
v0x5572bebb5890_0 .net "opcode", 5 0, L_0x5572bebd9a60;  1 drivers
v0x5572bebb5970_0 .var "result", 31 0;
v0x5572bebb5a50_0 .net "shamt", 4 0, L_0x5572bebda3e0;  1 drivers
v0x5572bebb5b30_0 .net/s "sign_op1", 31 0, L_0x5572bebd96b0;  alias, 1 drivers
v0x5572bebb5bf0_0 .net/s "sign_op2", 31 0, L_0x5572bebd9800;  alias, 1 drivers
v0x5572bebb5c90_0 .net "simmediatedata", 31 0, L_0x5572bebda030;  1 drivers
v0x5572bebb5d50_0 .net "uimmediatedata", 31 0, L_0x5572bebda250;  1 drivers
v0x5572bebb5e30_0 .net "unsign_op1", 31 0, L_0x5572bebd96b0;  alias, 1 drivers
v0x5572bebb5ef0_0 .net "unsign_op2", 31 0, L_0x5572bebd9800;  alias, 1 drivers
E_0x5572beb9f880/0 .event anyedge, v0x5572bebb5890_0, v0x5572bebb5190_0, v0x5572bebb57b0_0, v0x5572bebb5a50_0;
E_0x5572beb9f880/1 .event anyedge, v0x5572bebb56d0_0, v0x5572bebb55f0_0, v0x5572bebb4ff0_0, v0x5572bebb5c90_0;
E_0x5572beb9f880/2 .event anyedge, v0x5572bebb5d50_0;
E_0x5572beb9f880 .event/or E_0x5572beb9f880/0, E_0x5572beb9f880/1, E_0x5572beb9f880/2;
L_0x5572bebd9a60 .part v0x5572bebc2180_0, 26, 6;
L_0x5572bebd9b00 .part v0x5572bebc2180_0, 0, 6;
L_0x5572bebd9ba0 .part v0x5572bebc2180_0, 15, 1;
L_0x5572bebd9c40 .functor MUXZ 16, L_0x7fef820ccac8, L_0x7fef820cca80, L_0x5572bebd9ba0, C4<>;
L_0x5572bebd9d80 .part v0x5572bebc2180_0, 0, 16;
L_0x5572bebda030 .concat [ 16 16 0 0], L_0x5572bebd9d80, L_0x5572bebd9c40;
L_0x5572bebda1b0 .part v0x5572bebc2180_0, 0, 16;
L_0x5572bebda250 .concat [ 16 16 0 0], L_0x5572bebda1b0, L_0x7fef820ccb10;
L_0x5572bebda3e0 .part v0x5572bebc2180_0, 6, 5;
L_0x5572bebda480 .part v0x5572bebc2180_0, 16, 5;
S_0x5572bebb6150 .scope module, "cpu_pc" "pc" 6 232, 8 1 0, S_0x5572beb84660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x5572bebb6300_0 .net "clk", 0 0, v0x5572bebc1a90_0;  alias, 1 drivers
v0x5572bebb63c0_0 .var "curr_addr", 31 0;
v0x5572bebb64a0_0 .net "enable", 0 0, L_0x5572bebdb460;  alias, 1 drivers
v0x5572bebb6540_0 .net "next_addr", 31 0, v0x5572bebc0910_0;  1 drivers
v0x5572bebb6620_0 .net "reset", 0 0, v0x5572bebc2310_0;  alias, 1 drivers
S_0x5572bebb67d0 .scope module, "hi" "hl_reg" 6 185, 9 1 0, S_0x5572beb84660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5572bebb69b0_0 .net "clk", 0 0, v0x5572bebc1a90_0;  alias, 1 drivers
v0x5572bebb6a50_0 .var "data", 31 0;
v0x5572bebb6b10_0 .net "data_in", 31 0, v0x5572bebb5270_0;  alias, 1 drivers
v0x5572bebb6c10_0 .net "data_out", 31 0, v0x5572bebb6a50_0;  alias, 1 drivers
v0x5572bebb6cd0_0 .net "enable", 0 0, L_0x5572bebda5f0;  alias, 1 drivers
v0x5572bebb6de0_0 .net "reset", 0 0, v0x5572bebc2310_0;  alias, 1 drivers
S_0x5572bebb6f30 .scope module, "lo" "hl_reg" 6 177, 9 1 0, S_0x5572beb84660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5572bebb7190_0 .net "clk", 0 0, v0x5572bebc1a90_0;  alias, 1 drivers
v0x5572bebb72a0_0 .var "data", 31 0;
v0x5572bebb7380_0 .net "data_in", 31 0, v0x5572bebb5430_0;  alias, 1 drivers
v0x5572bebb7450_0 .net "data_out", 31 0, v0x5572bebb72a0_0;  alias, 1 drivers
v0x5572bebb7510_0 .net "enable", 0 0, L_0x5572bebda5f0;  alias, 1 drivers
v0x5572bebb7600_0 .net "reset", 0 0, v0x5572bebc2310_0;  alias, 1 drivers
S_0x5572bebb7770 .scope module, "register" "regfile" 6 124, 10 1 0, S_0x5572beb84660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x5572bebd8400 .functor BUFZ 32, L_0x5572bebd9010, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5572bebd9470 .functor BUFZ 32, L_0x5572bebd9290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5572bebb84f0_2 .array/port v0x5572bebb84f0, 2;
L_0x5572bebd9580 .functor BUFZ 32, v0x5572bebb84f0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5572bebb79a0_0 .net *"_ivl_0", 31 0, L_0x5572bebd9010;  1 drivers
v0x5572bebb7aa0_0 .net *"_ivl_10", 6 0, L_0x5572bebd9330;  1 drivers
L_0x7fef820cca38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5572bebb7b80_0 .net *"_ivl_13", 1 0, L_0x7fef820cca38;  1 drivers
v0x5572bebb7c40_0 .net *"_ivl_2", 6 0, L_0x5572bebd90b0;  1 drivers
L_0x7fef820cc9f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5572bebb7d20_0 .net *"_ivl_5", 1 0, L_0x7fef820cc9f0;  1 drivers
v0x5572bebb7e50_0 .net *"_ivl_8", 31 0, L_0x5572bebd9290;  1 drivers
v0x5572bebb7f30_0 .net "r_clk", 0 0, v0x5572bebc1a90_0;  alias, 1 drivers
v0x5572bebb7fd0_0 .net "r_clk_enable", 0 0, v0x5572bebc1b30_0;  alias, 1 drivers
v0x5572bebb8090_0 .net "read_data1", 31 0, L_0x5572bebd8400;  alias, 1 drivers
v0x5572bebb8170_0 .net "read_data2", 31 0, L_0x5572bebd9470;  alias, 1 drivers
v0x5572bebb8250_0 .net "read_reg1", 4 0, L_0x5572bebd7650;  alias, 1 drivers
v0x5572bebb8330_0 .net "read_reg2", 4 0, L_0x5572bebd78b0;  alias, 1 drivers
v0x5572bebb8410_0 .net "register_v0", 31 0, L_0x5572bebd9580;  alias, 1 drivers
v0x5572bebb84f0 .array "registers", 0 31, 31 0;
v0x5572bebb8ac0_0 .net "reset", 0 0, v0x5572bebc2310_0;  alias, 1 drivers
v0x5572bebb8b60_0 .net "write_control", 0 0, L_0x5572bebd8110;  alias, 1 drivers
v0x5572bebb8c20_0 .net "write_data", 31 0, L_0x5572bebd8c70;  alias, 1 drivers
v0x5572bebb8e10_0 .net "write_reg", 4 0, L_0x5572bebd7f80;  alias, 1 drivers
L_0x5572bebd9010 .array/port v0x5572bebb84f0, L_0x5572bebd90b0;
L_0x5572bebd90b0 .concat [ 5 2 0 0], L_0x5572bebd7650, L_0x7fef820cc9f0;
L_0x5572bebd9290 .array/port v0x5572bebb84f0, L_0x5572bebd9330;
L_0x5572bebd9330 .concat [ 5 2 0 0], L_0x5572bebd78b0, L_0x7fef820cca38;
    .scope S_0x5572bebb7770;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5572bebb84f0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x5572bebb7770;
T_1 ;
    %wait E_0x5572beb137e0;
    %load/vec4 v0x5572bebb8ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5572bebb7fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5572bebb8b60_0;
    %load/vec4 v0x5572bebb8e10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5572bebb8c20_0;
    %load/vec4 v0x5572bebb8e10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572bebb84f0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5572beb95640;
T_2 ;
    %wait E_0x5572beb9f880;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572bebb50d0_0, 0, 1;
    %load/vec4 v0x5572bebb5890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x5572bebb5190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %jmp T_2.45;
T_2.23 ;
    %load/vec4 v0x5572bebb5ef0_0;
    %ix/getv 4, v0x5572bebb5a50_0;
    %shiftl 4;
    %store/vec4 v0x5572bebb5970_0, 0, 32;
    %jmp T_2.45;
T_2.24 ;
    %load/vec4 v0x5572bebb5ef0_0;
    %ix/getv 4, v0x5572bebb5a50_0;
    %shiftr 4;
    %store/vec4 v0x5572bebb5970_0, 0, 32;
    %jmp T_2.45;
T_2.25 ;
    %load/vec4 v0x5572bebb5ef0_0;
    %ix/getv 4, v0x5572bebb5a50_0;
    %shiftr 4;
    %store/vec4 v0x5572bebb5970_0, 0, 32;
    %jmp T_2.45;
T_2.26 ;
    %load/vec4 v0x5572bebb5ef0_0;
    %ix/getv 4, v0x5572bebb5e30_0;
    %shiftl 4;
    %store/vec4 v0x5572bebb5970_0, 0, 32;
    %jmp T_2.45;
T_2.27 ;
    %load/vec4 v0x5572bebb5ef0_0;
    %ix/getv 4, v0x5572bebb5e30_0;
    %shiftr 4;
    %store/vec4 v0x5572bebb5970_0, 0, 32;
    %jmp T_2.45;
T_2.28 ;
    %load/vec4 v0x5572bebb5ef0_0;
    %ix/getv 4, v0x5572bebb5e30_0;
    %shiftr 4;
    %store/vec4 v0x5572bebb5970_0, 0, 32;
    %jmp T_2.45;
T_2.29 ;
    %load/vec4 v0x5572bebb5b30_0;
    %pad/s 64;
    %load/vec4 v0x5572bebb5bf0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5572bebb55f0_0, 0, 64;
    %load/vec4 v0x5572bebb55f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5572bebb5270_0, 0, 32;
    %load/vec4 v0x5572bebb55f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5572bebb5430_0, 0, 32;
    %jmp T_2.45;
T_2.30 ;
    %load/vec4 v0x5572bebb5e30_0;
    %pad/u 64;
    %load/vec4 v0x5572bebb5ef0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5572bebb55f0_0, 0, 64;
    %load/vec4 v0x5572bebb55f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5572bebb5270_0, 0, 32;
    %load/vec4 v0x5572bebb55f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5572bebb5430_0, 0, 32;
    %jmp T_2.45;
T_2.31 ;
    %load/vec4 v0x5572bebb5b30_0;
    %load/vec4 v0x5572bebb5bf0_0;
    %mod/s;
    %store/vec4 v0x5572bebb5270_0, 0, 32;
    %load/vec4 v0x5572bebb5b30_0;
    %load/vec4 v0x5572bebb5bf0_0;
    %div/s;
    %store/vec4 v0x5572bebb5430_0, 0, 32;
    %jmp T_2.45;
T_2.32 ;
    %load/vec4 v0x5572bebb5e30_0;
    %load/vec4 v0x5572bebb5ef0_0;
    %mod;
    %store/vec4 v0x5572bebb5270_0, 0, 32;
    %load/vec4 v0x5572bebb5e30_0;
    %load/vec4 v0x5572bebb5ef0_0;
    %div;
    %store/vec4 v0x5572bebb5430_0, 0, 32;
    %jmp T_2.45;
T_2.33 ;
    %load/vec4 v0x5572bebb56d0_0;
    %store/vec4 v0x5572bebb5270_0, 0, 32;
    %jmp T_2.45;
T_2.34 ;
    %load/vec4 v0x5572bebb56d0_0;
    %store/vec4 v0x5572bebb5430_0, 0, 32;
    %jmp T_2.45;
T_2.35 ;
    %load/vec4 v0x5572bebb5b30_0;
    %load/vec4 v0x5572bebb5bf0_0;
    %add;
    %store/vec4 v0x5572bebb5970_0, 0, 32;
    %jmp T_2.45;
T_2.36 ;
    %load/vec4 v0x5572bebb5e30_0;
    %load/vec4 v0x5572bebb5ef0_0;
    %add;
    %store/vec4 v0x5572bebb5970_0, 0, 32;
    %jmp T_2.45;
T_2.37 ;
    %load/vec4 v0x5572bebb5b30_0;
    %load/vec4 v0x5572bebb5bf0_0;
    %sub;
    %store/vec4 v0x5572bebb5970_0, 0, 32;
    %jmp T_2.45;
T_2.38 ;
    %load/vec4 v0x5572bebb5e30_0;
    %load/vec4 v0x5572bebb5ef0_0;
    %sub;
    %store/vec4 v0x5572bebb5970_0, 0, 32;
    %jmp T_2.45;
T_2.39 ;
    %load/vec4 v0x5572bebb5e30_0;
    %load/vec4 v0x5572bebb5ef0_0;
    %and;
    %store/vec4 v0x5572bebb5970_0, 0, 32;
    %jmp T_2.45;
T_2.40 ;
    %load/vec4 v0x5572bebb5e30_0;
    %load/vec4 v0x5572bebb5ef0_0;
    %or;
    %store/vec4 v0x5572bebb5970_0, 0, 32;
    %jmp T_2.45;
T_2.41 ;
    %load/vec4 v0x5572bebb5e30_0;
    %load/vec4 v0x5572bebb5ef0_0;
    %xor;
    %store/vec4 v0x5572bebb5970_0, 0, 32;
    %jmp T_2.45;
T_2.42 ;
    %load/vec4 v0x5572bebb5e30_0;
    %load/vec4 v0x5572bebb5ef0_0;
    %or;
    %inv;
    %store/vec4 v0x5572bebb5970_0, 0, 32;
    %jmp T_2.45;
T_2.43 ;
    %load/vec4 v0x5572bebb5b30_0;
    %load/vec4 v0x5572bebb5bf0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %store/vec4 v0x5572bebb5970_0, 0, 32;
    %jmp T_2.45;
T_2.44 ;
    %load/vec4 v0x5572bebb5e30_0;
    %load/vec4 v0x5572bebb5ef0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.49, 8;
T_2.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.49, 8;
 ; End of false expr.
    %blend;
T_2.49;
    %store/vec4 v0x5572bebb5970_0, 0, 32;
    %jmp T_2.45;
T_2.45 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x5572bebb4ff0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %jmp T_2.54;
T_2.50 ;
    %load/vec4 v0x5572bebb56d0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5572bebb50d0_0, 0, 1;
    %jmp T_2.56;
T_2.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572bebb50d0_0, 0, 1;
T_2.56 ;
    %jmp T_2.54;
T_2.51 ;
    %load/vec4 v0x5572bebb56d0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5572bebb50d0_0, 0, 1;
    %jmp T_2.58;
T_2.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572bebb50d0_0, 0, 1;
T_2.58 ;
    %jmp T_2.54;
T_2.52 ;
    %load/vec4 v0x5572bebb56d0_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5572bebb50d0_0, 0, 1;
    %jmp T_2.60;
T_2.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572bebb50d0_0, 0, 1;
T_2.60 ;
    %jmp T_2.54;
T_2.53 ;
    %load/vec4 v0x5572bebb56d0_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5572bebb50d0_0, 0, 1;
    %jmp T_2.62;
T_2.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572bebb50d0_0, 0, 1;
T_2.62 ;
    %jmp T_2.54;
T_2.54 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x5572bebb56d0_0;
    %load/vec4 v0x5572bebb57b0_0;
    %cmp/e;
    %jmp/0xz  T_2.63, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5572bebb50d0_0, 0, 1;
    %jmp T_2.64;
T_2.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572bebb50d0_0, 0, 1;
T_2.64 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x5572bebb56d0_0;
    %load/vec4 v0x5572bebb57b0_0;
    %cmp/ne;
    %jmp/0xz  T_2.65, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5572bebb50d0_0, 0, 1;
    %jmp T_2.66;
T_2.65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572bebb50d0_0, 0, 1;
T_2.66 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x5572bebb56d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.67, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5572bebb50d0_0, 0, 1;
    %jmp T_2.68;
T_2.67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572bebb50d0_0, 0, 1;
T_2.68 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x5572bebb56d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.69, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5572bebb50d0_0, 0, 1;
    %jmp T_2.70;
T_2.69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572bebb50d0_0, 0, 1;
T_2.70 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x5572bebb5b30_0;
    %load/vec4 v0x5572bebb5c90_0;
    %add;
    %store/vec4 v0x5572bebb5970_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x5572bebb5e30_0;
    %load/vec4 v0x5572bebb5c90_0;
    %add;
    %store/vec4 v0x5572bebb5970_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x5572bebb5b30_0;
    %load/vec4 v0x5572bebb5c90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.71, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.72, 8;
T_2.71 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.72, 8;
 ; End of false expr.
    %blend;
T_2.72;
    %store/vec4 v0x5572bebb5970_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x5572bebb5e30_0;
    %load/vec4 v0x5572bebb5d50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.73, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.74, 8;
T_2.73 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.74, 8;
 ; End of false expr.
    %blend;
T_2.74;
    %store/vec4 v0x5572bebb5970_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x5572bebb5e30_0;
    %load/vec4 v0x5572bebb5d50_0;
    %and;
    %store/vec4 v0x5572bebb5970_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x5572bebb5e30_0;
    %load/vec4 v0x5572bebb5d50_0;
    %or;
    %store/vec4 v0x5572bebb5970_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x5572bebb5e30_0;
    %load/vec4 v0x5572bebb5d50_0;
    %xor;
    %store/vec4 v0x5572bebb5970_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x5572bebb5d50_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5572bebb5970_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x5572bebb5e30_0;
    %load/vec4 v0x5572bebb5c90_0;
    %add;
    %store/vec4 v0x5572bebb5510_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x5572bebb5e30_0;
    %load/vec4 v0x5572bebb5c90_0;
    %add;
    %store/vec4 v0x5572bebb5510_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x5572bebb5e30_0;
    %load/vec4 v0x5572bebb5c90_0;
    %add;
    %store/vec4 v0x5572bebb5510_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x5572bebb5e30_0;
    %load/vec4 v0x5572bebb5c90_0;
    %add;
    %store/vec4 v0x5572bebb5510_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x5572bebb5e30_0;
    %load/vec4 v0x5572bebb5c90_0;
    %add;
    %store/vec4 v0x5572bebb5510_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x5572bebb5e30_0;
    %load/vec4 v0x5572bebb5c90_0;
    %add;
    %store/vec4 v0x5572bebb5510_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x5572bebb5e30_0;
    %load/vec4 v0x5572bebb5c90_0;
    %add;
    %store/vec4 v0x5572bebb5510_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x5572bebb5e30_0;
    %load/vec4 v0x5572bebb5c90_0;
    %add;
    %store/vec4 v0x5572bebb5510_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5572bebb6f30;
T_3 ;
    %wait E_0x5572beb137e0;
    %load/vec4 v0x5572bebb7600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572bebb72a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5572bebb7510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5572bebb7380_0;
    %assign/vec4 v0x5572bebb72a0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5572bebb67d0;
T_4 ;
    %wait E_0x5572beb137e0;
    %load/vec4 v0x5572bebb6de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572bebb6a50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5572bebb6cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5572bebb6b10_0;
    %assign/vec4 v0x5572bebb6a50_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5572bebb6150;
T_5 ;
    %wait E_0x5572beb137e0;
    %load/vec4 v0x5572bebb6620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x5572bebb63c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5572bebb64a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5572bebb6540_0;
    %assign/vec4 v0x5572bebb63c0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5572beb84660;
T_6 ;
    %wait E_0x5572beb137e0;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x5572bebc1450_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x5572bebbf500_0, v0x5572bebbe5c0_0, v0x5572bebc1030_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x5572bebc0d20_0, v0x5572bebc0ec0_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x5572bebc0c30_0, v0x5572bebc0df0_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x5572bebc10f0_0, v0x5572bebc1580_0, v0x5572bebc12b0_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x5572bebc0040_0, v0x5572bebc16f0_0, v0x5572bebc1650_0, v0x5572bebbf960_0, v0x5572bebbf1d0_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x5572bebbeb40_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x5572beb84660;
T_7 ;
    %wait E_0x5572beaed7d0;
    %load/vec4 v0x5572bebbe8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5572bebbec10_0;
    %load/vec4 v0x5572bebc0a00_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5572bebc0910_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5572bebbf5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5572bebbec10_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x5572bebbf500_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5572bebc0910_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5572bebbf660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5572bebc0c30_0;
    %store/vec4 v0x5572bebc0910_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x5572bebbec10_0;
    %store/vec4 v0x5572bebc0910_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5572beb84660;
T_8 ;
    %wait E_0x5572beb137e0;
    %load/vec4 v0x5572bebc1450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5572bebbeaa0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5572bebbeb40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5572bebbeaa0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5572beb83e60;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572bebc1a90_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5572bebc1a90_0;
    %inv;
    %store/vec4 v0x5572bebc1a90_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x5572beb83e60;
T_10 ;
    %fork t_1, S_0x5572beb84230;
    %jmp t_0;
    .scope S_0x5572beb84230;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5572bebc2310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5572bebc1b30_0, 0, 1;
    %wait E_0x5572beb137e0;
    %wait E_0x5572beb137e0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572bebc2310_0, 0, 1;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x5572bebb3f20_0, 0, 32;
    %load/vec4 v0x5572bebc2020_0;
    %load/vec4 v0x5572bebb3f20_0;
    %cmp/e;
    %jmp/0xz  T_10.0, 4;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 5 73 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x5572bebb3f20_0, v0x5572bebc2020_0 {0 0 0};
T_10.1 ;
    %vpi_call/w 5 74 "$display", "passed" {0 0 0};
    %wait E_0x5572beb137e0;
    %delay 2, 0;
    %load/vec4 v0x5572bebb3f20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5572bebb3f20_0, 0, 32;
    %load/vec4 v0x5572bebc2020_0;
    %load/vec4 v0x5572bebb3f20_0;
    %cmp/e;
    %jmp/0xz  T_10.2, 4;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 78 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x5572bebb3f20_0, v0x5572bebc2020_0 {0 0 0};
T_10.3 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x5572bebb42a0_0, 0, 6;
    %pushi/vec4 2, 0, 26;
    %store/vec4 v0x5572bebb41c0_0, 0, 26;
    %load/vec4 v0x5572bebb42a0_0;
    %load/vec4 v0x5572bebb41c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5572bebc2180_0, 0, 32;
    %load/vec4 v0x5572bebb3f20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5572bebb4590_0, 0, 32;
    %load/vec4 v0x5572bebb4590_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x5572bebb41c0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5572bebb3f20_0, 0, 32;
    %wait E_0x5572beb137e0;
    %delay 2, 0;
    %load/vec4 v0x5572bebc2020_0;
    %load/vec4 v0x5572bebb3f20_0;
    %cmp/e;
    %jmp/0xz  T_10.4, 4;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 89 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x5572bebb3f20_0, v0x5572bebc2020_0 {0 0 0};
T_10.5 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5572bebb42a0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5572bebb43d0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5572bebb44b0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5572bebb4020_0, 0, 16;
    %load/vec4 v0x5572bebb42a0_0;
    %load/vec4 v0x5572bebb43d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572bebb44b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572bebb4020_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5572bebb4100_0, 0, 32;
    %load/vec4 v0x5572bebb4100_0;
    %store/vec4 v0x5572bebc2180_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5572bebb3f20_0;
    %pushi/vec4 4, 0, 32;
    %add;
    %store/vec4 v0x5572bebb3f20_0, 0, 32;
    %wait E_0x5572beb137e0;
    %delay 2, 0;
    %load/vec4 v0x5572bebc2020_0;
    %load/vec4 v0x5572bebb3f20_0;
    %cmp/e;
    %jmp/0xz  T_10.6, 4;
    %jmp T_10.7;
T_10.6 ;
    %vpi_call/w 5 103 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x5572bebb3f20_0, v0x5572bebc2020_0 {0 0 0};
T_10.7 ;
    %end;
    .scope S_0x5572beb83e60;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/j_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
