Classic Timing Analyzer report for HW
Tue Oct 15 15:22:25 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                   ;
+------------------------------+-------+---------------+----------------------------------+------------------------------+---------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                         ; To                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------+---------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 14.516 ns                        ; Instr_Reg:inst3|Instr15_0[0] ; ULA_Out[30]               ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 115.09 MHz ( period = 8.689 ns ) ; Instr_Reg:inst3|Instr15_0[0] ; Banco_reg:inst10|Reg7[26] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                              ;                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------+---------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 115.09 MHz ( period = 8.689 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg7[26]  ; clock      ; clock    ; None                        ; None                      ; 8.509 ns                ;
; N/A                                     ; 115.18 MHz ( period = 8.682 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 8.497 ns                ;
; N/A                                     ; 115.19 MHz ( period = 8.681 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 8.501 ns                ;
; N/A                                     ; 115.42 MHz ( period = 8.664 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg7[26]  ; clock      ; clock    ; None                        ; None                      ; 8.483 ns                ;
; N/A                                     ; 115.42 MHz ( period = 8.664 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg7[26]  ; clock      ; clock    ; None                        ; None                      ; 8.478 ns                ;
; N/A                                     ; 115.51 MHz ( period = 8.657 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 8.471 ns                ;
; N/A                                     ; 115.51 MHz ( period = 8.657 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 8.466 ns                ;
; N/A                                     ; 115.53 MHz ( period = 8.656 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 8.475 ns                ;
; N/A                                     ; 115.53 MHz ( period = 8.656 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 8.470 ns                ;
; N/A                                     ; 115.89 MHz ( period = 8.629 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg12[26] ; clock      ; clock    ; None                        ; None                      ; 8.437 ns                ;
; N/A                                     ; 116.01 MHz ( period = 8.620 ns )                    ; Controlador:inst|ULAsrcB[0]      ; Banco_reg:inst10|Reg7[26]  ; clock      ; clock    ; None                        ; None                      ; 8.439 ns                ;
; N/A                                     ; 116.10 MHz ( period = 8.613 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 8.424 ns                ;
; N/A                                     ; 116.10 MHz ( period = 8.613 ns )                    ; Controlador:inst|ULAsrcB[0]      ; Banco_reg:inst10|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 8.427 ns                ;
; N/A                                     ; 116.12 MHz ( period = 8.612 ns )                    ; Controlador:inst|ULAsrcB[0]      ; Banco_reg:inst10|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 8.431 ns                ;
; N/A                                     ; 116.23 MHz ( period = 8.604 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg12[26] ; clock      ; clock    ; None                        ; None                      ; 8.411 ns                ;
; N/A                                     ; 116.23 MHz ( period = 8.604 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg12[26] ; clock      ; clock    ; None                        ; None                      ; 8.406 ns                ;
; N/A                                     ; 116.23 MHz ( period = 8.604 ns )                    ; Controlador:inst|ULAsrcA[0]      ; Banco_reg:inst10|Reg7[26]  ; clock      ; clock    ; None                        ; None                      ; 8.424 ns                ;
; N/A                                     ; 116.32 MHz ( period = 8.597 ns )                    ; Controlador:inst|ULAsrcA[0]      ; Banco_reg:inst10|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 8.412 ns                ;
; N/A                                     ; 116.33 MHz ( period = 8.596 ns )                    ; Controlador:inst|ULAsrcA[0]      ; Banco_reg:inst10|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 8.416 ns                ;
; N/A                                     ; 116.35 MHz ( period = 8.595 ns )                    ; Registrador:PC|Saida[2]          ; Banco_reg:inst10|Reg7[26]  ; clock      ; clock    ; None                        ; None                      ; 8.416 ns                ;
; N/A                                     ; 116.44 MHz ( period = 8.588 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 8.398 ns                ;
; N/A                                     ; 116.44 MHz ( period = 8.588 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 8.393 ns                ;
; N/A                                     ; 116.44 MHz ( period = 8.588 ns )                    ; Registrador:PC|Saida[2]          ; Banco_reg:inst10|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 8.404 ns                ;
; N/A                                     ; 116.46 MHz ( period = 8.587 ns )                    ; Registrador:PC|Saida[2]          ; Banco_reg:inst10|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 8.408 ns                ;
; N/A                                     ; 116.82 MHz ( period = 8.560 ns )                    ; Controlador:inst|ULAsrcB[0]      ; Banco_reg:inst10|Reg12[26] ; clock      ; clock    ; None                        ; None                      ; 8.367 ns                ;
; N/A                                     ; 117.04 MHz ( period = 8.544 ns )                    ; Controlador:inst|ULAsrcA[0]      ; Banco_reg:inst10|Reg12[26] ; clock      ; clock    ; None                        ; None                      ; 8.352 ns                ;
; N/A                                     ; 117.04 MHz ( period = 8.544 ns )                    ; Controlador:inst|ULAsrcB[0]      ; Banco_reg:inst10|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 8.354 ns                ;
; N/A                                     ; 117.16 MHz ( period = 8.535 ns )                    ; Registrador:PC|Saida[2]          ; Banco_reg:inst10|Reg12[26] ; clock      ; clock    ; None                        ; None                      ; 8.344 ns                ;
; N/A                                     ; 117.26 MHz ( period = 8.528 ns )                    ; Controlador:inst|ULAsrcA[0]      ; Banco_reg:inst10|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 8.339 ns                ;
; N/A                                     ; 117.38 MHz ( period = 8.519 ns )                    ; Registrador:PC|Saida[2]          ; Banco_reg:inst10|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 8.331 ns                ;
; N/A                                     ; 117.70 MHz ( period = 8.496 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg13[26] ; clock      ; clock    ; None                        ; None                      ; 8.311 ns                ;
; N/A                                     ; 117.72 MHz ( period = 8.495 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg9[26]  ; clock      ; clock    ; None                        ; None                      ; 8.310 ns                ;
; N/A                                     ; 117.87 MHz ( period = 8.484 ns )                    ; Registrador:B|Saida[2]           ; Banco_reg:inst10|Reg7[26]  ; clock      ; clock    ; None                        ; None                      ; 8.303 ns                ;
; N/A                                     ; 117.97 MHz ( period = 8.477 ns )                    ; Registrador:B|Saida[2]           ; Banco_reg:inst10|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 8.291 ns                ;
; N/A                                     ; 117.98 MHz ( period = 8.476 ns )                    ; Registrador:B|Saida[2]           ; Banco_reg:inst10|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 8.295 ns                ;
; N/A                                     ; 118.04 MHz ( period = 8.472 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg31[28] ; clock      ; clock    ; None                        ; None                      ; 8.292 ns                ;
; N/A                                     ; 118.04 MHz ( period = 8.472 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg12[27] ; clock      ; clock    ; None                        ; None                      ; 8.280 ns                ;
; N/A                                     ; 118.05 MHz ( period = 8.471 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg13[26] ; clock      ; clock    ; None                        ; None                      ; 8.285 ns                ;
; N/A                                     ; 118.05 MHz ( period = 8.471 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg13[26] ; clock      ; clock    ; None                        ; None                      ; 8.280 ns                ;
; N/A                                     ; 118.06 MHz ( period = 8.470 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg9[26]  ; clock      ; clock    ; None                        ; None                      ; 8.284 ns                ;
; N/A                                     ; 118.06 MHz ( period = 8.470 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg9[26]  ; clock      ; clock    ; None                        ; None                      ; 8.279 ns                ;
; N/A                                     ; 118.08 MHz ( period = 8.469 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg7[28]  ; clock      ; clock    ; None                        ; None                      ; 8.289 ns                ;
; N/A                                     ; 118.11 MHz ( period = 8.467 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg19[28] ; clock      ; clock    ; None                        ; None                      ; 8.273 ns                ;
; N/A                                     ; 118.12 MHz ( period = 8.466 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg29[26] ; clock      ; clock    ; None                        ; None                      ; 8.277 ns                ;
; N/A                                     ; 118.20 MHz ( period = 8.460 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg28[26] ; clock      ; clock    ; None                        ; None                      ; 8.285 ns                ;
; N/A                                     ; 118.20 MHz ( period = 8.460 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg25[26] ; clock      ; clock    ; None                        ; None                      ; 8.271 ns                ;
; N/A                                     ; 118.27 MHz ( period = 8.455 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg4[26]  ; clock      ; clock    ; None                        ; None                      ; 8.263 ns                ;
; N/A                                     ; 118.29 MHz ( period = 8.454 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg20[26] ; clock      ; clock    ; None                        ; None                      ; 8.262 ns                ;
; N/A                                     ; 118.37 MHz ( period = 8.448 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg30[27] ; clock      ; clock    ; None                        ; None                      ; 8.265 ns                ;
; N/A                                     ; 118.39 MHz ( period = 8.447 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg31[28] ; clock      ; clock    ; None                        ; None                      ; 8.266 ns                ;
; N/A                                     ; 118.39 MHz ( period = 8.447 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg31[28] ; clock      ; clock    ; None                        ; None                      ; 8.261 ns                ;
; N/A                                     ; 118.39 MHz ( period = 8.447 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg12[27] ; clock      ; clock    ; None                        ; None                      ; 8.254 ns                ;
; N/A                                     ; 118.39 MHz ( period = 8.447 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg12[27] ; clock      ; clock    ; None                        ; None                      ; 8.249 ns                ;
; N/A                                     ; 118.43 MHz ( period = 8.444 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg7[28]  ; clock      ; clock    ; None                        ; None                      ; 8.263 ns                ;
; N/A                                     ; 118.43 MHz ( period = 8.444 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg7[28]  ; clock      ; clock    ; None                        ; None                      ; 8.258 ns                ;
; N/A                                     ; 118.43 MHz ( period = 8.444 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg24[27] ; clock      ; clock    ; None                        ; None                      ; 8.261 ns                ;
; N/A                                     ; 118.46 MHz ( period = 8.442 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg19[28] ; clock      ; clock    ; None                        ; None                      ; 8.247 ns                ;
; N/A                                     ; 118.46 MHz ( period = 8.442 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg19[28] ; clock      ; clock    ; None                        ; None                      ; 8.242 ns                ;
; N/A                                     ; 118.47 MHz ( period = 8.441 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg29[26] ; clock      ; clock    ; None                        ; None                      ; 8.251 ns                ;
; N/A                                     ; 118.47 MHz ( period = 8.441 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg29[26] ; clock      ; clock    ; None                        ; None                      ; 8.246 ns                ;
; N/A                                     ; 118.55 MHz ( period = 8.435 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg28[26] ; clock      ; clock    ; None                        ; None                      ; 8.259 ns                ;
; N/A                                     ; 118.55 MHz ( period = 8.435 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg28[26] ; clock      ; clock    ; None                        ; None                      ; 8.254 ns                ;
; N/A                                     ; 118.55 MHz ( period = 8.435 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg25[26] ; clock      ; clock    ; None                        ; None                      ; 8.245 ns                ;
; N/A                                     ; 118.55 MHz ( period = 8.435 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg25[26] ; clock      ; clock    ; None                        ; None                      ; 8.240 ns                ;
; N/A                                     ; 118.60 MHz ( period = 8.432 ns )                    ; Instr_Reg:inst3|Instr15_0[2]     ; Banco_reg:inst10|Reg7[26]  ; clock      ; clock    ; None                        ; None                      ; 8.251 ns                ;
; N/A                                     ; 118.62 MHz ( period = 8.430 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg4[26]  ; clock      ; clock    ; None                        ; None                      ; 8.237 ns                ;
; N/A                                     ; 118.62 MHz ( period = 8.430 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg4[26]  ; clock      ; clock    ; None                        ; None                      ; 8.232 ns                ;
; N/A                                     ; 118.64 MHz ( period = 8.429 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg20[26] ; clock      ; clock    ; None                        ; None                      ; 8.236 ns                ;
; N/A                                     ; 118.64 MHz ( period = 8.429 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg20[26] ; clock      ; clock    ; None                        ; None                      ; 8.231 ns                ;
; N/A                                     ; 118.67 MHz ( period = 8.427 ns )                    ; Controlador:inst|ULAsrcB[0]      ; Banco_reg:inst10|Reg13[26] ; clock      ; clock    ; None                        ; None                      ; 8.241 ns                ;
; N/A                                     ; 118.68 MHz ( period = 8.426 ns )                    ; Controlador:inst|ULAsrcB[0]      ; Banco_reg:inst10|Reg9[26]  ; clock      ; clock    ; None                        ; None                      ; 8.240 ns                ;
; N/A                                     ; 118.69 MHz ( period = 8.425 ns )                    ; Instr_Reg:inst3|Instr15_0[2]     ; Banco_reg:inst10|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 8.239 ns                ;
; N/A                                     ; 118.71 MHz ( period = 8.424 ns )                    ; Registrador:B|Saida[2]           ; Banco_reg:inst10|Reg12[26] ; clock      ; clock    ; None                        ; None                      ; 8.231 ns                ;
; N/A                                     ; 118.71 MHz ( period = 8.424 ns )                    ; Instr_Reg:inst3|Instr15_0[2]     ; Banco_reg:inst10|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 8.243 ns                ;
; N/A                                     ; 118.72 MHz ( period = 8.423 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg30[27] ; clock      ; clock    ; None                        ; None                      ; 8.239 ns                ;
; N/A                                     ; 118.72 MHz ( period = 8.423 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg30[27] ; clock      ; clock    ; None                        ; None                      ; 8.234 ns                ;
; N/A                                     ; 118.72 MHz ( period = 8.423 ns )                    ; Controlador:inst|ULA_select[1]   ; Banco_reg:inst10|Reg7[26]  ; clock      ; clock    ; None                        ; None                      ; 8.242 ns                ;
; N/A                                     ; 118.74 MHz ( period = 8.422 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg8[27]  ; clock      ; clock    ; None                        ; None                      ; 8.233 ns                ;
; N/A                                     ; 118.76 MHz ( period = 8.420 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg26[26] ; clock      ; clock    ; None                        ; None                      ; 8.220 ns                ;
; N/A                                     ; 118.78 MHz ( period = 8.419 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg24[27] ; clock      ; clock    ; None                        ; None                      ; 8.235 ns                ;
; N/A                                     ; 118.78 MHz ( period = 8.419 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg24[27] ; clock      ; clock    ; None                        ; None                      ; 8.230 ns                ;
; N/A                                     ; 118.79 MHz ( period = 8.418 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg2[26]  ; clock      ; clock    ; None                        ; None                      ; 8.218 ns                ;
; N/A                                     ; 118.81 MHz ( period = 8.417 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg18[26] ; clock      ; clock    ; None                        ; None                      ; 8.217 ns                ;
; N/A                                     ; 118.82 MHz ( period = 8.416 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 8.234 ns                ;
; N/A                                     ; 118.82 MHz ( period = 8.416 ns )                    ; Controlador:inst|ULA_select[1]   ; Banco_reg:inst10|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 8.230 ns                ;
; N/A                                     ; 118.84 MHz ( period = 8.415 ns )                    ; Controlador:inst|ULA_select[1]   ; Banco_reg:inst10|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 8.234 ns                ;
; N/A                                     ; 118.89 MHz ( period = 8.411 ns )                    ; Controlador:inst|ULAsrcA[0]      ; Banco_reg:inst10|Reg13[26] ; clock      ; clock    ; None                        ; None                      ; 8.226 ns                ;
; N/A                                     ; 118.91 MHz ( period = 8.410 ns )                    ; Controlador:inst|ULAsrcA[0]      ; Banco_reg:inst10|Reg9[26]  ; clock      ; clock    ; None                        ; None                      ; 8.225 ns                ;
; N/A                                     ; 118.91 MHz ( period = 8.410 ns )                    ; Registrador:B|Saida[0]           ; Banco_reg:inst10|Reg7[26]  ; clock      ; clock    ; None                        ; None                      ; 8.230 ns                ;
; N/A                                     ; 118.92 MHz ( period = 8.409 ns )                    ; Controlador:inst|ULA_select[0]   ; Banco_reg:inst10|Reg7[26]  ; clock      ; clock    ; None                        ; None                      ; 8.228 ns                ;
; N/A                                     ; 118.93 MHz ( period = 8.408 ns )                    ; Registrador:B|Saida[2]           ; Banco_reg:inst10|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 8.218 ns                ;
; N/A                                     ; 119.01 MHz ( period = 8.403 ns )                    ; Controlador:inst|ULAsrcB[0]      ; Banco_reg:inst10|Reg31[28] ; clock      ; clock    ; None                        ; None                      ; 8.222 ns                ;
; N/A                                     ; 119.01 MHz ( period = 8.403 ns )                    ; Controlador:inst|ULAsrcB[0]      ; Banco_reg:inst10|Reg12[27] ; clock      ; clock    ; None                        ; None                      ; 8.210 ns                ;
; N/A                                     ; 119.01 MHz ( period = 8.403 ns )                    ; Registrador:B|Saida[0]           ; Banco_reg:inst10|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 8.218 ns                ;
; N/A                                     ; 119.02 MHz ( period = 8.402 ns )                    ; Registrador:B|Saida[0]           ; Banco_reg:inst10|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 8.222 ns                ;
; N/A                                     ; 119.02 MHz ( period = 8.402 ns )                    ; Controlador:inst|ULA_select[0]   ; Banco_reg:inst10|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 8.216 ns                ;
; N/A                                     ; 119.02 MHz ( period = 8.402 ns )                    ; Registrador:PC|Saida[2]          ; Banco_reg:inst10|Reg13[26] ; clock      ; clock    ; None                        ; None                      ; 8.218 ns                ;
; N/A                                     ; 119.03 MHz ( period = 8.401 ns )                    ; Controlador:inst|ULA_select[0]   ; Banco_reg:inst10|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 8.220 ns                ;
; N/A                                     ; 119.03 MHz ( period = 8.401 ns )                    ; Registrador:PC|Saida[2]          ; Banco_reg:inst10|Reg9[26]  ; clock      ; clock    ; None                        ; None                      ; 8.217 ns                ;
; N/A                                     ; 119.05 MHz ( period = 8.400 ns )                    ; Controlador:inst|ULAsrcB[0]      ; Banco_reg:inst10|Reg7[28]  ; clock      ; clock    ; None                        ; None                      ; 8.219 ns                ;
; N/A                                     ; 119.08 MHz ( period = 8.398 ns )                    ; Controlador:inst|ULAsrcB[0]      ; Banco_reg:inst10|Reg19[28] ; clock      ; clock    ; None                        ; None                      ; 8.203 ns                ;
; N/A                                     ; 119.09 MHz ( period = 8.397 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg8[27]  ; clock      ; clock    ; None                        ; None                      ; 8.207 ns                ;
; N/A                                     ; 119.09 MHz ( period = 8.397 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg8[27]  ; clock      ; clock    ; None                        ; None                      ; 8.202 ns                ;
; N/A                                     ; 119.09 MHz ( period = 8.397 ns )                    ; Controlador:inst|ULAsrcB[0]      ; Banco_reg:inst10|Reg29[26] ; clock      ; clock    ; None                        ; None                      ; 8.207 ns                ;
; N/A                                     ; 119.12 MHz ( period = 8.395 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg10[26] ; clock      ; clock    ; None                        ; None                      ; 8.215 ns                ;
; N/A                                     ; 119.12 MHz ( period = 8.395 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg26[26] ; clock      ; clock    ; None                        ; None                      ; 8.194 ns                ;
; N/A                                     ; 119.12 MHz ( period = 8.395 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg26[26] ; clock      ; clock    ; None                        ; None                      ; 8.189 ns                ;
; N/A                                     ; 119.13 MHz ( period = 8.394 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg8[28]  ; clock      ; clock    ; None                        ; None                      ; 8.205 ns                ;
; N/A                                     ; 119.15 MHz ( period = 8.393 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg6[30]  ; clock      ; clock    ; None                        ; None                      ; 8.210 ns                ;
; N/A                                     ; 119.15 MHz ( period = 8.393 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg2[26]  ; clock      ; clock    ; None                        ; None                      ; 8.192 ns                ;
; N/A                                     ; 119.15 MHz ( period = 8.393 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg2[26]  ; clock      ; clock    ; None                        ; None                      ; 8.187 ns                ;
; N/A                                     ; 119.16 MHz ( period = 8.392 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg18[26] ; clock      ; clock    ; None                        ; None                      ; 8.191 ns                ;
; N/A                                     ; 119.16 MHz ( period = 8.392 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg18[26] ; clock      ; clock    ; None                        ; None                      ; 8.186 ns                ;
; N/A                                     ; 119.18 MHz ( period = 8.391 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 8.208 ns                ;
; N/A                                     ; 119.18 MHz ( period = 8.391 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 8.203 ns                ;
; N/A                                     ; 119.18 MHz ( period = 8.391 ns )                    ; Controlador:inst|ULAsrcB[0]      ; Banco_reg:inst10|Reg28[26] ; clock      ; clock    ; None                        ; None                      ; 8.215 ns                ;
; N/A                                     ; 119.18 MHz ( period = 8.391 ns )                    ; Controlador:inst|ULAsrcB[0]      ; Banco_reg:inst10|Reg25[26] ; clock      ; clock    ; None                        ; None                      ; 8.201 ns                ;
; N/A                                     ; 119.20 MHz ( period = 8.389 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg15[28] ; clock      ; clock    ; None                        ; None                      ; 8.204 ns                ;
; N/A                                     ; 119.20 MHz ( period = 8.389 ns )                    ; Registrador:A|Saida[0]           ; Banco_reg:inst10|Reg7[26]  ; clock      ; clock    ; None                        ; None                      ; 8.210 ns                ;
; N/A                                     ; 119.22 MHz ( period = 8.388 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg14[30] ; clock      ; clock    ; None                        ; None                      ; 8.199 ns                ;
; N/A                                     ; 119.23 MHz ( period = 8.387 ns )                    ; Controlador:inst|ULAsrcA[0]      ; Banco_reg:inst10|Reg31[28] ; clock      ; clock    ; None                        ; None                      ; 8.207 ns                ;
; N/A                                     ; 119.23 MHz ( period = 8.387 ns )                    ; Controlador:inst|ULAsrcA[0]      ; Banco_reg:inst10|Reg12[27] ; clock      ; clock    ; None                        ; None                      ; 8.195 ns                ;
; N/A                                     ; 119.25 MHz ( period = 8.386 ns )                    ; Controlador:inst|ULAsrcB[0]      ; Banco_reg:inst10|Reg4[26]  ; clock      ; clock    ; None                        ; None                      ; 8.193 ns                ;
; N/A                                     ; 119.26 MHz ( period = 8.385 ns )                    ; Controlador:inst|ULAsrcB[0]      ; Banco_reg:inst10|Reg20[26] ; clock      ; clock    ; None                        ; None                      ; 8.192 ns                ;
; N/A                                     ; 119.27 MHz ( period = 8.384 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg2[30]  ; clock      ; clock    ; None                        ; None                      ; 8.195 ns                ;
; N/A                                     ; 119.27 MHz ( period = 8.384 ns )                    ; Controlador:inst|ULAsrcA[0]      ; Banco_reg:inst10|Reg7[28]  ; clock      ; clock    ; None                        ; None                      ; 8.204 ns                ;
; N/A                                     ; 119.29 MHz ( period = 8.383 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg18[30] ; clock      ; clock    ; None                        ; None                      ; 8.194 ns                ;
; N/A                                     ; 119.30 MHz ( period = 8.382 ns )                    ; Controlador:inst|ULAsrcA[0]      ; Banco_reg:inst10|Reg19[28] ; clock      ; clock    ; None                        ; None                      ; 8.188 ns                ;
; N/A                                     ; 119.30 MHz ( period = 8.382 ns )                    ; Registrador:A|Saida[0]           ; Banco_reg:inst10|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 8.198 ns                ;
; N/A                                     ; 119.32 MHz ( period = 8.381 ns )                    ; Registrador:A|Saida[0]           ; Banco_reg:inst10|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 8.202 ns                ;
; N/A                                     ; 119.32 MHz ( period = 8.381 ns )                    ; Controlador:inst|ULAsrcA[0]      ; Banco_reg:inst10|Reg29[26] ; clock      ; clock    ; None                        ; None                      ; 8.192 ns                ;
; N/A                                     ; 119.35 MHz ( period = 8.379 ns )                    ; Controlador:inst|ULAsrcB[0]      ; Banco_reg:inst10|Reg30[27] ; clock      ; clock    ; None                        ; None                      ; 8.195 ns                ;
; N/A                                     ; 119.36 MHz ( period = 8.378 ns )                    ; Registrador:PC|Saida[2]          ; Banco_reg:inst10|Reg31[28] ; clock      ; clock    ; None                        ; None                      ; 8.199 ns                ;
; N/A                                     ; 119.36 MHz ( period = 8.378 ns )                    ; Registrador:PC|Saida[2]          ; Banco_reg:inst10|Reg12[27] ; clock      ; clock    ; None                        ; None                      ; 8.187 ns                ;
; N/A                                     ; 119.39 MHz ( period = 8.376 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg30[28] ; clock      ; clock    ; None                        ; None                      ; 8.193 ns                ;
; N/A                                     ; 119.40 MHz ( period = 8.375 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg6[28]  ; clock      ; clock    ; None                        ; None                      ; 8.192 ns                ;
; N/A                                     ; 119.40 MHz ( period = 8.375 ns )                    ; Registrador:PC|Saida[2]          ; Banco_reg:inst10|Reg7[28]  ; clock      ; clock    ; None                        ; None                      ; 8.196 ns                ;
; N/A                                     ; 119.40 MHz ( period = 8.375 ns )                    ; Controlador:inst|ULAsrcB[0]      ; Banco_reg:inst10|Reg24[27] ; clock      ; clock    ; None                        ; None                      ; 8.191 ns                ;
; N/A                                     ; 119.40 MHz ( period = 8.375 ns )                    ; Controlador:inst|ULAsrcA[0]      ; Banco_reg:inst10|Reg28[26] ; clock      ; clock    ; None                        ; None                      ; 8.200 ns                ;
; N/A                                     ; 119.40 MHz ( period = 8.375 ns )                    ; Controlador:inst|ULAsrcA[0]      ; Banco_reg:inst10|Reg25[26] ; clock      ; clock    ; None                        ; None                      ; 8.186 ns                ;
; N/A                                     ; 119.43 MHz ( period = 8.373 ns )                    ; Registrador:PC|Saida[2]          ; Banco_reg:inst10|Reg19[28] ; clock      ; clock    ; None                        ; None                      ; 8.180 ns                ;
; N/A                                     ; 119.45 MHz ( period = 8.372 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg22[26] ; clock      ; clock    ; None                        ; None                      ; 8.188 ns                ;
; N/A                                     ; 119.45 MHz ( period = 8.372 ns )                    ; Instr_Reg:inst3|Instr15_0[2]     ; Banco_reg:inst10|Reg12[26] ; clock      ; clock    ; None                        ; None                      ; 8.179 ns                ;
; N/A                                     ; 119.45 MHz ( period = 8.372 ns )                    ; Registrador:PC|Saida[2]          ; Banco_reg:inst10|Reg29[26] ; clock      ; clock    ; None                        ; None                      ; 8.184 ns                ;
; N/A                                     ; 119.47 MHz ( period = 8.370 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg10[26] ; clock      ; clock    ; None                        ; None                      ; 8.189 ns                ;
; N/A                                     ; 119.47 MHz ( period = 8.370 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg10[26] ; clock      ; clock    ; None                        ; None                      ; 8.184 ns                ;
; N/A                                     ; 119.47 MHz ( period = 8.370 ns )                    ; Controlador:inst|ULAsrcA[0]      ; Banco_reg:inst10|Reg4[26]  ; clock      ; clock    ; None                        ; None                      ; 8.178 ns                ;
; N/A                                     ; 119.49 MHz ( period = 8.369 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg8[28]  ; clock      ; clock    ; None                        ; None                      ; 8.179 ns                ;
; N/A                                     ; 119.49 MHz ( period = 8.369 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg8[28]  ; clock      ; clock    ; None                        ; None                      ; 8.174 ns                ;
; N/A                                     ; 119.49 MHz ( period = 8.369 ns )                    ; Controlador:inst|ULAsrcA[0]      ; Banco_reg:inst10|Reg20[26] ; clock      ; clock    ; None                        ; None                      ; 8.177 ns                ;
; N/A                                     ; 119.50 MHz ( period = 8.368 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg6[30]  ; clock      ; clock    ; None                        ; None                      ; 8.184 ns                ;
; N/A                                     ; 119.50 MHz ( period = 8.368 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg6[30]  ; clock      ; clock    ; None                        ; None                      ; 8.179 ns                ;
; N/A                                     ; 119.53 MHz ( period = 8.366 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg30[30] ; clock      ; clock    ; None                        ; None                      ; 8.183 ns                ;
; N/A                                     ; 119.53 MHz ( period = 8.366 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg24[30] ; clock      ; clock    ; None                        ; None                      ; 8.183 ns                ;
; N/A                                     ; 119.53 MHz ( period = 8.366 ns )                    ; Registrador:PC|Saida[2]          ; Banco_reg:inst10|Reg28[26] ; clock      ; clock    ; None                        ; None                      ; 8.192 ns                ;
; N/A                                     ; 119.53 MHz ( period = 8.366 ns )                    ; Registrador:PC|Saida[2]          ; Banco_reg:inst10|Reg25[26] ; clock      ; clock    ; None                        ; None                      ; 8.178 ns                ;
; N/A                                     ; 119.56 MHz ( period = 8.364 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg15[28] ; clock      ; clock    ; None                        ; None                      ; 8.178 ns                ;
; N/A                                     ; 119.56 MHz ( period = 8.364 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg15[28] ; clock      ; clock    ; None                        ; None                      ; 8.173 ns                ;
; N/A                                     ; 119.57 MHz ( period = 8.363 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg14[30] ; clock      ; clock    ; None                        ; None                      ; 8.173 ns                ;
; N/A                                     ; 119.57 MHz ( period = 8.363 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg14[30] ; clock      ; clock    ; None                        ; None                      ; 8.168 ns                ;
; N/A                                     ; 119.57 MHz ( period = 8.363 ns )                    ; Controlador:inst|ULAsrcA[0]      ; Banco_reg:inst10|Reg30[27] ; clock      ; clock    ; None                        ; None                      ; 8.180 ns                ;
; N/A                                     ; 119.57 MHz ( period = 8.363 ns )                    ; Controlador:inst|ULA_select[1]   ; Banco_reg:inst10|Reg12[26] ; clock      ; clock    ; None                        ; None                      ; 8.170 ns                ;
; N/A                                     ; 119.59 MHz ( period = 8.362 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Registrador:PC|Saida[30]   ; clock      ; clock    ; None                        ; None                      ; 8.165 ns                ;
; N/A                                     ; 119.60 MHz ( period = 8.361 ns )                    ; Registrador:PC|Saida[2]          ; Banco_reg:inst10|Reg4[26]  ; clock      ; clock    ; None                        ; None                      ; 8.170 ns                ;
; N/A                                     ; 119.62 MHz ( period = 8.360 ns )                    ; Registrador:PC|Saida[2]          ; Banco_reg:inst10|Reg20[26] ; clock      ; clock    ; None                        ; None                      ; 8.169 ns                ;
; N/A                                     ; 119.63 MHz ( period = 8.359 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg2[30]  ; clock      ; clock    ; None                        ; None                      ; 8.169 ns                ;
; N/A                                     ; 119.63 MHz ( period = 8.359 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg2[30]  ; clock      ; clock    ; None                        ; None                      ; 8.164 ns                ;
; N/A                                     ; 119.63 MHz ( period = 8.359 ns )                    ; Controlador:inst|ULAsrcA[0]      ; Banco_reg:inst10|Reg24[27] ; clock      ; clock    ; None                        ; None                      ; 8.176 ns                ;
; N/A                                     ; 119.65 MHz ( period = 8.358 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg18[30] ; clock      ; clock    ; None                        ; None                      ; 8.168 ns                ;
; N/A                                     ; 119.65 MHz ( period = 8.358 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg18[30] ; clock      ; clock    ; None                        ; None                      ; 8.163 ns                ;
; N/A                                     ; 119.67 MHz ( period = 8.356 ns )                    ; Instr_Reg:inst3|Instr15_0[2]     ; Banco_reg:inst10|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 8.166 ns                ;
; N/A                                     ; 119.70 MHz ( period = 8.354 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg24[29] ; clock      ; clock    ; None                        ; None                      ; 8.163 ns                ;
; N/A                                     ; 119.70 MHz ( period = 8.354 ns )                    ; Registrador:PC|Saida[2]          ; Banco_reg:inst10|Reg30[27] ; clock      ; clock    ; None                        ; None                      ; 8.172 ns                ;
; N/A                                     ; 119.72 MHz ( period = 8.353 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg15[29] ; clock      ; clock    ; None                        ; None                      ; 8.167 ns                ;
; N/A                                     ; 119.72 MHz ( period = 8.353 ns )                    ; Controlador:inst|ULAsrcB[0]      ; Banco_reg:inst10|Reg8[27]  ; clock      ; clock    ; None                        ; None                      ; 8.163 ns                ;
; N/A                                     ; 119.75 MHz ( period = 8.351 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg30[28] ; clock      ; clock    ; None                        ; None                      ; 8.167 ns                ;
; N/A                                     ; 119.75 MHz ( period = 8.351 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg30[28] ; clock      ; clock    ; None                        ; None                      ; 8.162 ns                ;
; N/A                                     ; 119.75 MHz ( period = 8.351 ns )                    ; Controlador:inst|ULAsrcB[0]      ; Banco_reg:inst10|Reg26[26] ; clock      ; clock    ; None                        ; None                      ; 8.150 ns                ;
; N/A                                     ; 119.76 MHz ( period = 8.350 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg7[29]  ; clock      ; clock    ; None                        ; None                      ; 8.164 ns                ;
; N/A                                     ; 119.76 MHz ( period = 8.350 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg31[29] ; clock      ; clock    ; None                        ; None                      ; 8.164 ns                ;
; N/A                                     ; 119.76 MHz ( period = 8.350 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg6[28]  ; clock      ; clock    ; None                        ; None                      ; 8.166 ns                ;
; N/A                                     ; 119.76 MHz ( period = 8.350 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg6[28]  ; clock      ; clock    ; None                        ; None                      ; 8.161 ns                ;
; N/A                                     ; 119.76 MHz ( period = 8.350 ns )                    ; Registrador:PC|Saida[2]          ; Banco_reg:inst10|Reg24[27] ; clock      ; clock    ; None                        ; None                      ; 8.168 ns                ;
; N/A                                     ; 119.76 MHz ( period = 8.350 ns )                    ; Registrador:B|Saida[0]           ; Banco_reg:inst10|Reg12[26] ; clock      ; clock    ; None                        ; None                      ; 8.158 ns                ;
; N/A                                     ; 119.77 MHz ( period = 8.349 ns )                    ; Controlador:inst|ULAsrcB[0]      ; Banco_reg:inst10|Reg2[26]  ; clock      ; clock    ; None                        ; None                      ; 8.148 ns                ;
; N/A                                     ; 119.77 MHz ( period = 8.349 ns )                    ; Controlador:inst|ULA_select[0]   ; Banco_reg:inst10|Reg12[26] ; clock      ; clock    ; None                        ; None                      ; 8.156 ns                ;
; N/A                                     ; 119.79 MHz ( period = 8.348 ns )                    ; Controlador:inst|ULAsrcB[0]      ; Banco_reg:inst10|Reg18[26] ; clock      ; clock    ; None                        ; None                      ; 8.147 ns                ;
; N/A                                     ; 119.80 MHz ( period = 8.347 ns )                    ; Controlador:inst|ULAsrcB[0]      ; Banco_reg:inst10|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 8.164 ns                ;
; N/A                                     ; 119.80 MHz ( period = 8.347 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg22[26] ; clock      ; clock    ; None                        ; None                      ; 8.162 ns                ;
; N/A                                     ; 119.80 MHz ( period = 8.347 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg22[26] ; clock      ; clock    ; None                        ; None                      ; 8.157 ns                ;
; N/A                                     ; 119.80 MHz ( period = 8.347 ns )                    ; Controlador:inst|ULA_select[1]   ; Banco_reg:inst10|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 8.157 ns                ;
; N/A                                     ; 119.80 MHz ( period = 8.347 ns )                    ; Registrador:A|Saida[2]           ; Banco_reg:inst10|Reg7[26]  ; clock      ; clock    ; None                        ; None                      ; 8.166 ns                ;
; N/A                                     ; 119.82 MHz ( period = 8.346 ns )                    ; Instr_Reg:inst3|Instr15_0[0]     ; Banco_reg:inst10|Reg11[30] ; clock      ; clock    ; None                        ; None                      ; 8.150 ns                ;
; N/A                                     ; 119.89 MHz ( period = 8.341 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg30[30] ; clock      ; clock    ; None                        ; None                      ; 8.157 ns                ;
; N/A                                     ; 119.89 MHz ( period = 8.341 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg30[30] ; clock      ; clock    ; None                        ; None                      ; 8.152 ns                ;
; N/A                                     ; 119.89 MHz ( period = 8.341 ns )                    ; Controlador:inst|ULAsrcB[1]      ; Banco_reg:inst10|Reg24[30] ; clock      ; clock    ; None                        ; None                      ; 8.157 ns                ;
; N/A                                     ; 119.89 MHz ( period = 8.341 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Banco_reg:inst10|Reg24[30] ; clock      ; clock    ; None                        ; None                      ; 8.152 ns                ;
; N/A                                     ; 119.90 MHz ( period = 8.340 ns )                    ; Registrador:A|Saida[2]           ; Banco_reg:inst10|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 8.154 ns                ;
; N/A                                     ; 119.92 MHz ( period = 8.339 ns )                    ; Registrador:A|Saida[2]           ; Banco_reg:inst10|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 8.158 ns                ;
; N/A                                     ; 119.95 MHz ( period = 8.337 ns )                    ; Registrador:B|Saida[1]~DUPLICATE ; Registrador:PC|Saida[30]   ; clock      ; clock    ; None                        ; None                      ; 8.134 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+-------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                             ; To          ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+-------------+------------+
; N/A                                     ; None                                                ; 14.516 ns  ; Instr_Reg:inst3|Instr15_0[0]     ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 14.491 ns  ; Controlador:inst|ULAsrcB[1]      ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 14.491 ns  ; Registrador:B|Saida[1]~DUPLICATE ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 14.447 ns  ; Controlador:inst|ULAsrcB[0]      ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 14.431 ns  ; Controlador:inst|ULAsrcA[0]      ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 14.422 ns  ; Registrador:PC|Saida[2]          ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 14.311 ns  ; Registrador:B|Saida[2]           ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 14.259 ns  ; Instr_Reg:inst3|Instr15_0[2]     ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 14.250 ns  ; Controlador:inst|ULA_select[1]   ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 14.237 ns  ; Registrador:B|Saida[0]           ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 14.236 ns  ; Controlador:inst|ULA_select[0]   ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 14.216 ns  ; Registrador:A|Saida[0]           ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 14.174 ns  ; Registrador:A|Saida[2]           ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 14.151 ns  ; Registrador:B|Saida[3]           ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 14.063 ns  ; Registrador:PC|Saida[3]          ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 14.050 ns  ; Registrador:PC|Saida[1]          ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 14.039 ns  ; Registrador:PC|Saida[0]          ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 13.983 ns  ; Instr_Reg:inst3|Instr15_0[3]     ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 13.938 ns  ; Instr_Reg:inst3|Instr15_0[1]     ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 13.880 ns  ; Registrador:PC|Saida[4]          ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 13.815 ns  ; Registrador:A|Saida[3]           ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 13.793 ns  ; Registrador:B|Saida[4]           ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 13.789 ns  ; Registrador:A|Saida[1]           ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 13.629 ns  ; Registrador:A|Saida[4]           ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 13.545 ns  ; Instr_Reg:inst3|Instr15_0[4]     ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 13.489 ns  ; Registrador:B|Saida[7]           ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 13.467 ns  ; Registrador:PC|Saida[7]          ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 13.455 ns  ; Registrador:PC|Saida[6]          ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 13.402 ns  ; Instr_Reg:inst3|Instr15_0[0]     ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 13.377 ns  ; Controlador:inst|ULAsrcB[1]      ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 13.377 ns  ; Registrador:B|Saida[1]~DUPLICATE ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 13.344 ns  ; Registrador:A|Saida[5]           ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 13.333 ns  ; Controlador:inst|ULAsrcB[0]      ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 13.317 ns  ; Controlador:inst|ULAsrcA[0]      ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 13.308 ns  ; Registrador:PC|Saida[2]          ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 13.299 ns  ; Registrador:A|Saida[6]           ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 13.288 ns  ; Registrador:PC|Saida[5]          ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 13.272 ns  ; Registrador:PC|Saida[8]          ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 13.246 ns  ; Instr_Reg:inst3|Instr15_0[10]    ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 13.234 ns  ; Instr_Reg:inst3|Instr15_0[0]     ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 13.209 ns  ; Controlador:inst|ULAsrcB[1]      ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 13.209 ns  ; Registrador:B|Saida[1]~DUPLICATE ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 13.197 ns  ; Registrador:B|Saida[2]           ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 13.180 ns  ; Registrador:B|Saida[11]          ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 13.175 ns  ; Registrador:PC|Saida[9]          ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 13.165 ns  ; Controlador:inst|ULAsrcB[0]      ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 13.149 ns  ; Controlador:inst|ULAsrcA[0]      ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 13.145 ns  ; Instr_Reg:inst3|Instr15_0[2]     ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 13.140 ns  ; Registrador:PC|Saida[2]          ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 13.136 ns  ; Controlador:inst|ULA_select[1]   ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 13.123 ns  ; Registrador:B|Saida[0]           ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 13.122 ns  ; Controlador:inst|ULA_select[0]   ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 13.102 ns  ; Registrador:A|Saida[0]           ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 13.097 ns  ; Instr_Reg:inst3|Instr15_0[11]    ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 13.060 ns  ; Registrador:A|Saida[2]           ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 13.046 ns  ; Instr_Reg:inst3|Instr15_0[0]     ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 13.037 ns  ; Registrador:B|Saida[3]           ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 13.029 ns  ; Registrador:B|Saida[2]           ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 13.024 ns  ; Registrador:B|Saida[5]           ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 13.021 ns  ; Controlador:inst|ULAsrcB[1]      ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 13.021 ns  ; Registrador:B|Saida[1]~DUPLICATE ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 13.001 ns  ; Instr_Reg:inst3|Instr15_0[7]     ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.996 ns  ; Instr_Reg:inst3|Instr15_0[5]     ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.977 ns  ; Instr_Reg:inst3|Instr15_0[2]     ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 12.977 ns  ; Controlador:inst|ULAsrcB[0]      ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 12.968 ns  ; Controlador:inst|ULA_select[1]   ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 12.961 ns  ; Controlador:inst|ULAsrcA[0]      ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 12.955 ns  ; Registrador:B|Saida[0]           ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 12.954 ns  ; Controlador:inst|ULA_select[0]   ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 12.952 ns  ; Registrador:PC|Saida[2]          ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 12.949 ns  ; Registrador:PC|Saida[3]          ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.936 ns  ; Registrador:PC|Saida[1]          ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.934 ns  ; Registrador:A|Saida[0]           ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 12.925 ns  ; Registrador:PC|Saida[0]          ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.898 ns  ; Instr_Reg:inst3|Instr15_0[0]     ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.892 ns  ; Registrador:A|Saida[2]           ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 12.873 ns  ; Controlador:inst|ULAsrcB[1]      ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.873 ns  ; Registrador:B|Saida[1]~DUPLICATE ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.869 ns  ; Registrador:B|Saida[3]           ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 12.869 ns  ; Instr_Reg:inst3|Instr15_0[3]     ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.865 ns  ; Instr_Reg:inst3|Instr15_0[0]     ; ULA_Out[23] ; clock      ;
; N/A                                     ; None                                                ; 12.846 ns  ; Registrador:A|Saida[8]           ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.842 ns  ; Registrador:B|Saida[6]           ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.841 ns  ; Registrador:B|Saida[2]           ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 12.840 ns  ; Controlador:inst|ULAsrcB[1]      ; ULA_Out[23] ; clock      ;
; N/A                                     ; None                                                ; 12.840 ns  ; Registrador:B|Saida[1]~DUPLICATE ; ULA_Out[23] ; clock      ;
; N/A                                     ; None                                                ; 12.834 ns  ; Instr_Reg:inst3|Instr15_0[9]     ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.829 ns  ; Controlador:inst|ULAsrcB[0]      ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.824 ns  ; Instr_Reg:inst3|Instr15_0[1]     ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.813 ns  ; Controlador:inst|ULAsrcA[0]      ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.813 ns  ; Instr_Reg:inst3|Instr15_0[0]     ; ULA_Out[29] ; clock      ;
; N/A                                     ; None                                                ; 12.804 ns  ; Registrador:PC|Saida[2]          ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.796 ns  ; Controlador:inst|ULAsrcB[0]      ; ULA_Out[23] ; clock      ;
; N/A                                     ; None                                                ; 12.789 ns  ; Instr_Reg:inst3|Instr15_0[2]     ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 12.788 ns  ; Controlador:inst|ULAsrcB[1]      ; ULA_Out[29] ; clock      ;
; N/A                                     ; None                                                ; 12.788 ns  ; Registrador:B|Saida[1]~DUPLICATE ; ULA_Out[29] ; clock      ;
; N/A                                     ; None                                                ; 12.781 ns  ; Registrador:PC|Saida[3]          ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 12.780 ns  ; Controlador:inst|ULAsrcA[0]      ; ULA_Out[23] ; clock      ;
; N/A                                     ; None                                                ; 12.780 ns  ; Controlador:inst|ULA_select[1]   ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 12.771 ns  ; Registrador:PC|Saida[2]          ; ULA_Out[23] ; clock      ;
; N/A                                     ; None                                                ; 12.768 ns  ; Registrador:PC|Saida[1]          ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 12.767 ns  ; Registrador:B|Saida[0]           ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 12.766 ns  ; Controlador:inst|ULA_select[0]   ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 12.766 ns  ; Registrador:PC|Saida[4]          ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.757 ns  ; Registrador:PC|Saida[0]          ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 12.757 ns  ; Registrador:A|Saida[7]           ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.746 ns  ; Registrador:A|Saida[0]           ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 12.744 ns  ; Controlador:inst|ULAsrcB[0]      ; ULA_Out[29] ; clock      ;
; N/A                                     ; None                                                ; 12.737 ns  ; Registrador:A|Saida[9]           ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.728 ns  ; Controlador:inst|ULAsrcA[0]      ; ULA_Out[29] ; clock      ;
; N/A                                     ; None                                                ; 12.720 ns  ; Instr_Reg:inst3|Instr15_0[6]     ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.719 ns  ; Registrador:PC|Saida[2]          ; ULA_Out[29] ; clock      ;
; N/A                                     ; None                                                ; 12.704 ns  ; Registrador:A|Saida[2]           ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 12.703 ns  ; Instr_Reg:inst3|Instr15_0[0]     ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.701 ns  ; Instr_Reg:inst3|Instr15_0[3]     ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 12.701 ns  ; Registrador:A|Saida[3]           ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.696 ns  ; Registrador:B|Saida[9]           ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.693 ns  ; Registrador:B|Saida[2]           ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.681 ns  ; Registrador:B|Saida[3]           ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 12.679 ns  ; Registrador:B|Saida[4]           ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.678 ns  ; Controlador:inst|ULAsrcB[1]      ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.678 ns  ; Registrador:B|Saida[1]~DUPLICATE ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.675 ns  ; Registrador:A|Saida[1]           ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.660 ns  ; Registrador:B|Saida[2]           ; ULA_Out[23] ; clock      ;
; N/A                                     ; None                                                ; 12.656 ns  ; Instr_Reg:inst3|Instr15_0[1]     ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 12.641 ns  ; Instr_Reg:inst3|Instr15_0[2]     ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.634 ns  ; Controlador:inst|ULAsrcB[0]      ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.632 ns  ; Controlador:inst|ULA_select[1]   ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.625 ns  ; Instr_Reg:inst3|Instr15_0[0]     ; ULA_Out[20] ; clock      ;
; N/A                                     ; None                                                ; 12.624 ns  ; Instr_Reg:inst3|Instr15_0[0]     ; ULA_Out[24] ; clock      ;
; N/A                                     ; None                                                ; 12.619 ns  ; Registrador:B|Saida[0]           ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.618 ns  ; Controlador:inst|ULA_select[0]   ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.618 ns  ; Controlador:inst|ULAsrcA[0]      ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.610 ns  ; Instr_Reg:inst3|Instr15_0[8]     ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.609 ns  ; Registrador:PC|Saida[2]          ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.608 ns  ; Instr_Reg:inst3|Instr15_0[2]     ; ULA_Out[23] ; clock      ;
; N/A                                     ; None                                                ; 12.608 ns  ; Registrador:B|Saida[2]           ; ULA_Out[29] ; clock      ;
; N/A                                     ; None                                                ; 12.600 ns  ; Controlador:inst|ULAsrcB[1]      ; ULA_Out[20] ; clock      ;
; N/A                                     ; None                                                ; 12.600 ns  ; Registrador:B|Saida[1]~DUPLICATE ; ULA_Out[20] ; clock      ;
; N/A                                     ; None                                                ; 12.599 ns  ; Controlador:inst|ULA_select[1]   ; ULA_Out[23] ; clock      ;
; N/A                                     ; None                                                ; 12.599 ns  ; Controlador:inst|ULAsrcB[1]      ; ULA_Out[24] ; clock      ;
; N/A                                     ; None                                                ; 12.599 ns  ; Registrador:B|Saida[1]~DUPLICATE ; ULA_Out[24] ; clock      ;
; N/A                                     ; None                                                ; 12.598 ns  ; Registrador:A|Saida[0]           ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.598 ns  ; Registrador:PC|Saida[4]          ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 12.593 ns  ; Registrador:PC|Saida[3]          ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 12.586 ns  ; Registrador:B|Saida[0]           ; ULA_Out[23] ; clock      ;
; N/A                                     ; None                                                ; 12.585 ns  ; Controlador:inst|ULA_select[0]   ; ULA_Out[23] ; clock      ;
; N/A                                     ; None                                                ; 12.580 ns  ; Registrador:PC|Saida[1]          ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 12.569 ns  ; Registrador:PC|Saida[0]          ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 12.565 ns  ; Registrador:A|Saida[0]           ; ULA_Out[23] ; clock      ;
; N/A                                     ; None                                                ; 12.556 ns  ; Controlador:inst|ULAsrcB[0]      ; ULA_Out[20] ; clock      ;
; N/A                                     ; None                                                ; 12.556 ns  ; Registrador:A|Saida[2]           ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.556 ns  ; Instr_Reg:inst3|Instr15_0[2]     ; ULA_Out[29] ; clock      ;
; N/A                                     ; None                                                ; 12.555 ns  ; Controlador:inst|ULAsrcB[0]      ; ULA_Out[24] ; clock      ;
; N/A                                     ; None                                                ; 12.547 ns  ; Controlador:inst|ULA_select[1]   ; ULA_Out[29] ; clock      ;
; N/A                                     ; None                                                ; 12.540 ns  ; Controlador:inst|ULAsrcA[0]      ; ULA_Out[20] ; clock      ;
; N/A                                     ; None                                                ; 12.539 ns  ; Controlador:inst|ULAsrcA[0]      ; ULA_Out[24] ; clock      ;
; N/A                                     ; None                                                ; 12.534 ns  ; Registrador:B|Saida[0]           ; ULA_Out[29] ; clock      ;
; N/A                                     ; None                                                ; 12.533 ns  ; Registrador:B|Saida[3]           ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.533 ns  ; Registrador:A|Saida[3]           ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 12.533 ns  ; Controlador:inst|ULA_select[0]   ; ULA_Out[29] ; clock      ;
; N/A                                     ; None                                                ; 12.531 ns  ; Registrador:PC|Saida[2]          ; ULA_Out[20] ; clock      ;
; N/A                                     ; None                                                ; 12.530 ns  ; Registrador:PC|Saida[2]          ; ULA_Out[24] ; clock      ;
; N/A                                     ; None                                                ; 12.523 ns  ; Registrador:A|Saida[2]           ; ULA_Out[23] ; clock      ;
; N/A                                     ; None                                                ; 12.515 ns  ; Registrador:A|Saida[4]           ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.513 ns  ; Instr_Reg:inst3|Instr15_0[3]     ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 12.513 ns  ; Registrador:A|Saida[0]           ; ULA_Out[29] ; clock      ;
; N/A                                     ; None                                                ; 12.511 ns  ; Registrador:B|Saida[4]           ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 12.507 ns  ; Registrador:A|Saida[1]           ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 12.500 ns  ; Registrador:B|Saida[3]           ; ULA_Out[23] ; clock      ;
; N/A                                     ; None                                                ; 12.498 ns  ; Registrador:PC|Saida[10]         ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.498 ns  ; Registrador:B|Saida[2]           ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.471 ns  ; Registrador:A|Saida[2]           ; ULA_Out[29] ; clock      ;
; N/A                                     ; None                                                ; 12.468 ns  ; Instr_Reg:inst3|Instr15_0[1]     ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 12.459 ns  ; Instr_Reg:inst3|Instr15_0[0]     ; ULA_Out[21] ; clock      ;
; N/A                                     ; None                                                ; 12.448 ns  ; Registrador:B|Saida[3]           ; ULA_Out[29] ; clock      ;
; N/A                                     ; None                                                ; 12.446 ns  ; Instr_Reg:inst3|Instr15_0[2]     ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.445 ns  ; Registrador:PC|Saida[3]          ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.437 ns  ; Controlador:inst|ULA_select[1]   ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.434 ns  ; Controlador:inst|ULAsrcB[1]      ; ULA_Out[21] ; clock      ;
; N/A                                     ; None                                                ; 12.434 ns  ; Registrador:B|Saida[1]~DUPLICATE ; ULA_Out[21] ; clock      ;
; N/A                                     ; None                                                ; 12.432 ns  ; Registrador:PC|Saida[1]          ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.431 ns  ; Instr_Reg:inst3|Instr15_0[4]     ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.431 ns  ; Registrador:A|Saida[15]          ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.424 ns  ; Registrador:B|Saida[0]           ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.423 ns  ; Controlador:inst|ULA_select[0]   ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.421 ns  ; Registrador:PC|Saida[0]          ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.420 ns  ; Registrador:B|Saida[2]           ; ULA_Out[20] ; clock      ;
; N/A                                     ; None                                                ; 12.419 ns  ; Registrador:B|Saida[2]           ; ULA_Out[24] ; clock      ;
; N/A                                     ; None                                                ; 12.412 ns  ; Registrador:PC|Saida[3]          ; ULA_Out[23] ; clock      ;
; N/A                                     ; None                                                ; 12.410 ns  ; Registrador:PC|Saida[4]          ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 12.403 ns  ; Registrador:A|Saida[0]           ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.399 ns  ; Registrador:PC|Saida[1]          ; ULA_Out[23] ; clock      ;
; N/A                                     ; None                                                ; 12.395 ns  ; Instr_Reg:inst3|Instr15_0[0]     ; ULA_Out[19] ; clock      ;
; N/A                                     ; None                                                ; 12.390 ns  ; Controlador:inst|ULAsrcB[0]      ; ULA_Out[21] ; clock      ;
; N/A                                     ; None                                                ; 12.388 ns  ; Registrador:PC|Saida[0]          ; ULA_Out[23] ; clock      ;
; N/A                                     ; None                                                ; 12.375 ns  ; Registrador:B|Saida[7]           ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.374 ns  ; Controlador:inst|ULAsrcA[0]      ; ULA_Out[21] ; clock      ;
; N/A                                     ; None                                                ; 12.370 ns  ; Controlador:inst|ULAsrcB[1]      ; ULA_Out[19] ; clock      ;
; N/A                                     ; None                                                ; 12.370 ns  ; Registrador:B|Saida[1]~DUPLICATE ; ULA_Out[19] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                  ;             ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+-------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Oct 15 15:22:24 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 115.09 MHz between source register "Instr_Reg:inst3|Instr15_0[0]" and destination register "Banco_reg:inst10|Reg7[26]" (period= 8.689 ns)
    Info: + Longest register to register delay is 8.509 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y20_N19; Fanout = 3; REG Node = 'Instr_Reg:inst3|Instr15_0[0]'
        Info: 2: + IC(0.266 ns) + CELL(0.346 ns) = 0.612 ns; Loc. = LCCOMB_X26_Y20_N30; Fanout = 4; COMB Node = 'ULAsrcB:inst12|Mux0~0'
        Info: 3: + IC(0.258 ns) + CELL(0.228 ns) = 1.098 ns; Loc. = LCCOMB_X26_Y20_N28; Fanout = 4; COMB Node = 'Ula32:inst1|carry_temp[0]~1'
        Info: 4: + IC(0.267 ns) + CELL(0.357 ns) = 1.722 ns; Loc. = LCCOMB_X26_Y20_N16; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[2]~4'
        Info: 5: + IC(0.308 ns) + CELL(0.154 ns) = 2.184 ns; Loc. = LCCOMB_X26_Y20_N26; Fanout = 4; COMB Node = 'Ula32:inst1|carry_temp[4]~7'
        Info: 6: + IC(0.226 ns) + CELL(0.053 ns) = 2.463 ns; Loc. = LCCOMB_X26_Y20_N22; Fanout = 2; COMB Node = 'Ula32:inst1|carry_temp[6]~9'
        Info: 7: + IC(0.223 ns) + CELL(0.225 ns) = 2.911 ns; Loc. = LCCOMB_X26_Y20_N8; Fanout = 4; COMB Node = 'Ula32:inst1|carry_temp[7]~11'
        Info: 8: + IC(0.318 ns) + CELL(0.053 ns) = 3.282 ns; Loc. = LCCOMB_X26_Y20_N14; Fanout = 1; COMB Node = 'Ula32:inst1|carry_temp[9]~12DUPLICATE'
        Info: 9: + IC(0.584 ns) + CELL(0.053 ns) = 3.919 ns; Loc. = LCCOMB_X27_Y16_N4; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[11]~13'
        Info: 10: + IC(0.217 ns) + CELL(0.053 ns) = 4.189 ns; Loc. = LCCOMB_X27_Y16_N0; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[13]~14'
        Info: 11: + IC(0.215 ns) + CELL(0.053 ns) = 4.457 ns; Loc. = LCCOMB_X27_Y16_N14; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[15]~15'
        Info: 12: + IC(0.218 ns) + CELL(0.053 ns) = 4.728 ns; Loc. = LCCOMB_X27_Y16_N28; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[17]~16'
        Info: 13: + IC(0.531 ns) + CELL(0.053 ns) = 5.312 ns; Loc. = LCCOMB_X31_Y16_N10; Fanout = 5; COMB Node = 'Ula32:inst1|carry_temp[19]~17'
        Info: 14: + IC(0.214 ns) + CELL(0.053 ns) = 5.579 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 4; COMB Node = 'Ula32:inst1|carry_temp[21]~18'
        Info: 15: + IC(0.213 ns) + CELL(0.053 ns) = 5.845 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 5; COMB Node = 'Ula32:inst1|carry_temp[23]~19'
        Info: 16: + IC(0.215 ns) + CELL(0.053 ns) = 6.113 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 4; COMB Node = 'Ula32:inst1|carry_temp[25]~20'
        Info: 17: + IC(0.778 ns) + CELL(0.154 ns) = 7.045 ns; Loc. = LCCOMB_X26_Y17_N18; Fanout = 34; COMB Node = 'Ula32:inst1|Mux5~0'
        Info: 18: + IC(1.155 ns) + CELL(0.309 ns) = 8.509 ns; Loc. = LCFF_X31_Y14_N7; Fanout = 2; REG Node = 'Banco_reg:inst10|Reg7[26]'
        Info: Total cell delay = 2.303 ns ( 27.07 % )
        Info: Total interconnect delay = 6.206 ns ( 72.93 % )
    Info: - Smallest clock skew is 0.004 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.483 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1312; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X31_Y14_N7; Fanout = 2; REG Node = 'Banco_reg:inst10|Reg7[26]'
            Info: Total cell delay = 1.472 ns ( 59.28 % )
            Info: Total interconnect delay = 1.011 ns ( 40.72 % )
        Info: - Longest clock path from clock "clock" to source register is 2.479 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1312; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X26_Y20_N19; Fanout = 3; REG Node = 'Instr_Reg:inst3|Instr15_0[0]'
            Info: Total cell delay = 1.472 ns ( 59.38 % )
            Info: Total interconnect delay = 1.007 ns ( 40.62 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "clock" to destination pin "ULA_Out[30]" through register "Instr_Reg:inst3|Instr15_0[0]" is 14.516 ns
    Info: + Longest clock path from clock "clock" to source register is 2.479 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1312; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X26_Y20_N19; Fanout = 3; REG Node = 'Instr_Reg:inst3|Instr15_0[0]'
        Info: Total cell delay = 1.472 ns ( 59.38 % )
        Info: Total interconnect delay = 1.007 ns ( 40.62 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 11.943 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y20_N19; Fanout = 3; REG Node = 'Instr_Reg:inst3|Instr15_0[0]'
        Info: 2: + IC(0.266 ns) + CELL(0.346 ns) = 0.612 ns; Loc. = LCCOMB_X26_Y20_N30; Fanout = 4; COMB Node = 'ULAsrcB:inst12|Mux0~0'
        Info: 3: + IC(0.258 ns) + CELL(0.228 ns) = 1.098 ns; Loc. = LCCOMB_X26_Y20_N28; Fanout = 4; COMB Node = 'Ula32:inst1|carry_temp[0]~1'
        Info: 4: + IC(0.267 ns) + CELL(0.357 ns) = 1.722 ns; Loc. = LCCOMB_X26_Y20_N16; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[2]~4'
        Info: 5: + IC(0.308 ns) + CELL(0.154 ns) = 2.184 ns; Loc. = LCCOMB_X26_Y20_N26; Fanout = 4; COMB Node = 'Ula32:inst1|carry_temp[4]~7'
        Info: 6: + IC(0.226 ns) + CELL(0.053 ns) = 2.463 ns; Loc. = LCCOMB_X26_Y20_N22; Fanout = 2; COMB Node = 'Ula32:inst1|carry_temp[6]~9'
        Info: 7: + IC(0.223 ns) + CELL(0.225 ns) = 2.911 ns; Loc. = LCCOMB_X26_Y20_N8; Fanout = 4; COMB Node = 'Ula32:inst1|carry_temp[7]~11'
        Info: 8: + IC(0.318 ns) + CELL(0.053 ns) = 3.282 ns; Loc. = LCCOMB_X26_Y20_N14; Fanout = 1; COMB Node = 'Ula32:inst1|carry_temp[9]~12DUPLICATE'
        Info: 9: + IC(0.584 ns) + CELL(0.053 ns) = 3.919 ns; Loc. = LCCOMB_X27_Y16_N4; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[11]~13'
        Info: 10: + IC(0.217 ns) + CELL(0.053 ns) = 4.189 ns; Loc. = LCCOMB_X27_Y16_N0; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[13]~14'
        Info: 11: + IC(0.215 ns) + CELL(0.053 ns) = 4.457 ns; Loc. = LCCOMB_X27_Y16_N14; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[15]~15'
        Info: 12: + IC(0.218 ns) + CELL(0.053 ns) = 4.728 ns; Loc. = LCCOMB_X27_Y16_N28; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[17]~16'
        Info: 13: + IC(0.531 ns) + CELL(0.053 ns) = 5.312 ns; Loc. = LCCOMB_X31_Y16_N10; Fanout = 5; COMB Node = 'Ula32:inst1|carry_temp[19]~17'
        Info: 14: + IC(0.214 ns) + CELL(0.053 ns) = 5.579 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 4; COMB Node = 'Ula32:inst1|carry_temp[21]~18'
        Info: 15: + IC(0.213 ns) + CELL(0.053 ns) = 5.845 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 5; COMB Node = 'Ula32:inst1|carry_temp[23]~19'
        Info: 16: + IC(0.215 ns) + CELL(0.053 ns) = 6.113 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 4; COMB Node = 'Ula32:inst1|carry_temp[25]~20'
        Info: 17: + IC(0.223 ns) + CELL(0.053 ns) = 6.389 ns; Loc. = LCCOMB_X31_Y16_N26; Fanout = 2; COMB Node = 'Ula32:inst1|carry_temp[27]~21DUPLICATE'
        Info: 18: + IC(0.210 ns) + CELL(0.053 ns) = 6.652 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[29]~22'
        Info: 19: + IC(0.321 ns) + CELL(0.053 ns) = 7.026 ns; Loc. = LCCOMB_X30_Y16_N6; Fanout = 34; COMB Node = 'Ula32:inst1|Mux1~0'
        Info: 20: + IC(2.773 ns) + CELL(2.144 ns) = 11.943 ns; Loc. = PIN_K21; Fanout = 0; PIN Node = 'ULA_Out[30]'
        Info: Total cell delay = 4.143 ns ( 34.69 % )
        Info: Total interconnect delay = 7.800 ns ( 65.31 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4388 megabytes
    Info: Processing ended: Tue Oct 15 15:22:25 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


