	component JSJCCA_QSYS is
		port (
			clk_clk                               : in  std_logic                    := 'X';             -- clk
			reset_reset_n                         : in  std_logic                    := 'X';             -- reset_n
			key_external_connection_export        : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
			led_yellow_external_connection_export : out std_logic_vector(3 downto 0)                     -- export
		);
	end component JSJCCA_QSYS;

