#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5a3e11dfde00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5a3e11e04a90 .scope module, "signal_analysis_tb" "signal_analysis_tb" 3 3;
 .timescale -9 -12;
L_0x5a3e11e4a7c0 .functor BUFZ 1, v0x5a3e11e48c00_0, C4<0>, C4<0>, C4<0>;
L_0x5a3e11e4a880 .functor BUFZ 1, v0x5a3e11e48c00_0, C4<0>, C4<0>, C4<0>;
L_0x5a3e11e4a990 .functor BUFZ 1, v0x5a3e11e48c00_0, C4<0>, C4<0>, C4<0>;
v0x5a3e11e482d0_0 .var "a1", 0 0;
v0x5a3e11e48390_0 .var "a2", 0 0;
v0x5a3e11e48460_0 .var "a3", 0 0;
v0x5a3e11e48560_0 .var "a6", 0 0;
v0x5a3e11e48630_0 .var "b1", 0 0;
v0x5a3e11e48720_0 .var "b2", 0 0;
v0x5a3e11e487f0_0 .var "b3", 0 0;
v0x5a3e11e488c0_0 .var "b6", 0 0;
v0x5a3e11e48990_0 .var "c1", 0 0;
v0x5a3e11e48a60_0 .var "c2", 0 0;
v0x5a3e11e48b30_0 .var "c3", 0 0;
v0x5a3e11e48c00_0 .var "clk", 0 0;
v0x5a3e11e48ca0_0 .net "clk4", 0 0, L_0x5a3e11e4a7c0;  1 drivers
v0x5a3e11e48d70_0 .net "clk5", 0 0, L_0x5a3e11e4a880;  1 drivers
v0x5a3e11e48e40_0 .net "clk6", 0 0, L_0x5a3e11e4a990;  1 drivers
v0x5a3e11e48f10_0 .var "d2", 0 0;
v0x5a3e11e48fe0_0 .var "d3", 0 0;
v0x5a3e11e490b0_0 .var "d4", 0 0;
v0x5a3e11e49180_0 .var "j5", 0 0;
v0x5a3e11e49250_0 .var "k5", 0 0;
v0x5a3e11e49320_0 .net "q4", 0 0, v0x5a3e11e46f80_0;  1 drivers
v0x5a3e11e493f0_0 .net "q5", 0 0, v0x5a3e11e47670_0;  1 drivers
v0x5a3e11e494c0_0 .var "reset4", 0 0;
v0x5a3e11e49590_0 .var "reset5", 0 0;
v0x5a3e11e49660_0 .var "reset6", 0 0;
v0x5a3e11e49730_0 .net "state6", 0 0, L_0x5a3e11e4a490;  1 drivers
v0x5a3e11e49800_0 .net "y1", 0 0, L_0x5a3e11e49c30;  1 drivers
v0x5a3e11e498d0_0 .net "y2", 0 0, L_0x5a3e11e49fb0;  1 drivers
v0x5a3e11e499a0_0 .net "y3", 0 0, L_0x5a3e11e4a330;  1 drivers
v0x5a3e11e49a70_0 .net "y6", 0 0, L_0x5a3e11e4a660;  1 drivers
S_0x5a3e11e04c20 .scope module, "dut1" "part1_combinational" 3 8, 4 3 0, S_0x5a3e11e04a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "y";
L_0x5a3e11e49b40 .functor AND 1, v0x5a3e11e482d0_0, v0x5a3e11e48630_0, C4<1>, C4<1>;
L_0x5a3e11e49c30 .functor OR 1, L_0x5a3e11e49b40, v0x5a3e11e48990_0, C4<0>, C4<0>;
v0x5a3e11e0f3b0_0 .net *"_ivl_0", 0 0, L_0x5a3e11e49b40;  1 drivers
v0x5a3e11e134f0_0 .net "a", 0 0, v0x5a3e11e482d0_0;  1 drivers
v0x5a3e11e12770_0 .net "b", 0 0, v0x5a3e11e48630_0;  1 drivers
v0x5a3e11e11b20_0 .net "c", 0 0, v0x5a3e11e48990_0;  1 drivers
v0x5a3e11e119a0_0 .net "y", 0 0, L_0x5a3e11e49c30;  alias, 1 drivers
S_0x5a3e11e45c10 .scope module, "dut2" "part2_combinational" 3 13, 5 2 0, S_0x5a3e11e04a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x5a3e11e49d90 .functor XOR 1, v0x5a3e11e48390_0, v0x5a3e11e48720_0, C4<0>, C4<0>;
L_0x5a3e11e49ea0 .functor XOR 1, L_0x5a3e11e49d90, v0x5a3e11e48a60_0, C4<0>, C4<0>;
L_0x5a3e11e49fb0 .functor XOR 1, L_0x5a3e11e49ea0, v0x5a3e11e48f10_0, C4<0>, C4<0>;
v0x5a3e11e10d90_0 .net *"_ivl_0", 0 0, L_0x5a3e11e49d90;  1 drivers
v0x5a3e11e10010_0 .net *"_ivl_2", 0 0, L_0x5a3e11e49ea0;  1 drivers
v0x5a3e11e45e90_0 .net "a", 0 0, v0x5a3e11e48390_0;  1 drivers
v0x5a3e11e45f30_0 .net "b", 0 0, v0x5a3e11e48720_0;  1 drivers
v0x5a3e11e45ff0_0 .net "c", 0 0, v0x5a3e11e48a60_0;  1 drivers
v0x5a3e11e46100_0 .net "d", 0 0, v0x5a3e11e48f10_0;  1 drivers
v0x5a3e11e461c0_0 .net "y", 0 0, L_0x5a3e11e49fb0;  alias, 1 drivers
S_0x5a3e11e46320 .scope module, "dut3" "part3_combinational" 3 18, 6 2 0, S_0x5a3e11e04a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x5a3e11e4a110 .functor AND 1, v0x5a3e11e48460_0, v0x5a3e11e487f0_0, C4<1>, C4<1>;
L_0x5a3e11e4a220 .functor AND 1, v0x5a3e11e48b30_0, v0x5a3e11e48fe0_0, C4<1>, C4<1>;
L_0x5a3e11e4a330 .functor OR 1, L_0x5a3e11e4a110, L_0x5a3e11e4a220, C4<0>, C4<0>;
v0x5a3e11e46500_0 .net *"_ivl_0", 0 0, L_0x5a3e11e4a110;  1 drivers
v0x5a3e11e465e0_0 .net *"_ivl_2", 0 0, L_0x5a3e11e4a220;  1 drivers
v0x5a3e11e466c0_0 .net "a", 0 0, v0x5a3e11e48460_0;  1 drivers
v0x5a3e11e46760_0 .net "b", 0 0, v0x5a3e11e487f0_0;  1 drivers
v0x5a3e11e46820_0 .net "c", 0 0, v0x5a3e11e48b30_0;  1 drivers
v0x5a3e11e46930_0 .net "d", 0 0, v0x5a3e11e48fe0_0;  1 drivers
v0x5a3e11e469f0_0 .net "y", 0 0, L_0x5a3e11e4a330;  alias, 1 drivers
S_0x5a3e11e46b50 .scope module, "dut4" "part4_sequential" 3 23, 7 2 0, S_0x5a3e11e04a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5a3e11e46de0_0 .net "clk", 0 0, L_0x5a3e11e4a7c0;  alias, 1 drivers
v0x5a3e11e46ec0_0 .net "d", 0 0, v0x5a3e11e490b0_0;  1 drivers
v0x5a3e11e46f80_0 .var "q", 0 0;
v0x5a3e11e47050_0 .net "reset", 0 0, v0x5a3e11e494c0_0;  1 drivers
E_0x5a3e11ddf640 .event posedge, v0x5a3e11e46de0_0;
S_0x5a3e11e471c0 .scope module, "dut5" "part5_sequential" 3 28, 8 2 0, S_0x5a3e11e04a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
v0x5a3e11e47430_0 .net "clk", 0 0, L_0x5a3e11e4a880;  alias, 1 drivers
v0x5a3e11e47510_0 .net "j", 0 0, v0x5a3e11e49180_0;  1 drivers
v0x5a3e11e475d0_0 .net "k", 0 0, v0x5a3e11e49250_0;  1 drivers
v0x5a3e11e47670_0 .var "q", 0 0;
v0x5a3e11e47730_0 .net "reset", 0 0, v0x5a3e11e49590_0;  1 drivers
E_0x5a3e11dcbb20 .event posedge, v0x5a3e11e47430_0;
S_0x5a3e11e478e0 .scope module, "dut6" "part6_sequential" 3 33, 9 2 0, S_0x5a3e11e04a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /OUTPUT 1 "state";
    .port_info 5 /OUTPUT 1 "y";
L_0x5a3e11e4a490 .functor BUFZ 1, v0x5a3e11e48090_0, C4<0>, C4<0>, C4<0>;
L_0x5a3e11e4a550 .functor AND 1, v0x5a3e11e48090_0, v0x5a3e11e48560_0, C4<1>, C4<1>;
L_0x5a3e11e4a660 .functor OR 1, L_0x5a3e11e4a550, v0x5a3e11e488c0_0, C4<0>, C4<0>;
v0x5a3e11e47ba0_0 .net *"_ivl_2", 0 0, L_0x5a3e11e4a550;  1 drivers
v0x5a3e11e47ca0_0 .net "a", 0 0, v0x5a3e11e48560_0;  1 drivers
v0x5a3e11e47d60_0 .net "b", 0 0, v0x5a3e11e488c0_0;  1 drivers
v0x5a3e11e47e00_0 .net "clk", 0 0, L_0x5a3e11e4a990;  alias, 1 drivers
v0x5a3e11e47ec0_0 .net "reset", 0 0, v0x5a3e11e49660_0;  1 drivers
v0x5a3e11e47fd0_0 .net "state", 0 0, L_0x5a3e11e4a490;  alias, 1 drivers
v0x5a3e11e48090_0 .var "state_reg", 0 0;
v0x5a3e11e48150_0 .net "y", 0 0, L_0x5a3e11e4a660;  alias, 1 drivers
E_0x5a3e11dcbfc0 .event posedge, v0x5a3e11e47e00_0;
    .scope S_0x5a3e11e46b50;
T_0 ;
    %wait E_0x5a3e11ddf640;
    %load/vec4 v0x5a3e11e47050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a3e11e46f80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5a3e11e46ec0_0;
    %assign/vec4 v0x5a3e11e46f80_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5a3e11e471c0;
T_1 ;
    %wait E_0x5a3e11dcbb20;
    %load/vec4 v0x5a3e11e47730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a3e11e47670_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5a3e11e47510_0;
    %load/vec4 v0x5a3e11e475d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x5a3e11e47670_0;
    %assign/vec4 v0x5a3e11e47670_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a3e11e47670_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a3e11e47670_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x5a3e11e47670_0;
    %inv;
    %assign/vec4 v0x5a3e11e47670_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5a3e11e478e0;
T_2 ;
    %wait E_0x5a3e11dcbfc0;
    %load/vec4 v0x5a3e11e47ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a3e11e48090_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5a3e11e47ca0_0;
    %load/vec4 v0x5a3e11e47d60_0;
    %xor;
    %assign/vec4 v0x5a3e11e48090_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5a3e11e04a90;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3e11e48c00_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5a3e11e48c00_0;
    %inv;
    %store/vec4 v0x5a3e11e48c00_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x5a3e11e04a90;
T_4 ;
    %vpi_call/w 3 48 "$display", "Testing Part 1: Combinational circuit" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3e11e482d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3e11e48630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3e11e48990_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 50 "$display", "a=%b, b=%b, c=%b, y=%b", v0x5a3e11e482d0_0, v0x5a3e11e48630_0, v0x5a3e11e48990_0, v0x5a3e11e49800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a3e11e482d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a3e11e48630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3e11e48990_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 53 "$display", "a=%b, b=%b, c=%b, y=%b", v0x5a3e11e482d0_0, v0x5a3e11e48630_0, v0x5a3e11e48990_0, v0x5a3e11e49800_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3e11e482d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3e11e48630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a3e11e48990_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 56 "$display", "a=%b, b=%b, c=%b, y=%b", v0x5a3e11e482d0_0, v0x5a3e11e48630_0, v0x5a3e11e48990_0, v0x5a3e11e49800_0 {0 0 0};
    %vpi_call/w 3 59 "$display", "Testing Part 2: Combinational circuit" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3e11e48390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3e11e48720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3e11e48a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3e11e48f10_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 61 "$display", "a=%b, b=%b, c=%b, d=%b, y=%b", v0x5a3e11e48390_0, v0x5a3e11e48720_0, v0x5a3e11e48a60_0, v0x5a3e11e48f10_0, v0x5a3e11e498d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a3e11e48390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a3e11e48720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a3e11e48a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a3e11e48f10_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 64 "$display", "a=%b, b=%b, c=%b, d=%b, y=%b", v0x5a3e11e48390_0, v0x5a3e11e48720_0, v0x5a3e11e48a60_0, v0x5a3e11e48f10_0, v0x5a3e11e498d0_0 {0 0 0};
    %vpi_call/w 3 67 "$display", "Testing Part 3: Combinational circuit" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a3e11e48460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a3e11e487f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3e11e48b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3e11e48fe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 69 "$display", "a=%b, b=%b, c=%b, d=%b, y=%b", v0x5a3e11e48460_0, v0x5a3e11e487f0_0, v0x5a3e11e48b30_0, v0x5a3e11e48fe0_0, v0x5a3e11e499a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3e11e48460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3e11e487f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a3e11e48b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a3e11e48fe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 72 "$display", "a=%b, b=%b, c=%b, d=%b, y=%b", v0x5a3e11e48460_0, v0x5a3e11e487f0_0, v0x5a3e11e48b30_0, v0x5a3e11e48fe0_0, v0x5a3e11e499a0_0 {0 0 0};
    %vpi_call/w 3 75 "$display", "Testing Part 4: Sequential circuit (D flip-flop)" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a3e11e494c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3e11e490b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3e11e494c0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 78 "$display", "Reset released, q=%b", v0x5a3e11e49320_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a3e11e490b0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 81 "$display", "d=%b, q=%b", v0x5a3e11e490b0_0, v0x5a3e11e49320_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3e11e490b0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 84 "$display", "d=%b, q=%b", v0x5a3e11e490b0_0, v0x5a3e11e49320_0 {0 0 0};
    %vpi_call/w 3 87 "$display", "Testing Part 5: Sequential circuit (JK flip-flop)" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a3e11e49590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3e11e49180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3e11e49250_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3e11e49590_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 90 "$display", "Reset released, q=%b", v0x5a3e11e493f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a3e11e49180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3e11e49250_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 93 "$display", "j=%b, k=%b, q=%b", v0x5a3e11e49180_0, v0x5a3e11e49250_0, v0x5a3e11e493f0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3e11e49180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a3e11e49250_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 96 "$display", "j=%b, k=%b, q=%b", v0x5a3e11e49180_0, v0x5a3e11e49250_0, v0x5a3e11e493f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a3e11e49180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a3e11e49250_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 99 "$display", "j=%b, k=%b, q=%b", v0x5a3e11e49180_0, v0x5a3e11e49250_0, v0x5a3e11e493f0_0 {0 0 0};
    %vpi_call/w 3 102 "$display", "Testing Part 6: Sequential circuit with combinational logic" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a3e11e49660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3e11e48560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3e11e488c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3e11e49660_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 105 "$display", "Reset released, state=%b, y=%b", v0x5a3e11e49730_0, v0x5a3e11e49a70_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a3e11e48560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3e11e488c0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 108 "$display", "a=%b, b=%b, state=%b, y=%b", v0x5a3e11e48560_0, v0x5a3e11e488c0_0, v0x5a3e11e49730_0, v0x5a3e11e49a70_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3e11e48560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a3e11e488c0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 111 "$display", "a=%b, b=%b, state=%b, y=%b", v0x5a3e11e48560_0, v0x5a3e11e488c0_0, v0x5a3e11e49730_0, v0x5a3e11e49a70_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a3e11e48560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a3e11e488c0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 114 "$display", "a=%b, b=%b, state=%b, y=%b", v0x5a3e11e48560_0, v0x5a3e11e488c0_0, v0x5a3e11e49730_0, v0x5a3e11e49a70_0 {0 0 0};
    %vpi_call/w 3 116 "$display", "All signal analysis tests completed!" {0 0 0};
    %vpi_call/w 3 117 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "signal_analysis_tb.v";
    "part1_combinational.v";
    "part2_combinational.v";
    "part3_combinational.v";
    "part4_sequential.v";
    "part5_sequential.v";
    "part6_sequential.v";
