

Implementation tool: Xilinx Vivado v.2018.2
Project:             operator_int_div
Solution:            div9
Device target:       xc7k160tfbg484-1
Report date:         Thu Aug 02 15:39:53 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:           20
LUT:             62
FF:              38
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    35.000
CP achieved post-synthesis:    5.240
CP achieved post-implementation:    6.589
Timing met
