# Develop an 8-bit Single-Cycle CPU with Memory Hierarchy

## Overview
- Designed an 8-bit single-cycle CPU with associated memory hierarchy using **Verilog**. The processor includes an ALU, register files, control logic, forwarding unit, data memory, data cache, instruction memory, and instruction cache.
- Simulated processor behavior using **Icarus Verilog** and observed input and output signals using **GTKWave**.
- Tested behavior using **ARM assembly code**.
- Techniques: `RISC-V`, `Caching`

## Technologies Used
- **Verilog-HDL**: For designing the CPU and memory hierarchy.
- **ARM Assembly**: For testing the CPU behavior.
- **Icarus Verilog**: For simulating the processor.
- **GTKWave**: For visualizing the signal waveforms.
