Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri May 13 22:22:20 2022
| Host         : hoogly running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file bch_to_display_timing_summary_routed.rpt -rpx bch_to_display_timing_summary_routed.rpx
| Design       : bch_to_display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.813        0.000                      0                  277        0.134        0.000                      0                  277        4.500        0.000                       0                   184  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.813        0.000                      0                  277        0.134        0.000                      0                  277        4.500        0.000                       0                   184  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 d1s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.141ns  (logic 4.996ns (61.369%)  route 3.145ns (38.631%))
  Logic Levels:           13  (CARRY4=7 LUT2=3 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X41Y5          FDRE                                         r  d1s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  d1s_reg[4]/Q
                         net (fo=3, routed)           0.660     6.204    d1s[4]
    SLICE_X40Y6          LUT2 (Prop_lut2_I0_O)        0.124     6.328 r  counter[0]_i_27/O
                         net (fo=1, routed)           0.000     6.328    counter[0]_i_27_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.860 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.860    counter_reg[0]_i_14_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.082 r  counter_reg[0]_i_13/O[0]
                         net (fo=3, routed)           0.666     7.747    counter4[8]
    SLICE_X41Y7          LUT2 (Prop_lut2_I0_O)        0.299     8.046 r  counter[2]_i_59/O
                         net (fo=1, routed)           0.000     8.046    counter[2]_i_59_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.578 r  counter_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.578    counter_reg[2]_i_39_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.912 r  counter_reg[2]_i_30/O[1]
                         net (fo=3, routed)           0.569     9.481    counter3[13]
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.303     9.784 r  counter[2]_i_33/O
                         net (fo=1, routed)           0.000     9.784    counter[2]_i_33_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.334 r  counter_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.334    counter_reg[2]_i_15_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.668 r  counter_reg[2]_i_14/O[1]
                         net (fo=1, routed)           0.577    11.245    counter2[17]
    SLICE_X44Y8          LUT6 (Prop_lut6_I5_O)        0.303    11.548 r  counter[2]_i_6/O
                         net (fo=1, routed)           0.000    11.548    counter[2]_i_6_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.118 r  counter_reg[2]_i_2/CO[2]
                         net (fo=4, routed)           0.357    12.474    counter11_out
    SLICE_X45Y8          LUT6 (Prop_lut6_I3_O)        0.313    12.787 r  counter[2]_i_3/O
                         net (fo=3, routed)           0.317    13.104    counter[2]_i_3_n_0
    SLICE_X45Y9          LUT6 (Prop_lut6_I4_O)        0.124    13.228 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000    13.228    counter[0]_i_1_n_0
    SLICE_X45Y9          FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X45Y9          FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X45Y9          FDRE (Setup_fdre_C_D)        0.029    15.041    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -13.228    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.818ns  (required time - arrival time)
  Source:                 d1s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.138ns  (logic 4.996ns (61.391%)  route 3.142ns (38.609%))
  Logic Levels:           13  (CARRY4=7 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X41Y5          FDRE                                         r  d1s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  d1s_reg[4]/Q
                         net (fo=3, routed)           0.660     6.204    d1s[4]
    SLICE_X40Y6          LUT2 (Prop_lut2_I0_O)        0.124     6.328 r  counter[0]_i_27/O
                         net (fo=1, routed)           0.000     6.328    counter[0]_i_27_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.860 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.860    counter_reg[0]_i_14_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.082 r  counter_reg[0]_i_13/O[0]
                         net (fo=3, routed)           0.666     7.747    counter4[8]
    SLICE_X41Y7          LUT2 (Prop_lut2_I0_O)        0.299     8.046 r  counter[2]_i_59/O
                         net (fo=1, routed)           0.000     8.046    counter[2]_i_59_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.578 r  counter_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.578    counter_reg[2]_i_39_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.912 r  counter_reg[2]_i_30/O[1]
                         net (fo=3, routed)           0.569     9.481    counter3[13]
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.303     9.784 r  counter[2]_i_33/O
                         net (fo=1, routed)           0.000     9.784    counter[2]_i_33_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.334 r  counter_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.334    counter_reg[2]_i_15_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.668 r  counter_reg[2]_i_14/O[1]
                         net (fo=1, routed)           0.577    11.245    counter2[17]
    SLICE_X44Y8          LUT6 (Prop_lut6_I5_O)        0.303    11.548 r  counter[2]_i_6/O
                         net (fo=1, routed)           0.000    11.548    counter[2]_i_6_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.118 r  counter_reg[2]_i_2/CO[2]
                         net (fo=4, routed)           0.357    12.474    counter11_out
    SLICE_X45Y8          LUT6 (Prop_lut6_I3_O)        0.313    12.787 r  counter[2]_i_3/O
                         net (fo=3, routed)           0.314    13.101    counter[2]_i_3_n_0
    SLICE_X45Y9          LUT5 (Prop_lut5_I3_O)        0.124    13.225 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000    13.225    counter[1]_i_1_n_0
    SLICE_X45Y9          FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X45Y9          FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X45Y9          FDRE (Setup_fdre_C_D)        0.031    15.043    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -13.225    
  -------------------------------------------------------------------
                         slack                                  1.818    

Slack (MET) :             1.830ns  (required time - arrival time)
  Source:                 d1s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.126ns  (logic 4.996ns (61.482%)  route 3.130ns (38.518%))
  Logic Levels:           13  (CARRY4=7 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X41Y5          FDRE                                         r  d1s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  d1s_reg[4]/Q
                         net (fo=3, routed)           0.660     6.204    d1s[4]
    SLICE_X40Y6          LUT2 (Prop_lut2_I0_O)        0.124     6.328 r  counter[0]_i_27/O
                         net (fo=1, routed)           0.000     6.328    counter[0]_i_27_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.860 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.860    counter_reg[0]_i_14_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.082 r  counter_reg[0]_i_13/O[0]
                         net (fo=3, routed)           0.666     7.747    counter4[8]
    SLICE_X41Y7          LUT2 (Prop_lut2_I0_O)        0.299     8.046 r  counter[2]_i_59/O
                         net (fo=1, routed)           0.000     8.046    counter[2]_i_59_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.578 r  counter_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.578    counter_reg[2]_i_39_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.912 r  counter_reg[2]_i_30/O[1]
                         net (fo=3, routed)           0.569     9.481    counter3[13]
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.303     9.784 r  counter[2]_i_33/O
                         net (fo=1, routed)           0.000     9.784    counter[2]_i_33_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.334 r  counter_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.334    counter_reg[2]_i_15_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.668 r  counter_reg[2]_i_14/O[1]
                         net (fo=1, routed)           0.577    11.245    counter2[17]
    SLICE_X44Y8          LUT6 (Prop_lut6_I5_O)        0.303    11.548 r  counter[2]_i_6/O
                         net (fo=1, routed)           0.000    11.548    counter[2]_i_6_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.118 r  counter_reg[2]_i_2/CO[2]
                         net (fo=4, routed)           0.357    12.474    counter11_out
    SLICE_X45Y8          LUT6 (Prop_lut6_I3_O)        0.313    12.787 r  counter[2]_i_3/O
                         net (fo=3, routed)           0.302    13.089    counter[2]_i_3_n_0
    SLICE_X45Y9          LUT4 (Prop_lut4_I2_O)        0.124    13.213 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000    13.213    counter[2]_i_1_n_0
    SLICE_X45Y9          FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X45Y9          FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X45Y9          FDRE (Setup_fdre_C_D)        0.031    15.043    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -13.213    
  -------------------------------------------------------------------
                         slack                                  1.830    

Slack (MET) :             3.957ns  (required time - arrival time)
  Source:                 clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 1.180ns (21.605%)  route 4.282ns (78.395%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X47Y5          FDRE                                         r  clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  clk_counter_reg[0]/Q
                         net (fo=7, routed)           1.481     7.025    clk_counter_reg_n_0_[0]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.150     7.175 f  clk_counter[18]_i_9/O
                         net (fo=2, routed)           0.308     7.483    clk_counter[18]_i_9_n_0
    SLICE_X47Y6          LUT6 (Prop_lut6_I3_O)        0.326     7.809 f  clk_counter[18]_i_7/O
                         net (fo=1, routed)           0.781     8.590    clk_counter[18]_i_7_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.714 f  clk_counter[18]_i_3/O
                         net (fo=4, routed)           0.459     9.173    clk_counter[18]_i_3_n_0
    SLICE_X45Y9          LUT2 (Prop_lut2_I1_O)        0.124     9.297 r  clk_counter[18]_i_1/O
                         net (fo=19, routed)          1.253    10.550    clk_counter[18]_i_1_n_0
    SLICE_X46Y5          FDRE                                         r  clk_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.448    14.789    clk_IBUF_BUFG
    SLICE_X46Y5          FDRE                                         r  clk_counter_reg[1]/C
                         clock pessimism              0.277    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X46Y5          FDRE (Setup_fdre_C_R)       -0.524    14.507    clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                         -10.550    
  -------------------------------------------------------------------
                         slack                                  3.957    

Slack (MET) :             3.957ns  (required time - arrival time)
  Source:                 clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 1.180ns (21.605%)  route 4.282ns (78.395%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X47Y5          FDRE                                         r  clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  clk_counter_reg[0]/Q
                         net (fo=7, routed)           1.481     7.025    clk_counter_reg_n_0_[0]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.150     7.175 f  clk_counter[18]_i_9/O
                         net (fo=2, routed)           0.308     7.483    clk_counter[18]_i_9_n_0
    SLICE_X47Y6          LUT6 (Prop_lut6_I3_O)        0.326     7.809 f  clk_counter[18]_i_7/O
                         net (fo=1, routed)           0.781     8.590    clk_counter[18]_i_7_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.714 f  clk_counter[18]_i_3/O
                         net (fo=4, routed)           0.459     9.173    clk_counter[18]_i_3_n_0
    SLICE_X45Y9          LUT2 (Prop_lut2_I1_O)        0.124     9.297 r  clk_counter[18]_i_1/O
                         net (fo=19, routed)          1.253    10.550    clk_counter[18]_i_1_n_0
    SLICE_X46Y5          FDRE                                         r  clk_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.448    14.789    clk_IBUF_BUFG
    SLICE_X46Y5          FDRE                                         r  clk_counter_reg[2]/C
                         clock pessimism              0.277    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X46Y5          FDRE (Setup_fdre_C_R)       -0.524    14.507    clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                         -10.550    
  -------------------------------------------------------------------
                         slack                                  3.957    

Slack (MET) :             3.957ns  (required time - arrival time)
  Source:                 clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 1.180ns (21.605%)  route 4.282ns (78.395%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X47Y5          FDRE                                         r  clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  clk_counter_reg[0]/Q
                         net (fo=7, routed)           1.481     7.025    clk_counter_reg_n_0_[0]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.150     7.175 f  clk_counter[18]_i_9/O
                         net (fo=2, routed)           0.308     7.483    clk_counter[18]_i_9_n_0
    SLICE_X47Y6          LUT6 (Prop_lut6_I3_O)        0.326     7.809 f  clk_counter[18]_i_7/O
                         net (fo=1, routed)           0.781     8.590    clk_counter[18]_i_7_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.714 f  clk_counter[18]_i_3/O
                         net (fo=4, routed)           0.459     9.173    clk_counter[18]_i_3_n_0
    SLICE_X45Y9          LUT2 (Prop_lut2_I1_O)        0.124     9.297 r  clk_counter[18]_i_1/O
                         net (fo=19, routed)          1.253    10.550    clk_counter[18]_i_1_n_0
    SLICE_X46Y5          FDRE                                         r  clk_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.448    14.789    clk_IBUF_BUFG
    SLICE_X46Y5          FDRE                                         r  clk_counter_reg[3]/C
                         clock pessimism              0.277    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X46Y5          FDRE (Setup_fdre_C_R)       -0.524    14.507    clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                         -10.550    
  -------------------------------------------------------------------
                         slack                                  3.957    

Slack (MET) :             3.957ns  (required time - arrival time)
  Source:                 clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 1.180ns (21.605%)  route 4.282ns (78.395%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X47Y5          FDRE                                         r  clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  clk_counter_reg[0]/Q
                         net (fo=7, routed)           1.481     7.025    clk_counter_reg_n_0_[0]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.150     7.175 f  clk_counter[18]_i_9/O
                         net (fo=2, routed)           0.308     7.483    clk_counter[18]_i_9_n_0
    SLICE_X47Y6          LUT6 (Prop_lut6_I3_O)        0.326     7.809 f  clk_counter[18]_i_7/O
                         net (fo=1, routed)           0.781     8.590    clk_counter[18]_i_7_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.714 f  clk_counter[18]_i_3/O
                         net (fo=4, routed)           0.459     9.173    clk_counter[18]_i_3_n_0
    SLICE_X45Y9          LUT2 (Prop_lut2_I1_O)        0.124     9.297 r  clk_counter[18]_i_1/O
                         net (fo=19, routed)          1.253    10.550    clk_counter[18]_i_1_n_0
    SLICE_X46Y5          FDRE                                         r  clk_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.448    14.789    clk_IBUF_BUFG
    SLICE_X46Y5          FDRE                                         r  clk_counter_reg[4]/C
                         clock pessimism              0.277    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X46Y5          FDRE (Setup_fdre_C_R)       -0.524    14.507    clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                         -10.550    
  -------------------------------------------------------------------
                         slack                                  3.957    

Slack (MET) :             4.074ns  (required time - arrival time)
  Source:                 clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 1.180ns (21.605%)  route 4.282ns (78.395%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X47Y5          FDRE                                         r  clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  clk_counter_reg[0]/Q
                         net (fo=7, routed)           1.481     7.025    clk_counter_reg_n_0_[0]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.150     7.175 f  clk_counter[18]_i_9/O
                         net (fo=2, routed)           0.308     7.483    clk_counter[18]_i_9_n_0
    SLICE_X47Y6          LUT6 (Prop_lut6_I3_O)        0.326     7.809 f  clk_counter[18]_i_7/O
                         net (fo=1, routed)           0.781     8.590    clk_counter[18]_i_7_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.714 f  clk_counter[18]_i_3/O
                         net (fo=4, routed)           0.459     9.173    clk_counter[18]_i_3_n_0
    SLICE_X45Y9          LUT2 (Prop_lut2_I1_O)        0.124     9.297 r  clk_counter[18]_i_1/O
                         net (fo=19, routed)          1.253    10.550    clk_counter[18]_i_1_n_0
    SLICE_X47Y5          FDRE                                         r  clk_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.448    14.789    clk_IBUF_BUFG
    SLICE_X47Y5          FDRE                                         r  clk_counter_reg[0]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X47Y5          FDRE (Setup_fdre_C_R)       -0.429    14.624    clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -10.550    
  -------------------------------------------------------------------
                         slack                                  4.074    

Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 1.180ns (22.235%)  route 4.127ns (77.765%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X47Y5          FDRE                                         r  clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  clk_counter_reg[0]/Q
                         net (fo=7, routed)           1.481     7.025    clk_counter_reg_n_0_[0]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.150     7.175 f  clk_counter[18]_i_9/O
                         net (fo=2, routed)           0.308     7.483    clk_counter[18]_i_9_n_0
    SLICE_X47Y6          LUT6 (Prop_lut6_I3_O)        0.326     7.809 f  clk_counter[18]_i_7/O
                         net (fo=1, routed)           0.781     8.590    clk_counter[18]_i_7_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.714 f  clk_counter[18]_i_3/O
                         net (fo=4, routed)           0.459     9.173    clk_counter[18]_i_3_n_0
    SLICE_X45Y9          LUT2 (Prop_lut2_I1_O)        0.124     9.297 r  clk_counter[18]_i_1/O
                         net (fo=19, routed)          1.098    10.395    clk_counter[18]_i_1_n_0
    SLICE_X46Y6          FDRE                                         r  clk_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.448    14.789    clk_IBUF_BUFG
    SLICE_X46Y6          FDRE                                         r  clk_counter_reg[5]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X46Y6          FDRE (Setup_fdre_C_R)       -0.524    14.504    clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -10.395    
  -------------------------------------------------------------------
                         slack                                  4.109    

Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 1.180ns (22.235%)  route 4.127ns (77.765%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X47Y5          FDRE                                         r  clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  clk_counter_reg[0]/Q
                         net (fo=7, routed)           1.481     7.025    clk_counter_reg_n_0_[0]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.150     7.175 f  clk_counter[18]_i_9/O
                         net (fo=2, routed)           0.308     7.483    clk_counter[18]_i_9_n_0
    SLICE_X47Y6          LUT6 (Prop_lut6_I3_O)        0.326     7.809 f  clk_counter[18]_i_7/O
                         net (fo=1, routed)           0.781     8.590    clk_counter[18]_i_7_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.714 f  clk_counter[18]_i_3/O
                         net (fo=4, routed)           0.459     9.173    clk_counter[18]_i_3_n_0
    SLICE_X45Y9          LUT2 (Prop_lut2_I1_O)        0.124     9.297 r  clk_counter[18]_i_1/O
                         net (fo=19, routed)          1.098    10.395    clk_counter[18]_i_1_n_0
    SLICE_X46Y6          FDRE                                         r  clk_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.448    14.789    clk_IBUF_BUFG
    SLICE_X46Y6          FDRE                                         r  clk_counter_reg[6]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X46Y6          FDRE (Setup_fdre_C_R)       -0.524    14.504    clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -10.395    
  -------------------------------------------------------------------
                         slack                                  4.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 d2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2s_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.697%)  route 0.053ns (27.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X40Y10         FDRE                                         r  d2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  d2_reg[10]/Q
                         net (fo=1, routed)           0.053     1.638    d2[10]
    SLICE_X41Y10         FDRE                                         r  d2s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X41Y10         FDRE                                         r  d2s_reg[10]/C
                         clock pessimism             -0.501     1.457    
    SLICE_X41Y10         FDRE (Hold_fdre_C_D)         0.047     1.504    d2s_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sws_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swstore_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X51Y14         FDRE                                         r  sws_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  sws_reg[15]/Q
                         net (fo=1, routed)           0.087     1.673    sws[15]
    SLICE_X50Y14         LUT4 (Prop_lut4_I0_O)        0.045     1.718 r  swstore[15]_i_1/O
                         net (fo=1, routed)           0.000     1.718    swstore[15]_i_1_n_0
    SLICE_X50Y14         FDRE                                         r  swstore_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X50Y14         FDRE                                         r  swstore_reg[15]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X50Y14         FDRE (Hold_fdre_C_D)         0.120     1.578    swstore_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 d4_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4s_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X44Y10         FDRE                                         r  d4_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d4_reg[16]/Q
                         net (fo=1, routed)           0.119     1.705    d4[16]
    SLICE_X42Y10         FDRE                                         r  d4s_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X42Y10         FDRE                                         r  d4s_reg[16]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X42Y10         FDRE (Hold_fdre_C_D)         0.063     1.543    d4s_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 d2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2s_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X41Y11         FDRE                                         r  d2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  d2_reg[16]/Q
                         net (fo=1, routed)           0.110     1.695    d2[16]
    SLICE_X41Y10         FDRE                                         r  d2s_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X41Y10         FDRE                                         r  d2s_reg[16]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X41Y10         FDRE (Hold_fdre_C_D)         0.071     1.531    d2s_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sws_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swstore_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X44Y11         FDRE                                         r  sws_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  sws_reg[0]/Q
                         net (fo=1, routed)           0.087     1.673    sws[0]
    SLICE_X45Y11         LUT4 (Prop_lut4_I0_O)        0.045     1.718 r  swstore[0]_i_1/O
                         net (fo=1, routed)           0.000     1.718    swstore[0]_i_1_n_0
    SLICE_X45Y11         FDRE                                         r  swstore_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X45Y11         FDRE                                         r  swstore_reg[0]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X45Y11         FDRE (Hold_fdre_C_D)         0.092     1.550    swstore_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1s_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X41Y6          FDRE                                         r  d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  d1_reg[5]/Q
                         net (fo=1, routed)           0.112     1.699    d1[5]
    SLICE_X41Y5          FDRE                                         r  d1s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.833     1.960    clk_IBUF_BUFG
    SLICE_X41Y5          FDRE                                         r  d1s_reg[5]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X41Y5          FDRE (Hold_fdre_C_D)         0.066     1.528    d1s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 d3_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3s_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X44Y10         FDRE                                         r  d3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d3_reg[16]/Q
                         net (fo=1, routed)           0.120     1.706    d3[16]
    SLICE_X42Y10         FDRE                                         r  d3s_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X42Y10         FDRE                                         r  d3s_reg[16]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X42Y10         FDRE (Hold_fdre_C_D)         0.052     1.532    d3s_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 d4_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4s_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X43Y10         FDRE                                         r  d4_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  d4_reg[12]/Q
                         net (fo=1, routed)           0.110     1.695    d4[12]
    SLICE_X42Y10         FDRE                                         r  d4s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X42Y10         FDRE                                         r  d4s_reg[12]/C
                         clock pessimism             -0.501     1.457    
    SLICE_X42Y10         FDRE (Hold_fdre_C_D)         0.063     1.520    d4s_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 sws_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swstore_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X49Y15         FDRE                                         r  sws_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  sws_reg[13]/Q
                         net (fo=1, routed)           0.095     1.681    sws[13]
    SLICE_X48Y15         LUT4 (Prop_lut4_I0_O)        0.045     1.726 r  swstore[13]_i_1/O
                         net (fo=1, routed)           0.000     1.726    swstore[13]_i_1_n_0
    SLICE_X48Y15         FDRE                                         r  swstore_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.830     1.957    clk_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  swstore_reg[13]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X48Y15         FDRE (Hold_fdre_C_D)         0.092     1.550    swstore_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 d4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4s_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.638%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X42Y6          FDRE                                         r  d4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  d4_reg[5]/Q
                         net (fo=1, routed)           0.082     1.692    d4[5]
    SLICE_X43Y6          FDRE                                         r  d4s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.833     1.960    clk_IBUF_BUFG
    SLICE_X43Y6          FDRE                                         r  d4s_reg[5]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X43Y6          FDRE (Hold_fdre_C_D)         0.055     1.514    d4s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y5    clk_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y7    clk_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y7    clk_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y7    clk_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y9    clk_counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y5    clk_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y5    clk_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y5    clk_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y5    clk_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y7    clk_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y7    clk_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y7    clk_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y9    clk_counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y7    clk_counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y9    counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y9    counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y9    counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y6    d1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y6    d1_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y5    clk_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y5    clk_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y5    clk_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y5    clk_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y5    clk_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y6    clk_counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y6    clk_counter_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y6    clk_counter_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y6    clk_counter_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y10   d1_reg[12]/C



