

================================================================
== Vitis HLS Report for 'A_IO_L2_in20'
================================================================
* Date:           Sat Oct 15 12:55:11 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.824 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_A_IO_L2_in_intra_trans_fu_150  |A_IO_L2_in_intra_trans  |        1|      259|  5.000 ns|  1.295 us|    1|  259|       no|
        |grp_A_IO_L2_in_inter_trans_fu_160  |A_IO_L2_in_inter_trans  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_163_1     |        ?|        ?|         ?|          -|          -|     4|        no|
        | + VITIS_LOOP_164_2    |        ?|        ?|         ?|          -|          -|     4|        no|
        |  ++ VITIS_LOOP_165_3  |        ?|        ?|   3 ~ 261|          -|          -|    32|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       67|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       56|      374|    -|
|Memory               |       16|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      238|    -|
|Register             |        -|     -|       38|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|     0|       94|      679|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+----+----+-----+-----+
    |              Instance             |         Module         | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------+------------------------+---------+----+----+-----+-----+
    |grp_A_IO_L2_in_inter_trans_fu_160  |A_IO_L2_in_inter_trans  |        0|   0|  36|  228|    0|
    |grp_A_IO_L2_in_intra_trans_fu_150  |A_IO_L2_in_intra_trans  |        0|   0|  20|  146|    0|
    +-----------------------------------+------------------------+---------+----+----+-----+-----+
    |Total                              |                        |        0|   0|  56|  374|    0|
    +-----------------------------------+------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_A_ping_V_U  |A_IO_L2_in7_local_A_ping_V  |        8|  0|   0|    0|    16|  512|     1|         8192|
    |local_A_pong_V_U  |A_IO_L2_in7_local_A_ping_V  |        8|  0|   0|    0|    16|  512|     1|         8192|
    +------------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                            |       16|  0|   0|    0|    32| 1024|     2|        16384|
    +------------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln870_53_fu_197_p2           |         +|   0|  0|  10|           3|           1|
    |add_ln870_54_fu_213_p2           |         +|   0|  0|  13|           6|           1|
    |add_ln870_fu_185_p2              |         +|   0|  0|  10|           3|           1|
    |icmp_ln1069_54_fu_191_p2         |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln1069_55_fu_207_p2         |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln1069_fu_179_p2            |      icmp|   0|  0|   9|           3|           4|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |arb_fu_219_p2                    |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  67|          27|          22|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |                           Name                          | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                |  37|          7|    1|          7|
    |ap_done                                                  |   9|          2|    1|          2|
    |arb_4_reg_138                                            |   9|          2|    1|          2|
    |c0_V_fu_64                                               |   9|          2|    3|          6|
    |c1_V_reg_90                                              |   9|          2|    3|          6|
    |c2_V_reg_114                                             |   9|          2|    6|         12|
    |fifo_A_A_IO_L2_in_01262_read                             |   9|          2|    1|          2|
    |fifo_A_A_IO_L2_in_11263_write                            |   9|          2|    1|          2|
    |fifo_A_PE_0_01294_write                                  |   9|          2|    1|          2|
    |grp_A_IO_L2_in_intra_trans_fu_150_intra_trans_en_offset  |  14|          3|    1|          3|
    |grp_A_IO_L2_in_intra_trans_fu_150_local_A_q0             |  14|          3|  512|       1536|
    |intra_trans_en_7_reg_101                                 |   9|          2|    1|          2|
    |intra_trans_en_8_reg_125                                 |   9|          2|    1|          2|
    |local_A_ping_V_address0                                  |  14|          3|    4|         12|
    |local_A_ping_V_ce0                                       |  14|          3|    1|          3|
    |local_A_ping_V_we0                                       |   9|          2|    1|          2|
    |local_A_pong_V_address0                                  |  14|          3|    4|         12|
    |local_A_pong_V_ce0                                       |  14|          3|    1|          3|
    |local_A_pong_V_we0                                       |   9|          2|    1|          2|
    |real_start                                               |   9|          2|    1|          2|
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                    | 238|         51|  546|       1620|
    +---------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |add_ln870_53_reg_243                            |  3|   0|    3|          0|
    |add_ln870_54_reg_251                            |  6|   0|    6|          0|
    |add_ln870_reg_235                               |  3|   0|    3|          0|
    |ap_CS_fsm                                       |  6|   0|    6|          0|
    |ap_done_reg                                     |  1|   0|    1|          0|
    |arb_4_reg_138                                   |  1|   0|    1|          0|
    |c0_V_fu_64                                      |  3|   0|    3|          0|
    |c1_V_reg_90                                     |  3|   0|    3|          0|
    |c2_V_reg_114                                    |  6|   0|    6|          0|
    |grp_A_IO_L2_in_inter_trans_fu_160_ap_start_reg  |  1|   0|    1|          0|
    |grp_A_IO_L2_in_intra_trans_fu_150_ap_start_reg  |  1|   0|    1|          0|
    |intra_trans_en_7_reg_101                        |  1|   0|    1|          0|
    |intra_trans_en_8_reg_125                        |  1|   0|    1|          0|
    |intra_trans_en_reg_76                           |  1|   0|    1|          0|
    |start_once_reg                                  |  1|   0|    1|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           | 38|   0|   38|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|             A_IO_L2_in20|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|             A_IO_L2_in20|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|             A_IO_L2_in20|  return value|
|start_full_n                     |   in|    1|  ap_ctrl_hs|             A_IO_L2_in20|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|             A_IO_L2_in20|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|             A_IO_L2_in20|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|             A_IO_L2_in20|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|             A_IO_L2_in20|  return value|
|start_out                        |  out|    1|  ap_ctrl_hs|             A_IO_L2_in20|  return value|
|start_write                      |  out|    1|  ap_ctrl_hs|             A_IO_L2_in20|  return value|
|fifo_A_A_IO_L2_in_01262_dout     |   in|  512|     ap_fifo|  fifo_A_A_IO_L2_in_01262|       pointer|
|fifo_A_A_IO_L2_in_01262_empty_n  |   in|    1|     ap_fifo|  fifo_A_A_IO_L2_in_01262|       pointer|
|fifo_A_A_IO_L2_in_01262_read     |  out|    1|     ap_fifo|  fifo_A_A_IO_L2_in_01262|       pointer|
|fifo_A_A_IO_L2_in_11263_din      |  out|  512|     ap_fifo|  fifo_A_A_IO_L2_in_11263|       pointer|
|fifo_A_A_IO_L2_in_11263_full_n   |   in|    1|     ap_fifo|  fifo_A_A_IO_L2_in_11263|       pointer|
|fifo_A_A_IO_L2_in_11263_write    |  out|    1|     ap_fifo|  fifo_A_A_IO_L2_in_11263|       pointer|
|fifo_A_PE_0_01294_din            |  out|  512|     ap_fifo|        fifo_A_PE_0_01294|       pointer|
|fifo_A_PE_0_01294_full_n         |   in|    1|     ap_fifo|        fifo_A_PE_0_01294|       pointer|
|fifo_A_PE_0_01294_write          |  out|    1|     ap_fifo|        fifo_A_PE_0_01294|       pointer|
+---------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c0_V = alloca i32 1"   --->   Operation 7 'alloca' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_01294, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_11263, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_01262, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_01294, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_11263, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_01262, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.20ns)   --->   "%local_A_ping_V = alloca i64 1" [src/kernel_kernel.cpp:150]   --->   Operation 14 'alloca' 'local_A_ping_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 15 [1/1] (1.20ns)   --->   "%local_A_pong_V = alloca i64 1" [src/kernel_kernel.cpp:152]   --->   Operation 15 'alloca' 'local_A_pong_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln150 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_ping_V, i64 666, i64 18, i64 18446744073709551615" [src/kernel_kernel.cpp:150]   --->   Operation 16 'specmemcore' 'specmemcore_ln150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln152 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_pong_V, i64 666, i64 18, i64 18446744073709551615" [src/kernel_kernel.cpp:152]   --->   Operation 17 'specmemcore' 'specmemcore_ln152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln163 = store i3 0, i3 %c0_V" [src/kernel_kernel.cpp:163]   --->   Operation 18 'store' 'store_ln163' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%br_ln163 = br void" [src/kernel_kernel.cpp:163]   --->   Operation 19 'br' 'br_ln163' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.91>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 1, void, i1 0, void"   --->   Operation 20 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%c0_V_22 = load i3 %c0_V"   --->   Operation 21 'load' 'c0_V_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.49ns)   --->   "%icmp_ln1069 = icmp_eq  i3 %c0_V_22, i3 4"   --->   Operation 22 'icmp' 'icmp_ln1069' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.57ns)   --->   "%add_ln870 = add i3 %c0_V_22, i3 1"   --->   Operation 24 'add' 'add_ln870' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %icmp_ln1069, void %.split4, void" [src/kernel_kernel.cpp:163]   --->   Operation 25 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln163 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/kernel_kernel.cpp:163]   --->   Operation 26 'specloopname' 'specloopname_ln163' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.38ns)   --->   "%br_ln164 = br void" [src/kernel_kernel.cpp:164]   --->   Operation 27 'br' 'br_ln164' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_2 : Operation 28 [2/2] (0.41ns)   --->   "%call_ln218 = call void @A_IO_L2_in_intra_trans, i512 %local_A_ping_V, i512 %fifo_A_PE_0_01294, i1 1" [src/kernel_kernel.cpp:218]   --->   Operation 28 'call' 'call_ln218' <Predicate = (icmp_ln1069)> <Delay = 0.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.88>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%c1_V = phi i3 %add_ln870_53, void, i3 0, void %.split4"   --->   Operation 29 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%intra_trans_en_7 = phi i1 1, void, i1 %intra_trans_en, void %.split4"   --->   Operation 30 'phi' 'intra_trans_en_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.49ns)   --->   "%icmp_ln1069_54 = icmp_eq  i3 %c1_V, i3 4"   --->   Operation 31 'icmp' 'icmp_ln1069_54' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_1359 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 32 'speclooptripcount' 'empty_1359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.57ns)   --->   "%add_ln870_53 = add i3 %c1_V, i3 1"   --->   Operation 33 'add' 'add_ln870_53' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln164 = br i1 %icmp_ln1069_54, void %.split2, void" [src/kernel_kernel.cpp:164]   --->   Operation 34 'br' 'br_ln164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln164 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/kernel_kernel.cpp:164]   --->   Operation 35 'specloopname' 'specloopname_ln164' <Predicate = (!icmp_ln1069_54)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.38ns)   --->   "%br_ln165 = br void" [src/kernel_kernel.cpp:165]   --->   Operation 36 'br' 'br_ln165' <Predicate = (!icmp_ln1069_54)> <Delay = 0.38>
ST_3 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln870 = store i3 %add_ln870, i3 %c0_V"   --->   Operation 37 'store' 'store_ln870' <Predicate = (icmp_ln1069_54)> <Delay = 0.38>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 38 'br' 'br_ln0' <Predicate = (icmp_ln1069_54)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.39>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%c2_V = phi i6 0, void %.split2, i6 %add_ln870_54, void"   --->   Operation 39 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%intra_trans_en_8 = phi i1 %intra_trans_en_7, void %.split2, i1 1, void"   --->   Operation 40 'phi' 'intra_trans_en_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%arb_4 = phi i1 0, void %.split2, i1 %arb, void"   --->   Operation 41 'phi' 'arb_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.61ns)   --->   "%icmp_ln1069_55 = icmp_eq  i6 %c2_V, i6 32"   --->   Operation 42 'icmp' 'icmp_ln1069_55' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_1360 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 43 'speclooptripcount' 'empty_1360' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.70ns)   --->   "%add_ln870_54 = add i6 %c2_V, i6 1"   --->   Operation 44 'add' 'add_ln870_54' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %icmp_ln1069_55, void %.split, void" [src/kernel_kernel.cpp:165]   --->   Operation 45 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln165 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [src/kernel_kernel.cpp:165]   --->   Operation 46 'specloopname' 'specloopname_ln165' <Predicate = (!icmp_ln1069_55)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %arb_4, void, void" [src/kernel_kernel.cpp:169]   --->   Operation 47 'br' 'br_ln169' <Predicate = (!icmp_ln1069_55)> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (0.77ns)   --->   "%call_ln170 = call void @A_IO_L2_in_inter_trans, i4 13, i512 %local_A_pong_V, i512 %fifo_A_A_IO_L2_in_01262, i512 %fifo_A_A_IO_L2_in_11263" [src/kernel_kernel.cpp:170]   --->   Operation 48 'call' 'call_ln170' <Predicate = (!icmp_ln1069_55 & !arb_4)> <Delay = 0.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 49 [2/2] (0.41ns)   --->   "%call_ln180 = call void @A_IO_L2_in_intra_trans, i512 %local_A_ping_V, i512 %fifo_A_PE_0_01294, i1 %intra_trans_en_8" [src/kernel_kernel.cpp:180]   --->   Operation 49 'call' 'call_ln180' <Predicate = (!icmp_ln1069_55 & !arb_4)> <Delay = 0.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 50 [2/2] (0.77ns)   --->   "%call_ln190 = call void @A_IO_L2_in_inter_trans, i4 13, i512 %local_A_ping_V, i512 %fifo_A_A_IO_L2_in_01262, i512 %fifo_A_A_IO_L2_in_11263" [src/kernel_kernel.cpp:190]   --->   Operation 50 'call' 'call_ln190' <Predicate = (!icmp_ln1069_55 & arb_4)> <Delay = 0.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 51 [2/2] (0.41ns)   --->   "%call_ln200 = call void @A_IO_L2_in_intra_trans, i512 %local_A_pong_V, i512 %fifo_A_PE_0_01294, i1 %intra_trans_en_8" [src/kernel_kernel.cpp:200]   --->   Operation 51 'call' 'call_ln200' <Predicate = (!icmp_ln1069_55 & arb_4)> <Delay = 0.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 52 'br' 'br_ln0' <Predicate = (icmp_ln1069_55)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.12>
ST_5 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln170 = call void @A_IO_L2_in_inter_trans, i4 13, i512 %local_A_pong_V, i512 %fifo_A_A_IO_L2_in_01262, i512 %fifo_A_A_IO_L2_in_11263" [src/kernel_kernel.cpp:170]   --->   Operation 53 'call' 'call_ln170' <Predicate = (!arb_4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln180 = call void @A_IO_L2_in_intra_trans, i512 %local_A_ping_V, i512 %fifo_A_PE_0_01294, i1 %intra_trans_en_8" [src/kernel_kernel.cpp:180]   --->   Operation 54 'call' 'call_ln180' <Predicate = (!arb_4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [src/kernel_kernel.cpp:189]   --->   Operation 55 'br' 'br_ln189' <Predicate = (!arb_4)> <Delay = 0.00>
ST_5 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln190 = call void @A_IO_L2_in_inter_trans, i4 13, i512 %local_A_ping_V, i512 %fifo_A_A_IO_L2_in_01262, i512 %fifo_A_A_IO_L2_in_11263" [src/kernel_kernel.cpp:190]   --->   Operation 56 'call' 'call_ln190' <Predicate = (arb_4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln200 = call void @A_IO_L2_in_intra_trans, i512 %local_A_pong_V, i512 %fifo_A_PE_0_01294, i1 %intra_trans_en_8" [src/kernel_kernel.cpp:200]   --->   Operation 57 'call' 'call_ln200' <Predicate = (arb_4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 58 'br' 'br_ln0' <Predicate = (arb_4)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.12ns)   --->   "%arb = xor i1 %arb_4, i1 1" [src/kernel_kernel.cpp:211]   --->   Operation 59 'xor' 'arb' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 60 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln218 = call void @A_IO_L2_in_intra_trans, i512 %local_A_ping_V, i512 %fifo_A_PE_0_01294, i1 1" [src/kernel_kernel.cpp:218]   --->   Operation 61 'call' 'call_ln218' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln239 = ret" [src/kernel_kernel.cpp:239]   --->   Operation 62 'ret' 'ret_ln239' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_A_A_IO_L2_in_01262]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_A_IO_L2_in_11263]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_PE_0_01294]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c0_V               (alloca           ) [ 0111110]
specmemcore_ln0    (specmemcore      ) [ 0000000]
specmemcore_ln0    (specmemcore      ) [ 0000000]
specmemcore_ln0    (specmemcore      ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
local_A_ping_V     (alloca           ) [ 0011111]
local_A_pong_V     (alloca           ) [ 0011110]
specmemcore_ln150  (specmemcore      ) [ 0000000]
specmemcore_ln152  (specmemcore      ) [ 0000000]
store_ln163        (store            ) [ 0000000]
br_ln163           (br               ) [ 0111110]
intra_trans_en     (phi              ) [ 0011110]
c0_V_22            (load             ) [ 0000000]
icmp_ln1069        (icmp             ) [ 0011110]
empty              (speclooptripcount) [ 0000000]
add_ln870          (add              ) [ 0001110]
br_ln163           (br               ) [ 0000000]
specloopname_ln163 (specloopname     ) [ 0000000]
br_ln164           (br               ) [ 0011110]
c1_V               (phi              ) [ 0001000]
intra_trans_en_7   (phi              ) [ 0001110]
icmp_ln1069_54     (icmp             ) [ 0011110]
empty_1359         (speclooptripcount) [ 0000000]
add_ln870_53       (add              ) [ 0011110]
br_ln164           (br               ) [ 0000000]
specloopname_ln164 (specloopname     ) [ 0000000]
br_ln165           (br               ) [ 0011110]
store_ln870        (store            ) [ 0000000]
br_ln0             (br               ) [ 0111110]
c2_V               (phi              ) [ 0000100]
intra_trans_en_8   (phi              ) [ 0000110]
arb_4              (phi              ) [ 0000110]
icmp_ln1069_55     (icmp             ) [ 0011110]
empty_1360         (speclooptripcount) [ 0000000]
add_ln870_54       (add              ) [ 0011110]
br_ln165           (br               ) [ 0000000]
specloopname_ln165 (specloopname     ) [ 0000000]
br_ln169           (br               ) [ 0000000]
br_ln0             (br               ) [ 0011110]
call_ln170         (call             ) [ 0000000]
call_ln180         (call             ) [ 0000000]
br_ln189           (br               ) [ 0000000]
call_ln190         (call             ) [ 0000000]
call_ln200         (call             ) [ 0000000]
br_ln0             (br               ) [ 0000000]
arb                (xor              ) [ 0011110]
br_ln0             (br               ) [ 0011110]
call_ln218         (call             ) [ 0000000]
ret_ln239          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_A_A_IO_L2_in_01262">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_01262"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_A_IO_L2_in_11263">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_11263"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_A_PE_0_01294">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_0_01294"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_47"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_intra_trans"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_inter_trans"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="c0_V_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c0_V/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="local_A_ping_V_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_A_ping_V/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="local_A_pong_V_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_A_pong_V/1 "/>
</bind>
</comp>

<comp id="76" class="1005" name="intra_trans_en_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="1"/>
<pin id="78" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en (phireg) "/>
</bind>
</comp>

<comp id="81" class="1004" name="intra_trans_en_phi_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="1"/>
<pin id="83" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="1" slack="1"/>
<pin id="85" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="intra_trans_en/2 "/>
</bind>
</comp>

<comp id="90" class="1005" name="c1_V_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="1"/>
<pin id="92" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="c1_V_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="1" slack="1"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="101" class="1005" name="intra_trans_en_7_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en_7 (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="intra_trans_en_7_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="1" slack="1"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="intra_trans_en_7/3 "/>
</bind>
</comp>

<comp id="114" class="1005" name="c2_V_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="6" slack="1"/>
<pin id="116" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c2_V (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="c2_V_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="6" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c2_V/4 "/>
</bind>
</comp>

<comp id="125" class="1005" name="intra_trans_en_8_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en_8 (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="intra_trans_en_8_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="1" slack="1"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="intra_trans_en_8/4 "/>
</bind>
</comp>

<comp id="138" class="1005" name="arb_4_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="arb_4 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="arb_4_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="1" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arb_4/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_A_IO_L2_in_intra_trans_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="512" slack="0"/>
<pin id="154" dir="0" index="3" bw="1" slack="0"/>
<pin id="155" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln218/2 call_ln180/4 call_ln200/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_A_IO_L2_in_inter_trans_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="3" slack="0"/>
<pin id="163" dir="0" index="2" bw="512" slack="2147483647"/>
<pin id="164" dir="0" index="3" bw="512" slack="0"/>
<pin id="165" dir="0" index="4" bw="512" slack="0"/>
<pin id="166" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln170/4 call_ln190/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln163_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="3" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="c0_V_22_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="1"/>
<pin id="178" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c0_V_22/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln1069_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="0"/>
<pin id="181" dir="0" index="1" bw="3" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln870_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln1069_54_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="0" index="1" bw="3" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069_54/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln870_53_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_53/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln870_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="1"/>
<pin id="205" dir="0" index="1" bw="3" slack="2"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln1069_55_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="0" index="1" bw="6" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069_55/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln870_54_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_54/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="arb_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="arb/5 "/>
</bind>
</comp>

<comp id="225" class="1005" name="c0_V_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="0"/>
<pin id="227" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c0_V "/>
</bind>
</comp>

<comp id="235" class="1005" name="add_ln870_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="1"/>
<pin id="237" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln870 "/>
</bind>
</comp>

<comp id="243" class="1005" name="add_ln870_53_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="0"/>
<pin id="245" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln870_53 "/>
</bind>
</comp>

<comp id="251" class="1005" name="add_ln870_54_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="6" slack="0"/>
<pin id="253" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln870_54 "/>
</bind>
</comp>

<comp id="256" class="1005" name="arb_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="arb "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="30" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="80"><net_src comp="32" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="76" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="88"><net_src comp="76" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="89"><net_src comp="81" pin="4"/><net_sink comp="76" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="76" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="113"><net_src comp="105" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="117"><net_src comp="50" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="101" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="125" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="137"><net_src comp="129" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="141"><net_src comp="32" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="142" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="159"><net_src comp="129" pin="4"/><net_sink comp="150" pin=3"/></net>

<net id="167"><net_src comp="60" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="62" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="160" pin=4"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="183"><net_src comp="176" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="34" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="176" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="40" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="94" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="34" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="94" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="40" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="211"><net_src comp="118" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="52" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="118" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="56" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="138" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="30" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="64" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="238"><net_src comp="185" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="246"><net_src comp="197" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="254"><net_src comp="213" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="259"><net_src comp="219" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="142" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_A_A_IO_L2_in_11263 | {4 5 }
	Port: fifo_A_PE_0_01294 | {2 4 5 6 }
 - Input state : 
	Port: A_IO_L2_in20 : fifo_A_A_IO_L2_in_01262 | {4 5 }
  - Chain level:
	State 1
		specmemcore_ln150 : 1
		specmemcore_ln152 : 1
		store_ln163 : 1
	State 2
		icmp_ln1069 : 1
		add_ln870 : 1
		br_ln163 : 2
	State 3
		icmp_ln1069_54 : 1
		add_ln870_53 : 1
		br_ln164 : 2
	State 4
		icmp_ln1069_55 : 1
		add_ln870_54 : 1
		br_ln165 : 2
		br_ln169 : 1
		call_ln180 : 1
		call_ln200 : 1
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|   call   | grp_A_IO_L2_in_intra_trans_fu_150 |  0.387  |    19   |    62   |
|          | grp_A_IO_L2_in_inter_trans_fu_160 |    0    |    26   |    63   |
|----------|-----------------------------------|---------|---------|---------|
|          |          add_ln870_fu_185         |    0    |    0    |    10   |
|    add   |        add_ln870_53_fu_197        |    0    |    0    |    10   |
|          |        add_ln870_54_fu_213        |    0    |    0    |    13   |
|----------|-----------------------------------|---------|---------|---------|
|          |         icmp_ln1069_fu_179        |    0    |    0    |    8    |
|   icmp   |       icmp_ln1069_54_fu_191       |    0    |    0    |    8    |
|          |       icmp_ln1069_55_fu_207       |    0    |    0    |    10   |
|----------|-----------------------------------|---------|---------|---------|
|    xor   |             arb_fu_219            |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |  0.387  |    45   |   186   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|local_A_ping_V|    8   |    0   |    0   |
|local_A_pong_V|    8   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |   16   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  add_ln870_53_reg_243  |    3   |
|  add_ln870_54_reg_251  |    6   |
|    add_ln870_reg_235   |    3   |
|      arb_4_reg_138     |    1   |
|       arb_reg_256      |    1   |
|      c0_V_reg_225      |    3   |
|       c1_V_reg_90      |    3   |
|      c2_V_reg_114      |    6   |
|intra_trans_en_7_reg_101|    1   |
|intra_trans_en_8_reg_125|    1   |
|  intra_trans_en_reg_76 |    1   |
+------------------------+--------+
|          Total         |   29   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
|       intra_trans_en_reg_76       |  p0  |   3  |   1  |    3   ||    9    |
|      intra_trans_en_7_reg_101     |  p0  |   2  |   1  |    2   ||    9    |
|      intra_trans_en_8_reg_125     |  p0  |   2  |   1  |    2   ||    9    |
|           arb_4_reg_138           |  p0  |   2  |   1  |    2   ||    9    |
| grp_A_IO_L2_in_intra_trans_fu_150 |  p3  |   2  |   1  |    2   ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   11   || 1.96786 ||    45   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    0   |   45   |   186  |
|   Memory  |   16   |    -   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |   45   |
|  Register |    -   |    -   |   29   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    2   |   74   |   231  |
+-----------+--------+--------+--------+--------+
