/***************************************************************************************
* Copyright (c) 2014-2022 Zihao Yu, Nanjing University
*
* NEMU is licensed under Mulan PSL v2.
* You can use this software according to the terms and conditions of the Mulan PSL v2.
* You may obtain a copy of Mulan PSL v2 at:
*          http://license.coscl.org.cn/MulanPSL2
*
* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
* EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
* MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
*
* See the Mulan PSL v2 for more details.
***************************************************************************************/

#include "local-include/reg.h"
#include <cpu/cpu.h>
#include <cpu/ifetch.h>
#include <cpu/decode.h>

#define R(i) gpr(i)
#define Mr vaddr_read
#define Mw vaddr_write

enum {
  TYPE_I, TYPE_U, TYPE_S, TYPE_J, TYPE_B, TYPE_r, TYPE_C,
  TYPE_N, // none
};

#define src1R() do { *src1 = R(rs1); } while (0)
#define src2R() do { *src2 = R(rs2); } while (0)
#define R1() do{ *src1 = rs1; } while(0)
#define immI() do { *imm = SEXT(BITS(i, 31, 20), 12); } while(0)
#define immU() do { *imm = SEXT(BITS(i, 31, 12), 20) << 12; } while(0)
#define immS() do { *imm = (SEXT(BITS(i, 31, 25), 7) << 5) | BITS(i, 11, 7); } while(0)
#define immJ() do { *imm = (SEXT(BITS(i, 31, 31), 1) << 20) | (BITS(i, 19, 12) << 12) | (BITS(i, 20, 20) << 11) | (BITS(i, 30, 21) << 1); } while(0)
#define immB() do { *imm = (SEXT(BITS(i, 31, 31), 1) << 12) | (BITS(i, 7, 7) << 11) | (BITS(i, 30, 25) << 5) | (BITS(i, 11, 8) << 1); } while(0)

static void decode_operand(Decode *s, int *dest, word_t *src1, word_t *src2, word_t *imm, int type) {
  uint32_t i = s->isa.inst.val;
  int rd  = BITS(i, 11, 7);
  int rs1 = BITS(i, 19, 15);
  int rs2 = BITS(i, 24, 20);
  *dest = rd;
  switch (type) {
    case TYPE_I: src1R();          immI(); break;
    case TYPE_U:                   immU(); break;
    case TYPE_S: src1R(); src2R(); immS(); break;
    case TYPE_J:                   immJ(); break;
    case TYPE_B: src1R(); src2R(); immB(); break;
    case TYPE_r: src1R(); src2R();         break;
    case TYPE_C: R1();             immI(); break;
  }
}

static int decode_exec(Decode *s) {
  int dest = 0;
  word_t src1 = 0, src2 = 0, imm = 0;
  s->dnpc = s->snpc;

#define INSTPAT_INST(s) ((s)->isa.inst.val)
#define INSTPAT_MATCH(s, name, type, ... /* execute body */ ) { \
  decode_operand(s, &dest, &src1, &src2, &imm, concat(TYPE_, type)); \
  __VA_ARGS__ ; \
}
// to simplify the branch instructions
#define COMPARATOR_S(token, src1, src2) (((sword_t)src1) token ((sword_t)src2))
#define COMPARATOR_U(token, src1, src2) ((src1) token (src2))
#define MUL_S(src1, src2) (SEXT(src1, 32) * SEXT(src2, 32))  
#define MUL_U(src1, src2) (BITS(src1, 31, 0) * BITS(src2, 31, 0))
#define CSRRW(csr) do { word_t t = csr; csr = R(src1); if(dest) R(dest) = t; } while(0)
#define CSRRS(csr) do { word_t t = csr; if(src1) csr |= R(src1); R(dest) = t; } while(0) // not complete
#define CSRRC(csr) do { word_t t = csr; if(src1) csr &= (~R(src1)); R(dest) = t; } while(0) // not complete
#define CSRRWI(csr) do { word_t t = csr; csr = src1; if(dest) R(dest) = t; } while(0)
#define CSRRSI(csr) do { word_t t = csr; if(src1) csr |= src1; R(dest) = t; } while(0) // not complete
#define CSRRCI(csr) do { word_t t = csr; if(src1) csr &= (~src1); R(dest) = t; } while(0) // not complete
#define MRET(mstatus) do { if((mstatus & MPIE_MASK) == 0) { mstatus &= ~MIE_MASK; } else { mstatus |= MIE_MASK; } mstatus |= MPIE_MASK; } while(0)


  INSTPAT_START();
  INSTPAT("??????? ????? ????? ??? ????? 01101 11", lui    , U, R(dest) = imm);
  INSTPAT("??????? ????? ????? ??? ????? 00101 11", auipc  , U, R(dest) = imm + s->pc);

  INSTPAT("??????? ????? ????? ??? ????? 11011 11", jal    , J, R(dest) = s->snpc; s->dnpc = s->pc + imm);
  INSTPAT("??????? ????? ????? 000 ????? 11001 11", jalr   , I, R(dest) = s->snpc; s->dnpc = (((src1 + imm) >> 1) << 1));

  INSTPAT("??????? ????? ????? 000 ????? 11000 11", beq    , B, if(COMPARATOR_U(==, src1, src2)) s->dnpc = s->pc + imm);
  INSTPAT("??????? ????? ????? 001 ????? 11000 11", bne    , B, if(COMPARATOR_U(!=, src1, src2)) s->dnpc = s->pc + imm);
  INSTPAT("??????? ????? ????? 100 ????? 11000 11", blt    , B, if(COMPARATOR_S(< , src1, src2)) s->dnpc = s->pc + imm);
  INSTPAT("??????? ????? ????? 101 ????? 11000 11", bge    , B, if(COMPARATOR_S(>=, src1, src2)) s->dnpc = s->pc + imm);
  INSTPAT("??????? ????? ????? 110 ????? 11000 11", bltu   , B, if(COMPARATOR_U(< , src1, src2)) s->dnpc = s->pc + imm);
  INSTPAT("??????? ????? ????? 111 ????? 11000 11", bgeu   , B, if(COMPARATOR_U(>=, src1, src2)) s->dnpc = s->pc + imm);

  INSTPAT("??????? ????? ????? 000 ????? 00000 11", lb     , I, R(dest) = SEXT(BITS(Mr(src1 + imm, 1), 7, 0), 8));
  INSTPAT("??????? ????? ????? 001 ????? 00000 11", lh     , I, R(dest) = SEXT(BITS(Mr(src1 + imm, 2), 15, 0), 16));
  INSTPAT("??????? ????? ????? 010 ????? 00000 11", lw     , I, R(dest) = Mr(src1 + imm, 4));
  INSTPAT("??????? ????? ????? 100 ????? 00000 11", lbu    , I, R(dest) = Mr(src1 + imm, 1));
  INSTPAT("??????? ????? ????? 101 ????? 00000 11", lhu    , I, R(dest) = Mr(src1 + imm, 2));

  INSTPAT("??????? ????? ????? 000 ????? 01000 11", sb     , S, Mw(src1 + imm, 1, BITS(src2, 7, 0)));
  INSTPAT("??????? ????? ????? 001 ????? 01000 11", sh     , S, Mw(src1 + imm, 2, BITS(src2, 15, 0)));
  INSTPAT("??????? ????? ????? 010 ????? 01000 11", sw     , S, Mw(src1 + imm, 4, src2));

  INSTPAT("??????? ????? ????? 000 ????? 00100 11", addi   , I, R(dest) = src1 + imm);
  INSTPAT("??????? ????? ????? 010 ????? 00100 11", slti   , I, R(dest) = (COMPARATOR_S(<, src1, imm))?(1):(0));
  INSTPAT("??????? ????? ????? 011 ????? 00100 11", sltiu  , I, R(dest) = (COMPARATOR_U(<, src1, imm))?(1):(0));
  INSTPAT("??????? ????? ????? 100 ????? 00100 11", xori   , I, R(dest) = src1 ^ imm);
  INSTPAT("??????? ????? ????? 110 ????? 00100 11", ori    , I, R(dest) = src1 | imm);
  INSTPAT("??????? ????? ????? 111 ????? 00100 11", andi   , I, R(dest) = src1 & imm);
  INSTPAT("0000000 ????? ????? 001 ????? 00100 11", slli   , I, R(dest) = src1 << (BITS(imm, 4, 0)));
  INSTPAT("0000000 ????? ????? 101 ????? 00100 11", srli   , I, R(dest) = src1 >> (BITS(imm, 4, 0)));
  INSTPAT("0100000 ????? ????? 101 ????? 00100 11", srai   , I, R(dest) = SEXT(src1, 32) >> (BITS(imm, 4, 0)));

  INSTPAT("0000000 ????? ????? 000 ????? 01100 11", add    , r, R(dest) = src1 + src2);
  INSTPAT("0100000 ????? ????? 000 ????? 01100 11", sub    , r, R(dest) = src1 - src2);
  INSTPAT("0000000 ????? ????? 001 ????? 01100 11", sll    , r, R(dest) = src1 << (BITS(src2, 4, 0)));
  INSTPAT("0000000 ????? ????? 010 ????? 01100 11", slt    , r, R(dest) = (COMPARATOR_S(<, src1, src2))?(1):(0));
  INSTPAT("0000000 ????? ????? 011 ????? 01100 11", sltu   , r, R(dest) = (COMPARATOR_U(<, src1, src2))?(1):(0));
  INSTPAT("0000000 ????? ????? 100 ????? 01100 11", xor    , r, R(dest) = src1 ^ src2);
  INSTPAT("0000000 ????? ????? 101 ????? 01100 11", srl    , r, R(dest) = src1 >> (BITS(src2, 4, 0)));
  INSTPAT("0100000 ????? ????? 101 ????? 01100 11", sra    , r, R(dest) = SEXT(src1, 32) >> (BITS(src2, 4, 0)));
  INSTPAT("0000000 ????? ????? 110 ????? 01100 11", or     , r, R(dest) = src1 | src2);
  INSTPAT("0000000 ????? ????? 111 ????? 01100 11", and    , r, R(dest) = src1 & src2);

  INSTPAT("0000001 ????? ????? 000 ????? 01100 11", mul    , r, R(dest) = src1 * src2);
  INSTPAT("0000001 ????? ????? 001 ????? 01100 11", mulh   , r, R(dest) = BITS(MUL_S(src1, src2), 63, 32));
  INSTPAT("0000001 ????? ????? 010 ????? 01100 11", mulhsu , r, R(dest) = BITS(SEXT(src1, 32) * BITS(src2, 31, 0), 63, 32));
  INSTPAT("0000001 ????? ????? 011 ????? 01100 11", mulhu  , r, R(dest) = BITS(MUL_U(src1, src2), 63, 32));
  INSTPAT("0000001 ????? ????? 100 ????? 01100 11", div_   , r, R(dest) = (sword_t)src1 / (sword_t)src2);
  INSTPAT("0000001 ????? ????? 101 ????? 01100 11", divu   , r, R(dest) = src1 / src2);
  INSTPAT("0000001 ????? ????? 110 ????? 01100 11", rem    , r, R(dest) = (sword_t)src1 % (sword_t)src2);
  INSTPAT("0000001 ????? ????? 111 ????? 01100 11", remu   , r, R(dest) = src1 % src2);

  INSTPAT("0000000 00001 00000 000 00000 11100 11", ebreak , N, NEMUTRAP(s->pc, R(10))); // R(10) is $a0
  INSTPAT("0000000 00000 00000 000 00000 11100 11", ecall  , N, s->dnpc = isa_raise_intr(11, s->pc)); // R(5) is $t0
  INSTPAT("0011000 00010 00000 000 00000 11100 11", mret   , N, MRET(cpu.csr.mstatus); s->dnpc = cpu.csr.mepc);

  INSTPAT("????000 00000 ????? 001 ????? 11100 11", csrrw  , C, CSRRW(cpu.csr.mstatus));
  INSTPAT("????000 00101 ????? 001 ????? 11100 11", csrrw  , C, CSRRW(cpu.csr.mtvec));
  INSTPAT("????010 00001 ????? 001 ????? 11100 11", csrrw  , C, CSRRW(cpu.csr.mepc));
  INSTPAT("????010 00010 ????? 001 ????? 11100 11", csrrw  , C, CSRRW(cpu.csr.mcause));
  INSTPAT("????100 00000 ????? 001 ????? 11100 11", csrrw  , C, CSRRW(cpu.csr.satp));

  INSTPAT("????000 00000 ????? 010 ????? 11100 11", csrrs  , C, CSRRS(cpu.csr.mstatus));
  INSTPAT("????000 00101 ????? 010 ????? 11100 11", csrrs  , C, CSRRS(cpu.csr.mtvec));
  INSTPAT("????010 00001 ????? 010 ????? 11100 11", csrrs  , C, CSRRS(cpu.csr.mepc));
  INSTPAT("????010 00010 ????? 010 ????? 11100 11", csrrs  , C, CSRRS(cpu.csr.mcause));
  INSTPAT("????100 00000 ????? 010 ????? 11100 11", csrrs  , C, CSRRS(cpu.csr.satp));

  INSTPAT("????000 00000 ????? 011 ????? 11100 11", csrrc  , C, CSRRC(cpu.csr.mstatus));
  INSTPAT("????000 00101 ????? 011 ????? 11100 11", csrrc  , C, CSRRC(cpu.csr.mtvec));
  INSTPAT("????010 00001 ????? 011 ????? 11100 11", csrrc  , C, CSRRC(cpu.csr.mepc));
  INSTPAT("????010 00010 ????? 011 ????? 11100 11", csrrc  , C, CSRRC(cpu.csr.mcause));
  INSTPAT("????100 00000 ????? 011 ????? 11100 11", csrrc  , C, CSRRC(cpu.csr.satp));
  
  INSTPAT("????000 00000 ????? 101 ????? 11100 11", csrrwi , C, CSRRWI(cpu.csr.mstatus));
  INSTPAT("????000 00101 ????? 101 ????? 11100 11", csrrwi , C, CSRRWI(cpu.csr.mtvec));
  INSTPAT("????010 00001 ????? 101 ????? 11100 11", csrrwi , C, CSRRWI(cpu.csr.mepc));
  INSTPAT("????010 00010 ????? 101 ????? 11100 11", csrrwi , C, CSRRWI(cpu.csr.mcause));
  INSTPAT("????100 00000 ????? 101 ????? 11100 11", csrrwi , C, CSRRWI(cpu.csr.satp));
  
  INSTPAT("????000 00000 ????? 110 ????? 11100 11", csrrsi , C, CSRRSI(cpu.csr.mstatus));
  INSTPAT("????000 00101 ????? 110 ????? 11100 11", csrrsi , C, CSRRSI(cpu.csr.mtvec));
  INSTPAT("????010 00001 ????? 110 ????? 11100 11", csrrsi , C, CSRRSI(cpu.csr.mepc));
  INSTPAT("????010 00010 ????? 110 ????? 11100 11", csrrsi , C, CSRRSI(cpu.csr.mcause));
  INSTPAT("????100 00000 ????? 110 ????? 11100 11", csrrsi , C, CSRRSI(cpu.csr.satp));
  
  INSTPAT("????000 00000 ????? 111 ????? 11100 11", csrrci , C, CSRRCI(cpu.csr.mstatus));
  INSTPAT("????000 00101 ????? 111 ????? 11100 11", csrrci , C, CSRRCI(cpu.csr.mtvec));
  INSTPAT("????010 00001 ????? 111 ????? 11100 11", csrrci , C, CSRRCI(cpu.csr.mepc));
  INSTPAT("????010 00010 ????? 111 ????? 11100 11", csrrci , C, CSRRCI(cpu.csr.mcause));
  INSTPAT("????100 00000 ????? 111 ????? 11100 11", csrrci , C, CSRRCI(cpu.csr.satp));
  
  INSTPAT("??????? ????? ????? ??? ????? ????? ??", inv    , N, INV(s->pc));
  INSTPAT_END();

  R(0) = 0; // reset $zero to 0

  return 0;
}

int isa_exec_once(Decode *s) {
  s->isa.inst.val = inst_fetch(&s->snpc, 4);
  return decode_exec(s);
}
