#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x286a240 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x285cd00 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x286b600 .functor NOT 1, L_0x28ab3c0, C4<0>, C4<0>, C4<0>;
L_0x28ab1a0 .functor XOR 298, L_0x28aae80, L_0x28ab0d0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x28ab2b0 .functor XOR 298, L_0x28ab1a0, L_0x28ab210, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x28a83c0_0 .net *"_ivl_10", 297 0, L_0x28ab1a0;  1 drivers
v0x28a84c0_0 .net *"_ivl_12", 297 0, L_0x28ab210;  1 drivers
v0x28a85a0_0 .net *"_ivl_14", 297 0, L_0x28ab2b0;  1 drivers
v0x28a8660_0 .net *"_ivl_4", 297 0, L_0x28aade0;  1 drivers
v0x28a8740_0 .net *"_ivl_6", 297 0, L_0x28aae80;  1 drivers
v0x28a8870_0 .net *"_ivl_8", 297 0, L_0x28ab0d0;  1 drivers
v0x28a8950_0 .var "clk", 0 0;
v0x28a89f0_0 .net "in", 99 0, v0x28a6f20_0;  1 drivers
v0x28a8a90_0 .net "out_any_dut", 99 1, L_0x28aacf0;  1 drivers
v0x28a8c00_0 .net "out_any_ref", 99 1, L_0x28a99f0;  1 drivers
v0x28a8cc0_0 .net "out_both_dut", 98 0, L_0x28aa4a0;  1 drivers
v0x28a8d90_0 .net "out_both_ref", 98 0, L_0x28a95e0;  1 drivers
v0x28a8e60_0 .net "out_different_dut", 99 0, L_0x28aa8b0;  1 drivers
v0x28a8f30_0 .net "out_different_ref", 99 0, L_0x28a9f50;  1 drivers
v0x28a9000_0 .var/2u "stats1", 287 0;
v0x28a90c0_0 .var/2u "strobe", 0 0;
v0x28a9180_0 .net "tb_match", 0 0, L_0x28ab3c0;  1 drivers
v0x28a9250_0 .net "tb_mismatch", 0 0, L_0x286b600;  1 drivers
E_0x2870300/0 .event negedge, v0x28a6e40_0;
E_0x2870300/1 .event posedge, v0x28a6e40_0;
E_0x2870300 .event/or E_0x2870300/0, E_0x2870300/1;
L_0x28aacf0 .part L_0x28aa600, 0, 99;
L_0x28aade0 .concat [ 100 99 99 0], L_0x28a9f50, L_0x28a99f0, L_0x28a95e0;
L_0x28aae80 .concat [ 100 99 99 0], L_0x28a9f50, L_0x28a99f0, L_0x28a95e0;
L_0x28ab0d0 .concat [ 100 99 99 0], L_0x28aa8b0, L_0x28aacf0, L_0x28aa4a0;
L_0x28ab210 .concat [ 100 99 99 0], L_0x28a9f50, L_0x28a99f0, L_0x28a95e0;
L_0x28ab3c0 .cmp/eeq 298, L_0x28aade0, L_0x28ab2b0;
S_0x285caa0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x285cd00;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x28a9520 .functor AND 100, v0x28a6f20_0, L_0x28a93e0, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x28a9930 .functor OR 100, v0x28a6f20_0, L_0x28a97f0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x28a9f50 .functor XOR 100, v0x28a6f20_0, L_0x28a9e10, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x2877080_0 .net *"_ivl_1", 98 0, L_0x28a9340;  1 drivers
v0x28a5eb0_0 .net *"_ivl_11", 98 0, L_0x28a9720;  1 drivers
v0x28a5f90_0 .net *"_ivl_12", 99 0, L_0x28a97f0;  1 drivers
L_0x7f231f340060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28a6050_0 .net *"_ivl_15", 0 0, L_0x7f231f340060;  1 drivers
v0x28a6130_0 .net *"_ivl_16", 99 0, L_0x28a9930;  1 drivers
v0x28a6260_0 .net *"_ivl_2", 99 0, L_0x28a93e0;  1 drivers
v0x28a6340_0 .net *"_ivl_21", 0 0, L_0x28a9b70;  1 drivers
v0x28a6420_0 .net *"_ivl_23", 98 0, L_0x28a9d20;  1 drivers
v0x28a6500_0 .net *"_ivl_24", 99 0, L_0x28a9e10;  1 drivers
L_0x7f231f340018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28a6670_0 .net *"_ivl_5", 0 0, L_0x7f231f340018;  1 drivers
v0x28a6750_0 .net *"_ivl_6", 99 0, L_0x28a9520;  1 drivers
v0x28a6830_0 .net "in", 99 0, v0x28a6f20_0;  alias, 1 drivers
v0x28a6910_0 .net "out_any", 99 1, L_0x28a99f0;  alias, 1 drivers
v0x28a69f0_0 .net "out_both", 98 0, L_0x28a95e0;  alias, 1 drivers
v0x28a6ad0_0 .net "out_different", 99 0, L_0x28a9f50;  alias, 1 drivers
L_0x28a9340 .part v0x28a6f20_0, 1, 99;
L_0x28a93e0 .concat [ 99 1 0 0], L_0x28a9340, L_0x7f231f340018;
L_0x28a95e0 .part L_0x28a9520, 0, 99;
L_0x28a9720 .part v0x28a6f20_0, 1, 99;
L_0x28a97f0 .concat [ 99 1 0 0], L_0x28a9720, L_0x7f231f340060;
L_0x28a99f0 .part L_0x28a9930, 0, 99;
L_0x28a9b70 .part v0x28a6f20_0, 0, 1;
L_0x28a9d20 .part v0x28a6f20_0, 1, 99;
L_0x28a9e10 .concat [ 99 1 0 0], L_0x28a9d20, L_0x28a9b70;
S_0x28a6c30 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x285cd00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x28a6e40_0 .net "clk", 0 0, v0x28a8950_0;  1 drivers
v0x28a6f20_0 .var "in", 99 0;
v0x28a6fe0_0 .net "tb_match", 0 0, L_0x28ab3c0;  alias, 1 drivers
E_0x286fe80 .event posedge, v0x28a6e40_0;
E_0x2870790 .event negedge, v0x28a6e40_0;
S_0x28a70e0 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x285cd00;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 100 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x28aa4a0 .functor AND 99, L_0x28aa2e0, L_0x28aa3b0, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x28aa600 .functor OR 100, v0x28a6f20_0, L_0x28aa1a0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x28aa7f0 .functor XOR 99, L_0x28aa670, L_0x28aa750, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x28aabe0 .functor XOR 1, L_0x28aaa40, L_0x28aaae0, C4<0>, C4<0>;
v0x28a7350_0 .net *"_ivl_1", 98 0, L_0x28aa060;  1 drivers
v0x28a7410_0 .net *"_ivl_17", 98 0, L_0x28aa670;  1 drivers
v0x28a74f0_0 .net *"_ivl_19", 98 0, L_0x28aa750;  1 drivers
v0x28a75e0_0 .net *"_ivl_20", 98 0, L_0x28aa7f0;  1 drivers
v0x28a76c0_0 .net *"_ivl_26", 0 0, L_0x28aaa40;  1 drivers
v0x28a77f0_0 .net *"_ivl_28", 0 0, L_0x28aaae0;  1 drivers
v0x28a78d0_0 .net *"_ivl_29", 0 0, L_0x28aabe0;  1 drivers
v0x28a79b0_0 .net *"_ivl_3", 0 0, L_0x28aa100;  1 drivers
v0x28a7a90_0 .net *"_ivl_7", 98 0, L_0x28aa2e0;  1 drivers
v0x28a7c00_0 .net *"_ivl_9", 98 0, L_0x28aa3b0;  1 drivers
v0x28a7ce0_0 .net "in", 99 0, v0x28a6f20_0;  alias, 1 drivers
v0x28a7da0_0 .net "in_shifted", 99 0, L_0x28aa1a0;  1 drivers
v0x28a7e80_0 .net "out_any", 99 0, L_0x28aa600;  1 drivers
v0x28a7f60_0 .net "out_both", 98 0, L_0x28aa4a0;  alias, 1 drivers
v0x28a8040_0 .net "out_different", 99 0, L_0x28aa8b0;  alias, 1 drivers
L_0x28aa060 .part v0x28a6f20_0, 0, 99;
L_0x28aa100 .part v0x28a6f20_0, 99, 1;
L_0x28aa1a0 .concat [ 1 99 0 0], L_0x28aa100, L_0x28aa060;
L_0x28aa2e0 .part v0x28a6f20_0, 1, 99;
L_0x28aa3b0 .part L_0x28aa1a0, 1, 99;
L_0x28aa670 .part v0x28a6f20_0, 1, 99;
L_0x28aa750 .part L_0x28aa1a0, 1, 99;
L_0x28aa8b0 .concat8 [ 1 99 0 0], L_0x28aabe0, L_0x28aa7f0;
L_0x28aaa40 .part v0x28a6f20_0, 0, 1;
L_0x28aaae0 .part L_0x28aa1a0, 99, 1;
S_0x28a81a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x285cd00;
 .timescale -12 -12;
E_0x2859a20 .event anyedge, v0x28a90c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28a90c0_0;
    %nor/r;
    %assign/vec4 v0x28a90c0_0, 0;
    %wait E_0x2859a20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28a6c30;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x28a6f20_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2870790;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x28a6f20_0, 0;
    %wait E_0x286fe80;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x28a6f20_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x285cd00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28a8950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28a90c0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x285cd00;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x28a8950_0;
    %inv;
    %store/vec4 v0x28a8950_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x285cd00;
T_4 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28a6e40_0, v0x28a9250_0, v0x28a89f0_0, v0x28a8d90_0, v0x28a8cc0_0, v0x28a8c00_0, v0x28a8a90_0, v0x28a8f30_0, v0x28a8e60_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x285cd00;
T_5 ;
    %load/vec4 v0x28a9000_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x28a9000_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28a9000_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_5.1 ;
    %load/vec4 v0x28a9000_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x28a9000_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28a9000_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_5.3 ;
    %load/vec4 v0x28a9000_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x28a9000_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28a9000_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_5.5 ;
    %load/vec4 v0x28a9000_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x28a9000_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28a9000_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x28a9000_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x285cd00;
T_6 ;
    %wait E_0x2870300;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28a9000_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28a9000_0, 4, 32;
    %load/vec4 v0x28a9180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x28a9000_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28a9000_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28a9000_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28a9000_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x28a8d90_0;
    %load/vec4 v0x28a8d90_0;
    %load/vec4 v0x28a8cc0_0;
    %xor;
    %load/vec4 v0x28a8d90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x28a9000_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28a9000_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x28a9000_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28a9000_0, 4, 32;
T_6.4 ;
    %load/vec4 v0x28a8c00_0;
    %load/vec4 v0x28a8c00_0;
    %load/vec4 v0x28a8a90_0;
    %xor;
    %load/vec4 v0x28a8c00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v0x28a9000_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28a9000_0, 4, 32;
T_6.10 ;
    %load/vec4 v0x28a9000_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28a9000_0, 4, 32;
T_6.8 ;
    %load/vec4 v0x28a8f30_0;
    %load/vec4 v0x28a8f30_0;
    %load/vec4 v0x28a8e60_0;
    %xor;
    %load/vec4 v0x28a8f30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.12, 6;
    %load/vec4 v0x28a9000_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28a9000_0, 4, 32;
T_6.14 ;
    %load/vec4 v0x28a9000_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28a9000_0, 4, 32;
T_6.12 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/machine/gatesv100/iter4/response1/top_module.sv";
