{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642589691422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642589691423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 19 13:54:51 2022 " "Processing started: Wed Jan 19 13:54:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642589691423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642589691423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project_2 -c project_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project_2 -c project_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642589691424 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642589691943 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642589691943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegment " "Found entity 1: sevensegment" {  } { { "sevensegment.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/sevensegment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642589702705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642589702705 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main_module.v(43) " "Verilog HDL information at main_module.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1642589702707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_module.v 1 1 " "Found 1 design units, including 1 entities, in source file main_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_module " "Found entity 1: main_module" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642589702708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642589702708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Found entity 1: keypad" {  } { { "keypad.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/keypad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642589702710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642589702710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_extended.v 1 1 " "Found 1 design units, including 1 entities, in source file bird_extended.v" { { "Info" "ISGN_ENTITY_NAME" "1 bird_extended " "Found entity 1: bird_extended" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642589702714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642589702714 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_module " "Elaborating entity \"main_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642589702770 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "statusordata main_module.v(43) " "Verilog HDL Always Construct warning at main_module.v(43): inferring latch(es) for variable \"statusordata\", which holds its previous value in one or more paths through the always construct" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1642589702780 "|main_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_in main_module.v(43) " "Verilog HDL Always Construct warning at main_module.v(43): inferring latch(es) for variable \"data_in\", which holds its previous value in one or more paths through the always construct" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1642589702780 "|main_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ack main_module.v(43) " "Verilog HDL Always Construct warning at main_module.v(43): inferring latch(es) for variable \"ack\", which holds its previous value in one or more paths through the always construct" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1642589702780 "|main_module"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "265 0 1023 main_module.v(85) " "Verilog HDL warning at main_module.v(85): number of words (265) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 85 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1642589702782 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ack main_module.v(43) " "Inferred latch for \"ack\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642589702804 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[0\] main_module.v(43) " "Inferred latch for \"data_in\[0\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642589702804 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[1\] main_module.v(43) " "Inferred latch for \"data_in\[1\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642589702804 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[2\] main_module.v(43) " "Inferred latch for \"data_in\[2\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642589702804 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[3\] main_module.v(43) " "Inferred latch for \"data_in\[3\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642589702804 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[4\] main_module.v(43) " "Inferred latch for \"data_in\[4\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642589702805 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[5\] main_module.v(43) " "Inferred latch for \"data_in\[5\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642589702805 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[6\] main_module.v(43) " "Inferred latch for \"data_in\[6\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642589702805 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[7\] main_module.v(43) " "Inferred latch for \"data_in\[7\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642589702805 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[8\] main_module.v(43) " "Inferred latch for \"data_in\[8\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642589702805 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[9\] main_module.v(43) " "Inferred latch for \"data_in\[9\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642589702805 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[10\] main_module.v(43) " "Inferred latch for \"data_in\[10\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642589702805 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[11\] main_module.v(43) " "Inferred latch for \"data_in\[11\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642589702805 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[12\] main_module.v(43) " "Inferred latch for \"data_in\[12\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642589702805 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[13\] main_module.v(43) " "Inferred latch for \"data_in\[13\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642589702805 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[14\] main_module.v(43) " "Inferred latch for \"data_in\[14\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642589702805 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[15\] main_module.v(43) " "Inferred latch for \"data_in\[15\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642589702805 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statusordata main_module.v(43) " "Inferred latch for \"statusordata\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642589702805 "|main_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegment sevensegment:ss1 " "Elaborating entity \"sevensegment\" for hierarchy \"sevensegment:ss1\"" {  } { { "main_module.v" "ss1" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642589702838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad keypad:kp1 " "Elaborating entity \"keypad\" for hierarchy \"keypad:kp1\"" {  } { { "main_module.v" "kp1" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642589702843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird_extended bird_extended:br1 " "Elaborating entity \"bird_extended\" for hierarchy \"bird_extended:br1\"" {  } { { "main_module.v" "br1" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642589702847 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory " "RAM logic \"memory\" is uninferred due to asynchronous read logic" {  } { { "main_module.v" "memory" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 25 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1642589703298 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1642589703298 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/db/project_2.ram0_main_module_7115dfaa.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/db/project_2.ram0_main_module_7115dfaa.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1642589703655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[4\] " "Latch data_in\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642589716218 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642589716218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[7\] " "Latch data_in\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642589716218 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642589716218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[6\] " "Latch data_in\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642589716218 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642589716218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[8\] " "Latch data_in\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642589716218 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642589716218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[3\] " "Latch data_in\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642589716219 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642589716219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[2\] " "Latch data_in\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642589716219 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642589716219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[1\] " "Latch data_in\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642589716219 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642589716219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[0\] " "Latch data_in\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642589716219 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642589716219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[12\] " "Latch data_in\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642589716219 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642589716219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[13\] " "Latch data_in\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642589716220 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642589716220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[14\] " "Latch data_in\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642589716220 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642589716220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[15\] " "Latch data_in\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642589716220 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642589716220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[5\] " "Latch data_in\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642589716220 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642589716220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[11\] " "Latch data_in\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642589716220 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642589716220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[10\] " "Latch data_in\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642589716221 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642589716221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[9\] " "Latch data_in\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642589716221 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642589716221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statusordata " "Latch statusordata has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642589716221 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642589716221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ack " "Latch ack has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642589716222 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642589716222 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1642589731277 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1642589755508 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/output_files/project_2.map.smsg " "Generated suppressed messages file C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/output_files/project_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642589756501 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642589757608 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642589757608 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29300 " "Implemented 29300 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642589759686 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642589759686 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29280 " "Implemented 29280 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642589759686 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642589759686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4997 " "Peak virtual memory: 4997 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642589759750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 19 13:55:59 2022 " "Processing ended: Wed Jan 19 13:55:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642589759750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:08 " "Elapsed time: 00:01:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642589759750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642589759750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642589759750 ""}
