HelpInfo,D:\Microsemi\Libero_SoC\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,D:\Microsemi\Libero_SoC\SynplifyPro\bin\assistant
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist Counter16 ||Counter16.srr(182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Counter16.srr'/linenumber/182||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock Counter16|clk which controls 16 sequential elements including Q[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Counter16.srr(208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Counter16.srr'/linenumber/208||counter16.v(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\Counter16.v'/linenumber/26
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||Counter16.srr(210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Counter16.srr'/linenumber/210||null;null
Implementation;Synthesis||MO231||@N: Found counter in view:work.Counter16(verilog) instance Q[15:0] ||Counter16.srr(279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Counter16.srr'/linenumber/279||counter16.v(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\Counter16.v'/linenumber/26
Implementation;Synthesis||FP130||@N: Promoting Net clk_c on CLKINT  I_3 ||Counter16.srr(307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Counter16.srr'/linenumber/307||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock Counter16|clk with period 10.00ns. Please declare a user-defined clock on port clk.||Counter16.srr(356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Counter16.srr'/linenumber/356||null;null
Implementation;Place and Route;RootName:Counter16
Implementation;Place and Route||(null)||Please refer to the log file for details about 6 Info(s)||Counter16_layout_log.log;liberoaction://open_report/file/Counter16_layout_log.log||(null);(null)
