







.version 5.0
.target sm_61
.address_size 64


.extern .func free
(
.param .b64 free_param_0
)
;
.extern .func (.param .b64 func_retval0) malloc
(
.param .b64 malloc_param_0
)
;
.func (.param .b64 func_retval0) __internal_accurate_pow
(
.param .b64 __internal_accurate_pow_param_0,
.param .b64 __internal_accurate_pow_param_1
)
;
.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__si_class_type_infoE[8];
.global .align 1 .b8 _ZN66_INTERNAL_44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a6thrust12placeholders2_1E[1];
.global .align 1 .b8 _ZN66_INTERNAL_44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a6thrust12placeholders2_2E[1];
.global .align 1 .b8 _ZN66_INTERNAL_44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a6thrust12placeholders2_3E[1];
.global .align 1 .b8 _ZN66_INTERNAL_44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a6thrust12placeholders2_4E[1];
.global .align 1 .b8 _ZN66_INTERNAL_44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a6thrust12placeholders2_5E[1];
.global .align 1 .b8 _ZN66_INTERNAL_44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a6thrust12placeholders2_6E[1];
.global .align 1 .b8 _ZN66_INTERNAL_44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a6thrust12placeholders2_7E[1];
.global .align 1 .b8 _ZN66_INTERNAL_44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a6thrust12placeholders2_8E[1];
.global .align 1 .b8 _ZN66_INTERNAL_44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a6thrust12placeholders2_9E[1];
.global .align 1 .b8 _ZN66_INTERNAL_44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a6thrust12placeholders3_10E[1];
.global .align 1 .b8 _ZN66_INTERNAL_44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a6thrust6system6detail10sequential3seqE[1];
.shared .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE[24];
.global .align 1 .b8 _ZN66_INTERNAL_44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a6thrust6system4cuda6detail5bulk_4rootE[1];
.global .align 1 .b8 _ZN66_INTERNAL_44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a6thrust6system4cuda3parE[1];
.global .align 1 .b8 _ZN66_INTERNAL_44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a6thrust3seqE[1];
.global .align 1 .b8 _ZN66_INTERNAL_44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a6thrust6deviceE[1];
.global .align 8 .b8 _ZTVN3c105ErrorE[40];
.global .align 8 .b8 _ZTVN3c104impl24DeviceGuardImplInterfaceE[88];
.global .align 8 .b8 _ZTVN3c104impl16VirtualGuardImplE[88];
.global .align 1 .b8 __T219[38] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 117, 110, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T220[36] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T221[30] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 104, 111, 114, 116, 93, 0};
.global .align 1 .b8 __T222[28] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 105, 110, 116, 93, 0};
.global .align 1 .b8 __T223[29] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 108, 111, 110, 103, 93, 0};
.extern .shared .align 1 .b8 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a3bufE[];
.extern .shared .align 1 .b8 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE[];
.extern .shared .align 8 .b8 _ZN6thrust6system4cuda6detail4smemE[];
.extern .shared .align 4 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE[];

.extern .shared .align 1 .b8 _ZN6thrust6system4cuda6detail5bulk_7s_beginE[];
.shared .align 8 .u64 _ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result;
.shared .align 8 .u64 _ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm5EEELm128EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result;
.shared .align 8 .u64 _ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm128EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result;

.shared .align 8 .u64 _ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result;

.visible .entry _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIddEEvPlPKT_PS4_ili(
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIddEEvPlPKT_PS4_ili_param_0,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIddEEvPlPKT_PS4_ili_param_1,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIddEEvPlPKT_PS4_ili_param_2,
.param .u32 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIddEEvPlPKT_PS4_ili_param_3,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIddEEvPlPKT_PS4_ili_param_4,
.param .u32 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIddEEvPlPKT_PS4_ili_param_5
)
{
.reg .pred %p<21>;
.reg .b32 %r<84>;
.reg .f64 %fd<10>;
.reg .b64 %rd<47>;


ld.param.u64 %rd4, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIddEEvPlPKT_PS4_ili_param_0];
ld.param.u64 %rd5, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIddEEvPlPKT_PS4_ili_param_1];
ld.param.u64 %rd6, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIddEEvPlPKT_PS4_ili_param_2];
ld.param.u32 %r16, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIddEEvPlPKT_PS4_ili_param_3];
ld.param.u64 %rd7, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIddEEvPlPKT_PS4_ili_param_4];
ld.param.u32 %r17, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIddEEvPlPKT_PS4_ili_param_5];
mov.u32 %r1, %tid.x;
setp.lt.s32	%p3, %r16, 1;
@%p3 bra BB0_17;

mov.u32 %r19, %tid.y;
shl.b32 %r20, %r19, 5;
cvt.u64.u32	%rd8, %r20;
cvt.u64.u32	%rd9, %r1;
add.s64 %rd10, %rd9, %rd8;
shl.b64 %rd11, %rd10, 3;
mov.u64 %rd12, _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a3bufE;
add.s64 %rd1, %rd12, %rd11;
mov.u32 %r82, 0;
cvta.to.global.u64 %rd13, %rd4;
cvta.to.global.u64 %rd30, %rd5;
cvta.to.global.u64 %rd44, %rd6;

BB0_2:
mov.u32 %r2, %r82;
mov.u32 %r22, %ntid.x;
mad.lo.s32 %r24, %r22, %r19, %r1;
add.s32 %r3, %r2, %r24;
setp.ge.s32	%p4, %r3, %r16;
@%p4 bra BB0_4;

mul.wide.s32 %rd14, %r3, 8;
add.s64 %rd15, %rd13, %rd14;
ld.global.u64 %rd16, [%rd15];
mov.u32 %r25, %ntid.y;
mul.wide.u32 %rd17, %r25, 256;
add.s64 %rd19, %rd12, %rd17;
mul.wide.s32 %rd20, %r24, 4;
add.s64 %rd21, %rd19, %rd20;
st.shared.u32 [%rd21], %rd16;

BB0_4:
mov.u32 %r31, %ntid.y;
mad.lo.s32 %r82, %r22, %r31, %r2;
min.u32 %r5, %r82, %r16;
setp.le.s32	%p5, %r5, %r2;
@%p5 bra BB0_16;

mov.u32 %r81, %r2;

BB0_6:
mov.u32 %r6, %r81;
mov.u32 %r32, %ctaid.x;
mad.lo.s32 %r35, %r22, %r32, %r1;
cvt.u32.u64	%r36, %rd7;
setp.lt.s32	%p1, %r35, %r36;
mul.wide.u32 %rd22, %r31, 256;
add.s64 %rd2, %rd12, %rd22;
bar.sync 0;
sub.s32 %r37, %r5, %r6;
min.u32 %r8, %r37, %r31;
add.s32 %r9, %r6, %r19;
sub.s32 %r39, %r9, %r2;
mul.wide.s32 %rd24, %r39, 4;
add.s64 %rd25, %rd2, %rd24;
ld.shared.u32 %r10, [%rd25];
cvt.s64.s32	%rd3, %r10;
setp.lt.s32	%p6, %r9, %r16;
and.pred %p7, %p6, %p1;
setp.ne.s32	%p8, %r10, %r17;
and.pred %p9, %p7, %p8;
@!%p9 bra BB0_8;
bra.uni BB0_7;

BB0_7:
cvt.s64.s32	%rd26, %r9;
mul.lo.s64 %rd27, %rd26, %rd7;
cvt.s64.s32	%rd28, %r35;
add.s64 %rd29, %rd27, %rd28;
shl.b64 %rd31, %rd29, 3;
add.s64 %rd32, %rd30, %rd31;
ld.global.nc.f64 %fd4, [%rd32];
st.shared.f64 [%rd1], %fd4;

BB0_8:
cvt.u32.u64	%r44, %rd3;
setp.ne.s32	%p2, %r44, %r17;
bar.sync 0;
and.pred %p11, %p6, %p2;
@!%p11 bra BB0_15;
bra.uni BB0_9;

BB0_9:
sub.s32 %r49, %r1, %r2;
add.s32 %r50, %r49, %r6;
mul.wide.u32 %rd36, %r50, 4;
add.s64 %rd37, %rd2, %rd36;
ld.shared.u32 %r51, [%rd37];
setp.eq.s32	%p12, %r10, %r51;
setp.lt.u32	%p13, %r1, %r8;
and.pred %p14, %p12, %p13;
selp.u32	%r46, 1, 0, %p14;

	{ 
.reg .pred %p1; 
setp.ne.u32 %p1, %r46, 0; 
vote.ballot.b32 %r45, %p1; 
}

	neg.s32 %r52, %r45;
and.b32 %r53, %r45, %r52;
clz.b32 %r54, %r53;
mov.u32 %r55, 31;
sub.s32 %r56, %r55, %r54;
setp.ne.s32	%p15, %r19, %r56;
@%p15 bra BB0_15;

mov.u32 %r59, 1;
shl.b32 %r60, %r59, %r19;
xor.b32 %r83, %r45, %r60;
setp.eq.s32	%p16, %r45, %r60;
@%p16 bra BB0_13;

ld.shared.f64 %fd9, [%rd1];

BB0_12:
mov.u32 %r13, %r83;
neg.s32 %r61, %r13;
and.b32 %r62, %r13, %r61;
clz.b32 %r63, %r62;
sub.s32 %r65, %r55, %r63;
shl.b32 %r66, %r65, 5;
add.s32 %r67, %r66, %r1;
mul.wide.u32 %rd38, %r67, 8;
add.s64 %rd40, %rd12, %rd38;
ld.shared.f64 %fd5, [%rd40];
add.f64 %fd9, %fd5, %fd9;
st.shared.f64 [%rd1], %fd9;
shl.b32 %r69, %r59, %r65;
xor.b32 %r83, %r69, %r13;
setp.ne.s32	%p17, %r69, %r13;
@%p17 bra BB0_12;

BB0_13:
setp.ge.s32	%p18, %r35, %r36;
@%p18 bra BB0_15;

ld.shared.f64 %fd6, [%rd1];
cvt.s64.s32	%rd41, %r35;
mul.lo.s64 %rd42, %rd3, %rd7;
add.s64 %rd43, %rd42, %rd41;
shl.b64 %rd45, %rd43, 3;
add.s64 %rd46, %rd44, %rd45;
ld.global.f64 %fd7, [%rd46];
add.f64 %fd8, %fd6, %fd7;
st.global.f64 [%rd46], %fd8;

BB0_15:
add.s32 %r15, %r6, %r31;
setp.gt.s32	%p19, %r5, %r15;
mov.u32 %r81, %r15;
@%p19 bra BB0_6;

BB0_16:
setp.lt.s32	%p20, %r82, %r16;
@%p20 bra BB0_2;

BB0_17:
ret;
}


.visible .entry _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIffEEvPlPKT_PS4_ili(
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIffEEvPlPKT_PS4_ili_param_0,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIffEEvPlPKT_PS4_ili_param_1,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIffEEvPlPKT_PS4_ili_param_2,
.param .u32 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIffEEvPlPKT_PS4_ili_param_3,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIffEEvPlPKT_PS4_ili_param_4,
.param .u32 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIffEEvPlPKT_PS4_ili_param_5
)
{
.reg .pred %p<21>;
.reg .f32 %f<10>;
.reg .b32 %r<84>;
.reg .b64 %rd<47>;


ld.param.u64 %rd4, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIffEEvPlPKT_PS4_ili_param_0];
ld.param.u64 %rd5, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIffEEvPlPKT_PS4_ili_param_1];
ld.param.u64 %rd6, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIffEEvPlPKT_PS4_ili_param_2];
ld.param.u32 %r16, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIffEEvPlPKT_PS4_ili_param_3];
ld.param.u64 %rd7, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIffEEvPlPKT_PS4_ili_param_4];
ld.param.u32 %r17, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIffEEvPlPKT_PS4_ili_param_5];
mov.u32 %r1, %tid.x;
setp.lt.s32	%p3, %r16, 1;
@%p3 bra BB1_17;

mov.u32 %r19, %tid.y;
shl.b32 %r20, %r19, 5;
cvt.u64.u32	%rd8, %r20;
cvt.u64.u32	%rd9, %r1;
add.s64 %rd10, %rd9, %rd8;
shl.b64 %rd11, %rd10, 2;
mov.u64 %rd12, _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a3bufE;
add.s64 %rd1, %rd12, %rd11;
mov.u32 %r82, 0;
cvta.to.global.u64 %rd13, %rd4;
cvta.to.global.u64 %rd30, %rd5;
cvta.to.global.u64 %rd44, %rd6;

BB1_2:
mov.u32 %r2, %r82;
mov.u32 %r22, %ntid.x;
mad.lo.s32 %r24, %r22, %r19, %r1;
add.s32 %r3, %r2, %r24;
setp.ge.s32	%p4, %r3, %r16;
@%p4 bra BB1_4;

mul.wide.s32 %rd14, %r3, 8;
add.s64 %rd15, %rd13, %rd14;
ld.global.u64 %rd16, [%rd15];
mov.u32 %r25, %ntid.y;
mul.wide.u32 %rd17, %r25, 128;
add.s64 %rd19, %rd12, %rd17;
mul.wide.s32 %rd20, %r24, 4;
add.s64 %rd21, %rd19, %rd20;
st.shared.u32 [%rd21], %rd16;

BB1_4:
mov.u32 %r31, %ntid.y;
mad.lo.s32 %r82, %r22, %r31, %r2;
min.u32 %r5, %r82, %r16;
setp.le.s32	%p5, %r5, %r2;
@%p5 bra BB1_16;

mov.u32 %r81, %r2;

BB1_6:
mov.u32 %r6, %r81;
mov.u32 %r32, %ctaid.x;
mad.lo.s32 %r35, %r22, %r32, %r1;
cvt.u32.u64	%r36, %rd7;
setp.lt.s32	%p1, %r35, %r36;
mul.wide.u32 %rd22, %r31, 128;
add.s64 %rd2, %rd12, %rd22;
bar.sync 0;
sub.s32 %r37, %r5, %r6;
min.u32 %r8, %r37, %r31;
add.s32 %r9, %r6, %r19;
sub.s32 %r39, %r9, %r2;
mul.wide.s32 %rd24, %r39, 4;
add.s64 %rd25, %rd2, %rd24;
ld.shared.u32 %r10, [%rd25];
cvt.s64.s32	%rd3, %r10;
setp.lt.s32	%p6, %r9, %r16;
and.pred %p7, %p6, %p1;
setp.ne.s32	%p8, %r10, %r17;
and.pred %p9, %p7, %p8;
@!%p9 bra BB1_8;
bra.uni BB1_7;

BB1_7:
cvt.s64.s32	%rd26, %r9;
mul.lo.s64 %rd27, %rd26, %rd7;
cvt.s64.s32	%rd28, %r35;
add.s64 %rd29, %rd27, %rd28;
shl.b64 %rd31, %rd29, 2;
add.s64 %rd32, %rd30, %rd31;
ld.global.nc.f32 %f4, [%rd32];
st.shared.f32 [%rd1], %f4;

BB1_8:
cvt.u32.u64	%r44, %rd3;
setp.ne.s32	%p2, %r44, %r17;
bar.sync 0;
and.pred %p11, %p6, %p2;
@!%p11 bra BB1_15;
bra.uni BB1_9;

BB1_9:
sub.s32 %r49, %r1, %r2;
add.s32 %r50, %r49, %r6;
mul.wide.u32 %rd36, %r50, 4;
add.s64 %rd37, %rd2, %rd36;
ld.shared.u32 %r51, [%rd37];
setp.eq.s32	%p12, %r10, %r51;
setp.lt.u32	%p13, %r1, %r8;
and.pred %p14, %p12, %p13;
selp.u32	%r46, 1, 0, %p14;

	{ 
.reg .pred %p1; 
setp.ne.u32 %p1, %r46, 0; 
vote.ballot.b32 %r45, %p1; 
}

	neg.s32 %r52, %r45;
and.b32 %r53, %r45, %r52;
clz.b32 %r54, %r53;
mov.u32 %r55, 31;
sub.s32 %r56, %r55, %r54;
setp.ne.s32	%p15, %r19, %r56;
@%p15 bra BB1_15;

mov.u32 %r59, 1;
shl.b32 %r60, %r59, %r19;
xor.b32 %r83, %r45, %r60;
setp.eq.s32	%p16, %r45, %r60;
@%p16 bra BB1_13;

ld.shared.f32 %f9, [%rd1];

BB1_12:
mov.u32 %r13, %r83;
neg.s32 %r61, %r13;
and.b32 %r62, %r13, %r61;
clz.b32 %r63, %r62;
sub.s32 %r65, %r55, %r63;
shl.b32 %r66, %r65, 5;
add.s32 %r67, %r66, %r1;
mul.wide.u32 %rd38, %r67, 4;
add.s64 %rd40, %rd12, %rd38;
ld.shared.f32 %f5, [%rd40];
add.f32 %f9, %f5, %f9;
st.shared.f32 [%rd1], %f9;
shl.b32 %r69, %r59, %r65;
xor.b32 %r83, %r69, %r13;
setp.ne.s32	%p17, %r69, %r13;
@%p17 bra BB1_12;

BB1_13:
setp.ge.s32	%p18, %r35, %r36;
@%p18 bra BB1_15;

ld.shared.f32 %f6, [%rd1];
cvt.s64.s32	%rd41, %r35;
mul.lo.s64 %rd42, %rd3, %rd7;
add.s64 %rd43, %rd42, %rd41;
shl.b64 %rd45, %rd43, 2;
add.s64 %rd46, %rd44, %rd45;
ld.global.f32 %f7, [%rd46];
add.f32 %f8, %f6, %f7;
st.global.f32 [%rd46], %f8;

BB1_15:
add.s32 %r15, %r6, %r31;
setp.gt.s32	%p19, %r5, %r15;
mov.u32 %r81, %r15;
@%p19 bra BB1_6;

BB1_16:
setp.lt.s32	%p20, %r82, %r16;
@%p20 bra BB1_2;

BB1_17:
ret;
}


.visible .entry _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIN3c104HalfEfEEvPlPKT_PS6_ili(
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIN3c104HalfEfEEvPlPKT_PS6_ili_param_0,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIN3c104HalfEfEEvPlPKT_PS6_ili_param_1,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIN3c104HalfEfEEvPlPKT_PS6_ili_param_2,
.param .u32 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIN3c104HalfEfEEvPlPKT_PS6_ili_param_3,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIN3c104HalfEfEEvPlPKT_PS6_ili_param_4,
.param .u32 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIN3c104HalfEfEEvPlPKT_PS6_ili_param_5
)
{
.reg .pred %p<21>;
.reg .b16 %rs<6>;
.reg .f32 %f<11>;
.reg .b32 %r<84>;
.reg .b64 %rd<47>;


ld.param.u64 %rd4, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIN3c104HalfEfEEvPlPKT_PS6_ili_param_0];
ld.param.u64 %rd5, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIN3c104HalfEfEEvPlPKT_PS6_ili_param_1];
ld.param.u64 %rd6, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIN3c104HalfEfEEvPlPKT_PS6_ili_param_2];
ld.param.u32 %r16, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIN3c104HalfEfEEvPlPKT_PS6_ili_param_3];
ld.param.u64 %rd7, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIN3c104HalfEfEEvPlPKT_PS6_ili_param_4];
ld.param.u32 %r17, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a33embedding_backward_feature_kernelIN3c104HalfEfEEvPlPKT_PS6_ili_param_5];
mov.u32 %r1, %tid.x;
setp.lt.s32	%p3, %r16, 1;
@%p3 bra BB2_17;

mov.u32 %r19, %tid.y;
shl.b32 %r20, %r19, 5;
cvt.u64.u32	%rd8, %r20;
cvt.u64.u32	%rd9, %r1;
add.s64 %rd10, %rd9, %rd8;
shl.b64 %rd11, %rd10, 2;
mov.u64 %rd12, _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a3bufE;
add.s64 %rd1, %rd12, %rd11;
mov.u32 %r82, 0;
cvta.to.global.u64 %rd13, %rd4;
cvta.to.global.u64 %rd30, %rd5;
cvta.to.global.u64 %rd44, %rd6;

BB2_2:
mov.u32 %r2, %r82;
mov.u32 %r22, %ntid.x;
mad.lo.s32 %r24, %r22, %r19, %r1;
add.s32 %r3, %r2, %r24;
setp.ge.s32	%p4, %r3, %r16;
@%p4 bra BB2_4;

mul.wide.s32 %rd14, %r3, 8;
add.s64 %rd15, %rd13, %rd14;
ld.global.u64 %rd16, [%rd15];
mov.u32 %r25, %ntid.y;
mul.wide.u32 %rd17, %r25, 128;
add.s64 %rd19, %rd12, %rd17;
mul.wide.s32 %rd20, %r24, 4;
add.s64 %rd21, %rd19, %rd20;
st.shared.u32 [%rd21], %rd16;

BB2_4:
mov.u32 %r31, %ntid.y;
mad.lo.s32 %r82, %r22, %r31, %r2;
min.u32 %r5, %r82, %r16;
setp.le.s32	%p5, %r5, %r2;
@%p5 bra BB2_16;

mov.u32 %r81, %r2;

BB2_6:
mov.u32 %r6, %r81;
mov.u32 %r32, %ctaid.x;
mad.lo.s32 %r35, %r22, %r32, %r1;
cvt.u32.u64	%r36, %rd7;
setp.lt.s32	%p1, %r35, %r36;
mul.wide.u32 %rd22, %r31, 128;
add.s64 %rd2, %rd12, %rd22;
bar.sync 0;
sub.s32 %r37, %r5, %r6;
min.u32 %r8, %r37, %r31;
add.s32 %r9, %r6, %r19;
sub.s32 %r39, %r9, %r2;
mul.wide.s32 %rd24, %r39, 4;
add.s64 %rd25, %rd2, %rd24;
ld.shared.u32 %r10, [%rd25];
cvt.s64.s32	%rd3, %r10;
setp.lt.s32	%p6, %r9, %r16;
and.pred %p7, %p6, %p1;
setp.ne.s32	%p8, %r10, %r17;
and.pred %p9, %p7, %p8;
@!%p9 bra BB2_8;
bra.uni BB2_7;

BB2_7:
cvt.s64.s32	%rd26, %r9;
mul.lo.s64 %rd27, %rd26, %rd7;
cvt.s64.s32	%rd28, %r35;
add.s64 %rd29, %rd27, %rd28;
shl.b64 %rd31, %rd29, 1;
add.s64 %rd32, %rd30, %rd31;
ld.global.nc.u16 %rs1, [%rd32];

	{ cvt.f32.f16 %f4, %rs1;}


	st.shared.f32 [%rd1], %f4;

BB2_8:
cvt.u32.u64	%r44, %rd3;
setp.ne.s32	%p2, %r44, %r17;
bar.sync 0;
and.pred %p11, %p6, %p2;
@!%p11 bra BB2_15;
bra.uni BB2_9;

BB2_9:
sub.s32 %r49, %r1, %r2;
add.s32 %r50, %r49, %r6;
mul.wide.u32 %rd36, %r50, 4;
add.s64 %rd37, %rd2, %rd36;
ld.shared.u32 %r51, [%rd37];
setp.eq.s32	%p12, %r10, %r51;
setp.lt.u32	%p13, %r1, %r8;
and.pred %p14, %p12, %p13;
selp.u32	%r46, 1, 0, %p14;

	{ 
.reg .pred %p1; 
setp.ne.u32 %p1, %r46, 0; 
vote.ballot.b32 %r45, %p1; 
}

	neg.s32 %r52, %r45;
and.b32 %r53, %r45, %r52;
clz.b32 %r54, %r53;
mov.u32 %r55, 31;
sub.s32 %r56, %r55, %r54;
setp.ne.s32	%p15, %r19, %r56;
@%p15 bra BB2_15;

mov.u32 %r59, 1;
shl.b32 %r60, %r59, %r19;
xor.b32 %r83, %r45, %r60;
setp.eq.s32	%p16, %r45, %r60;
@%p16 bra BB2_13;

ld.shared.f32 %f10, [%rd1];

BB2_12:
mov.u32 %r13, %r83;
neg.s32 %r61, %r13;
and.b32 %r62, %r13, %r61;
clz.b32 %r63, %r62;
sub.s32 %r65, %r55, %r63;
shl.b32 %r66, %r65, 5;
add.s32 %r67, %r66, %r1;
mul.wide.u32 %rd38, %r67, 4;
add.s64 %rd40, %rd12, %rd38;
ld.shared.f32 %f5, [%rd40];
add.f32 %f10, %f5, %f10;
st.shared.f32 [%rd1], %f10;
shl.b32 %r69, %r59, %r65;
xor.b32 %r83, %r69, %r13;
setp.ne.s32	%p17, %r69, %r13;
@%p17 bra BB2_12;

BB2_13:
setp.ge.s32	%p18, %r35, %r36;
@%p18 bra BB2_15;

mul.lo.s64 %rd41, %rd3, %rd7;
cvt.s64.s32	%rd42, %r35;
add.s64 %rd43, %rd41, %rd42;
ld.shared.f32 %f6, [%rd1];

	{ cvt.rn.f16.f32 %rs2, %f6;}


	shl.b64 %rd45, %rd43, 1;
add.s64 %rd46, %rd44, %rd45;
ld.global.u16 %rs3, [%rd46];

	{ cvt.f32.f16 %f7, %rs3;}


	
	{ cvt.f32.f16 %f8, %rs2;}


	add.f32 %f9, %f7, %f8;

	{ cvt.rn.f16.f32 %rs5, %f9;}


	st.global.u16 [%rd46], %rs5;

BB2_15:
add.s32 %r15, %r6, %r31;
setp.gt.s32	%p19, %r5, %r15;
mov.u32 %r81, %r15;
@%p19 bra BB2_6;

BB2_16:
setp.lt.s32	%p20, %r82, %r16;
@%p20 bra BB2_2;

BB2_17:
ret;
}


.visible .entry _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIdEEvPlS3_PT_S5_S3_lli(
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIdEEvPlS3_PT_S5_S3_lli_param_0,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIdEEvPlS3_PT_S5_S3_lli_param_1,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIdEEvPlS3_PT_S5_S3_lli_param_2,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIdEEvPlS3_PT_S5_S3_lli_param_3,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIdEEvPlS3_PT_S5_S3_lli_param_4,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIdEEvPlS3_PT_S5_S3_lli_param_5,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIdEEvPlS3_PT_S5_S3_lli_param_6,
.param .u32 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIdEEvPlS3_PT_S5_S3_lli_param_7
)
{
.reg .pred %p<16>;
.reg .b32 %r<49>;
.reg .f64 %fd<43>;
.reg .b64 %rd<47>;


ld.param.u64 %rd12, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIdEEvPlS3_PT_S5_S3_lli_param_0];
ld.param.u64 %rd13, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIdEEvPlS3_PT_S5_S3_lli_param_1];
ld.param.u64 %rd14, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIdEEvPlS3_PT_S5_S3_lli_param_2];
ld.param.u64 %rd15, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIdEEvPlS3_PT_S5_S3_lli_param_3];
ld.param.u64 %rd16, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIdEEvPlS3_PT_S5_S3_lli_param_4];
ld.param.u64 %rd17, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIdEEvPlS3_PT_S5_S3_lli_param_5];
ld.param.u64 %rd18, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIdEEvPlS3_PT_S5_S3_lli_param_6];
ld.param.u32 %r5, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIdEEvPlS3_PT_S5_S3_lli_param_7];
mov.u32 %r6, %ctaid.x;
shl.b32 %r7, %r6, 2;
mov.u32 %r8, %tid.y;
add.s32 %r48, %r7, %r8;
cvt.s64.s32	%rd1, %r48;
setp.ge.s64	%p1, %rd1, %rd17;
@%p1 bra BB3_25;

cvta.to.global.u64 %rd19, %rd12;
setp.eq.s32	%p2, %r48, 0;
shl.b64 %rd20, %rd1, 3;
add.s64 %rd2, %rd19, %rd20;
ld.global.u64 %rd46, [%rd2];
@%p2 bra BB3_3;

ld.global.u64 %rd21, [%rd2+-8];
setp.eq.s64	%p3, %rd46, %rd21;
@%p3 bra BB3_25;

BB3_3:
cvt.s64.s32	%rd22, %r5;
setp.eq.s64	%p4, %rd46, %rd22;
@%p4 bra BB3_25;

cvta.to.global.u64 %rd23, %rd13;
cvta.to.global.u64 %rd33, %rd14;
cvta.to.global.u64 %rd35, %rd15;

BB3_5:
cvt.s64.s32	%rd5, %r48;
mul.wide.s32 %rd24, %r48, 8;
add.s64 %rd25, %rd23, %rd24;
ld.global.u64 %rd6, [%rd25];
setp.eq.s64	%p5, %rd16, 0;
mov.f64 %fd38, 0d3FF0000000000000;
@%p5 bra BB3_7;

cvta.to.global.u64 %rd26, %rd16;
shl.b64 %rd27, %rd5, 3;
add.s64 %rd28, %rd26, %rd27;
ld.global.u64 %rd29, [%rd28];
cvt.rn.f64.s64	%fd33, %rd29;
rcp.rn.f64 %fd38, %fd33;

BB3_7:
mul.lo.s64 %rd30, %rd46, %rd18;
cvt.u32.u64	%r9, %rd30;
mul.lo.s64 %rd31, %rd6, %rd18;
cvt.u32.u64	%r10, %rd31;
mov.u32 %r11, %ctaid.y;
shl.b32 %r12, %r11, 2;
mov.u32 %r13, %ntid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r3, %r12, %r13, %r14;
cvt.s64.s32	%rd32, %r3;
add.s32 %r15, %r3, %r10;
mul.wide.s32 %rd34, %r15, 8;
add.s64 %rd7, %rd33, %rd34;
add.s32 %r16, %r3, %r9;
mul.wide.s32 %rd36, %r16, 8;
add.s64 %rd8, %rd35, %rd36;
setp.ge.s64	%p6, %rd32, %rd18;
@%p6 bra BB3_9;

ld.global.f64 %fd37, [%rd7];
ld.global.f64 %fd39, [%rd8];

BB3_9:
add.s32 %r22, %r3, 32;
cvt.s64.s32	%rd37, %r22;
setp.ge.s64	%p7, %rd37, %rd18;
@%p7 bra BB3_11;

ld.global.f64 %fd36, [%rd7+256];
ld.global.f64 %fd40, [%rd8+256];

BB3_11:
add.s32 %r28, %r3, 64;
cvt.s64.s32	%rd38, %r28;
setp.ge.s64	%p8, %rd38, %rd18;
@%p8 bra BB3_13;

ld.global.f64 %fd35, [%rd7+512];
ld.global.f64 %fd41, [%rd8+512];

BB3_13:
add.s32 %r29, %r3, 96;
cvt.s64.s32	%rd9, %r29;
setp.ge.s64	%p9, %rd9, %rd18;
@%p9 bra BB3_15;

ld.global.f64 %fd34, [%rd7+768];
ld.global.f64 %fd42, [%rd8+768];

BB3_15:
fma.rn.f64 %fd39, %fd38, %fd37, %fd39;
fma.rn.f64 %fd40, %fd38, %fd36, %fd40;
fma.rn.f64 %fd41, %fd38, %fd35, %fd41;
fma.rn.f64 %fd42, %fd38, %fd34, %fd42;
@%p6 bra BB3_17;

st.global.f64 [%rd8], %fd39;

BB3_17:
@%p7 bra BB3_19;

st.global.f64 [%rd8+256], %fd40;

BB3_19:
@%p8 bra BB3_21;

st.global.f64 [%rd8+512], %fd41;

BB3_21:
@%p9 bra BB3_23;

st.global.f64 [%rd8+768], %fd42;

BB3_23:
cvt.u32.u64	%r47, %rd5;
add.s32 %r48, %r47, 1;
cvt.s64.s32	%rd10, %r48;
setp.ge.s64	%p14, %rd10, %rd17;
@%p14 bra BB3_25;

shl.b64 %rd43, %rd10, 3;
add.s64 %rd44, %rd19, %rd43;
ld.global.u64 %rd45, [%rd44+-8];
ld.global.u64 %rd46, [%rd44];
setp.eq.s64	%p15, %rd46, %rd45;
@%p15 bra BB3_5;

BB3_25:
ret;
}


.visible .entry _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIfEEvPlS3_PT_S5_S3_lli(
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIfEEvPlS3_PT_S5_S3_lli_param_0,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIfEEvPlS3_PT_S5_S3_lli_param_1,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIfEEvPlS3_PT_S5_S3_lli_param_2,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIfEEvPlS3_PT_S5_S3_lli_param_3,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIfEEvPlS3_PT_S5_S3_lli_param_4,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIfEEvPlS3_PT_S5_S3_lli_param_5,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIfEEvPlS3_PT_S5_S3_lli_param_6,
.param .u32 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIfEEvPlS3_PT_S5_S3_lli_param_7
)
{
.reg .pred %p<16>;
.reg .f32 %f<43>;
.reg .b32 %r<49>;
.reg .b64 %rd<47>;


ld.param.u64 %rd12, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIfEEvPlS3_PT_S5_S3_lli_param_0];
ld.param.u64 %rd13, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIfEEvPlS3_PT_S5_S3_lli_param_1];
ld.param.u64 %rd14, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIfEEvPlS3_PT_S5_S3_lli_param_2];
ld.param.u64 %rd15, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIfEEvPlS3_PT_S5_S3_lli_param_3];
ld.param.u64 %rd16, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIfEEvPlS3_PT_S5_S3_lli_param_4];
ld.param.u64 %rd17, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIfEEvPlS3_PT_S5_S3_lli_param_5];
ld.param.u64 %rd18, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIfEEvPlS3_PT_S5_S3_lli_param_6];
ld.param.u32 %r5, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIfEEvPlS3_PT_S5_S3_lli_param_7];
mov.u32 %r6, %ctaid.x;
shl.b32 %r7, %r6, 2;
mov.u32 %r8, %tid.y;
add.s32 %r48, %r7, %r8;
cvt.s64.s32	%rd1, %r48;
setp.ge.s64	%p1, %rd1, %rd17;
@%p1 bra BB4_25;

cvta.to.global.u64 %rd19, %rd12;
setp.eq.s32	%p2, %r48, 0;
shl.b64 %rd20, %rd1, 3;
add.s64 %rd2, %rd19, %rd20;
ld.global.u64 %rd46, [%rd2];
@%p2 bra BB4_3;

ld.global.u64 %rd21, [%rd2+-8];
setp.eq.s64	%p3, %rd46, %rd21;
@%p3 bra BB4_25;

BB4_3:
cvt.s64.s32	%rd22, %r5;
setp.eq.s64	%p4, %rd46, %rd22;
@%p4 bra BB4_25;

cvta.to.global.u64 %rd23, %rd13;
cvta.to.global.u64 %rd33, %rd14;
cvta.to.global.u64 %rd35, %rd15;

BB4_5:
cvt.s64.s32	%rd5, %r48;
mul.wide.s32 %rd24, %r48, 8;
add.s64 %rd25, %rd23, %rd24;
ld.global.u64 %rd6, [%rd25];
setp.eq.s64	%p5, %rd16, 0;
mov.f32 %f38, 0f3F800000;
@%p5 bra BB4_7;

cvta.to.global.u64 %rd26, %rd16;
shl.b64 %rd27, %rd5, 3;
add.s64 %rd28, %rd26, %rd27;
ld.global.u64 %rd29, [%rd28];
cvt.rn.f32.s64	%f33, %rd29;
rcp.rn.f32 %f38, %f33;

BB4_7:
mul.lo.s64 %rd30, %rd46, %rd18;
cvt.u32.u64	%r9, %rd30;
mul.lo.s64 %rd31, %rd6, %rd18;
cvt.u32.u64	%r10, %rd31;
mov.u32 %r11, %ctaid.y;
shl.b32 %r12, %r11, 2;
mov.u32 %r13, %ntid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r3, %r12, %r13, %r14;
cvt.s64.s32	%rd32, %r3;
add.s32 %r15, %r3, %r10;
mul.wide.s32 %rd34, %r15, 4;
add.s64 %rd7, %rd33, %rd34;
add.s32 %r16, %r3, %r9;
mul.wide.s32 %rd36, %r16, 4;
add.s64 %rd8, %rd35, %rd36;
setp.ge.s64	%p6, %rd32, %rd18;
@%p6 bra BB4_9;

ld.global.f32 %f37, [%rd7];
ld.global.f32 %f39, [%rd8];

BB4_9:
add.s32 %r22, %r3, 32;
cvt.s64.s32	%rd37, %r22;
setp.ge.s64	%p7, %rd37, %rd18;
@%p7 bra BB4_11;

ld.global.f32 %f36, [%rd7+128];
ld.global.f32 %f40, [%rd8+128];

BB4_11:
add.s32 %r28, %r3, 64;
cvt.s64.s32	%rd38, %r28;
setp.ge.s64	%p8, %rd38, %rd18;
@%p8 bra BB4_13;

ld.global.f32 %f35, [%rd7+256];
ld.global.f32 %f41, [%rd8+256];

BB4_13:
add.s32 %r29, %r3, 96;
cvt.s64.s32	%rd9, %r29;
setp.ge.s64	%p9, %rd9, %rd18;
@%p9 bra BB4_15;

ld.global.f32 %f34, [%rd7+384];
ld.global.f32 %f42, [%rd8+384];

BB4_15:
fma.rn.f32 %f39, %f38, %f37, %f39;
fma.rn.f32 %f40, %f38, %f36, %f40;
fma.rn.f32 %f41, %f38, %f35, %f41;
fma.rn.f32 %f42, %f38, %f34, %f42;
@%p6 bra BB4_17;

st.global.f32 [%rd8], %f39;

BB4_17:
@%p7 bra BB4_19;

st.global.f32 [%rd8+128], %f40;

BB4_19:
@%p8 bra BB4_21;

st.global.f32 [%rd8+256], %f41;

BB4_21:
@%p9 bra BB4_23;

st.global.f32 [%rd8+384], %f42;

BB4_23:
cvt.u32.u64	%r47, %rd5;
add.s32 %r48, %r47, 1;
cvt.s64.s32	%rd10, %r48;
setp.ge.s64	%p14, %rd10, %rd17;
@%p14 bra BB4_25;

shl.b64 %rd43, %rd10, 3;
add.s64 %rd44, %rd19, %rd43;
ld.global.u64 %rd45, [%rd44+-8];
ld.global.u64 %rd46, [%rd44];
setp.eq.s64	%p15, %rd46, %rd45;
@%p15 bra BB4_5;

BB4_25:
ret;
}


.visible .entry _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIN3c104HalfEEEvPlS5_PT_S7_S5_lli(
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIN3c104HalfEEEvPlS5_PT_S7_S5_lli_param_0,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIN3c104HalfEEEvPlS5_PT_S7_S5_lli_param_1,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIN3c104HalfEEEvPlS5_PT_S7_S5_lli_param_2,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIN3c104HalfEEEvPlS5_PT_S7_S5_lli_param_3,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIN3c104HalfEEEvPlS5_PT_S7_S5_lli_param_4,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIN3c104HalfEEEvPlS5_PT_S7_S5_lli_param_5,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIN3c104HalfEEEvPlS5_PT_S7_S5_lli_param_6,
.param .u32 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIN3c104HalfEEEvPlS5_PT_S7_S5_lli_param_7
)
{
.reg .pred %p<16>;
.reg .b16 %rs<13>;
.reg .f32 %f<55>;
.reg .b32 %r<49>;
.reg .b64 %rd<47>;


ld.param.u64 %rd12, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIN3c104HalfEEEvPlS5_PT_S7_S5_lli_param_0];
ld.param.u64 %rd13, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIN3c104HalfEEEvPlS5_PT_S7_S5_lli_param_1];
ld.param.u64 %rd14, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIN3c104HalfEEEvPlS5_PT_S7_S5_lli_param_2];
ld.param.u64 %rd15, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIN3c104HalfEEEvPlS5_PT_S7_S5_lli_param_3];
ld.param.u64 %rd16, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIN3c104HalfEEEvPlS5_PT_S7_S5_lli_param_4];
ld.param.u64 %rd17, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIN3c104HalfEEEvPlS5_PT_S7_S5_lli_param_5];
ld.param.u64 %rd18, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIN3c104HalfEEEvPlS5_PT_S7_S5_lli_param_6];
ld.param.u32 %r5, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a25embedding_backward_kernelIN3c104HalfEEEvPlS5_PT_S7_S5_lli_param_7];
mov.u32 %r6, %ctaid.x;
shl.b32 %r7, %r6, 2;
mov.u32 %r8, %tid.y;
add.s32 %r48, %r7, %r8;
cvt.s64.s32	%rd1, %r48;
setp.ge.s64	%p1, %rd1, %rd17;
@%p1 bra BB5_25;

cvta.to.global.u64 %rd19, %rd12;
setp.eq.s32	%p2, %r48, 0;
shl.b64 %rd20, %rd1, 3;
add.s64 %rd2, %rd19, %rd20;
ld.global.u64 %rd46, [%rd2];
@%p2 bra BB5_3;

ld.global.u64 %rd21, [%rd2+-8];
setp.eq.s64	%p3, %rd46, %rd21;
@%p3 bra BB5_25;

BB5_3:
cvt.s64.s32	%rd22, %r5;
setp.eq.s64	%p4, %rd46, %rd22;
@%p4 bra BB5_25;

cvta.to.global.u64 %rd23, %rd13;
cvta.to.global.u64 %rd33, %rd14;
cvta.to.global.u64 %rd35, %rd15;

BB5_5:
cvt.s64.s32	%rd5, %r48;
mul.wide.s32 %rd24, %r48, 8;
add.s64 %rd25, %rd23, %rd24;
ld.global.u64 %rd6, [%rd25];
setp.eq.s64	%p5, %rd16, 0;
mov.f32 %f50, 0f3F800000;
@%p5 bra BB5_7;

cvta.to.global.u64 %rd26, %rd16;
shl.b64 %rd27, %rd5, 3;
add.s64 %rd28, %rd26, %rd27;
ld.global.u64 %rd29, [%rd28];
cvt.rn.f32.s64	%f33, %rd29;
rcp.rn.f32 %f50, %f33;

BB5_7:
mul.lo.s64 %rd30, %rd46, %rd18;
cvt.u32.u64	%r9, %rd30;
mul.lo.s64 %rd31, %rd6, %rd18;
cvt.u32.u64	%r10, %rd31;
mov.u32 %r11, %ctaid.y;
shl.b32 %r12, %r11, 2;
mov.u32 %r13, %ntid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r3, %r12, %r13, %r14;
cvt.s64.s32	%rd32, %r3;
add.s32 %r15, %r3, %r10;
mul.wide.s32 %rd34, %r15, 2;
add.s64 %rd7, %rd33, %rd34;
add.s32 %r16, %r3, %r9;
mul.wide.s32 %rd36, %r16, 2;
add.s64 %rd8, %rd35, %rd36;
setp.ge.s64	%p6, %rd32, %rd18;
@%p6 bra BB5_9;

ld.global.u16 %rs1, [%rd7];

	{ cvt.f32.f16 %f49, %rs1;}


	ld.global.u16 %rs2, [%rd8];

	{ cvt.f32.f16 %f51, %rs2;}



BB5_9:
add.s32 %r22, %r3, 32;
cvt.s64.s32	%rd37, %r22;
setp.ge.s64	%p7, %rd37, %rd18;
@%p7 bra BB5_11;

ld.global.u16 %rs3, [%rd7+64];

	{ cvt.f32.f16 %f48, %rs3;}


	ld.global.u16 %rs4, [%rd8+64];

	{ cvt.f32.f16 %f52, %rs4;}



BB5_11:
add.s32 %r28, %r3, 64;
cvt.s64.s32	%rd38, %r28;
setp.ge.s64	%p8, %rd38, %rd18;
@%p8 bra BB5_13;

ld.global.u16 %rs5, [%rd7+128];

	{ cvt.f32.f16 %f47, %rs5;}


	ld.global.u16 %rs6, [%rd8+128];

	{ cvt.f32.f16 %f53, %rs6;}



BB5_13:
add.s32 %r29, %r3, 96;
cvt.s64.s32	%rd9, %r29;
setp.ge.s64	%p9, %rd9, %rd18;
@%p9 bra BB5_15;

ld.global.u16 %rs7, [%rd7+192];

	{ cvt.f32.f16 %f46, %rs7;}


	ld.global.u16 %rs8, [%rd8+192];

	{ cvt.f32.f16 %f54, %rs8;}



BB5_15:
fma.rn.f32 %f51, %f50, %f49, %f51;
fma.rn.f32 %f52, %f50, %f48, %f52;
fma.rn.f32 %f53, %f50, %f47, %f53;
fma.rn.f32 %f54, %f50, %f46, %f54;
@%p6 bra BB5_17;


	{ cvt.rn.f16.f32 %rs9, %f51;}


	st.global.u16 [%rd8], %rs9;

BB5_17:
@%p7 bra BB5_19;


	{ cvt.rn.f16.f32 %rs10, %f52;}


	st.global.u16 [%rd8+64], %rs10;

BB5_19:
@%p8 bra BB5_21;


	{ cvt.rn.f16.f32 %rs11, %f53;}


	st.global.u16 [%rd8+128], %rs11;

BB5_21:
@%p9 bra BB5_23;


	{ cvt.rn.f16.f32 %rs12, %f54;}


	st.global.u16 [%rd8+192], %rs12;

BB5_23:
cvt.u32.u64	%r47, %rd5;
add.s32 %r48, %r47, 1;
cvt.s64.s32	%rd10, %r48;
setp.ge.s64	%p14, %rd10, %rd17;
@%p14 bra BB5_25;

shl.b64 %rd43, %rd10, 3;
add.s64 %rd44, %rd19, %rd43;
ld.global.u64 %rd45, [%rd44+-8];
ld.global.u64 %rd46, [%rd44];
setp.eq.s64	%p15, %rd46, %rd45;
@%p15 bra BB5_5;

BB5_25:
ret;
}


.visible .entry _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIddEEvPT_PlT0_S6_lll(
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIddEEvPT_PlT0_S6_lll_param_0,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIddEEvPT_PlT0_S6_lll_param_1,
.param .f64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIddEEvPT_PlT0_S6_lll_param_2,
.param .f64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIddEEvPT_PlT0_S6_lll_param_3,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIddEEvPT_PlT0_S6_lll_param_4,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIddEEvPT_PlT0_S6_lll_param_5,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIddEEvPT_PlT0_S6_lll_param_6
)
{
.reg .pred %p<62>;
.reg .b32 %r<85>;
.reg .f64 %fd<154>;
.reg .b64 %rd<47>;


ld.param.u64 %rd15, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIddEEvPT_PlT0_S6_lll_param_0];
ld.param.u64 %rd18, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIddEEvPT_PlT0_S6_lll_param_1];
ld.param.f64 %fd43, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIddEEvPT_PlT0_S6_lll_param_2];
ld.param.f64 %fd44, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIddEEvPT_PlT0_S6_lll_param_3];
ld.param.u64 %rd16, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIddEEvPT_PlT0_S6_lll_param_4];
ld.param.u64 %rd19, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIddEEvPT_PlT0_S6_lll_param_5];
ld.param.u64 %rd17, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIddEEvPT_PlT0_S6_lll_param_6];
cvta.to.global.u64 %rd20, %rd18;
mov.u32 %r19, %ctaid.x;
mul.wide.u32 %rd21, %r19, 8;
add.s64 %rd22, %rd20, %rd21;
ld.global.u64 %rd23, [%rd22];
mul.lo.s64 %rd1, %rd23, %rd19;
mov.u32 %r81, %tid.x;
cvt.s64.s32	%rd44, %r81;
mov.f64 %fd45, 0d0000000000000000;
setp.ge.s64	%p3, %rd44, %rd16;
mov.f64 %fd144, %fd45;
@%p3 bra BB6_23;

mov.f64 %fd145, 0d0000000000000000;

BB6_2:
mov.u64 %rd3, %rd44;
cvt.s64.s32 %rd24, %rd1;
mul.lo.s64 %rd25, %rd3, %rd17;
add.s64 %rd26, %rd25, %rd24;
cvta.to.global.u64 %rd27, %rd15;
shl.b64 %rd28, %rd26, 3;
add.s64 %rd29, %rd27, %rd28;
ld.global.f64 %fd2, [%rd29];
setp.eq.f64	%p4, %fd44, 0d3FF0000000000000;
@%p4 bra BB6_21;
bra.uni BB6_3;

BB6_21:
abs.f64 %fd127, %fd2;
bra.uni BB6_22;

BB6_3:
setp.eq.f64	%p5, %fd44, 0d4000000000000000;
@%p5 bra BB6_20;
bra.uni BB6_4;

BB6_20:
mul.f64 %fd127, %fd2, %fd2;
bra.uni BB6_22;

BB6_4:
{
.reg .b32 %temp; 
mov.b64 {%temp, %r3}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r4}, %fd44;
}
bfe.u32 %r20, %r4, 20, 11;
add.s32 %r21, %r20, -1012;
mov.b64 %rd30, %fd44;
shl.b64 %rd4, %rd30, %r21;
setp.eq.s64	%p6, %rd4, -9223372036854775808;
abs.f64 %fd3, %fd2;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.f64	[param0+0], %fd3;
.param .b64 param1;
st.param.f64	[param1+0], %fd44;
.param .b64 retval0;
call.uni (retval0), 
__internal_accurate_pow, 
(
param0, 
param1
);
ld.param.f64	%fd126, [retval0+0];


	}
	setp.lt.s32	%p7, %r3, 0;
and.pred %p1, %p7, %p6;
@!%p1 bra BB6_6;
bra.uni BB6_5;

BB6_5:
{
.reg .b32 %temp; 
mov.b64 {%temp, %r22}, %fd126;
}
xor.b32 %r23, %r22, -2147483648;
{
.reg .b32 %temp; 
mov.b64 {%r24, %temp}, %fd126;
}
mov.b64 %fd126, {%r24, %r23};

BB6_6:
mov.f64 %fd125, %fd126;
setp.eq.f64	%p8, %fd2, 0d0000000000000000;
@%p8 bra BB6_9;
bra.uni BB6_7;

BB6_9:
selp.b32	%r25, %r3, 0, %p6;
or.b32 %r26, %r25, 2146435072;
setp.lt.s32	%p12, %r4, 0;
selp.b32	%r27, %r26, %r25, %p12;
mov.u32 %r28, 0;
mov.b64 %fd125, {%r28, %r27};
bra.uni BB6_10;

BB6_7:
setp.gt.s32	%p9, %r3, -1;
@%p9 bra BB6_10;

cvt.rzi.f64.f64	%fd47, %fd44;
setp.neu.f64	%p10, %fd47, %fd44;
selp.f64	%fd125, 0dFFF8000000000000, %fd125, %p10;

BB6_10:
mov.f64 %fd9, %fd125;
add.f64 %fd10, %fd2, %fd44;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r29}, %fd10;
}
and.b32 %r30, %r29, 2146435072;
setp.ne.s32	%p13, %r30, 2146435072;
mov.f64 %fd124, %fd9;
@%p13 bra BB6_19;

setp.gtu.f64	%p14, %fd3, 0d7FF0000000000000;
mov.f64 %fd124, %fd10;
@%p14 bra BB6_19;

abs.f64 %fd48, %fd44;
setp.gtu.f64	%p15, %fd48, 0d7FF0000000000000;
mov.f64 %fd123, %fd10;
mov.f64 %fd124, %fd123;
@%p15 bra BB6_19;

and.b32 %r31, %r4, 2147483647;
setp.ne.s32	%p16, %r31, 2146435072;
@%p16 bra BB6_15;

{
.reg .b32 %temp; 
mov.b64 {%r32, %temp}, %fd44;
}
setp.eq.s32	%p17, %r32, 0;
@%p17 bra BB6_18;
bra.uni BB6_15;

BB6_18:
setp.gt.f64	%p20, %fd3, 0d3FF0000000000000;
selp.b32	%r41, 2146435072, 0, %p20;
xor.b32 %r42, %r41, 2146435072;
setp.lt.s32	%p21, %r4, 0;
selp.b32	%r43, %r42, %r41, %p21;
setp.eq.f64	%p22, %fd2, 0dBFF0000000000000;
selp.b32	%r44, 1072693248, %r43, %p22;
mov.u32 %r45, 0;
mov.b64 %fd124, {%r45, %r44};
bra.uni BB6_19;

BB6_15:
and.b32 %r33, %r3, 2147483647;
setp.ne.s32	%p18, %r33, 2146435072;
mov.f64 %fd121, %fd9;
mov.f64 %fd124, %fd121;
@%p18 bra BB6_19;

{
.reg .b32 %temp; 
mov.b64 {%r34, %temp}, %fd2;
}
setp.ne.s32	%p19, %r34, 0;
mov.f64 %fd124, %fd9;
@%p19 bra BB6_19;

shr.s32 %r35, %r4, 31;
and.b32 %r36, %r35, -2146435072;
add.s32 %r37, %r36, 2146435072;
or.b32 %r38, %r37, -2147483648;
selp.b32	%r39, %r38, %r37, %p1;
mov.u32 %r40, 0;
mov.b64 %fd124, {%r40, %r39};

BB6_19:
setp.eq.f64	%p23, %fd2, 0d3FF0000000000000;
setp.eq.f64	%p24, %fd44, 0d0000000000000000;
or.pred %p25, %p23, %p24;
selp.f64	%fd127, 0d3FF0000000000000, %fd124, %p25;

BB6_22:
add.f64 %fd145, %fd145, %fd127;
mov.u32 %r46, %ntid.x;
add.s32 %r81, %r46, %r81;
cvt.s64.s32	%rd44, %r81;
setp.lt.s64	%p26, %rd44, %rd16;
mov.f64 %fd128, %fd145;
mov.f64 %fd144, %fd128;
@%p26 bra BB6_2;

BB6_23:
mov.f64 %fd130, %fd144;
mov.f64 %fd19, %fd130;
mov.u32 %r6, %ntid.x;
setp.eq.s32	%p27, %r6, 0;
mov.f64 %fd139, %fd45;
@%p27 bra BB6_38;

mov.u32 %r47, %tid.x;
mul.wide.u32 %rd31, %r47, 8;
mov.u64 %rd32, _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE;
add.s64 %rd6, %rd32, %rd31;
setp.ge.u32	%p28, %r47, %r6;
@%p28 bra BB6_26;

st.shared.f64 [%rd6], %fd19;

BB6_26:
bar.sync 0;
mov.u32 %r7, WARP_SZ;
min.u32 %r8, %r6, %r7;
setp.ge.u32	%p29, %r7, %r6;
mov.f64 %fd141, %fd19;
@%p29 bra BB6_32;

div.u32 %r49, %r47, %r7;
setp.ne.s32	%p30, %r49, 0;
mov.f64 %fd131, %fd19;
mov.f64 %fd141, %fd131;
@%p30 bra BB6_32;

setp.lt.u32	%p31, %r47, %r6;
selp.f64	%fd142, %fd19, 0d0000000000000000, %p31;
add.s32 %r82, %r7, %r47;
setp.ge.u32	%p32, %r82, %r6;
@%p32 bra BB6_31;

mov.f64 %fd143, %fd142;

BB6_30:
mul.wide.u32 %rd33, %r82, 8;
add.s64 %rd35, %rd32, %rd33;
ld.shared.f64 %fd50, [%rd35];
add.f64 %fd143, %fd143, %fd50;
add.s32 %r82, %r82, %r7;
setp.lt.u32	%p33, %r82, %r6;
mov.f64 %fd142, %fd143;
@%p33 bra BB6_30;

BB6_31:
mov.f64 %fd141, %fd142;
st.shared.f64 [%rd6], %fd141;

BB6_32:
mov.f64 %fd24, %fd141;
bar.sync 0;
setp.ne.s32	%p34, %r47, 0;
mov.f64 %fd139, %fd24;
@%p34 bra BB6_38;

setp.eq.s32	%p35, %r8, 32;
@%p35 bra BB6_37;
bra.uni BB6_34;

BB6_37:
ld.shared.f64 %fd52, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+8];
add.f64 %fd53, %fd24, %fd52;
ld.shared.f64 %fd54, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+16];
add.f64 %fd55, %fd53, %fd54;
ld.shared.f64 %fd56, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+24];
add.f64 %fd57, %fd55, %fd56;
ld.shared.f64 %fd58, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+32];
add.f64 %fd59, %fd57, %fd58;
ld.shared.f64 %fd60, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+40];
add.f64 %fd61, %fd59, %fd60;
ld.shared.f64 %fd62, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+48];
add.f64 %fd63, %fd61, %fd62;
ld.shared.f64 %fd64, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+56];
add.f64 %fd65, %fd63, %fd64;
ld.shared.f64 %fd66, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+64];
add.f64 %fd67, %fd65, %fd66;
ld.shared.f64 %fd68, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+72];
add.f64 %fd69, %fd67, %fd68;
ld.shared.f64 %fd70, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+80];
add.f64 %fd71, %fd69, %fd70;
ld.shared.f64 %fd72, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+88];
add.f64 %fd73, %fd71, %fd72;
ld.shared.f64 %fd74, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+96];
add.f64 %fd75, %fd73, %fd74;
ld.shared.f64 %fd76, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+104];
add.f64 %fd77, %fd75, %fd76;
ld.shared.f64 %fd78, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+112];
add.f64 %fd79, %fd77, %fd78;
ld.shared.f64 %fd80, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+120];
add.f64 %fd81, %fd79, %fd80;
ld.shared.f64 %fd82, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+128];
add.f64 %fd83, %fd81, %fd82;
ld.shared.f64 %fd84, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+136];
add.f64 %fd85, %fd83, %fd84;
ld.shared.f64 %fd86, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+144];
add.f64 %fd87, %fd85, %fd86;
ld.shared.f64 %fd88, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+152];
add.f64 %fd89, %fd87, %fd88;
ld.shared.f64 %fd90, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+160];
add.f64 %fd91, %fd89, %fd90;
ld.shared.f64 %fd92, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+168];
add.f64 %fd93, %fd91, %fd92;
ld.shared.f64 %fd94, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+176];
add.f64 %fd95, %fd93, %fd94;
ld.shared.f64 %fd96, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+184];
add.f64 %fd97, %fd95, %fd96;
ld.shared.f64 %fd98, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+192];
add.f64 %fd99, %fd97, %fd98;
ld.shared.f64 %fd100, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+200];
add.f64 %fd101, %fd99, %fd100;
ld.shared.f64 %fd102, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+208];
add.f64 %fd103, %fd101, %fd102;
ld.shared.f64 %fd104, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+216];
add.f64 %fd105, %fd103, %fd104;
ld.shared.f64 %fd106, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+224];
add.f64 %fd107, %fd105, %fd106;
ld.shared.f64 %fd108, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+232];
add.f64 %fd109, %fd107, %fd108;
ld.shared.f64 %fd110, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+240];
add.f64 %fd111, %fd109, %fd110;
ld.shared.f64 %fd112, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+248];
add.f64 %fd139, %fd111, %fd112;
bra.uni BB6_38;

BB6_34:
add.s64 %rd45, %rd32, 8;
mov.u32 %r83, 1;
setp.lt.u32	%p36, %r8, 2;
mov.f64 %fd137, %fd24;
mov.f64 %fd139, %fd137;
@%p36 bra BB6_38;

mov.f64 %fd140, %fd24;

BB6_36:
ld.shared.f64 %fd51, [%rd45];
add.f64 %fd140, %fd140, %fd51;
add.s64 %rd45, %rd45, 8;
add.s32 %r83, %r83, 1;
setp.lt.u32	%p37, %r83, %r8;
mov.f64 %fd139, %fd140;
@%p37 bra BB6_36;

BB6_38:
mov.u32 %r84, %tid.x;
setp.ne.s32	%p38, %r84, 0;
@%p38 bra BB6_55;

rcp.rn.f64 %fd29, %fd44;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r14}, %fd29;
}
bfe.u32 %r54, %r14, 20, 11;
add.s32 %r55, %r54, -1012;
mov.b64 %rd38, %fd29;
shl.b64 %rd9, %rd38, %r55;
setp.eq.s64	%p39, %rd9, -9223372036854775808;
abs.f64 %fd30, %fd139;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.f64	[param0+0], %fd30;
.param .b64 param1;
st.param.f64	[param1+0], %fd29;
.param .b64 retval0;
call.uni (retval0), 
__internal_accurate_pow, 
(
param0, 
param1
);
ld.param.f64	%fd153, [retval0+0];


	}
	{
.reg .b32 %temp; 
mov.b64 {%temp, %r15}, %fd139;
}
setp.lt.s32	%p40, %r15, 0;
and.pred %p2, %p40, %p39;
@!%p2 bra BB6_41;
bra.uni BB6_40;

BB6_40:
{
.reg .b32 %temp; 
mov.b64 {%temp, %r56}, %fd153;
}
xor.b32 %r57, %r56, -2147483648;
{
.reg .b32 %temp; 
mov.b64 {%r58, %temp}, %fd153;
}
mov.b64 %fd153, {%r58, %r57};

BB6_41:
mov.f64 %fd152, %fd153;
setp.eq.f64	%p41, %fd139, 0d0000000000000000;
@%p41 bra BB6_44;
bra.uni BB6_42;

BB6_44:
selp.b32	%r59, %r15, 0, %p39;
or.b32 %r60, %r59, 2146435072;
setp.lt.s32	%p45, %r14, 0;
selp.b32	%r61, %r60, %r59, %p45;
mov.u32 %r62, 0;
mov.b64 %fd152, {%r62, %r61};
bra.uni BB6_45;

BB6_42:
setp.gt.s32	%p42, %r15, -1;
@%p42 bra BB6_45;

cvt.rzi.f64.f64	%fd113, %fd29;
setp.neu.f64	%p43, %fd113, %fd29;
selp.f64	%fd152, 0dFFF8000000000000, %fd152, %p43;

BB6_45:
mov.f64 %fd36, %fd152;
add.f64 %fd37, %fd139, %fd29;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r63}, %fd37;
}
and.b32 %r64, %r63, 2146435072;
setp.ne.s32	%p46, %r64, 2146435072;
mov.f64 %fd151, %fd36;
@%p46 bra BB6_54;

setp.gtu.f64	%p47, %fd30, 0d7FF0000000000000;
mov.f64 %fd151, %fd37;
@%p47 bra BB6_54;

abs.f64 %fd114, %fd29;
setp.gtu.f64	%p48, %fd114, 0d7FF0000000000000;
mov.f64 %fd150, %fd37;
mov.f64 %fd151, %fd150;
@%p48 bra BB6_54;

and.b32 %r65, %r14, 2147483647;
setp.ne.s32	%p49, %r65, 2146435072;
@%p49 bra BB6_50;

{
.reg .b32 %temp; 
mov.b64 {%r66, %temp}, %fd29;
}
setp.eq.s32	%p50, %r66, 0;
@%p50 bra BB6_53;

BB6_50:
and.b32 %r67, %r15, 2147483647;
setp.ne.s32	%p51, %r67, 2146435072;
mov.f64 %fd148, %fd36;
mov.f64 %fd151, %fd148;
@%p51 bra BB6_54;

{
.reg .b32 %temp; 
mov.b64 {%r68, %temp}, %fd139;
}
setp.ne.s32	%p52, %r68, 0;
mov.f64 %fd151, %fd36;
@%p52 bra BB6_54;

shr.s32 %r69, %r14, 31;
and.b32 %r70, %r69, -2146435072;
add.s32 %r71, %r70, 2146435072;
or.b32 %r72, %r71, -2147483648;
selp.b32	%r73, %r72, %r71, %p2;
mov.u32 %r74, 0;
mov.b64 %fd151, {%r74, %r73};
bra.uni BB6_54;

BB6_53:
setp.gt.f64	%p53, %fd30, 0d3FF0000000000000;
selp.b32	%r75, 2146435072, 0, %p53;
xor.b32 %r76, %r75, 2146435072;
setp.lt.s32	%p54, %r14, 0;
selp.b32	%r77, %r76, %r75, %p54;
setp.eq.f64	%p55, %fd139, 0dBFF0000000000000;
selp.b32	%r78, 1072693248, %r77, %p55;
mov.u32 %r79, 0;
mov.b64 %fd151, {%r79, %r78};

BB6_54:
setp.eq.f64	%p56, %fd29, 0d0000000000000000;
setp.eq.f64	%p57, %fd139, 0d3FF0000000000000;
or.pred %p58, %p57, %p56;
selp.f64	%fd115, 0d3FF0000000000000, %fd151, %p58;
st.shared.f64 [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE], %fd115;

BB6_55:
bar.sync 0;
ld.shared.f64 %fd41, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE];
setp.leu.f64	%p59, %fd41, %fd43;
@%p59 bra BB6_59;

cvt.s64.s32	%rd46, %r84;
setp.ge.s64	%p60, %rd46, %rd16;
@%p60 bra BB6_59;

add.f64 %fd116, %fd41, 0d3E7AD7F29ABCAF48;
div.rn.f64 %fd42, %fd43, %fd116;
cvt.s64.s32 %rd10, %rd1;
cvta.to.global.u64 %rd12, %rd15;

BB6_58:
mul.lo.s64 %rd40, %rd46, %rd17;
add.s64 %rd41, %rd40, %rd10;
shl.b64 %rd42, %rd41, 3;
add.s64 %rd43, %rd12, %rd42;
ld.global.f64 %fd117, [%rd43];
mul.f64 %fd118, %fd42, %fd117;
st.global.f64 [%rd43], %fd118;
add.s32 %r84, %r84, %r6;
cvt.s64.s32	%rd46, %r84;
setp.lt.s64	%p61, %rd46, %rd16;
@%p61 bra BB6_58;

BB6_59:
ret;
}


.visible .entry _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIffEEvPT_PlT0_S6_lll(
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIffEEvPT_PlT0_S6_lll_param_0,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIffEEvPT_PlT0_S6_lll_param_1,
.param .f32 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIffEEvPT_PlT0_S6_lll_param_2,
.param .f32 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIffEEvPT_PlT0_S6_lll_param_3,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIffEEvPT_PlT0_S6_lll_param_4,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIffEEvPT_PlT0_S6_lll_param_5,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIffEEvPT_PlT0_S6_lll_param_6
)
{
.reg .pred %p<76>;
.reg .f32 %f<314>;
.reg .b32 %r<67>;
.reg .f64 %fd<5>;
.reg .b64 %rd<43>;


ld.param.u64 %rd13, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIffEEvPT_PlT0_S6_lll_param_0];
ld.param.u64 %rd16, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIffEEvPT_PlT0_S6_lll_param_1];
ld.param.f32 %f54, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIffEEvPT_PlT0_S6_lll_param_3];
ld.param.u64 %rd14, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIffEEvPT_PlT0_S6_lll_param_4];
ld.param.u64 %rd17, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIffEEvPT_PlT0_S6_lll_param_5];
ld.param.u64 %rd15, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIffEEvPT_PlT0_S6_lll_param_6];
cvta.to.global.u64 %rd18, %rd16;
mov.u32 %r15, %ctaid.x;
mul.wide.u32 %rd19, %r15, 8;
add.s64 %rd20, %rd18, %rd19;
ld.global.u64 %rd21, [%rd20];
mul.lo.s64 %rd1, %rd21, %rd17;
mov.u32 %r63, %tid.x;
cvt.s64.s32	%rd40, %r63;
mov.f32 %f310, 0f00000000;
setp.ge.s64	%p3, %rd40, %rd14;
@%p3 bra BB7_21;

mul.f32 %f1, %f54, 0f3F000000;
mul.f32 %f2, %f54, 0f39000000;
mov.f32 %f311, 0f00000000;
cvt.rzi.f32.f32	%f61, %f1;
fma.rn.f32 %f62, %f61, 0fC0000000, %f54;
abs.f32 %f5, %f62;

BB7_2:
mov.u64 %rd3, %rd40;
cvt.s64.s32 %rd22, %rd1;
mul.lo.s64 %rd23, %rd3, %rd15;
add.s64 %rd24, %rd23, %rd22;
cvta.to.global.u64 %rd25, %rd13;
shl.b64 %rd26, %rd24, 2;
add.s64 %rd27, %rd25, %rd26;
ld.global.f32 %f4, [%rd27];
setp.eq.f32	%p4, %f54, 0f3F800000;
@%p4 bra BB7_19;
bra.uni BB7_3;

BB7_19:
abs.f32 %f294, %f4;
bra.uni BB7_20;

BB7_3:
setp.eq.f32	%p5, %f54, 0f40000000;
@%p5 bra BB7_18;
bra.uni BB7_4;

BB7_18:
mul.f32 %f294, %f4, %f4;
bra.uni BB7_20;

BB7_4:
abs.f32 %f6, %f4;
setp.lt.f32	%p6, %f6, 0f00800000;
mul.f32 %f63, %f6, 0f4B800000;
selp.f32	%f64, 0fC3170000, 0fC2FE0000, %p6;
selp.f32	%f65, %f63, %f6, %p6;
mov.b32 %r16, %f65;
and.b32 %r17, %r16, 8388607;
or.b32 %r18, %r17, 1065353216;
mov.b32 %f66, %r18;
shr.u32 %r19, %r16, 23;
cvt.rn.f32.u32	%f67, %r19;
add.f32 %f68, %f64, %f67;
setp.gt.f32	%p7, %f66, 0f3FB504F3;
mul.f32 %f69, %f66, 0f3F000000;
add.f32 %f70, %f68, 0f3F800000;
selp.f32	%f71, %f69, %f66, %p7;
selp.f32	%f72, %f70, %f68, %p7;
add.f32 %f73, %f71, 0fBF800000;
add.f32 %f58, %f71, 0f3F800000;

	rcp.approx.ftz.f32 %f57,%f58;

	add.f32 %f74, %f73, %f73;
mul.f32 %f75, %f57, %f74;
mul.f32 %f76, %f75, %f75;
mov.f32 %f77, 0f3C4CAF63;
mov.f32 %f78, 0f3B18F0FE;
fma.rn.f32 %f79, %f78, %f76, %f77;
mov.f32 %f80, 0f3DAAAABD;
fma.rn.f32 %f81, %f79, %f76, %f80;
mul.rn.f32 %f82, %f81, %f76;
mul.rn.f32 %f83, %f82, %f75;
sub.f32 %f84, %f73, %f75;
neg.f32 %f85, %f75;
add.f32 %f86, %f84, %f84;
fma.rn.f32 %f87, %f85, %f73, %f86;
mul.rn.f32 %f88, %f57, %f87;
add.f32 %f89, %f83, %f75;
sub.f32 %f90, %f75, %f89;
add.f32 %f91, %f83, %f90;
add.f32 %f92, %f88, %f91;
add.f32 %f93, %f89, %f92;
sub.f32 %f94, %f89, %f93;
add.f32 %f95, %f92, %f94;
mov.f32 %f96, 0f3F317200;
mul.rn.f32 %f97, %f72, %f96;
mov.f32 %f98, 0f35BFBE8E;
mul.rn.f32 %f99, %f72, %f98;
add.f32 %f100, %f97, %f93;
sub.f32 %f101, %f97, %f100;
add.f32 %f102, %f93, %f101;
add.f32 %f103, %f95, %f102;
add.f32 %f104, %f99, %f103;
add.f32 %f105, %f100, %f104;
sub.f32 %f106, %f100, %f105;
add.f32 %f107, %f104, %f106;
abs.f32 %f7, %f54;
setp.gt.f32	%p8, %f7, 0f77F684DF;
selp.f32	%f108, %f2, %f54, %p8;
mul.rn.f32 %f109, %f108, %f105;
neg.f32 %f110, %f109;
fma.rn.f32 %f111, %f108, %f105, %f110;
fma.rn.f32 %f112, %f108, %f107, %f111;
mov.f32 %f113, 0f00000000;
fma.rn.f32 %f114, %f113, %f105, %f112;
add.rn.f32 %f115, %f109, %f114;
neg.f32 %f116, %f115;
add.rn.f32 %f117, %f109, %f116;
add.rn.f32 %f118, %f117, %f114;
mov.b32 %r20, %f115;
setp.eq.s32	%p9, %r20, 1118925336;
add.s32 %r21, %r20, -1;
mov.b32 %f119, %r21;
add.f32 %f120, %f118, 0f37000000;
selp.f32	%f121, %f119, %f115, %p9;
selp.f32	%f8, %f120, %f118, %p9;
mul.f32 %f122, %f121, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f123, %f122;
mov.f32 %f124, 0fBF317200;
fma.rn.f32 %f125, %f123, %f124, %f121;
mov.f32 %f126, 0fB5BFBE8E;
fma.rn.f32 %f127, %f123, %f126, %f125;
mul.f32 %f60, %f127, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f59,%f60;

	add.f32 %f128, %f123, 0f00000000;
ex2.approx.f32 %f129, %f128;
mul.f32 %f130, %f59, %f129;
setp.lt.f32	%p10, %f121, 0fC2D20000;
selp.f32	%f131, 0f00000000, %f130, %p10;
setp.gt.f32	%p11, %f121, 0f42D20000;
selp.f32	%f292, 0f7F800000, %f131, %p11;
setp.eq.f32	%p12, %f292, 0f7F800000;
@%p12 bra BB7_6;

fma.rn.f32 %f292, %f292, %f8, %f292;

BB7_6:
setp.lt.f32	%p13, %f4, 0f00000000;
setp.eq.f32	%p14, %f5, 0f3F800000;
and.pred %p1, %p13, %p14;
mov.b32 %r22, %f292;
xor.b32 %r23, %r22, -2147483648;
mov.b32 %f132, %r23;
selp.f32	%f293, %f132, %f292, %p1;
setp.eq.f32	%p15, %f4, 0f00000000;
@%p15 bra BB7_9;
bra.uni BB7_7;

BB7_9:
add.f32 %f134, %f4, %f4;
mov.b32 %r24, %f134;
selp.b32	%r25, %r24, 0, %p14;
or.b32 %r26, %r25, 2139095040;
setp.lt.f32	%p19, %f54, 0f00000000;
selp.b32	%r27, %r26, %r25, %p19;
mov.b32 %f293, %r27;
bra.uni BB7_10;

BB7_7:
setp.geu.f32	%p16, %f4, 0f00000000;
@%p16 bra BB7_10;

cvt.rzi.f32.f32	%f133, %f54;
setp.neu.f32	%p17, %f133, %f54;
selp.f32	%f293, 0f7FFFFFFF, %f293, %p17;

BB7_10:
abs.f32 %f286, %f54;
add.f32 %f135, %f6, %f286;
mov.b32 %r28, %f135;
setp.lt.s32	%p20, %r28, 2139095040;
@%p20 bra BB7_17;

abs.f32 %f290, %f54;
setp.gtu.f32	%p21, %f6, 0f7F800000;
setp.gtu.f32	%p22, %f290, 0f7F800000;
or.pred %p23, %p21, %p22;
@%p23 bra BB7_16;
bra.uni BB7_12;

BB7_16:
add.f32 %f293, %f4, %f54;
bra.uni BB7_17;

BB7_12:
abs.f32 %f291, %f54;
setp.eq.f32	%p24, %f291, 0f7F800000;
@%p24 bra BB7_15;
bra.uni BB7_13;

BB7_15:
setp.lt.f32	%p27, %f54, 0f00000000;
setp.gt.f32	%p28, %f6, 0f3F800000;
selp.b32	%r32, 2139095040, 0, %p28;
xor.b32 %r33, %r32, 2139095040;
selp.b32	%r34, %r33, %r32, %p27;
mov.b32 %f136, %r34;
setp.eq.f32	%p29, %f4, 0fBF800000;
selp.f32	%f293, 0f3F800000, %f136, %p29;
bra.uni BB7_17;

BB7_13:
setp.neu.f32	%p25, %f6, 0f7F800000;
@%p25 bra BB7_17;

setp.ltu.f32	%p26, %f54, 0f00000000;
selp.b32	%r29, 0, 2139095040, %p26;
or.b32 %r30, %r29, -2147483648;
selp.b32	%r31, %r30, %r29, %p1;
mov.b32 %f293, %r31;

BB7_17:
setp.eq.f32	%p30, %f4, 0f3F800000;
setp.eq.f32	%p31, %f54, 0f00000000;
or.pred %p32, %p30, %p31;
selp.f32	%f294, 0f3F800000, %f293, %p32;

BB7_20:
add.f32 %f311, %f311, %f294;
mov.u32 %r35, %ntid.x;
add.s32 %r63, %r35, %r63;
cvt.s64.s32	%rd40, %r63;
setp.lt.s64	%p33, %rd40, %rd14;
mov.f32 %f310, %f311;
@%p33 bra BB7_2;

BB7_21:
mov.f32 %f25, %f310;
mov.f32 %f305, 0f00000000;
mov.u32 %r4, %ntid.x;
setp.eq.s32	%p34, %r4, 0;
@%p34 bra BB7_36;

mov.u32 %r36, %tid.x;
mul.wide.u32 %rd28, %r36, 4;
mov.u64 %rd29, _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE;
add.s64 %rd5, %rd29, %rd28;
setp.ge.u32	%p35, %r36, %r4;
@%p35 bra BB7_24;

st.shared.f32 [%rd5], %f25;

BB7_24:
bar.sync 0;
mov.u32 %r5, WARP_SZ;
min.u32 %r6, %r4, %r5;
setp.ge.u32	%p36, %r5, %r4;
mov.f32 %f307, %f25;
@%p36 bra BB7_30;

div.u32 %r38, %r36, %r5;
setp.ne.s32	%p37, %r38, 0;
mov.f32 %f297, %f25;
mov.f32 %f307, %f297;
@%p37 bra BB7_30;

setp.lt.u32	%p38, %r36, %r4;
selp.f32	%f308, %f25, 0f00000000, %p38;
add.s32 %r64, %r5, %r36;
setp.ge.u32	%p39, %r64, %r4;
@%p39 bra BB7_29;

mov.f32 %f309, %f308;

BB7_28:
mul.wide.u32 %rd30, %r64, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f138, [%rd32];
add.f32 %f309, %f309, %f138;
add.s32 %r64, %r64, %r5;
setp.lt.u32	%p40, %r64, %r4;
mov.f32 %f308, %f309;
@%p40 bra BB7_28;

BB7_29:
mov.f32 %f307, %f308;
st.shared.f32 [%rd5], %f307;

BB7_30:
mov.f32 %f30, %f307;
bar.sync 0;
setp.ne.s32	%p41, %r36, 0;
mov.f32 %f305, %f30;
@%p41 bra BB7_36;

setp.eq.s32	%p42, %r6, 32;
@%p42 bra BB7_35;
bra.uni BB7_32;

BB7_35:
ld.shared.f32 %f140, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+4];
add.f32 %f141, %f30, %f140;
ld.shared.f32 %f142, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+8];
add.f32 %f143, %f141, %f142;
ld.shared.f32 %f144, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+12];
add.f32 %f145, %f143, %f144;
ld.shared.f32 %f146, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+16];
add.f32 %f147, %f145, %f146;
ld.shared.f32 %f148, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+20];
add.f32 %f149, %f147, %f148;
ld.shared.f32 %f150, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+24];
add.f32 %f151, %f149, %f150;
ld.shared.f32 %f152, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+28];
add.f32 %f153, %f151, %f152;
ld.shared.f32 %f154, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+32];
add.f32 %f155, %f153, %f154;
ld.shared.f32 %f156, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+36];
add.f32 %f157, %f155, %f156;
ld.shared.f32 %f158, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+40];
add.f32 %f159, %f157, %f158;
ld.shared.f32 %f160, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+44];
add.f32 %f161, %f159, %f160;
ld.shared.f32 %f162, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+48];
add.f32 %f163, %f161, %f162;
ld.shared.f32 %f164, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+52];
add.f32 %f165, %f163, %f164;
ld.shared.f32 %f166, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+56];
add.f32 %f167, %f165, %f166;
ld.shared.f32 %f168, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+60];
add.f32 %f169, %f167, %f168;
ld.shared.f32 %f170, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+64];
add.f32 %f171, %f169, %f170;
ld.shared.f32 %f172, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+68];
add.f32 %f173, %f171, %f172;
ld.shared.f32 %f174, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+72];
add.f32 %f175, %f173, %f174;
ld.shared.f32 %f176, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+76];
add.f32 %f177, %f175, %f176;
ld.shared.f32 %f178, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+80];
add.f32 %f179, %f177, %f178;
ld.shared.f32 %f180, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+84];
add.f32 %f181, %f179, %f180;
ld.shared.f32 %f182, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+88];
add.f32 %f183, %f181, %f182;
ld.shared.f32 %f184, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+92];
add.f32 %f185, %f183, %f184;
ld.shared.f32 %f186, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+96];
add.f32 %f187, %f185, %f186;
ld.shared.f32 %f188, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+100];
add.f32 %f189, %f187, %f188;
ld.shared.f32 %f190, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+104];
add.f32 %f191, %f189, %f190;
ld.shared.f32 %f192, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+108];
add.f32 %f193, %f191, %f192;
ld.shared.f32 %f194, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+112];
add.f32 %f195, %f193, %f194;
ld.shared.f32 %f196, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+116];
add.f32 %f197, %f195, %f196;
ld.shared.f32 %f198, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+120];
add.f32 %f199, %f197, %f198;
ld.shared.f32 %f200, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+124];
add.f32 %f305, %f199, %f200;
bra.uni BB7_36;

BB7_32:
add.s64 %rd41, %rd29, 4;
mov.u32 %r65, 1;
setp.lt.u32	%p43, %r6, 2;
mov.f32 %f303, %f30;
mov.f32 %f305, %f303;
@%p43 bra BB7_36;

mov.f32 %f306, %f30;

BB7_34:
ld.shared.f32 %f139, [%rd41];
add.f32 %f306, %f306, %f139;
add.s64 %rd41, %rd41, 4;
add.s32 %r65, %r65, 1;
setp.lt.u32	%p44, %r65, %r6;
mov.f32 %f305, %f306;
@%p44 bra BB7_34;

BB7_36:
mov.u32 %r66, %tid.x;
setp.ne.s32	%p45, %r66, 0;
@%p45 bra BB7_51;

rcp.rn.f32 %f35, %f54;
mul.f32 %f205, %f35, 0f3F000000;
cvt.rzi.f32.f32	%f206, %f205;
fma.rn.f32 %f207, %f206, 0fC0000000, %f35;
abs.f32 %f36, %f207;
abs.f32 %f37, %f305;
setp.lt.f32	%p46, %f37, 0f00800000;
mul.f32 %f208, %f37, 0f4B800000;
selp.f32	%f209, 0fC3170000, 0fC2FE0000, %p46;
selp.f32	%f210, %f208, %f37, %p46;
mov.b32 %r43, %f210;
and.b32 %r44, %r43, 8388607;
or.b32 %r45, %r44, 1065353216;
mov.b32 %f211, %r45;
shr.u32 %r46, %r43, 23;
cvt.rn.f32.u32	%f212, %r46;
add.f32 %f213, %f209, %f212;
setp.gt.f32	%p47, %f211, 0f3FB504F3;
mul.f32 %f214, %f211, 0f3F000000;
add.f32 %f215, %f213, 0f3F800000;
selp.f32	%f216, %f214, %f211, %p47;
selp.f32	%f217, %f215, %f213, %p47;
add.f32 %f218, %f216, 0fBF800000;
add.f32 %f202, %f216, 0f3F800000;

	rcp.approx.ftz.f32 %f201,%f202;

	add.f32 %f219, %f218, %f218;
mul.f32 %f220, %f201, %f219;
mul.f32 %f221, %f220, %f220;
mov.f32 %f222, 0f3C4CAF63;
mov.f32 %f223, 0f3B18F0FE;
fma.rn.f32 %f224, %f223, %f221, %f222;
mov.f32 %f225, 0f3DAAAABD;
fma.rn.f32 %f226, %f224, %f221, %f225;
mul.rn.f32 %f227, %f226, %f221;
mul.rn.f32 %f228, %f227, %f220;
sub.f32 %f229, %f218, %f220;
neg.f32 %f230, %f220;
add.f32 %f231, %f229, %f229;
fma.rn.f32 %f232, %f230, %f218, %f231;
mul.rn.f32 %f233, %f201, %f232;
add.f32 %f234, %f228, %f220;
sub.f32 %f235, %f220, %f234;
add.f32 %f236, %f228, %f235;
add.f32 %f237, %f233, %f236;
add.f32 %f238, %f234, %f237;
sub.f32 %f239, %f234, %f238;
add.f32 %f240, %f237, %f239;
mov.f32 %f241, 0f3F317200;
mul.rn.f32 %f242, %f217, %f241;
mov.f32 %f243, 0f35BFBE8E;
mul.rn.f32 %f244, %f217, %f243;
add.f32 %f245, %f242, %f238;
sub.f32 %f246, %f242, %f245;
add.f32 %f247, %f238, %f246;
add.f32 %f248, %f240, %f247;
add.f32 %f249, %f244, %f248;
add.f32 %f250, %f245, %f249;
sub.f32 %f251, %f245, %f250;
add.f32 %f252, %f249, %f251;
abs.f32 %f38, %f35;
setp.gt.f32	%p48, %f38, 0f77F684DF;
mul.f32 %f253, %f35, 0f39000000;
selp.f32	%f254, %f253, %f35, %p48;
mul.rn.f32 %f255, %f254, %f250;
neg.f32 %f256, %f255;
fma.rn.f32 %f257, %f254, %f250, %f256;
fma.rn.f32 %f258, %f254, %f252, %f257;
mov.f32 %f259, 0f00000000;
fma.rn.f32 %f260, %f259, %f250, %f258;
add.rn.f32 %f261, %f255, %f260;
neg.f32 %f262, %f261;
add.rn.f32 %f263, %f255, %f262;
add.rn.f32 %f264, %f263, %f260;
mov.b32 %r47, %f261;
setp.eq.s32	%p49, %r47, 1118925336;
add.s32 %r48, %r47, -1;
mov.b32 %f265, %r48;
add.f32 %f266, %f264, 0f37000000;
selp.f32	%f267, %f265, %f261, %p49;
selp.f32	%f39, %f266, %f264, %p49;
mul.f32 %f268, %f267, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f269, %f268;
mov.f32 %f270, 0fBF317200;
fma.rn.f32 %f271, %f269, %f270, %f267;
mov.f32 %f272, 0fB5BFBE8E;
fma.rn.f32 %f273, %f269, %f272, %f271;
mul.f32 %f204, %f273, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f203,%f204;

	add.f32 %f274, %f269, 0f00000000;
ex2.approx.f32 %f275, %f274;
mul.f32 %f276, %f203, %f275;
setp.lt.f32	%p50, %f267, 0fC2D20000;
selp.f32	%f277, 0f00000000, %f276, %p50;
setp.gt.f32	%p51, %f267, 0f42D20000;
selp.f32	%f312, 0f7F800000, %f277, %p51;
setp.eq.f32	%p52, %f312, 0f7F800000;
@%p52 bra BB7_39;

fma.rn.f32 %f312, %f312, %f39, %f312;

BB7_39:
setp.lt.f32	%p53, %f305, 0f00000000;
setp.eq.f32	%p54, %f36, 0f3F800000;
and.pred %p2, %p53, %p54;
mov.b32 %r49, %f312;
xor.b32 %r50, %r49, -2147483648;
mov.b32 %f278, %r50;
selp.f32	%f313, %f278, %f312, %p2;
setp.eq.f32	%p55, %f305, 0f00000000;
@%p55 bra BB7_42;
bra.uni BB7_40;

BB7_42:
add.f32 %f280, %f305, %f305;
mov.b32 %r51, %f280;
selp.b32	%r52, %r51, 0, %p54;
or.b32 %r53, %r52, 2139095040;
setp.lt.f32	%p59, %f35, 0f00000000;
selp.b32	%r54, %r53, %r52, %p59;
mov.b32 %f313, %r54;
bra.uni BB7_43;

BB7_40:
setp.geu.f32	%p56, %f305, 0f00000000;
@%p56 bra BB7_43;

cvt.rzi.f32.f32	%f279, %f35;
setp.neu.f32	%p57, %f279, %f35;
selp.f32	%f313, 0f7FFFFFFF, %f313, %p57;

BB7_43:
add.f32 %f281, %f37, %f38;
mov.b32 %r55, %f281;
setp.lt.s32	%p60, %r55, 2139095040;
@%p60 bra BB7_50;

setp.gtu.f32	%p61, %f37, 0f7F800000;
setp.gtu.f32	%p62, %f38, 0f7F800000;
or.pred %p63, %p61, %p62;
@%p63 bra BB7_49;
bra.uni BB7_45;

BB7_49:
add.f32 %f313, %f305, %f35;
bra.uni BB7_50;

BB7_45:
setp.eq.f32	%p64, %f38, 0f7F800000;
@%p64 bra BB7_48;
bra.uni BB7_46;

BB7_48:
setp.gt.f32	%p67, %f37, 0f3F800000;
selp.b32	%r59, 2139095040, 0, %p67;
xor.b32 %r60, %r59, 2139095040;
setp.lt.f32	%p68, %f35, 0f00000000;
selp.b32	%r61, %r60, %r59, %p68;
mov.b32 %f282, %r61;
setp.eq.f32	%p69, %f305, 0fBF800000;
selp.f32	%f313, 0f3F800000, %f282, %p69;
bra.uni BB7_50;

BB7_46:
setp.neu.f32	%p65, %f37, 0f7F800000;
@%p65 bra BB7_50;

setp.ltu.f32	%p66, %f35, 0f00000000;
selp.b32	%r56, 0, 2139095040, %p66;
or.b32 %r57, %r56, -2147483648;
selp.b32	%r58, %r57, %r56, %p2;
mov.b32 %f313, %r58;

BB7_50:
setp.eq.f32	%p70, %f35, 0f00000000;
setp.eq.f32	%p71, %f305, 0f3F800000;
or.pred %p72, %p71, %p70;
selp.f32	%f283, 0f3F800000, %f313, %p72;
st.shared.f32 [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE], %f283;

BB7_51:
bar.sync 0;
ld.param.f32 %f288, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIffEEvPT_PlT0_S6_lll_param_2];
ld.shared.f32 %f51, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE];
setp.leu.f32	%p73, %f51, %f288;
@%p73 bra BB7_55;

cvt.s64.s32	%rd42, %r66;
setp.ge.s64	%p74, %rd42, %rd14;
@%p74 bra BB7_55;

ld.param.f32 %f289, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIffEEvPT_PlT0_S6_lll_param_2];
cvt.f64.f32	%fd1, %f51;
add.f64 %fd2, %fd1, 0d3E7AD7F29ABCAF48;
cvt.f64.f32	%fd3, %f289;
div.rn.f64 %fd4, %fd3, %fd2;
cvt.rn.f32.f64	%f52, %fd4;
cvt.s64.s32 %rd8, %rd1;
cvta.to.global.u64 %rd10, %rd13;

BB7_54:
mul.lo.s64 %rd36, %rd42, %rd15;
add.s64 %rd37, %rd36, %rd8;
shl.b64 %rd38, %rd37, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.f32 %f284, [%rd39];
mul.f32 %f285, %f52, %f284;
st.global.f32 [%rd39], %f285;
add.s32 %r66, %r66, %r4;
cvt.s64.s32	%rd42, %r66;
setp.lt.s64	%p75, %rd42, %rd14;
@%p75 bra BB7_54;

BB7_55:
ret;
}


.visible .entry _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIN3c104HalfEfEEvPT_PlT0_S8_lll(
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIN3c104HalfEfEEvPT_PlT0_S8_lll_param_0,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIN3c104HalfEfEEvPT_PlT0_S8_lll_param_1,
.param .f32 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIN3c104HalfEfEEvPT_PlT0_S8_lll_param_2,
.param .f32 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIN3c104HalfEfEEvPT_PlT0_S8_lll_param_3,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIN3c104HalfEfEEvPT_PlT0_S8_lll_param_4,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIN3c104HalfEfEEvPT_PlT0_S8_lll_param_5,
.param .u64 _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIN3c104HalfEfEEvPT_PlT0_S8_lll_param_6
)
{
.reg .pred %p<76>;
.reg .b16 %rs<7>;
.reg .f32 %f<316>;
.reg .b32 %r<67>;
.reg .f64 %fd<5>;
.reg .b64 %rd<43>;


ld.param.u64 %rd13, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIN3c104HalfEfEEvPT_PlT0_S8_lll_param_0];
ld.param.u64 %rd16, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIN3c104HalfEfEEvPT_PlT0_S8_lll_param_1];
ld.param.f32 %f53, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIN3c104HalfEfEEvPT_PlT0_S8_lll_param_3];
ld.param.u64 %rd14, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIN3c104HalfEfEEvPT_PlT0_S8_lll_param_4];
ld.param.u64 %rd17, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIN3c104HalfEfEEvPT_PlT0_S8_lll_param_5];
ld.param.u64 %rd15, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIN3c104HalfEfEEvPT_PlT0_S8_lll_param_6];
cvta.to.global.u64 %rd18, %rd16;
mov.u32 %r15, %ctaid.x;
mul.wide.u32 %rd19, %r15, 8;
add.s64 %rd20, %rd18, %rd19;
ld.global.u64 %rd21, [%rd20];
mul.lo.s64 %rd1, %rd21, %rd17;
mov.u32 %r63, %tid.x;
cvt.s64.s32	%rd40, %r63;
mov.f32 %f312, 0f00000000;
setp.ge.s64	%p3, %rd40, %rd14;
@%p3 bra BB8_21;

mul.f32 %f1, %f53, 0f3F000000;
mul.f32 %f2, %f53, 0f39000000;
mov.f32 %f313, 0f00000000;
cvt.rzi.f32.f32	%f61, %f1;
fma.rn.f32 %f62, %f61, 0fC0000000, %f53;
abs.f32 %f5, %f62;

BB8_2:
mov.u64 %rd3, %rd40;
cvt.s64.s32 %rd22, %rd1;
mul.lo.s64 %rd23, %rd3, %rd15;
add.s64 %rd24, %rd23, %rd22;
cvta.to.global.u64 %rd25, %rd13;
shl.b64 %rd26, %rd24, 1;
add.s64 %rd27, %rd25, %rd26;
ld.global.u16 %rs2, [%rd27];

	{ cvt.f32.f16 %f56, %rs2;}


	setp.eq.f32	%p4, %f53, 0f3F800000;
@%p4 bra BB8_19;
bra.uni BB8_3;

BB8_19:
abs.f32 %f296, %f56;
bra.uni BB8_20;

BB8_3:
setp.eq.f32	%p5, %f53, 0f40000000;
@%p5 bra BB8_18;
bra.uni BB8_4;

BB8_18:
mul.f32 %f296, %f56, %f56;
bra.uni BB8_20;

BB8_4:
abs.f32 %f6, %f56;
setp.lt.f32	%p6, %f6, 0f00800000;
mul.f32 %f63, %f6, 0f4B800000;
selp.f32	%f64, 0fC3170000, 0fC2FE0000, %p6;
selp.f32	%f65, %f63, %f6, %p6;
mov.b32 %r16, %f65;
and.b32 %r17, %r16, 8388607;
or.b32 %r18, %r17, 1065353216;
mov.b32 %f66, %r18;
shr.u32 %r19, %r16, 23;
cvt.rn.f32.u32	%f67, %r19;
add.f32 %f68, %f64, %f67;
setp.gt.f32	%p7, %f66, 0f3FB504F3;
mul.f32 %f69, %f66, 0f3F000000;
add.f32 %f70, %f68, 0f3F800000;
selp.f32	%f71, %f69, %f66, %p7;
selp.f32	%f72, %f70, %f68, %p7;
add.f32 %f73, %f71, 0fBF800000;
add.f32 %f58, %f71, 0f3F800000;

	rcp.approx.ftz.f32 %f57,%f58;

	add.f32 %f74, %f73, %f73;
mul.f32 %f75, %f57, %f74;
mul.f32 %f76, %f75, %f75;
mov.f32 %f77, 0f3C4CAF63;
mov.f32 %f78, 0f3B18F0FE;
fma.rn.f32 %f79, %f78, %f76, %f77;
mov.f32 %f80, 0f3DAAAABD;
fma.rn.f32 %f81, %f79, %f76, %f80;
mul.rn.f32 %f82, %f81, %f76;
mul.rn.f32 %f83, %f82, %f75;
sub.f32 %f84, %f73, %f75;
neg.f32 %f85, %f75;
add.f32 %f86, %f84, %f84;
fma.rn.f32 %f87, %f85, %f73, %f86;
mul.rn.f32 %f88, %f57, %f87;
add.f32 %f89, %f83, %f75;
sub.f32 %f90, %f75, %f89;
add.f32 %f91, %f83, %f90;
add.f32 %f92, %f88, %f91;
add.f32 %f93, %f89, %f92;
sub.f32 %f94, %f89, %f93;
add.f32 %f95, %f92, %f94;
mov.f32 %f96, 0f3F317200;
mul.rn.f32 %f97, %f72, %f96;
mov.f32 %f98, 0f35BFBE8E;
mul.rn.f32 %f99, %f72, %f98;
add.f32 %f100, %f97, %f93;
sub.f32 %f101, %f97, %f100;
add.f32 %f102, %f93, %f101;
add.f32 %f103, %f95, %f102;
add.f32 %f104, %f99, %f103;
add.f32 %f105, %f100, %f104;
sub.f32 %f106, %f100, %f105;
add.f32 %f107, %f104, %f106;
abs.f32 %f7, %f53;
setp.gt.f32	%p8, %f7, 0f77F684DF;
selp.f32	%f108, %f2, %f53, %p8;
mul.rn.f32 %f109, %f108, %f105;
neg.f32 %f110, %f109;
fma.rn.f32 %f111, %f108, %f105, %f110;
fma.rn.f32 %f112, %f108, %f107, %f111;
mov.f32 %f113, 0f00000000;
fma.rn.f32 %f114, %f113, %f105, %f112;
add.rn.f32 %f115, %f109, %f114;
neg.f32 %f116, %f115;
add.rn.f32 %f117, %f109, %f116;
add.rn.f32 %f118, %f117, %f114;
mov.b32 %r20, %f115;
setp.eq.s32	%p9, %r20, 1118925336;
add.s32 %r21, %r20, -1;
mov.b32 %f119, %r21;
add.f32 %f120, %f118, 0f37000000;
selp.f32	%f121, %f119, %f115, %p9;
selp.f32	%f8, %f120, %f118, %p9;
mul.f32 %f122, %f121, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f123, %f122;
mov.f32 %f124, 0fBF317200;
fma.rn.f32 %f125, %f123, %f124, %f121;
mov.f32 %f126, 0fB5BFBE8E;
fma.rn.f32 %f127, %f123, %f126, %f125;
mul.f32 %f60, %f127, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f59,%f60;

	add.f32 %f128, %f123, 0f00000000;
ex2.approx.f32 %f129, %f128;
mul.f32 %f130, %f59, %f129;
setp.lt.f32	%p10, %f121, 0fC2D20000;
selp.f32	%f131, 0f00000000, %f130, %p10;
setp.gt.f32	%p11, %f121, 0f42D20000;
selp.f32	%f294, 0f7F800000, %f131, %p11;
setp.eq.f32	%p12, %f294, 0f7F800000;
@%p12 bra BB8_6;

fma.rn.f32 %f294, %f294, %f8, %f294;

BB8_6:
setp.lt.f32	%p13, %f56, 0f00000000;
setp.eq.f32	%p14, %f5, 0f3F800000;
and.pred %p1, %p13, %p14;
mov.b32 %r22, %f294;
xor.b32 %r23, %r22, -2147483648;
mov.b32 %f132, %r23;
selp.f32	%f295, %f132, %f294, %p1;
setp.eq.f32	%p15, %f56, 0f00000000;
@%p15 bra BB8_9;
bra.uni BB8_7;

BB8_9:
add.f32 %f134, %f56, %f56;
mov.b32 %r24, %f134;
selp.b32	%r25, %r24, 0, %p14;
or.b32 %r26, %r25, 2139095040;
setp.lt.f32	%p19, %f53, 0f00000000;
selp.b32	%r27, %r26, %r25, %p19;
mov.b32 %f295, %r27;
bra.uni BB8_10;

BB8_7:
setp.geu.f32	%p16, %f56, 0f00000000;
@%p16 bra BB8_10;

cvt.rzi.f32.f32	%f133, %f53;
setp.neu.f32	%p17, %f133, %f53;
selp.f32	%f295, 0f7FFFFFFF, %f295, %p17;

BB8_10:
abs.f32 %f288, %f53;
add.f32 %f135, %f6, %f288;
mov.b32 %r28, %f135;
setp.lt.s32	%p20, %r28, 2139095040;
@%p20 bra BB8_17;

abs.f32 %f292, %f53;
setp.gtu.f32	%p21, %f6, 0f7F800000;
setp.gtu.f32	%p22, %f292, 0f7F800000;
or.pred %p23, %p21, %p22;
@%p23 bra BB8_16;
bra.uni BB8_12;

BB8_16:
add.f32 %f295, %f56, %f53;
bra.uni BB8_17;

BB8_12:
abs.f32 %f293, %f53;
setp.eq.f32	%p24, %f293, 0f7F800000;
@%p24 bra BB8_15;
bra.uni BB8_13;

BB8_15:
setp.lt.f32	%p27, %f53, 0f00000000;
setp.gt.f32	%p28, %f6, 0f3F800000;
selp.b32	%r32, 2139095040, 0, %p28;
xor.b32 %r33, %r32, 2139095040;
selp.b32	%r34, %r33, %r32, %p27;
mov.b32 %f136, %r34;
setp.eq.f32	%p29, %f56, 0fBF800000;
selp.f32	%f295, 0f3F800000, %f136, %p29;
bra.uni BB8_17;

BB8_13:
setp.neu.f32	%p25, %f6, 0f7F800000;
@%p25 bra BB8_17;

setp.ltu.f32	%p26, %f53, 0f00000000;
selp.b32	%r29, 0, 2139095040, %p26;
or.b32 %r30, %r29, -2147483648;
selp.b32	%r31, %r30, %r29, %p1;
mov.b32 %f295, %r31;

BB8_17:
setp.eq.f32	%p30, %f56, 0f3F800000;
setp.eq.f32	%p31, %f53, 0f00000000;
or.pred %p32, %p30, %p31;
selp.f32	%f296, 0f3F800000, %f295, %p32;

BB8_20:
add.f32 %f313, %f313, %f296;
mov.u32 %r35, %ntid.x;
add.s32 %r63, %r35, %r63;
cvt.s64.s32	%rd40, %r63;
setp.lt.s64	%p33, %rd40, %rd14;
mov.f32 %f312, %f313;
@%p33 bra BB8_2;

BB8_21:
mov.f32 %f25, %f312;
mov.f32 %f307, 0f00000000;
mov.u32 %r4, %ntid.x;
setp.eq.s32	%p34, %r4, 0;
@%p34 bra BB8_36;

mov.u32 %r36, %tid.x;
mul.wide.u32 %rd28, %r36, 4;
mov.u64 %rd29, _ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE;
add.s64 %rd5, %rd29, %rd28;
setp.ge.u32	%p35, %r36, %r4;
@%p35 bra BB8_24;

st.shared.f32 [%rd5], %f25;

BB8_24:
bar.sync 0;
mov.u32 %r5, WARP_SZ;
min.u32 %r6, %r4, %r5;
setp.ge.u32	%p36, %r5, %r4;
mov.f32 %f309, %f25;
@%p36 bra BB8_30;

div.u32 %r38, %r36, %r5;
setp.ne.s32	%p37, %r38, 0;
mov.f32 %f299, %f25;
mov.f32 %f309, %f299;
@%p37 bra BB8_30;

setp.lt.u32	%p38, %r36, %r4;
selp.f32	%f310, %f25, 0f00000000, %p38;
add.s32 %r64, %r5, %r36;
setp.ge.u32	%p39, %r64, %r4;
@%p39 bra BB8_29;

mov.f32 %f311, %f310;

BB8_28:
mul.wide.u32 %rd30, %r64, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f138, [%rd32];
add.f32 %f311, %f311, %f138;
add.s32 %r64, %r64, %r5;
setp.lt.u32	%p40, %r64, %r4;
mov.f32 %f310, %f311;
@%p40 bra BB8_28;

BB8_29:
mov.f32 %f309, %f310;
st.shared.f32 [%rd5], %f309;

BB8_30:
mov.f32 %f30, %f309;
bar.sync 0;
setp.ne.s32	%p41, %r36, 0;
mov.f32 %f307, %f30;
@%p41 bra BB8_36;

setp.eq.s32	%p42, %r6, 32;
@%p42 bra BB8_35;
bra.uni BB8_32;

BB8_35:
ld.shared.f32 %f140, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+4];
add.f32 %f141, %f30, %f140;
ld.shared.f32 %f142, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+8];
add.f32 %f143, %f141, %f142;
ld.shared.f32 %f144, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+12];
add.f32 %f145, %f143, %f144;
ld.shared.f32 %f146, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+16];
add.f32 %f147, %f145, %f146;
ld.shared.f32 %f148, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+20];
add.f32 %f149, %f147, %f148;
ld.shared.f32 %f150, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+24];
add.f32 %f151, %f149, %f150;
ld.shared.f32 %f152, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+28];
add.f32 %f153, %f151, %f152;
ld.shared.f32 %f154, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+32];
add.f32 %f155, %f153, %f154;
ld.shared.f32 %f156, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+36];
add.f32 %f157, %f155, %f156;
ld.shared.f32 %f158, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+40];
add.f32 %f159, %f157, %f158;
ld.shared.f32 %f160, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+44];
add.f32 %f161, %f159, %f160;
ld.shared.f32 %f162, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+48];
add.f32 %f163, %f161, %f162;
ld.shared.f32 %f164, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+52];
add.f32 %f165, %f163, %f164;
ld.shared.f32 %f166, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+56];
add.f32 %f167, %f165, %f166;
ld.shared.f32 %f168, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+60];
add.f32 %f169, %f167, %f168;
ld.shared.f32 %f170, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+64];
add.f32 %f171, %f169, %f170;
ld.shared.f32 %f172, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+68];
add.f32 %f173, %f171, %f172;
ld.shared.f32 %f174, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+72];
add.f32 %f175, %f173, %f174;
ld.shared.f32 %f176, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+76];
add.f32 %f177, %f175, %f176;
ld.shared.f32 %f178, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+80];
add.f32 %f179, %f177, %f178;
ld.shared.f32 %f180, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+84];
add.f32 %f181, %f179, %f180;
ld.shared.f32 %f182, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+88];
add.f32 %f183, %f181, %f182;
ld.shared.f32 %f184, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+92];
add.f32 %f185, %f183, %f184;
ld.shared.f32 %f186, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+96];
add.f32 %f187, %f185, %f186;
ld.shared.f32 %f188, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+100];
add.f32 %f189, %f187, %f188;
ld.shared.f32 %f190, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+104];
add.f32 %f191, %f189, %f190;
ld.shared.f32 %f192, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+108];
add.f32 %f193, %f191, %f192;
ld.shared.f32 %f194, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+112];
add.f32 %f195, %f193, %f194;
ld.shared.f32 %f196, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+116];
add.f32 %f197, %f195, %f196;
ld.shared.f32 %f198, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+120];
add.f32 %f199, %f197, %f198;
ld.shared.f32 %f200, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE+124];
add.f32 %f307, %f199, %f200;
bra.uni BB8_36;

BB8_32:
add.s64 %rd41, %rd29, 4;
mov.u32 %r65, 1;
setp.lt.u32	%p43, %r6, 2;
mov.f32 %f305, %f30;
mov.f32 %f307, %f305;
@%p43 bra BB8_36;

mov.f32 %f308, %f30;

BB8_34:
ld.shared.f32 %f139, [%rd41];
add.f32 %f308, %f308, %f139;
add.s64 %rd41, %rd41, 4;
add.s32 %r65, %r65, 1;
setp.lt.u32	%p44, %r65, %r6;
mov.f32 %f307, %f308;
@%p44 bra BB8_34;

BB8_36:
mov.u32 %r66, %tid.x;
setp.ne.s32	%p45, %r66, 0;
@%p45 bra BB8_51;

rcp.rn.f32 %f35, %f53;
mul.f32 %f205, %f35, 0f3F000000;
cvt.rzi.f32.f32	%f206, %f205;
fma.rn.f32 %f207, %f206, 0fC0000000, %f35;
abs.f32 %f36, %f207;
abs.f32 %f37, %f307;
setp.lt.f32	%p46, %f37, 0f00800000;
mul.f32 %f208, %f37, 0f4B800000;
selp.f32	%f209, 0fC3170000, 0fC2FE0000, %p46;
selp.f32	%f210, %f208, %f37, %p46;
mov.b32 %r43, %f210;
and.b32 %r44, %r43, 8388607;
or.b32 %r45, %r44, 1065353216;
mov.b32 %f211, %r45;
shr.u32 %r46, %r43, 23;
cvt.rn.f32.u32	%f212, %r46;
add.f32 %f213, %f209, %f212;
setp.gt.f32	%p47, %f211, 0f3FB504F3;
mul.f32 %f214, %f211, 0f3F000000;
add.f32 %f215, %f213, 0f3F800000;
selp.f32	%f216, %f214, %f211, %p47;
selp.f32	%f217, %f215, %f213, %p47;
add.f32 %f218, %f216, 0fBF800000;
add.f32 %f202, %f216, 0f3F800000;

	rcp.approx.ftz.f32 %f201,%f202;

	add.f32 %f219, %f218, %f218;
mul.f32 %f220, %f201, %f219;
mul.f32 %f221, %f220, %f220;
mov.f32 %f222, 0f3C4CAF63;
mov.f32 %f223, 0f3B18F0FE;
fma.rn.f32 %f224, %f223, %f221, %f222;
mov.f32 %f225, 0f3DAAAABD;
fma.rn.f32 %f226, %f224, %f221, %f225;
mul.rn.f32 %f227, %f226, %f221;
mul.rn.f32 %f228, %f227, %f220;
sub.f32 %f229, %f218, %f220;
neg.f32 %f230, %f220;
add.f32 %f231, %f229, %f229;
fma.rn.f32 %f232, %f230, %f218, %f231;
mul.rn.f32 %f233, %f201, %f232;
add.f32 %f234, %f228, %f220;
sub.f32 %f235, %f220, %f234;
add.f32 %f236, %f228, %f235;
add.f32 %f237, %f233, %f236;
add.f32 %f238, %f234, %f237;
sub.f32 %f239, %f234, %f238;
add.f32 %f240, %f237, %f239;
mov.f32 %f241, 0f3F317200;
mul.rn.f32 %f242, %f217, %f241;
mov.f32 %f243, 0f35BFBE8E;
mul.rn.f32 %f244, %f217, %f243;
add.f32 %f245, %f242, %f238;
sub.f32 %f246, %f242, %f245;
add.f32 %f247, %f238, %f246;
add.f32 %f248, %f240, %f247;
add.f32 %f249, %f244, %f248;
add.f32 %f250, %f245, %f249;
sub.f32 %f251, %f245, %f250;
add.f32 %f252, %f249, %f251;
abs.f32 %f38, %f35;
setp.gt.f32	%p48, %f38, 0f77F684DF;
mul.f32 %f253, %f35, 0f39000000;
selp.f32	%f254, %f253, %f35, %p48;
mul.rn.f32 %f255, %f254, %f250;
neg.f32 %f256, %f255;
fma.rn.f32 %f257, %f254, %f250, %f256;
fma.rn.f32 %f258, %f254, %f252, %f257;
mov.f32 %f259, 0f00000000;
fma.rn.f32 %f260, %f259, %f250, %f258;
add.rn.f32 %f261, %f255, %f260;
neg.f32 %f262, %f261;
add.rn.f32 %f263, %f255, %f262;
add.rn.f32 %f264, %f263, %f260;
mov.b32 %r47, %f261;
setp.eq.s32	%p49, %r47, 1118925336;
add.s32 %r48, %r47, -1;
mov.b32 %f265, %r48;
add.f32 %f266, %f264, 0f37000000;
selp.f32	%f267, %f265, %f261, %p49;
selp.f32	%f39, %f266, %f264, %p49;
mul.f32 %f268, %f267, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f269, %f268;
mov.f32 %f270, 0fBF317200;
fma.rn.f32 %f271, %f269, %f270, %f267;
mov.f32 %f272, 0fB5BFBE8E;
fma.rn.f32 %f273, %f269, %f272, %f271;
mul.f32 %f204, %f273, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f203,%f204;

	add.f32 %f274, %f269, 0f00000000;
ex2.approx.f32 %f275, %f274;
mul.f32 %f276, %f203, %f275;
setp.lt.f32	%p50, %f267, 0fC2D20000;
selp.f32	%f277, 0f00000000, %f276, %p50;
setp.gt.f32	%p51, %f267, 0f42D20000;
selp.f32	%f314, 0f7F800000, %f277, %p51;
setp.eq.f32	%p52, %f314, 0f7F800000;
@%p52 bra BB8_39;

fma.rn.f32 %f314, %f314, %f39, %f314;

BB8_39:
setp.lt.f32	%p53, %f307, 0f00000000;
setp.eq.f32	%p54, %f36, 0f3F800000;
and.pred %p2, %p53, %p54;
mov.b32 %r49, %f314;
xor.b32 %r50, %r49, -2147483648;
mov.b32 %f278, %r50;
selp.f32	%f315, %f278, %f314, %p2;
setp.eq.f32	%p55, %f307, 0f00000000;
@%p55 bra BB8_42;
bra.uni BB8_40;

BB8_42:
add.f32 %f280, %f307, %f307;
mov.b32 %r51, %f280;
selp.b32	%r52, %r51, 0, %p54;
or.b32 %r53, %r52, 2139095040;
setp.lt.f32	%p59, %f35, 0f00000000;
selp.b32	%r54, %r53, %r52, %p59;
mov.b32 %f315, %r54;
bra.uni BB8_43;

BB8_40:
setp.geu.f32	%p56, %f307, 0f00000000;
@%p56 bra BB8_43;

cvt.rzi.f32.f32	%f279, %f35;
setp.neu.f32	%p57, %f279, %f35;
selp.f32	%f315, 0f7FFFFFFF, %f315, %p57;

BB8_43:
add.f32 %f281, %f37, %f38;
mov.b32 %r55, %f281;
setp.lt.s32	%p60, %r55, 2139095040;
@%p60 bra BB8_50;

setp.gtu.f32	%p61, %f37, 0f7F800000;
setp.gtu.f32	%p62, %f38, 0f7F800000;
or.pred %p63, %p61, %p62;
@%p63 bra BB8_49;
bra.uni BB8_45;

BB8_49:
add.f32 %f315, %f307, %f35;
bra.uni BB8_50;

BB8_45:
setp.eq.f32	%p64, %f38, 0f7F800000;
@%p64 bra BB8_48;
bra.uni BB8_46;

BB8_48:
setp.gt.f32	%p67, %f37, 0f3F800000;
selp.b32	%r59, 2139095040, 0, %p67;
xor.b32 %r60, %r59, 2139095040;
setp.lt.f32	%p68, %f35, 0f00000000;
selp.b32	%r61, %r60, %r59, %p68;
mov.b32 %f282, %r61;
setp.eq.f32	%p69, %f307, 0fBF800000;
selp.f32	%f315, 0f3F800000, %f282, %p69;
bra.uni BB8_50;

BB8_46:
setp.neu.f32	%p65, %f37, 0f7F800000;
@%p65 bra BB8_50;

setp.ltu.f32	%p66, %f35, 0f00000000;
selp.b32	%r56, 0, 2139095040, %p66;
or.b32 %r57, %r56, -2147483648;
selp.b32	%r58, %r57, %r56, %p2;
mov.b32 %f315, %r58;

BB8_50:
setp.eq.f32	%p70, %f35, 0f00000000;
setp.eq.f32	%p71, %f307, 0f3F800000;
or.pred %p72, %p71, %p70;
selp.f32	%f283, 0f3F800000, %f315, %p72;
st.shared.f32 [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE], %f283;

BB8_51:
bar.sync 0;
ld.param.f32 %f290, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIN3c104HalfEfEEvPT_PlT0_S8_lll_param_2];
ld.shared.f32 %f51, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a4smemE];
setp.leu.f32	%p73, %f51, %f290;
@%p73 bra BB8_55;

ld.param.f32 %f291, [_ZN2at6native68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a13renorm_kernelIN3c104HalfEfEEvPT_PlT0_S8_lll_param_2];
cvt.s64.s32	%rd42, %r66;
cvt.f64.f32	%fd1, %f51;
add.f64 %fd2, %fd1, 0d3E7AD7F29ABCAF48;
cvt.f64.f32	%fd3, %f291;
div.rn.f64 %fd4, %fd3, %fd2;
cvt.rn.f32.f64	%f284, %fd4;

	{ cvt.rn.f16.f32 %rs3, %f284;}


	setp.ge.s64	%p74, %rd42, %rd14;
@%p74 bra BB8_55;

cvt.s64.s32 %rd8, %rd1;
cvta.to.global.u64 %rd10, %rd13;

BB8_54:
mul.lo.s64 %rd36, %rd42, %rd15;
add.s64 %rd37, %rd36, %rd8;
shl.b64 %rd38, %rd37, 1;
add.s64 %rd39, %rd10, %rd38;
ld.global.u16 %rs4, [%rd39];

	{ cvt.f32.f16 %f285, %rs4;}


	
	{ cvt.f32.f16 %f286, %rs3;}


	mul.f32 %f287, %f285, %f286;

	{ cvt.rn.f16.f32 %rs6, %f287;}


	st.global.u16 [%rd39], %rs6;
add.s32 %r66, %r66, %r4;
cvt.s64.s32	%rd42, %r66;
setp.lt.s64	%p75, %rd42, %rd14;
@%p75 bra BB8_54;

BB8_55:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB9_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd12;

BB9_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB9_5;

cvta.to.global.u64 %rd15, %rd9;
cvt.u64.u32	%rd16, %r26;
add.s64 %rd20, %rd16, %rd8;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd19, %rd15, %rd17;
cvt.u64.u32	%rd3, %r6;

BB9_4:
st.global.u64 [%rd19], %rd20;
add.s64 %rd20, %rd20, %rd3;
shl.b64 %rd18, %rd3, 3;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB9_4;

BB9_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB10_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd19;

BB10_2:
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
add.s64 %rd26, %rd24, %rd14;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB10_4;

BB10_3:
st.global.u64 [%rd25], %rd26;
add.s64 %rd26, %rd26, %rd4;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB10_3;

BB10_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0[64]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<7>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+48];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+28];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd2, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd3, %rd2;
setp.eq.s64	%p2, %rd3, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB11_2;

cvt.s64.s32	%rd4, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r24;
mov.u64 %rd5, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd6, %rd5;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd6;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd4;

BB11_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;

BB11_3:
mov.u32 %r8, %r26;
add.s32 %r26, %r8, %r6;
setp.lt.u32	%p4, %r8, %r10;
@%p4 bra BB11_3;

ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<14>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd7, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+32];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd8, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd9, %rd8;
setp.eq.s64	%p2, %rd9, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB12_2;

cvt.s64.s32	%rd10, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r18;
mov.u64 %rd11, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd12, %rd11;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd12;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd10;

BB12_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd2, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd13, %r21;

BB12_3:
mov.u64 %rd4, %rd13;
add.s64 %rd13, %rd4, %rd2;
setp.lt.s64	%p4, %rd4, %rd7;
@%p4 bra BB12_3;

ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[104]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<65>;
.reg .b64 %rd<40>;


ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r35, %r36}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r39, %r40}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd15, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd16, %rd15;
setp.eq.s64	%p2, %rd16, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB13_2;

cvt.s64.s32	%rd17, %r36;
mov.u32 %r41, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r41;
mov.u64 %rd18, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd19, %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd19;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd17;

BB13_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r42, %ctaid.x;
add.s32 %r4, %r42, %r32;
bar.sync 0;
mad.lo.s32 %r62, %r4, %r3, %r1;
setp.ge.u32	%p4, %r62, %r25;
@%p4 bra BB13_8;

cvta.to.global.u64 %rd20, %rd12;
cvta.to.global.u64 %rd1, %rd13;
mul.lo.s32 %r8, %r3, %r33;
cvt.u64.u32	%rd21, %r62;
add.s64 %rd39, %rd21, %rd11;
mul.wide.u32 %rd22, %r62, 4;
add.s64 %rd38, %rd20, %rd22;
neg.s32 %r43, %r24;
cvt.u64.u32	%rd4, %r43;
shr.u32 %r9, %r24, 1;

BB13_4:
cvt.u32.u64	%r44, %rd4;
cvt.u32.u64	%r45, %rd39;
and.b32 %r46, %r45, %r44;
mul.lo.s32 %r47, %r46, %r40;
add.s32 %r48, %r46, %r9;
mul.lo.s32 %r49, %r48, %r40;
min.u32 %r11, %r49, %r39;
sub.s32 %r50, %r39, %r47;
mul.lo.s32 %r51, %r9, %r40;
min.u32 %r52, %r50, %r51;
sub.s32 %r53, %r39, %r11;
min.u32 %r54, %r53, %r51;
add.s32 %r55, %r54, %r52;
cvt.u64.u32	%rd23, %r40;
mul.lo.s64 %rd24, %rd39, %rd23;
cvt.u64.u32	%rd7, %r47;
sub.s64 %rd25, %rd24, %rd7;
cvt.u32.u64	%r56, %rd25;
min.u32 %r12, %r56, %r55;
setp.lt.u32	%p5, %r12, %r54;
sub.s32 %r57, %r12, %r54;
selp.b32	%r64, 0, %r57, %p5;
min.u32 %r63, %r52, %r12;
setp.ge.u32	%p6, %r64, %r63;
@%p6 bra BB13_7;

cvt.u64.u32	%rd8, %r11;
add.s32 %r15, %r12, -1;

BB13_6:
add.s32 %r58, %r63, %r64;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r15, %r59;
cvt.u64.u32	%rd26, %r60;
add.s64 %rd27, %rd26, %rd8;
shl.b64 %rd28, %rd27, 3;
add.s64 %rd29, %rd1, %rd28;
cvt.u64.u32	%rd30, %r59;
add.s64 %rd31, %rd30, %rd7;
shl.b64 %rd32, %rd31, 3;
add.s64 %rd33, %rd1, %rd32;
ld.global.u64 %rd34, [%rd33];
ld.global.u64 %rd35, [%rd29];
setp.lt.s64	%p7, %rd35, %rd34;
add.s32 %r61, %r59, 1;
selp.b32	%r64, %r64, %r61, %p7;
selp.b32	%r63, %r59, %r63, %p7;
setp.lt.u32	%p8, %r64, %r63;
@%p8 bra BB13_6;

BB13_7:
st.global.u32 [%rd38], %r64;
cvt.u64.u32	%rd36, %r8;
add.s64 %rd39, %rd39, %rd36;
mul.wide.u32 %rd37, %r8, 4;
add.s64 %rd38, %rd38, %rd37;
add.s32 %r62, %r62, %r8;
setp.lt.u32	%p9, %r62, %r25;
@%p9 bra BB13_4;

BB13_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[104]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<19>;
.reg .b32 %r<60>;
.reg .b64 %rd<45>;


ld.param.v2.u32 {%r27, %r28}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r29, %r30}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd21, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd22, %rd21;
setp.eq.s64	%p2, %rd22, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB14_2;

cvt.s64.s32	%rd23, %r30;
mov.u32 %r35, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r35;
mov.u64 %rd24, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd25, %rd24;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd25;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd23;

BB14_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r36, %ctaid.x;
add.s32 %r3, %r36, %r26;
bar.sync 0;
mad.lo.s32 %r37, %r3, %r2, %r1;
cvt.s64.s32	%rd42, %r37;
setp.ge.s64	%p4, %rd42, %rd20;
@%p4 bra BB14_8;

cvta.to.global.u64 %rd26, %rd17;
cvta.to.global.u64 %rd3, %rd18;
mul.lo.s32 %r38, %r2, %r27;
cvt.s64.s32	%rd4, %r38;
add.s64 %rd44, %rd42, %rd16;
shl.b64 %rd27, %rd42, 2;
add.s64 %rd43, %rd26, %rd27;
neg.s32 %r39, %r19;
cvt.u64.u32	%rd7, %r39;
shr.u32 %r6, %r19, 1;

BB14_4:
cvt.u32.u64	%r40, %rd7;
cvt.u32.u64	%r41, %rd44;
and.b32 %r42, %r41, %r40;
mul.lo.s32 %r43, %r42, %r34;
add.s32 %r44, %r42, %r6;
mul.lo.s32 %r45, %r44, %r34;
min.u32 %r7, %r45, %r33;
sub.s32 %r46, %r33, %r43;
mul.lo.s32 %r47, %r6, %r34;
min.u32 %r48, %r46, %r47;
sub.s32 %r49, %r33, %r7;
min.u32 %r50, %r49, %r47;
add.s32 %r51, %r50, %r48;
cvt.u64.u32	%rd28, %r34;
mul.lo.s64 %rd29, %rd44, %rd28;
cvt.u64.u32	%rd11, %r43;
sub.s64 %rd30, %rd29, %rd11;
cvt.u32.u64	%r52, %rd30;
min.u32 %r8, %r52, %r51;
setp.lt.u32	%p5, %r8, %r50;
sub.s32 %r53, %r8, %r50;
selp.b32	%r59, 0, %r53, %p5;
min.u32 %r58, %r48, %r8;
setp.ge.u32	%p6, %r59, %r58;
@%p6 bra BB14_7;

cvt.u64.u32	%rd12, %r7;
add.s32 %r11, %r8, -1;

BB14_6:
add.s32 %r54, %r58, %r59;
shr.u32 %r55, %r54, 1;
sub.s32 %r56, %r11, %r55;
cvt.u64.u32	%rd31, %r56;
add.s64 %rd32, %rd31, %rd12;
shl.b64 %rd33, %rd32, 3;
add.s64 %rd34, %rd3, %rd33;
cvt.u64.u32	%rd35, %r55;
add.s64 %rd36, %rd35, %rd11;
shl.b64 %rd37, %rd36, 3;
add.s64 %rd38, %rd3, %rd37;
ld.global.u64 %rd39, [%rd38];
ld.global.u64 %rd40, [%rd34];
setp.lt.s64	%p7, %rd40, %rd39;
add.s32 %r57, %r55, 1;
selp.b32	%r59, %r59, %r57, %p7;
selp.b32	%r58, %r55, %r58, %p7;
setp.lt.u32	%p8, %r59, %r58;
@%p8 bra BB14_6;

BB14_7:
st.global.u32 [%rd43], %r59;
add.s64 %rd44, %rd44, %rd4;
shl.b64 %rd41, %rd4, 2;
add.s64 %rd43, %rd43, %rd41;
add.s64 %rd42, %rd42, %rd4;
setp.lt.s64	%p9, %rd42, %rd20;
@%p9 bra BB14_4;

BB14_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[96]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<65>;
.reg .b64 %rd<39>;


ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r35, %r36}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r39, %r40}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd14, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd15, %rd14;
setp.eq.s64	%p2, %rd15, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB15_2;

cvt.s64.s32	%rd16, %r36;
mov.u32 %r41, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r41;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd18, %rd17;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd16;

BB15_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r42, %ctaid.x;
add.s32 %r4, %r42, %r32;
bar.sync 0;
mad.lo.s32 %r62, %r4, %r3, %r1;
setp.ge.u32	%p4, %r62, %r25;
@%p4 bra BB15_8;

cvta.to.global.u64 %rd19, %rd12;
cvta.to.global.u64 %rd1, %rd13;
mul.lo.s32 %r8, %r3, %r33;
cvt.u64.u32	%rd20, %r62;
add.s64 %rd38, %rd20, %rd11;
mul.wide.u32 %rd21, %r62, 4;
add.s64 %rd37, %rd19, %rd21;
neg.s32 %r43, %r24;
cvt.u64.u32	%rd4, %r43;
shr.u32 %r9, %r24, 1;

BB15_4:
cvt.u32.u64	%r44, %rd4;
cvt.u32.u64	%r45, %rd38;
and.b32 %r46, %r45, %r44;
mul.lo.s32 %r47, %r46, %r40;
add.s32 %r48, %r46, %r9;
mul.lo.s32 %r49, %r48, %r40;
min.u32 %r11, %r49, %r39;
sub.s32 %r50, %r39, %r47;
mul.lo.s32 %r51, %r9, %r40;
min.u32 %r52, %r50, %r51;
sub.s32 %r53, %r39, %r11;
min.u32 %r54, %r53, %r51;
add.s32 %r55, %r54, %r52;
cvt.u64.u32	%rd22, %r40;
mul.lo.s64 %rd23, %rd38, %rd22;
cvt.u64.u32	%rd7, %r47;
sub.s64 %rd24, %rd23, %rd7;
cvt.u32.u64	%r56, %rd24;
min.u32 %r12, %r56, %r55;
setp.lt.u32	%p5, %r12, %r54;
sub.s32 %r57, %r12, %r54;
selp.b32	%r64, 0, %r57, %p5;
min.u32 %r63, %r52, %r12;
setp.ge.u32	%p6, %r64, %r63;
@%p6 bra BB15_7;

cvt.u64.u32	%rd8, %r11;
add.s32 %r15, %r12, -1;

BB15_6:
add.s32 %r58, %r63, %r64;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r15, %r59;
cvt.u64.u32	%rd25, %r60;
add.s64 %rd26, %rd25, %rd8;
cvt.u64.u32	%rd27, %r59;
add.s64 %rd28, %rd27, %rd7;
shl.b64 %rd29, %rd26, 4;
add.s64 %rd30, %rd1, %rd29;
shl.b64 %rd31, %rd28, 4;
add.s64 %rd32, %rd1, %rd31;
ld.global.u64 %rd33, [%rd32];
ld.global.u64 %rd34, [%rd30];
setp.lt.s64	%p7, %rd34, %rd33;
add.s32 %r61, %r59, 1;
selp.b32	%r64, %r64, %r61, %p7;
selp.b32	%r63, %r59, %r63, %p7;
setp.lt.u32	%p8, %r64, %r63;
@%p8 bra BB15_6;

BB15_7:
st.global.u32 [%rd37], %r64;
cvt.u64.u32	%rd35, %r8;
add.s64 %rd38, %rd38, %rd35;
mul.wide.u32 %rd36, %r8, 4;
add.s64 %rd37, %rd37, %rd36;
add.s32 %r62, %r62, %r8;
setp.lt.u32	%p9, %r62, %r25;
@%p9 bra BB15_4;

BB15_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[96]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<19>;
.reg .b32 %r<60>;
.reg .b64 %rd<44>;


ld.param.v2.u32 {%r27, %r28}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r29, %r30}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd21, %rd20;
setp.eq.s64	%p2, %rd21, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB16_2;

cvt.s64.s32	%rd22, %r30;
mov.u32 %r35, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r35;
mov.u64 %rd23, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd24, %rd23;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd24;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd22;

BB16_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r36, %ctaid.x;
add.s32 %r3, %r36, %r26;
bar.sync 0;
mad.lo.s32 %r37, %r3, %r2, %r1;
cvt.s64.s32	%rd41, %r37;
setp.ge.s64	%p4, %rd41, %rd19;
@%p4 bra BB16_8;

cvta.to.global.u64 %rd25, %rd17;
cvta.to.global.u64 %rd3, %rd18;
mul.lo.s32 %r38, %r2, %r27;
cvt.s64.s32	%rd4, %r38;
add.s64 %rd43, %rd41, %rd16;
shl.b64 %rd26, %rd41, 2;
add.s64 %rd42, %rd25, %rd26;
neg.s32 %r39, %r19;
cvt.u64.u32	%rd7, %r39;
shr.u32 %r6, %r19, 1;

BB16_4:
cvt.u32.u64	%r40, %rd7;
cvt.u32.u64	%r41, %rd43;
and.b32 %r42, %r41, %r40;
mul.lo.s32 %r43, %r42, %r34;
add.s32 %r44, %r42, %r6;
mul.lo.s32 %r45, %r44, %r34;
min.u32 %r7, %r45, %r33;
sub.s32 %r46, %r33, %r43;
mul.lo.s32 %r47, %r6, %r34;
min.u32 %r48, %r46, %r47;
sub.s32 %r49, %r33, %r7;
min.u32 %r50, %r49, %r47;
add.s32 %r51, %r50, %r48;
cvt.u64.u32	%rd27, %r34;
mul.lo.s64 %rd28, %rd43, %rd27;
cvt.u64.u32	%rd11, %r43;
sub.s64 %rd29, %rd28, %rd11;
cvt.u32.u64	%r52, %rd29;
min.u32 %r8, %r52, %r51;
setp.lt.u32	%p5, %r8, %r50;
sub.s32 %r53, %r8, %r50;
selp.b32	%r59, 0, %r53, %p5;
min.u32 %r58, %r48, %r8;
setp.ge.u32	%p6, %r59, %r58;
@%p6 bra BB16_7;

cvt.u64.u32	%rd12, %r7;
add.s32 %r11, %r8, -1;

BB16_6:
add.s32 %r54, %r58, %r59;
shr.u32 %r55, %r54, 1;
sub.s32 %r56, %r11, %r55;
cvt.u64.u32	%rd30, %r56;
add.s64 %rd31, %rd30, %rd12;
cvt.u64.u32	%rd32, %r55;
add.s64 %rd33, %rd32, %rd11;
shl.b64 %rd34, %rd31, 4;
add.s64 %rd35, %rd3, %rd34;
shl.b64 %rd36, %rd33, 4;
add.s64 %rd37, %rd3, %rd36;
ld.global.u64 %rd38, [%rd37];
ld.global.u64 %rd39, [%rd35];
setp.lt.s64	%p7, %rd39, %rd38;
add.s32 %r57, %r55, 1;
selp.b32	%r59, %r59, %r57, %p7;
selp.b32	%r58, %r55, %r58, %p7;
setp.lt.u32	%p8, %r59, %r58;
@%p8 bra BB16_6;

BB16_7:
st.global.u32 [%rd42], %r59;
add.s64 %rd43, %rd43, %rd4;
shl.b64 %rd40, %rd4, 2;
add.s64 %rd42, %rd42, %rd40;
add.s64 %rd41, %rd41, %rd4;
setp.lt.s64	%p9, %rd41, %rd19;
@%p9 bra BB16_4;

BB16_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[120]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<35>;
.reg .b32 %r<26>;
.reg .b64 %rd<70>;


ld.param.v2.u32 {%r17, %r18}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+112];
ld.param.u32 %r9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd23, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd30, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd31, %rd30;
setp.eq.s64	%p2, %rd31, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB17_2;

cvt.s64.s32	%rd32, %r20;
mov.u32 %r23, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r23;
mov.u64 %rd33, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd34, %rd33;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd34;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd32;

BB17_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
add.s32 %r4, %r24, %r16;
bar.sync 0;
mad.lo.s32 %r25, %r4, %r3, %r1;
setp.ge.u32	%p4, %r25, %r9;
@%p4 bra BB17_8;

cvta.to.global.u64 %rd35, %rd24;
cvta.to.global.u64 %rd1, %rd25;
mul.lo.s32 %r6, %r3, %r17;
cvt.u64.u32	%rd36, %r25;
add.s64 %rd67, %rd36, %rd23;
mul.wide.u32 %rd37, %r25, 8;
add.s64 %rd66, %rd35, %rd37;
neg.s64 %rd6, %rd29;
shr.u64 %rd38, %rd29, 63;
add.s64 %rd39, %rd29, %rd38;
shr.s64 %rd7, %rd39, 1;

BB17_4:
and.b64 %rd40, %rd67, %rd6;
mul.lo.s64 %rd10, %rd40, %rd28;
add.s64 %rd41, %rd7, %rd40;
mul.lo.s64 %rd42, %rd41, %rd28;
min.s64 %rd11, %rd42, %rd27;
sub.s64 %rd43, %rd27, %rd10;
mul.lo.s64 %rd44, %rd7, %rd28;
min.s64 %rd45, %rd43, %rd44;
sub.s64 %rd46, %rd27, %rd11;
min.s64 %rd47, %rd46, %rd44;
add.s64 %rd48, %rd47, %rd45;
mul.lo.s64 %rd49, %rd67, %rd28;
sub.s64 %rd50, %rd49, %rd10;
min.s64 %rd12, %rd50, %rd48;
setp.lt.s64	%p5, %rd12, %rd47;
sub.s64 %rd51, %rd12, %rd47;
selp.b64	%rd69, 0, %rd51, %p5;
min.s64 %rd68, %rd45, %rd12;
setp.ge.s64	%p6, %rd69, %rd68;
@%p6 bra BB17_7;

add.s64 %rd52, %rd11, %rd12;
add.s64 %rd15, %rd52, -1;

BB17_6:
add.s64 %rd53, %rd68, %rd69;
shr.s64 %rd54, %rd53, 1;
sub.s64 %rd55, %rd15, %rd54;
shl.b64 %rd56, %rd55, 3;
add.s64 %rd57, %rd1, %rd56;
add.s64 %rd58, %rd54, %rd10;
shl.b64 %rd59, %rd58, 3;
add.s64 %rd60, %rd1, %rd59;
ld.global.u64 %rd61, [%rd60];
ld.global.u64 %rd62, [%rd57];
setp.lt.s64	%p7, %rd62, %rd61;
add.s64 %rd63, %rd54, 1;
selp.b64	%rd69, %rd69, %rd63, %p7;
selp.b64	%rd68, %rd54, %rd68, %p7;
setp.lt.s64	%p8, %rd69, %rd68;
@%p8 bra BB17_6;

BB17_7:
st.global.u64 [%rd66], %rd69;
cvt.u64.u32	%rd64, %r6;
add.s64 %rd67, %rd67, %rd64;
mul.wide.u32 %rd65, %r6, 8;
add.s64 %rd66, %rd66, %rd65;
add.s32 %r25, %r25, %r6;
setp.lt.u32	%p9, %r25, %r9;
@%p9 bra BB17_4;

BB17_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[120]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<21>;
.reg .b64 %rd<75>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+112];
ld.param.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd30, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd36, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd37, %rd36;
setp.eq.s64	%p2, %rd37, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB18_2;

cvt.s64.s32	%rd38, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r17;
mov.u64 %rd39, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd40, %rd39;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd40;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd38;

BB18_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd70, %r19;
setp.ge.s64	%p4, %rd70, %rd35;
@%p4 bra BB18_8;

cvta.to.global.u64 %rd41, %rd29;
cvta.to.global.u64 %rd3, %rd30;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd6, %r20;
add.s64 %rd72, %rd70, %rd28;
shl.b64 %rd42, %rd70, 3;
add.s64 %rd71, %rd41, %rd42;
neg.s64 %rd9, %rd34;
shr.u64 %rd43, %rd34, 63;
add.s64 %rd44, %rd34, %rd43;
shr.s64 %rd10, %rd44, 1;

BB18_4:
and.b64 %rd45, %rd72, %rd9;
mul.lo.s64 %rd14, %rd45, %rd33;
add.s64 %rd46, %rd10, %rd45;
mul.lo.s64 %rd47, %rd46, %rd33;
min.s64 %rd15, %rd47, %rd32;
sub.s64 %rd48, %rd32, %rd14;
mul.lo.s64 %rd49, %rd10, %rd33;
min.s64 %rd50, %rd48, %rd49;
sub.s64 %rd51, %rd32, %rd15;
min.s64 %rd52, %rd51, %rd49;
add.s64 %rd53, %rd52, %rd50;
mul.lo.s64 %rd54, %rd72, %rd33;
sub.s64 %rd55, %rd54, %rd14;
min.s64 %rd16, %rd55, %rd53;
setp.lt.s64	%p5, %rd16, %rd52;
sub.s64 %rd56, %rd16, %rd52;
selp.b64	%rd74, 0, %rd56, %p5;
min.s64 %rd73, %rd50, %rd16;
setp.ge.s64	%p6, %rd74, %rd73;
@%p6 bra BB18_7;

add.s64 %rd57, %rd15, %rd16;
add.s64 %rd19, %rd57, -1;

BB18_6:
add.s64 %rd58, %rd73, %rd74;
shr.s64 %rd59, %rd58, 1;
sub.s64 %rd60, %rd19, %rd59;
shl.b64 %rd61, %rd60, 3;
add.s64 %rd62, %rd3, %rd61;
add.s64 %rd63, %rd59, %rd14;
shl.b64 %rd64, %rd63, 3;
add.s64 %rd65, %rd3, %rd64;
ld.global.u64 %rd66, [%rd65];
ld.global.u64 %rd67, [%rd62];
setp.lt.s64	%p7, %rd67, %rd66;
add.s64 %rd68, %rd59, 1;
selp.b64	%rd74, %rd74, %rd68, %p7;
selp.b64	%rd73, %rd59, %rd73, %p7;
setp.lt.s64	%p8, %rd74, %rd73;
@%p8 bra BB18_6;

BB18_7:
st.global.u64 [%rd71], %rd74;
add.s64 %rd72, %rd72, %rd6;
shl.b64 %rd69, %rd6, 3;
add.s64 %rd71, %rd71, %rd69;
add.s64 %rd70, %rd70, %rd6;
setp.lt.s64	%p9, %rd70, %rd35;
@%p9 bra BB18_4;

BB18_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<35>;
.reg .b32 %r<26>;
.reg .b64 %rd<69>;


ld.param.v2.u32 {%r17, %r18}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u32 %r9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd23, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd29, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd30, %rd29;
setp.eq.s64	%p2, %rd30, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB19_2;

cvt.s64.s32	%rd31, %r20;
mov.u32 %r23, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r23;
mov.u64 %rd32, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd33, %rd32;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd33;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd31;

BB19_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
add.s32 %r4, %r24, %r16;
bar.sync 0;
mad.lo.s32 %r25, %r4, %r3, %r1;
setp.ge.u32	%p4, %r25, %r9;
@%p4 bra BB19_8;

cvta.to.global.u64 %rd34, %rd24;
cvta.to.global.u64 %rd1, %rd25;
mul.lo.s32 %r6, %r3, %r17;
cvt.u64.u32	%rd35, %r25;
add.s64 %rd66, %rd35, %rd23;
mul.wide.u32 %rd36, %r25, 8;
add.s64 %rd65, %rd34, %rd36;
neg.s64 %rd6, %rd28;
shr.u64 %rd37, %rd28, 63;
add.s64 %rd38, %rd28, %rd37;
shr.s64 %rd7, %rd38, 1;

BB19_4:
and.b64 %rd39, %rd66, %rd6;
mul.lo.s64 %rd10, %rd39, %rd27;
add.s64 %rd40, %rd7, %rd39;
mul.lo.s64 %rd41, %rd40, %rd27;
min.s64 %rd11, %rd41, %rd26;
sub.s64 %rd42, %rd26, %rd10;
mul.lo.s64 %rd43, %rd7, %rd27;
min.s64 %rd44, %rd42, %rd43;
sub.s64 %rd45, %rd26, %rd11;
min.s64 %rd46, %rd45, %rd43;
add.s64 %rd47, %rd46, %rd44;
mul.lo.s64 %rd48, %rd66, %rd27;
sub.s64 %rd49, %rd48, %rd10;
min.s64 %rd12, %rd49, %rd47;
setp.lt.s64	%p5, %rd12, %rd46;
sub.s64 %rd50, %rd12, %rd46;
selp.b64	%rd68, 0, %rd50, %p5;
min.s64 %rd67, %rd44, %rd12;
setp.ge.s64	%p6, %rd68, %rd67;
@%p6 bra BB19_7;

add.s64 %rd51, %rd11, %rd12;
add.s64 %rd15, %rd51, -1;

BB19_6:
add.s64 %rd52, %rd67, %rd68;
shr.s64 %rd53, %rd52, 1;
sub.s64 %rd54, %rd15, %rd53;
add.s64 %rd55, %rd53, %rd10;
shl.b64 %rd56, %rd54, 4;
add.s64 %rd57, %rd1, %rd56;
shl.b64 %rd58, %rd55, 4;
add.s64 %rd59, %rd1, %rd58;
ld.global.u64 %rd60, [%rd59];
ld.global.u64 %rd61, [%rd57];
setp.lt.s64	%p7, %rd61, %rd60;
add.s64 %rd62, %rd53, 1;
selp.b64	%rd68, %rd68, %rd62, %p7;
selp.b64	%rd67, %rd53, %rd67, %p7;
setp.lt.s64	%p8, %rd68, %rd67;
@%p8 bra BB19_6;

BB19_7:
st.global.u64 [%rd65], %rd68;
cvt.u64.u32	%rd63, %r6;
add.s64 %rd66, %rd66, %rd63;
mul.wide.u32 %rd64, %r6, 8;
add.s64 %rd65, %rd65, %rd64;
add.s32 %r25, %r25, %r6;
setp.lt.u32	%p9, %r25, %r9;
@%p9 bra BB19_4;

BB19_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<21>;
.reg .b64 %rd<74>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd31, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd30, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd35, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd36, %rd35;
setp.eq.s64	%p2, %rd36, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB20_2;

cvt.s64.s32	%rd37, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r17;
mov.u64 %rd38, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd39, %rd38;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd39;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd37;

BB20_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd69, %r19;
setp.ge.s64	%p4, %rd69, %rd34;
@%p4 bra BB20_8;

cvta.to.global.u64 %rd40, %rd29;
cvta.to.global.u64 %rd3, %rd30;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd6, %r20;
add.s64 %rd71, %rd69, %rd28;
shl.b64 %rd41, %rd69, 3;
add.s64 %rd70, %rd40, %rd41;
neg.s64 %rd9, %rd33;
shr.u64 %rd42, %rd33, 63;
add.s64 %rd43, %rd33, %rd42;
shr.s64 %rd10, %rd43, 1;

BB20_4:
and.b64 %rd44, %rd71, %rd9;
mul.lo.s64 %rd14, %rd44, %rd32;
add.s64 %rd45, %rd10, %rd44;
mul.lo.s64 %rd46, %rd45, %rd32;
min.s64 %rd15, %rd46, %rd31;
sub.s64 %rd47, %rd31, %rd14;
mul.lo.s64 %rd48, %rd10, %rd32;
min.s64 %rd49, %rd47, %rd48;
sub.s64 %rd50, %rd31, %rd15;
min.s64 %rd51, %rd50, %rd48;
add.s64 %rd52, %rd51, %rd49;
mul.lo.s64 %rd53, %rd71, %rd32;
sub.s64 %rd54, %rd53, %rd14;
min.s64 %rd16, %rd54, %rd52;
setp.lt.s64	%p5, %rd16, %rd51;
sub.s64 %rd55, %rd16, %rd51;
selp.b64	%rd73, 0, %rd55, %p5;
min.s64 %rd72, %rd49, %rd16;
setp.ge.s64	%p6, %rd73, %rd72;
@%p6 bra BB20_7;

add.s64 %rd56, %rd15, %rd16;
add.s64 %rd19, %rd56, -1;

BB20_6:
add.s64 %rd57, %rd72, %rd73;
shr.s64 %rd58, %rd57, 1;
sub.s64 %rd59, %rd19, %rd58;
add.s64 %rd60, %rd58, %rd14;
shl.b64 %rd61, %rd59, 4;
add.s64 %rd62, %rd3, %rd61;
shl.b64 %rd63, %rd60, 4;
add.s64 %rd64, %rd3, %rd63;
ld.global.u64 %rd65, [%rd64];
ld.global.u64 %rd66, [%rd62];
setp.lt.s64	%p7, %rd66, %rd65;
add.s64 %rd67, %rd58, 1;
selp.b64	%rd73, %rd73, %rd67, %p7;
selp.b64	%rd72, %rd58, %rd72, %p7;
setp.lt.s64	%p8, %rd73, %rd72;
@%p8 bra BB20_6;

BB20_7:
st.global.u64 [%rd70], %rd73;
add.s64 %rd71, %rd71, %rd6;
shl.b64 %rd68, %rd6, 3;
add.s64 %rd70, %rd70, %rd68;
add.s64 %rd69, %rd69, %rd6;
setp.lt.s64	%p9, %rd69, %rd34;
@%p9 bra BB20_4;

BB20_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB21_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd12;

BB21_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB21_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB21_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB21_4;

BB21_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB22_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd19;

BB22_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB22_4;

BB22_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB22_3;

BB22_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB23_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd12;

BB23_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB23_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB23_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB23_4;

BB23_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB24_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd19;

BB24_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB24_4;

BB24_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB24_3;

BB24_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB25_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd12;

BB25_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB25_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB25_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB25_4;

BB25_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB26_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd19;

BB26_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB26_4;

BB26_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB26_3;

BB26_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKjNS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIjEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKjNS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIjEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKjNS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIjEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKjNS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIjEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKjNS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIjEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKjNS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIjEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKjNS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIjEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKjNS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIjEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB27_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd12;

BB27_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB27_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r27, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB27_4:
ld.global.u32 %r26, [%rd20];
st.global.u32 [%rd19], %r26;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p5, %r27, %r10;
@%p5 bra BB27_4;

BB27_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKjNS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIjEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKjNS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIjEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKjNS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIjEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKjNS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIjEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKjNS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIjEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKjNS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIjEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKjNS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIjEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKjNS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIjEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB28_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd19;

BB28_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB28_4;

BB28_3:
ld.global.u32 %r22, [%rd26];
st.global.u32 [%rd25], %r22;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB28_3;

BB28_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIjNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIjNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<31>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIjNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIjNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIjNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIjNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+44];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIjNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIjNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIjNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd14, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd15, %rd14;
setp.eq.s64	%p2, %rd15, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB29_2;

cvt.s64.s32	%rd16, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r24;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd18, %rd17;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd16;

BB29_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB29_5;

cvta.to.global.u64 %rd19, %rd11;
cvta.to.global.u64 %rd20, %rd12;
cvta.to.global.u64 %rd21, %rd13;
mul.wide.u32 %rd22, %r27, 8;
add.s64 %rd30, %rd19, %rd22;
add.s64 %rd29, %rd20, %rd22;
mul.wide.u32 %rd23, %r27, 4;
add.s64 %rd28, %rd21, %rd23;
cvt.u64.u32	%rd4, %r6;

BB29_4:
ld.global.u64 %rd24, [%rd29];
ld.global.u64 %rd25, [%rd30];
setp.ne.s64	%p5, %rd25, %rd24;
selp.u32	%r26, 1, 0, %p5;
st.global.u32 [%rd28], %r26;
shl.b64 %rd26, %rd4, 3;
add.s64 %rd30, %rd30, %rd26;
add.s64 %rd29, %rd29, %rd26;
shl.b64 %rd27, %rd4, 2;
add.s64 %rd28, %rd28, %rd27;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p6, %r27, %r10;
@%p6 bra BB29_4;

BB29_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIjNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIjNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<37>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIjNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIjNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIjNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd21, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIjNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIjNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIjNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIjNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd22, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd23, %rd22;
setp.eq.s64	%p2, %rd23, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB30_2;

cvt.s64.s32	%rd24, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r18;
mov.u64 %rd25, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd26, %rd25;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd26;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd24;

BB30_2:
cvta.to.global.u64 %rd1, %rd18;
cvta.to.global.u64 %rd2, %rd19;
cvta.to.global.u64 %rd3, %rd20;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd5, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd33, %r21;
mul.wide.s32 %rd27, %r21, 8;
add.s64 %rd36, %rd1, %rd27;
add.s64 %rd35, %rd2, %rd27;
mul.wide.s32 %rd28, %r21, 4;
add.s64 %rd34, %rd3, %rd28;
setp.ge.s64	%p4, %rd33, %rd21;
@%p4 bra BB30_4;

BB30_3:
ld.global.u64 %rd29, [%rd35];
ld.global.u64 %rd30, [%rd36];
setp.ne.s64	%p5, %rd30, %rd29;
selp.u32	%r22, 1, 0, %p5;
st.global.u32 [%rd34], %r22;
shl.b64 %rd31, %rd5, 3;
add.s64 %rd36, %rd36, %rd31;
add.s64 %rd35, %rd35, %rd31;
shl.b64 %rd32, %rd5, 2;
add.s64 %rd34, %rd34, %rd32;
add.s64 %rd33, %rd33, %rd5;
setp.lt.s64	%p6, %rd33, %rd21;
@%p6 bra BB30_3;

BB30_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_17constant_iteratorIiNS_11use_defaultESL_EENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEElNSJ_INSG_INS_10device_ptrIlEESV_SW_SW_SW_SW_SW_SW_SW_SW_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_17constant_iteratorIiNS_11use_defaultESL_EENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEElNSJ_INSG_INS_10device_ptrIlEESV_SW_SW_SW_SW_SW_SW_SW_SW_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[88]
)
.maxntid 256, 1, 1
{
.local .align 8 .b8 __local_depot31[24];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<241>;
.reg .b16 %rs<335>;
.reg .b32 %r<380>;
.reg .b64 %rd<713>;


mov.u64 %rd712, __local_depot31;
cvta.local.u64 %SP, %rd712;
ld.param.v2.u32 {%r184, %r185}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_17constant_iteratorIiNS_11use_defaultESL_EENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEElNSJ_INSG_INS_10device_ptrIlEESV_SW_SW_SW_SW_SW_SW_SW_SW_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r188, %r189}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_17constant_iteratorIiNS_11use_defaultESL_EENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEElNSJ_INSG_INS_10device_ptrIlEESV_SW_SW_SW_SW_SW_SW_SW_SW_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
ld.param.u64 %rd337, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_17constant_iteratorIiNS_11use_defaultESL_EENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEElNSJ_INSG_INS_10device_ptrIlEESV_SW_SW_SW_SW_SW_SW_SW_SW_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd339, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_17constant_iteratorIiNS_11use_defaultESL_EENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEElNSJ_INSG_INS_10device_ptrIlEESV_SW_SW_SW_SW_SW_SW_SW_SW_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd338, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_17constant_iteratorIiNS_11use_defaultESL_EENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEElNSJ_INSG_INS_10device_ptrIlEESV_SW_SW_SW_SW_SW_SW_SW_SW_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd336, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_17constant_iteratorIiNS_11use_defaultESL_EENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEElNSJ_INSG_INS_10device_ptrIlEESV_SW_SW_SW_SW_SW_SW_SW_SW_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
cvta.to.global.u64 %rd1, %rd336;
cvta.to.global.u64 %rd2, %rd338;
cvta.to.global.u64 %rd3, %rd339;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p24, %r1, 0;
mov.u64 %rd340, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd341, %rd340;
setp.eq.s64	%p25, %rd341, 0;
or.pred %p26, %p24, %p25;
@%p26 bra BB31_2;

cvt.s64.s32	%rd342, %r184;
mov.u32 %r190, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r190;
mov.u64 %rd343, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd344, %rd343;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd344;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd342;

BB31_2:
bar.sync 0;
cvt.u64.u32	%rd345, %r188;
add.s64 %rd5, %rd345, %rd337;
cvt.s64.s32 %rd6, %rd5;
cvt.s64.s32	%rd346, %r188;
sub.s64 %rd347, %rd6, %rd346;
setp.lt.s64	%p27, %rd347, 1;
@%p27 bra BB31_340;

ld.global.u32 %r377, [%rd1];
bar.sync 0;
@%p24 bra BB31_5;

cvt.s64.s32	%rd348, %r189;
st.global.u64 [%rd2], %rd348;
st.global.u32 [%rd3], %r377;

BB31_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB31_26;
bra.uni BB31_6;

BB31_6:
ld.shared.u64 %rd7, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
mov.u64 %rd565, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd572, %rd565;
setp.eq.s64	%p29, %rd7, %rd572;
mov.u64 %rd570, %rd7;
@%p29 bra BB31_10;

mov.u64 %rd571, %rd570;

BB31_8:
mov.u64 %rd567, %rd572;
mov.u64 %rd570, %rd571;
mov.u64 %rd571, %rd567;
ld.shared.u8 %rs175, [%rd565];
and.b16 %rs176, %rs175, 1;
setp.eq.b16	%p30, %rs176, 1;
not.pred %p31, %p30;
ld.shared.u64 %rd12, [%rd565];
setp.lt.u64	%p32, %rd12, 24576;
or.pred %p33, %p31, %p32;
@!%p33 bra BB31_10;
bra.uni BB31_9;

BB31_9:
shr.u64 %rd351, %rd12, 1;
add.s64 %rd352, %rd565, %rd351;
add.s64 %rd565, %rd352, 16;
add.s64 %rd353, %rd571, %rd351;
add.s64 %rd572, %rd353, 16;
setp.ne.s64	%p34, %rd572, %rd7;
mov.u64 %rd570, %rd571;
@%p34 bra BB31_8;

BB31_10:
setp.eq.s64	%p36, %rd570, %rd7;
mov.pred %p240, 0;
@%p36 bra BB31_12;

ld.u64 %rd355, [%rd570];
shr.u64 %rd356, %rd355, 1;
add.s64 %rd357, %rd570, %rd356;
add.s64 %rd576, %rd357, 16;
setp.ne.s64	%p240, %rd576, %rd7;

BB31_12:
@%p240 bra BB31_18;
bra.uni BB31_13;

BB31_18:
ld.u64 %rd23, [%rd576];
and.b64 %rd372, %rd23, -32;
setp.eq.s64	%p40, %rd372, 24576;
cvt.u16.u64	%rs334, %rd23;
@%p40 bra BB31_21;

add.s64 %rd24, %rd576, 16;
ld.u64 %rd373, [%rd576+12304];
and.b64 %rd374, %rd373, 1;
add.s64 %rd375, %rd23, -24608;
and.b64 %rd376, %rd375, -2;
or.b64 %rd377, %rd374, %rd376;
st.u64 [%rd576+12304], %rd377;
st.u64 [%rd576+12312], %rd576;
cvt.u16.u64	%rs178, %rd375;
or.b16 %rs179, %rs178, 1;
and.b64 %rd378, %rd23, 1;
or.b64 %rd379, %rd378, 24576;
st.u64 [%rd576], %rd379;
st.u8 [%rd576+12304], %rs179;
ld.u64 %rd380, [%rd576+12304];
shr.u64 %rd25, %rd380, 1;
add.s64 %rd381, %rd25, %rd24;
add.s64 %rd382, %rd381, 12304;
ld.shared.u64 %rd383, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p41, %rd382, %rd383;
cvt.u16.u64	%rs180, %rd23;
and.b16 %rs334, %rs180, 1;
@%p41 bra BB31_21;

add.s64 %rd384, %rd24, 12288;
st.u64 [%rd381+12312], %rd384;
ld.u8 %rs334, [%rd576];

BB31_21:
and.b16 %rs181, %rs334, 254;
st.u8 [%rd576], %rs181;
bra.uni BB31_22;

BB31_13:
mov.u64 %rd359, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd360, %rd359;
sub.s64 %rd361, %rd7, %rd360;
add.s64 %rd362, %rd361, 12304;
ld.shared.u64 %rd363, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16];
setp.gt.u64	%p37, %rd362, %rd363;
mov.u64 %rd574, -1;
mov.u64 %rd575, %rd7;
@%p37 bra BB31_15;

add.s64 %rd18, %rd7, 12304;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd18;
mov.u64 %rd574, %rd18;
mov.u64 %rd575, %rd18;

BB31_15:
mov.u64 %rd19, %rd575;
setp.eq.s64	%p38, %rd574, -1;
@%p38 bra BB31_17;

mov.u64 %rd364, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd365, %rd364;
sub.s64 %rd366, %rd7, %rd365;
add.s64 %rd367, %rd364, %rd366;
ld.shared.u64 %rd368, [%rd367];
and.b64 %rd369, %rd368, 1;
or.b64 %rd370, %rd369, 24576;
st.shared.u64 [%rd367], %rd370;
st.shared.u64 [%rd367+8], %rd570;
mov.u16 %rs177, 0;
st.shared.u8 [%rd367], %rs177;

BB31_17:
mov.u64 %rd576, %rd7;
setp.eq.s64	%p39, %rd7, %rd19;
mov.u64 %rd577, 0;
@%p39 bra BB31_23;

BB31_22:
add.s64 %rd577, %rd576, 16;

BB31_23:
mov.u64 %rd578, %rd577;
setp.ne.s64	%p42, %rd577, 0;
@%p42 bra BB31_25;

mov.u64 %rd386, 12288;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd386;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd578, [retval0+0];


	}

BB31_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result], %rd578;

BB31_26:
add.s64 %rd651, %rd1, 4;
bar.sync 0;
add.s32 %r315, %r188, 1;
ld.shared.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r191, 1, 0, p; 
} 


	setp.eq.s32	%p43, %r191, 0;
cvt.s64.s32	%rd388, %r315;
sub.s64 %rd36, %rd6, %rd388;
add.u64 %rd389, %SP, 0;
cvta.to.local.u64 %rd37, %rd389;
@%p43 bra BB31_175;

setp.lt.s64	%p44, %rd36, 1;
@%p44 bra BB31_323;

add.s64 %rd640, %rd2, 8;
add.s64 %rd637, %rd3, 4;
add.s32 %r323, %r188, 1;
mov.u64 %rd390, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd391, %rd390;
sub.s64 %rd392, %rd35, %rd391;
add.s64 %rd39, %rd390, %rd392;
cvt.s64.s32	%rd41, %r1;
mul.wide.s32 %rd42, %r1, -3;
mul.lo.s32 %r192, %r1, 3;
mul.wide.s32 %rd393, %r192, 8;
add.s64 %rd43, %rd39, %rd393;
mul.wide.s32 %rd394, %r1, 16;
add.s64 %rd44, %rd39, %rd394;
mul.wide.s32 %rd395, %r1, 8;
add.s64 %rd45, %rd39, %rd395;
mul.wide.s32 %rd396, %r192, 16;
add.s64 %rd46, %rd39, %rd396;
add.s64 %rd47, %rd37, 8;
add.s32 %r193, %r1, 256;
cvt.s64.s32	%rd48, %r193;
add.s32 %r194, %r1, 512;
cvt.s64.s32	%rd49, %r194;
add.s32 %r6, %r1, -2;
cvt.s64.s32	%rd630, %r189;

BB31_29:
mov.u32 %r7, %r377;
mov.u64 %rd646, %rd651;
mov.u64 %rd54, %rd646;
mov.u64 %rd638, %rd640;
mov.u64 %rd52, %rd638;
mov.u64 %rd635, %rd637;
mov.u64 %rd51, %rd635;
mov.u64 %rd53, %rd630;
mov.u32 %r321, %r323;
mov.u32 %r8, %r321;
cvt.u64.u32	%rd399, %r8;
sub.s64 %rd400, %rd5, %rd399;
cvt.u32.u64	%r195, %rd400;
mov.u32 %r196, 768;
min.s32 %r9, %r195, %r196;
setp.eq.s32	%p45, %r9, 768;
@%p45 bra BB31_40;
bra.uni BB31_30;

BB31_40:
shl.b64 %rd409, %rd41, 2;
add.s64 %rd410, %rd54, %rd409;
st.shared.u32 [%rd45], %r189;
st.shared.u32 [%rd45+2048], %r189;
st.shared.u32 [%rd45+4096], %r189;
ld.global.u32 %r204, [%rd410];
ld.global.u32 %r205, [%rd410+1024];
ld.global.u32 %r206, [%rd410+2048];
st.shared.u32 [%rd45+4], %r204;
st.shared.u32 [%rd45+2052], %r205;
st.shared.u32 [%rd45+4100], %r206;
mov.u64 %rd580, 768;
bra.uni BB31_41;

BB31_30:
mov.u64 %rd579, %rd39;
cvt.s64.s32	%rd580, %r9;
add.s32 %r197, %r9, %r8;
cvt.s64.s32	%rd57, %r197;
cvt.s64.s32	%rd401, %r8;
sub.s64 %rd402, %rd57, %rd401;
setp.lt.s64	%p46, %rd402, 1;
mov.u32 %r322, %r8;
mov.u64 %rd650, %rd54;
@%p46 bra BB31_41;

BB31_31:
mov.u64 %rd59, %rd650;
mov.u32 %r10, %r322;
cvt.s64.s32	%rd403, %r10;
sub.s64 %rd60, %rd57, %rd403;
setp.gt.s64	%p47, %rd60, 767;
shl.b64 %rd404, %rd41, 3;
add.s64 %rd61, %rd579, %rd404;
shl.b64 %rd405, %rd41, 2;
add.s64 %rd62, %rd59, %rd405;
@%p47 bra BB31_38;
bra.uni BB31_32;

BB31_38:
st.shared.u32 [%rd61], %r189;
st.shared.u32 [%rd61+2048], %r189;
st.shared.u32 [%rd61+4096], %r189;
ld.global.u32 %r201, [%rd62];
ld.global.u32 %r202, [%rd62+1024];
ld.global.u32 %r203, [%rd62+2048];
st.shared.u32 [%rd61+4], %r201;
st.shared.u32 [%rd61+2052], %r202;
st.shared.u32 [%rd61+4100], %r203;
bra.uni BB31_39;

BB31_32:
setp.ge.s64	%p48, %rd41, %rd60;
@%p48 bra BB31_34;

st.shared.u32 [%rd61], %r189;
ld.global.u32 %r198, [%rd62];
st.shared.u32 [%rd61+4], %r198;

BB31_34:
setp.ge.s64	%p49, %rd48, %rd60;
@%p49 bra BB31_36;

st.shared.u32 [%rd61+2048], %r189;
ld.global.u32 %r199, [%rd62+1024];
st.shared.u32 [%rd61+2052], %r199;

BB31_36:
setp.ge.s64	%p50, %rd49, %rd60;
@%p50 bra BB31_39;

st.shared.u32 [%rd61+4096], %r189;
ld.global.u32 %r200, [%rd62+2048];
st.shared.u32 [%rd61+4100], %r200;

BB31_39:
add.s32 %r11, %r10, 768;
add.s64 %rd63, %rd59, 3072;
add.s64 %rd579, %rd579, 6144;
cvt.s64.s32	%rd406, %r11;
sub.s64 %rd407, %rd57, %rd406;
setp.gt.s64	%p51, %rd407, 0;
mov.u32 %r322, %r11;
mov.u64 %rd650, %rd63;
@%p51 bra BB31_31;

BB31_41:
bar.sync 0;
and.b64 %rd411, %rd580, 2305843009213693951;
mov.u64 %rd632, 0;
st.local.u32 [%rd37+4], %rd632;
st.local.u32 [%rd37], %rd632;
st.local.u32 [%rd37+12], %rd632;
st.local.u32 [%rd37+8], %rd632;
st.local.u32 [%rd37+20], %rd632;
st.local.u32 [%rd37+16], %rd632;
cvt.u32.u64	%r12, %rd580;
add.s64 %rd413, %rd411, %rd42;
cvt.u32.u64	%r207, %rd413;
mov.u32 %r208, 3;
min.s32 %r13, %r207, %r208;
mov.u32 %r328, 0;
max.s32 %r14, %r13, %r328;
setp.gt.u32	%p52, %r14, 2;
@%p52 bra BB31_48;
bra.uni BB31_42;

BB31_48:
ld.shared.u32 %r216, [%rd43];
ld.shared.u32 %r217, [%rd43+4];
ld.shared.u32 %r218, [%rd43+8];
ld.shared.u32 %r219, [%rd43+12];
ld.shared.u32 %r220, [%rd43+16];
ld.shared.u32 %r221, [%rd43+20];
st.local.u32 [%rd37], %r216;
st.local.u32 [%rd37+4], %r217;
st.local.u32 [%rd37+8], %r218;
st.local.u32 [%rd37+12], %r219;
st.local.u32 [%rd37+16], %r220;
st.local.u32 [%rd37+20], %r221;
bra.uni BB31_49;

BB31_42:
setp.lt.s32	%p53, %r13, 1;
mov.u64 %rd583, %rd37;
@%p53 bra BB31_44;

ld.shared.u32 %r210, [%rd43];
ld.shared.u32 %r211, [%rd43+4];
st.local.u32 [%rd37], %r210;
st.local.u32 [%rd37+4], %r211;
mov.u64 %rd583, %rd47;

BB31_44:
mov.u64 %rd581, %rd583;
mov.u64 %rd582, %rd581;
setp.lt.s32	%p54, %r14, 2;
@%p54 bra BB31_46;

ld.shared.u32 %r212, [%rd43+8];
ld.shared.u32 %r213, [%rd43+12];
st.local.u32 [%rd582], %r212;
st.local.u32 [%rd582+4], %r213;
add.s64 %rd582, %rd582, 8;

BB31_46:
setp.lt.s32	%p55, %r14, 3;
@%p55 bra BB31_49;

ld.shared.u32 %r214, [%rd43+16];
ld.shared.u32 %r215, [%rd43+20];
st.local.u32 [%rd582], %r214;
st.local.u32 [%rd582+4], %r215;

BB31_49:
setp.eq.s32	%p56, %r14, 0;
@%p56 bra BB31_54;

ld.local.s32 %rd632, [%rd37];
ld.local.u32 %r328, [%rd37+4];
mul.wide.u32 %rd416, %r14, 8;
add.s64 %rd417, %rd416, 34359738360;
shr.u64 %rd418, %rd417, 3;
cvt.u32.u64	%r16, %rd418;
setp.lt.s32	%p57, %r16, 1;
@%p57 bra BB31_52;

ld.local.s32 %rd419, [%rd37+8];
ld.local.u32 %r223, [%rd37+12];
setp.eq.s32	%p58, %r223, 0;
selp.b64	%rd420, %rd632, 0, %p58;
add.s64 %rd632, %rd420, %rd419;
or.b32 %r328, %r223, %r328;

BB31_52:
setp.lt.s32	%p59, %r16, 2;
@%p59 bra BB31_54;

ld.local.s32 %rd421, [%rd37+16];
ld.local.u32 %r224, [%rd37+20];
setp.eq.s32	%p60, %r224, 0;
selp.b64	%rd422, %rd632, 0, %p60;
add.s64 %rd632, %rd422, %rd421;
or.b32 %r328, %r224, %r328;

BB31_54:
bar.sync 0;
@%p56 bra BB31_56;

st.shared.u64 [%rd44], %rd632;
st.shared.u32 [%rd44+8], %r328;

BB31_56:
bar.sync 0;
setp.gt.s32	%p62, %r12, 767;
mov.u32 %r324, 256;
@%p62 bra BB31_58;

add.s32 %r226, %r12, 2;
mul.hi.s32 %r227, %r226, 1431655766;
shr.u32 %r228, %r227, 31;
add.s32 %r324, %r227, %r228;

BB31_58:
setp.eq.s32	%p63, %r324, 256;
@%p63 bra BB31_116;
bra.uni BB31_59;

BB31_116:
@%p24 bra BB31_118;

ld.shared.u64 %rd428, [%rd39];
ld.shared.u32 %r238, [%rd39+8];
setp.eq.s32	%p105, %r238, 0;
selp.b64	%rd429, %rd53, 0, %p105;
add.s64 %rd430, %rd429, %rd428;
or.b32 %r239, %r238, %r7;
st.shared.u64 [%rd39], %rd430;
st.shared.u32 [%rd39+8], %r239;

BB31_118:
setp.lt.s32	%p12, %r1, 1;
ld.shared.u64 %rd585, [%rd44];
ld.shared.u32 %r326, [%rd44+8];
bar.sync 0;
@%p12 bra BB31_122;

ld.shared.u32 %r54, [%rd44+-8];
ld.shared.u64 %rd116, [%rd44+-16];
setp.ne.s32	%p106, %r326, 0;
@%p106 bra BB31_121;

add.s64 %rd585, %rd116, %rd585;

BB31_121:
or.b32 %r326, %r54, %r326;

BB31_122:
bar.sync 0;
st.shared.u64 [%rd44], %rd585;
st.shared.u32 [%rd44+8], %r326;
bar.sync 0;
setp.lt.s32	%p107, %r1, 2;
@%p107 bra BB31_126;

ld.shared.u32 %r57, [%rd44+-24];
ld.shared.u64 %rd120, [%rd44+-32];
setp.ne.s32	%p108, %r326, 0;
@%p108 bra BB31_125;

add.s64 %rd585, %rd120, %rd585;

BB31_125:
or.b32 %r326, %r57, %r326;

BB31_126:
bar.sync 0;
st.shared.u64 [%rd44], %rd585;
st.shared.u32 [%rd44+8], %r326;
bar.sync 0;
setp.lt.s32	%p109, %r1, 4;
@%p109 bra BB31_130;

ld.shared.u32 %r60, [%rd44+-56];
ld.shared.u64 %rd124, [%rd44+-64];
setp.ne.s32	%p110, %r326, 0;
@%p110 bra BB31_129;

add.s64 %rd585, %rd124, %rd585;

BB31_129:
or.b32 %r326, %r60, %r326;

BB31_130:
bar.sync 0;
st.shared.u64 [%rd44], %rd585;
st.shared.u32 [%rd44+8], %r326;
bar.sync 0;
setp.lt.s32	%p111, %r1, 8;
@%p111 bra BB31_134;

ld.shared.u32 %r63, [%rd44+-120];
ld.shared.u64 %rd128, [%rd44+-128];
setp.ne.s32	%p112, %r326, 0;
@%p112 bra BB31_133;

add.s64 %rd585, %rd128, %rd585;

BB31_133:
or.b32 %r326, %r63, %r326;

BB31_134:
bar.sync 0;
st.shared.u64 [%rd44], %rd585;
st.shared.u32 [%rd44+8], %r326;
bar.sync 0;
setp.lt.s32	%p113, %r1, 16;
@%p113 bra BB31_138;

ld.shared.u32 %r66, [%rd44+-248];
ld.shared.u64 %rd132, [%rd44+-256];
setp.ne.s32	%p114, %r326, 0;
@%p114 bra BB31_137;

add.s64 %rd585, %rd132, %rd585;

BB31_137:
or.b32 %r326, %r66, %r326;

BB31_138:
bar.sync 0;
st.shared.u64 [%rd44], %rd585;
st.shared.u32 [%rd44+8], %r326;
bar.sync 0;
setp.lt.s32	%p115, %r1, 32;
@%p115 bra BB31_142;

ld.shared.u32 %r69, [%rd44+-504];
ld.shared.u64 %rd136, [%rd44+-512];
setp.ne.s32	%p116, %r326, 0;
@%p116 bra BB31_141;

add.s64 %rd585, %rd136, %rd585;

BB31_141:
or.b32 %r326, %r69, %r326;

BB31_142:
bar.sync 0;
st.shared.u64 [%rd44], %rd585;
st.shared.u32 [%rd44+8], %r326;
bar.sync 0;
setp.lt.s32	%p117, %r1, 64;
@%p117 bra BB31_146;

ld.shared.u32 %r72, [%rd44+-1016];
ld.shared.u64 %rd140, [%rd44+-1024];
setp.ne.s32	%p118, %r326, 0;
@%p118 bra BB31_145;

add.s64 %rd585, %rd140, %rd585;

BB31_145:
or.b32 %r326, %r72, %r326;

BB31_146:
bar.sync 0;
st.shared.u64 [%rd44], %rd585;
st.shared.u32 [%rd44+8], %r326;
bar.sync 0;
setp.lt.s32	%p119, %r1, 128;
@%p119 bra BB31_150;

ld.shared.u32 %r75, [%rd44+-2040];
ld.shared.u64 %rd144, [%rd44+-2048];
setp.ne.s32	%p120, %r326, 0;
@%p120 bra BB31_149;

add.s64 %rd585, %rd144, %rd585;

BB31_149:
or.b32 %r326, %r75, %r326;

BB31_150:
bar.sync 0;
st.shared.u64 [%rd44], %rd585;
st.shared.u32 [%rd44+8], %r326;
bar.sync 0;
ld.shared.u32 %r327, [%rd39+4088];
ld.shared.u64 %rd631, [%rd39+4080];
ld.shared.v4.u8 {%rs250, %rs251, %rs252, %rs253}, [%rd39+4092];
mov.u16 %rs76, %rs253;
mov.u16 %rs75, %rs252;
mov.u16 %rs74, %rs251;
mov.u16 %rs73, %rs250;
mov.u64 %rd612, %rd53;
mov.u32 %r367, %r7;
@%p1 bra BB31_152;

ld.shared.u64 %rd612, [%rd44+-16];
ld.shared.u32 %r367, [%rd44+-8];

BB31_152:
bar.sync 0;
st.shared.u64 [%rd44], %rd612;
st.shared.u32 [%rd44+8], %r367;
bar.sync 0;
bra.uni BB31_153;

BB31_59:
@%p24 bra BB31_61;

ld.shared.u64 %rd423, [%rd39];
ld.shared.u32 %r229, [%rd39+8];
setp.eq.s32	%p65, %r229, 0;
selp.b64	%rd424, %rd53, 0, %p65;
add.s64 %rd425, %rd424, %rd423;
or.b32 %r230, %r229, %r7;
st.shared.u64 [%rd39], %rd425;
st.shared.u32 [%rd39+8], %r230;

BB31_61:
setp.ge.s32	%p66, %r1, %r324;
mov.u64 %rd629, %rd53;
mov.u32 %r376, %r7;
@%p66 bra BB31_63;

ld.shared.u64 %rd77, [%rd44];
ld.shared.u32 %r23, [%rd44+8];
mov.u64 %rd629, %rd77;
mov.u32 %r376, %r23;

BB31_63:
mov.u32 %r338, %r376;
mov.u32 %r375, %r338;
mov.u64 %rd588, %rd629;
mov.u64 %rd627, %rd588;
bar.sync 0;
setp.le.s32	%p67, %r1, %r324;
setp.gt.s32	%p68, %r1, 0;
and.pred %p69, %p67, %p68;
@!%p69 bra BB31_67;
bra.uni BB31_64;

BB31_64:
ld.shared.u32 %r25, [%rd44+-8];
ld.shared.u64 %rd79, [%rd44+-16];
setp.ne.s32	%p70, %r375, 0;
mov.u64 %rd628, %rd627;
@%p70 bra BB31_66;

add.s64 %rd628, %rd79, %rd627;

BB31_66:
mov.u64 %rd627, %rd628;
or.b32 %r375, %r25, %r375;

BB31_67:
mov.u32 %r374, %r375;
mov.u64 %rd625, %rd627;
bar.sync 0;
@%p66 bra BB31_69;

st.shared.u64 [%rd44], %rd625;
st.shared.u32 [%rd44+8], %r374;

BB31_69:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
setp.lt.s32	%p72, %r6, %r324;
and.pred %p73, %p72, %p4;
@!%p73 bra BB31_73;
bra.uni BB31_70;

BB31_70:
ld.shared.u32 %r28, [%rd44+-24];
ld.shared.u64 %rd83, [%rd44+-32];
setp.ne.s32	%p74, %r374, 0;
mov.u64 %rd626, %rd625;
@%p74 bra BB31_72;

add.s64 %rd626, %rd83, %rd625;

BB31_72:
mov.u64 %rd625, %rd626;
or.b32 %r374, %r28, %r374;

BB31_73:
mov.u32 %r373, %r374;
mov.u64 %rd623, %rd625;
bar.sync 0;
@%p66 bra BB31_75;

st.shared.u64 [%rd44], %rd623;
st.shared.u32 [%rd44+8], %r373;

BB31_75:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r231, %r6, -2;
setp.lt.s32	%p76, %r231, %r324;
and.pred %p77, %p76, %p5;
@!%p77 bra BB31_79;
bra.uni BB31_76;

BB31_76:
ld.shared.u32 %r31, [%rd44+-56];
ld.shared.u64 %rd87, [%rd44+-64];
setp.ne.s32	%p78, %r373, 0;
mov.u64 %rd624, %rd623;
@%p78 bra BB31_78;

add.s64 %rd624, %rd87, %rd623;

BB31_78:
mov.u64 %rd623, %rd624;
or.b32 %r373, %r31, %r373;

BB31_79:
mov.u32 %r372, %r373;
mov.u64 %rd621, %rd623;
bar.sync 0;
@%p66 bra BB31_81;

st.shared.u64 [%rd44], %rd621;
st.shared.u32 [%rd44+8], %r372;

BB31_81:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r232, %r6, -6;
setp.lt.s32	%p80, %r232, %r324;
and.pred %p81, %p80, %p6;
@!%p81 bra BB31_85;
bra.uni BB31_82;

BB31_82:
ld.shared.u32 %r34, [%rd44+-120];
ld.shared.u64 %rd91, [%rd44+-128];
setp.ne.s32	%p82, %r372, 0;
mov.u64 %rd622, %rd621;
@%p82 bra BB31_84;

add.s64 %rd622, %rd91, %rd621;

BB31_84:
mov.u64 %rd621, %rd622;
or.b32 %r372, %r34, %r372;

BB31_85:
mov.u32 %r371, %r372;
mov.u64 %rd619, %rd621;
bar.sync 0;
@%p66 bra BB31_87;

st.shared.u64 [%rd44], %rd619;
st.shared.u32 [%rd44+8], %r371;

BB31_87:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r233, %r6, -14;
setp.lt.s32	%p84, %r233, %r324;
and.pred %p85, %p84, %p7;
@!%p85 bra BB31_91;
bra.uni BB31_88;

BB31_88:
ld.shared.u32 %r37, [%rd44+-248];
ld.shared.u64 %rd95, [%rd44+-256];
setp.ne.s32	%p86, %r371, 0;
mov.u64 %rd620, %rd619;
@%p86 bra BB31_90;

add.s64 %rd620, %rd95, %rd619;

BB31_90:
mov.u64 %rd619, %rd620;
or.b32 %r371, %r37, %r371;

BB31_91:
mov.u32 %r370, %r371;
mov.u64 %rd617, %rd619;
bar.sync 0;
@%p66 bra BB31_93;

st.shared.u64 [%rd44], %rd617;
st.shared.u32 [%rd44+8], %r370;

BB31_93:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r234, %r6, -30;
setp.lt.s32	%p88, %r234, %r324;
and.pred %p89, %p88, %p8;
@!%p89 bra BB31_97;
bra.uni BB31_94;

BB31_94:
ld.shared.u32 %r40, [%rd44+-504];
ld.shared.u64 %rd99, [%rd44+-512];
setp.ne.s32	%p90, %r370, 0;
mov.u64 %rd618, %rd617;
@%p90 bra BB31_96;

add.s64 %rd618, %rd99, %rd617;

BB31_96:
mov.u64 %rd617, %rd618;
or.b32 %r370, %r40, %r370;

BB31_97:
mov.u32 %r369, %r370;
mov.u64 %rd615, %rd617;
bar.sync 0;
@%p66 bra BB31_99;

st.shared.u64 [%rd44], %rd615;
st.shared.u32 [%rd44+8], %r369;

BB31_99:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r235, %r6, -62;
setp.lt.s32	%p92, %r235, %r324;
and.pred %p93, %p92, %p9;
@!%p93 bra BB31_103;
bra.uni BB31_100;

BB31_100:
ld.shared.u32 %r43, [%rd44+-1016];
ld.shared.u64 %rd103, [%rd44+-1024];
setp.ne.s32	%p94, %r369, 0;
mov.u64 %rd616, %rd615;
@%p94 bra BB31_102;

add.s64 %rd616, %rd103, %rd615;

BB31_102:
mov.u64 %rd615, %rd616;
or.b32 %r369, %r43, %r369;

BB31_103:
mov.u32 %r368, %r369;
mov.u64 %rd613, %rd615;
bar.sync 0;
@%p66 bra BB31_105;

st.shared.u64 [%rd44], %rd613;
st.shared.u32 [%rd44+8], %r368;

BB31_105:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r236, %r6, -126;
setp.lt.s32	%p96, %r236, %r324;
and.pred %p97, %p96, %p10;
@!%p97 bra BB31_109;
bra.uni BB31_106;

BB31_106:
ld.shared.u32 %r46, [%rd44+-2040];
ld.shared.u64 %rd107, [%rd44+-2048];
setp.ne.s32	%p98, %r368, 0;
mov.u64 %rd614, %rd613;
@%p98 bra BB31_108;

add.s64 %rd614, %rd107, %rd613;

BB31_108:
mov.u64 %rd613, %rd614;
or.b32 %r368, %r46, %r368;

BB31_109:
bar.sync 0;
@%p66 bra BB31_111;

st.shared.u64 [%rd44], %rd613;
st.shared.u32 [%rd44+8], %r368;

BB31_111:
setp.lt.s32	%p11, %r1, %r324;
bar.sync 0;
add.s32 %r237, %r324, -1;
mul.wide.s32 %rd426, %r237, 16;
add.s64 %rd427, %rd39, %rd426;
ld.shared.u32 %r327, [%rd427+8];
ld.shared.u64 %rd631, [%rd427];
ld.shared.v4.u8 {%rs214, %rs215, %rs216, %rs217}, [%rd427+12];
mov.u16 %rs40, %rs217;
mov.u16 %rs39, %rs216;
mov.u16 %rs38, %rs215;
mov.u16 %rs37, %rs214;
not.pred %p100, %p11;
or.pred %p102, %p1, %p100;
selp.b64	%rd584, %rd53, %rd613, %p11;
selp.b32	%r325, %r7, %r368, %p11;
@%p102 bra BB31_113;

ld.shared.u64 %rd584, [%rd44+-16];
ld.shared.u32 %r325, [%rd44+-8];

BB31_113:
bar.sync 0;
@%p66 bra BB31_115;

st.shared.u64 [%rd44], %rd584;
st.shared.u32 [%rd44+8], %r325;

BB31_115:
bar.sync 0;

BB31_153:
@%p56 bra BB31_155;

ld.shared.u64 %rd632, [%rd44];
ld.shared.u32 %r328, [%rd44+8];

BB31_155:
bar.sync 0;
mul.wide.s32 %rd431, %r14, 8;
add.s64 %rd154, %rd37, %rd431;
setp.ge.u64	%p123, %rd37, %rd154;
@%p123 bra BB31_157;

ld.local.s32 %rd432, [%rd37];
ld.local.u32 %r240, [%rd37+4];
setp.eq.s32	%p124, %r240, 0;
selp.b64	%rd433, %rd632, 0, %p124;
add.s64 %rd632, %rd433, %rd432;
or.b32 %r328, %r240, %r328;
st.shared.u64 [%rd46], %rd632;
st.shared.u32 [%rd46+8], %r328;

BB31_157:
setp.ge.u64	%p125, %rd47, %rd154;
@%p125 bra BB31_159;

ld.local.s32 %rd434, [%rd37+8];
ld.local.u32 %r241, [%rd37+12];
setp.eq.s32	%p126, %r241, 0;
selp.b64	%rd435, %rd632, 0, %p126;
add.s64 %rd632, %rd435, %rd434;
or.b32 %r328, %r241, %r328;
st.shared.u64 [%rd46+16], %rd632;
st.shared.u32 [%rd46+24], %r328;

BB31_159:
add.s64 %rd436, %rd47, 8;
setp.ge.u64	%p127, %rd436, %rd154;
@%p127 bra BB31_161;

ld.local.s32 %rd437, [%rd37+16];
ld.local.u32 %r242, [%rd37+20];
setp.eq.s32	%p128, %r242, 0;
selp.b64	%rd438, %rd632, 0, %p128;
add.s64 %rd439, %rd438, %rd437;
or.b32 %r243, %r242, %r328;
st.shared.u64 [%rd46+32], %rd439;
st.shared.u32 [%rd46+40], %r243;

BB31_161:
bar.sync 0;
@%p45 bra BB31_173;
bra.uni BB31_162;

BB31_173:
shl.b64 %rd451, %rd41, 3;
add.s64 %rd452, %rd52, %rd451;
ld.shared.u64 %rd453, [%rd44];
ld.shared.u64 %rd454, [%rd44+4096];
ld.shared.u64 %rd455, [%rd44+8192];
st.global.u64 [%rd452], %rd453;
ld.shared.u32 %r250, [%rd44+8];
shl.b64 %rd456, %rd41, 2;
add.s64 %rd457, %rd51, %rd456;
ld.shared.u32 %r251, [%rd44+4104];
ld.shared.u32 %r252, [%rd44+8200];
st.global.u32 [%rd457], %r250;
st.global.u64 [%rd452+2048], %rd454;
st.global.u32 [%rd457+1024], %r251;
st.global.u64 [%rd452+4096], %rd455;
st.global.u32 [%rd457+2048], %r252;
bra.uni BB31_174;

BB31_162:
shl.b64 %rd440, %rd580, 4;
add.s64 %rd159, %rd39, %rd440;
setp.ge.u64	%p129, %rd39, %rd159;
@%p129 bra BB31_174;

mov.u64 %rd634, %rd35;
mov.u64 %rd633, %rd39;
mov.u64 %rd636, %rd51;
mov.u64 %rd639, %rd52;

BB31_164:
mov.u64 %rd166, %rd639;
mov.u64 %rd165, %rd636;
shl.b64 %rd561, %rd580, 4;
add.s64 %rd560, %rd35, %rd561;
sub.s64 %rd167, %rd560, %rd634;
setp.gt.s64	%p130, %rd167, 12272;
shl.b64 %rd442, %rd41, 4;
add.s64 %rd168, %rd633, %rd442;
shl.b64 %rd443, %rd41, 3;
add.s64 %rd169, %rd166, %rd443;
shl.b64 %rd444, %rd41, 2;
add.s64 %rd170, %rd165, %rd444;
@%p130 bra BB31_171;
bra.uni BB31_165;

BB31_171:
ld.shared.u64 %rd448, [%rd168];
ld.shared.u64 %rd449, [%rd168+4096];
ld.shared.u64 %rd450, [%rd168+8192];
st.global.u64 [%rd169], %rd448;
ld.shared.u32 %r247, [%rd168+8];
ld.shared.u32 %r248, [%rd168+4104];
ld.shared.u32 %r249, [%rd168+8200];
st.global.u32 [%rd170], %r247;
st.global.u64 [%rd169+2048], %rd449;
st.global.u32 [%rd170+1024], %r248;
st.global.u64 [%rd169+4096], %rd450;
st.global.u32 [%rd170+2048], %r249;
bra.uni BB31_172;

BB31_165:
shr.s64 %rd171, %rd167, 4;
setp.ge.s64	%p131, %rd41, %rd171;
@%p131 bra BB31_167;

ld.shared.u64 %rd445, [%rd168];
st.global.u64 [%rd169], %rd445;
ld.shared.u32 %r244, [%rd168+8];
st.global.u32 [%rd170], %r244;

BB31_167:
setp.ge.s64	%p132, %rd48, %rd171;
@%p132 bra BB31_169;

ld.shared.u64 %rd446, [%rd168+4096];
st.global.u64 [%rd169+2048], %rd446;
ld.shared.u32 %r245, [%rd168+4104];
st.global.u32 [%rd170+1024], %r245;

BB31_169:
setp.ge.s64	%p133, %rd49, %rd171;
@%p133 bra BB31_172;

ld.shared.u64 %rd447, [%rd168+8192];
st.global.u64 [%rd169+4096], %rd447;
ld.shared.u32 %r246, [%rd168+8200];
st.global.u32 [%rd170+2048], %r246;

BB31_172:
shl.b64 %rd563, %rd580, 4;
add.s64 %rd562, %rd39, %rd563;
add.s64 %rd633, %rd633, 12288;
add.s64 %rd634, %rd634, 12288;
add.s64 %rd174, %rd166, 6144;
add.s64 %rd175, %rd165, 3072;
setp.lt.u64	%p134, %rd633, %rd562;
mov.u64 %rd636, %rd175;
mov.u64 %rd639, %rd174;
@%p134 bra BB31_164;

BB31_174:
mov.u64 %rd630, %rd631;
mov.u32 %r377, %r327;
bar.sync 0;
add.s64 %rd651, %rd54, 3072;
add.s64 %rd640, %rd52, 6144;
add.s64 %rd637, %rd51, 3072;
add.s32 %r323, %r8, 768;
cvt.s64.s32	%rd458, %r323;
sub.s64 %rd459, %rd6, %rd458;
setp.gt.s64	%p135, %rd459, 0;
@%p135 bra BB31_29;
bra.uni BB31_323;

BB31_175:
setp.lt.s64	%p136, %rd36, 1;
@%p136 bra BB31_323;

add.u64 %rd559, %SP, 0;
add.s64 %rd643, %rd2, 8;
add.s64 %rd642, %rd3, 4;
add.s32 %r331, %r188, 1;
cvt.s64.s32	%rd180, %r1;
mul.wide.s32 %rd181, %r1, -3;
mul.lo.s32 %r253, %r1, 3;
mul.wide.s32 %rd461, %r253, 8;
add.s64 %rd182, %rd35, %rd461;
mul.wide.s32 %rd189, %r1, 16;
add.s64 %rd183, %rd35, %rd189;
mul.wide.s32 %rd462, %r1, 8;
add.s64 %rd184, %rd35, %rd462;
mul.wide.s32 %rd463, %r253, 16;
add.s64 %rd185, %rd35, %rd463;
cvta.to.local.u64 %rd465, %rd559;
add.s64 %rd186, %rd465, 8;
add.s32 %r254, %r1, 256;
cvt.s64.s32	%rd187, %r254;
add.s32 %r255, %r1, 512;
cvt.s64.s32	%rd188, %r255;
add.s32 %r90, %r1, -2;
cvt.s64.s32	%rd702, %r189;
mov.u64 %rd641, 0;
mov.u64 %rd649, %rd651;
mov.u32 %r366, %r377;

BB31_177:
mov.u32 %r91, %r366;
mov.u64 %rd194, %rd702;
mov.u32 %r329, %r331;
mov.u32 %r92, %r329;
mov.u64 %rd647, %rd649;
mov.u64 %rd195, %rd647;
cvt.u64.u32	%rd466, %r92;
sub.s64 %rd467, %rd5, %rd466;
cvt.u32.u64	%r256, %rd467;
mov.u32 %r257, 768;
min.s32 %r93, %r256, %r257;
setp.eq.s32	%p137, %r93, 768;
@%p137 bra BB31_188;
bra.uni BB31_178;

BB31_188:
shl.b64 %rd476, %rd180, 2;
add.s64 %rd477, %rd195, %rd476;
st.u32 [%rd184], %r189;
ld.global.u32 %r265, [%rd477];
st.u32 [%rd184+4], %r265;
st.u32 [%rd184+2048], %r189;
ld.global.u32 %r266, [%rd477+1024];
st.u32 [%rd184+2052], %r266;
st.u32 [%rd184+4096], %r189;
ld.global.u32 %r267, [%rd477+2048];
st.u32 [%rd184+4100], %r267;
mov.u64 %rd652, 768;
bra.uni BB31_189;

BB31_178:
mov.u64 %rd644, %rd35;
cvt.s64.s32	%rd652, %r93;
add.s32 %r258, %r93, %r92;
cvt.s64.s32	%rd198, %r258;
cvt.s64.s32	%rd468, %r92;
sub.s64 %rd469, %rd198, %rd468;
setp.lt.s64	%p138, %rd469, 1;
mov.u64 %rd648, %rd195;
mov.u32 %r330, %r92;
@%p138 bra BB31_189;

BB31_179:
mov.u32 %r94, %r330;
mov.u64 %rd200, %rd648;
cvt.s64.s32	%rd470, %r94;
sub.s64 %rd201, %rd198, %rd470;
setp.gt.s64	%p139, %rd201, 767;
shl.b64 %rd471, %rd180, 3;
add.s64 %rd202, %rd644, %rd471;
shl.b64 %rd472, %rd180, 2;
add.s64 %rd203, %rd200, %rd472;
@%p139 bra BB31_186;
bra.uni BB31_180;

BB31_186:
st.u32 [%rd202], %r189;
ld.global.u32 %r262, [%rd203];
st.u32 [%rd202+4], %r262;
st.u32 [%rd202+2048], %r189;
ld.global.u32 %r263, [%rd203+1024];
st.u32 [%rd202+2052], %r263;
st.u32 [%rd202+4096], %r189;
ld.global.u32 %r264, [%rd203+2048];
st.u32 [%rd202+4100], %r264;
bra.uni BB31_187;

BB31_180:
setp.ge.s64	%p140, %rd180, %rd201;
@%p140 bra BB31_182;

st.u32 [%rd202], %r189;
ld.global.u32 %r259, [%rd203];
st.u32 [%rd202+4], %r259;

BB31_182:
setp.ge.s64	%p141, %rd187, %rd201;
@%p141 bra BB31_184;

st.u32 [%rd202+2048], %r189;
ld.global.u32 %r260, [%rd203+1024];
st.u32 [%rd202+2052], %r260;

BB31_184:
setp.ge.s64	%p142, %rd188, %rd201;
@%p142 bra BB31_187;

st.u32 [%rd202+4096], %r189;
ld.global.u32 %r261, [%rd203+2048];
st.u32 [%rd202+4100], %r261;

BB31_187:
add.s32 %r95, %r94, 768;
add.s64 %rd204, %rd200, 3072;
add.s64 %rd644, %rd644, 6144;
cvt.s64.s32	%rd473, %r95;
sub.s64 %rd474, %rd198, %rd473;
setp.gt.s64	%p143, %rd474, 0;
mov.u64 %rd648, %rd204;
mov.u32 %r330, %r95;
@%p143 bra BB31_179;

BB31_189:
bar.sync 0;
and.b64 %rd478, %rd652, 2305843009213693951;
mov.u64 %rd479, 0;
st.local.u32 [%rd37+4], %rd479;
st.local.u32 [%rd37], %rd479;
st.local.u32 [%rd37+12], %rd479;
st.local.u32 [%rd37+8], %rd479;
st.local.u32 [%rd37+20], %rd479;
st.local.u32 [%rd37+16], %rd479;
add.s64 %rd480, %rd478, %rd181;
cvt.u32.u64	%r268, %rd480;
mov.u32 %r269, 3;
min.s32 %r97, %r268, %r269;
mov.u32 %r270, 0;
max.s32 %r98, %r97, %r270;
setp.gt.u32	%p144, %r98, 2;
@%p144 bra BB31_196;
bra.uni BB31_190;

BB31_196:
ld.u32 %r277, [%rd182];
st.local.u32 [%rd37], %r277;
ld.u32 %r278, [%rd182+4];
st.local.u32 [%rd37+4], %r278;
ld.u32 %r279, [%rd182+8];
st.local.u32 [%rd37+8], %r279;
ld.u32 %r280, [%rd182+12];
st.local.u32 [%rd37+12], %r280;
ld.u32 %r281, [%rd182+16];
st.local.u32 [%rd37+16], %r281;
ld.u32 %r282, [%rd182+20];
st.local.u32 [%rd37+20], %r282;
bra.uni BB31_197;

BB31_190:
setp.lt.s32	%p145, %r97, 1;
mov.u64 %rd655, %rd465;
@%p145 bra BB31_192;

ld.u32 %r271, [%rd182];
st.local.u32 [%rd37], %r271;
ld.u32 %r272, [%rd182+4];
st.local.u32 [%rd37+4], %r272;
mov.u64 %rd655, %rd186;

BB31_192:
mov.u64 %rd653, %rd655;
mov.u64 %rd654, %rd653;
setp.lt.s32	%p146, %r98, 2;
@%p146 bra BB31_194;

ld.u32 %r273, [%rd182+8];
st.local.u32 [%rd654], %r273;
ld.u32 %r274, [%rd182+12];
st.local.u32 [%rd654+4], %r274;
add.s64 %rd654, %rd654, 8;

BB31_194:
setp.lt.s32	%p147, %r98, 3;
@%p147 bra BB31_197;

ld.u32 %r275, [%rd182+16];
st.local.u32 [%rd654], %r275;
ld.u32 %r276, [%rd182+20];
st.local.u32 [%rd654+4], %r276;

BB31_197:
mov.u32 %r379, 0;
mov.u64 %rd704, 0;
setp.eq.s32	%p148, %r98, 0;
@%p148 bra BB31_202;

ld.local.s32 %rd704, [%rd37];
ld.local.u32 %r379, [%rd37+4];
mul.wide.u32 %rd483, %r98, 8;
add.s64 %rd484, %rd483, 34359738360;
shr.u64 %rd485, %rd484, 3;
cvt.u32.u64	%r100, %rd485;
setp.lt.s32	%p149, %r100, 1;
@%p149 bra BB31_200;

ld.local.s32 %rd486, [%rd37+8];
ld.local.u32 %r284, [%rd37+12];
setp.eq.s32	%p150, %r284, 0;
selp.b64	%rd487, %rd704, 0, %p150;
add.s64 %rd704, %rd487, %rd486;
or.b32 %r379, %r284, %r379;

BB31_200:
setp.lt.s32	%p151, %r100, 2;
@%p151 bra BB31_202;

ld.local.s32 %rd488, [%rd37+16];
ld.local.u32 %r285, [%rd37+20];
setp.eq.s32	%p152, %r285, 0;
selp.b64	%rd489, %rd704, 0, %p152;
add.s64 %rd704, %rd489, %rd488;
or.b32 %r379, %r285, %r379;

BB31_202:
bar.sync 0;
@%p148 bra BB31_204;

st.u64 [%rd183], %rd704;
st.u32 [%rd183+8], %r379;

BB31_204:
bar.sync 0;
cvt.u32.u64	%r319, %rd652;
setp.gt.s32	%p154, %r319, 767;
mov.u32 %r332, 256;
@%p154 bra BB31_206;

cvt.u32.u64	%r320, %rd652;
add.s32 %r287, %r320, 2;
mul.hi.s32 %r288, %r287, 1431655766;
shr.u32 %r289, %r288, 31;
add.s32 %r332, %r288, %r289;

BB31_206:
setp.eq.s32	%p155, %r332, 256;
@%p155 bra BB31_264;
bra.uni BB31_207;

BB31_264:
@%p24 bra BB31_266;

ld.u64 %rd495, [%rd35];
ld.u32 %r299, [%rd35+8];
setp.eq.s32	%p197, %r299, 0;
selp.b64	%rd496, %rd194, 0, %p197;
add.s64 %rd497, %rd496, %rd495;
or.b32 %r300, %r299, %r91;
st.u64 [%rd35], %rd497;
st.u32 [%rd35+8], %r300;

BB31_266:
setp.lt.s32	%p22, %r1, 1;
ld.u64 %rd657, [%rd183];
ld.u32 %r334, [%rd183+8];
bar.sync 0;
@%p22 bra BB31_270;

ld.u32 %r138, [%rd183+-8];
ld.u64 %rd257, [%rd183+-16];
setp.ne.s32	%p198, %r334, 0;
@%p198 bra BB31_269;

add.s64 %rd657, %rd257, %rd657;

BB31_269:
or.b32 %r334, %r138, %r334;

BB31_270:
bar.sync 0;
st.u64 [%rd183], %rd657;
st.u32 [%rd183+8], %r334;
bar.sync 0;
setp.lt.s32	%p199, %r1, 2;
@%p199 bra BB31_274;

ld.u32 %r141, [%rd183+-24];
ld.u64 %rd261, [%rd183+-32];
setp.ne.s32	%p200, %r334, 0;
@%p200 bra BB31_273;

add.s64 %rd657, %rd261, %rd657;

BB31_273:
or.b32 %r334, %r141, %r334;

BB31_274:
bar.sync 0;
st.u64 [%rd183], %rd657;
st.u32 [%rd183+8], %r334;
bar.sync 0;
setp.lt.s32	%p201, %r1, 4;
@%p201 bra BB31_278;

ld.u32 %r144, [%rd183+-56];
ld.u64 %rd265, [%rd183+-64];
setp.ne.s32	%p202, %r334, 0;
@%p202 bra BB31_277;

add.s64 %rd657, %rd265, %rd657;

BB31_277:
or.b32 %r334, %r144, %r334;

BB31_278:
bar.sync 0;
st.u64 [%rd183], %rd657;
st.u32 [%rd183+8], %r334;
bar.sync 0;
setp.lt.s32	%p203, %r1, 8;
@%p203 bra BB31_282;

ld.u32 %r147, [%rd183+-120];
ld.u64 %rd269, [%rd183+-128];
setp.ne.s32	%p204, %r334, 0;
@%p204 bra BB31_281;

add.s64 %rd657, %rd269, %rd657;

BB31_281:
or.b32 %r334, %r147, %r334;

BB31_282:
bar.sync 0;
st.u64 [%rd183], %rd657;
st.u32 [%rd183+8], %r334;
bar.sync 0;
setp.lt.s32	%p205, %r1, 16;
@%p205 bra BB31_286;

ld.u32 %r150, [%rd183+-248];
ld.u64 %rd273, [%rd183+-256];
setp.ne.s32	%p206, %r334, 0;
@%p206 bra BB31_285;

add.s64 %rd657, %rd273, %rd657;

BB31_285:
or.b32 %r334, %r150, %r334;

BB31_286:
bar.sync 0;
st.u64 [%rd183], %rd657;
st.u32 [%rd183+8], %r334;
bar.sync 0;
setp.lt.s32	%p207, %r1, 32;
@%p207 bra BB31_290;

ld.u32 %r153, [%rd183+-504];
ld.u64 %rd277, [%rd183+-512];
setp.ne.s32	%p208, %r334, 0;
@%p208 bra BB31_289;

add.s64 %rd657, %rd277, %rd657;

BB31_289:
or.b32 %r334, %r153, %r334;

BB31_290:
bar.sync 0;
st.u64 [%rd183], %rd657;
st.u32 [%rd183+8], %r334;
bar.sync 0;
setp.lt.s32	%p209, %r1, 64;
@%p209 bra BB31_294;

ld.u32 %r156, [%rd183+-1016];
ld.u64 %rd281, [%rd183+-1024];
setp.ne.s32	%p210, %r334, 0;
@%p210 bra BB31_293;

add.s64 %rd657, %rd281, %rd657;

BB31_293:
or.b32 %r334, %r156, %r334;

BB31_294:
bar.sync 0;
st.u64 [%rd183], %rd657;
st.u32 [%rd183+8], %r334;
bar.sync 0;
setp.lt.s32	%p211, %r1, 128;
@%p211 bra BB31_298;

ld.u32 %r159, [%rd183+-2040];
ld.u64 %rd285, [%rd183+-2048];
setp.ne.s32	%p212, %r334, 0;
@%p212 bra BB31_297;

add.s64 %rd657, %rd285, %rd657;

BB31_297:
or.b32 %r334, %r159, %r334;

BB31_298:
bar.sync 0;
st.u64 [%rd183], %rd657;
st.u32 [%rd183+8], %r334;
bar.sync 0;
ld.u32 %r378, [%rd35+4088];
ld.u64 %rd703, [%rd35+4080];
ld.v4.u8 {%rs322, %rs323, %rs324, %rs325}, [%rd35+4092];
mov.u16 %rs152, %rs325;
mov.u16 %rs151, %rs324;
mov.u16 %rs150, %rs323;
mov.u16 %rs149, %rs322;
mov.u64 %rd684, %rd194;
mov.u32 %r356, %r91;
@%p1 bra BB31_300;

ld.u64 %rd684, [%rd183+-16];
ld.u32 %r356, [%rd183+-8];

BB31_300:
bar.sync 0;
st.u64 [%rd183], %rd684;
st.u32 [%rd183+8], %r356;
bar.sync 0;
bra.uni BB31_301;

BB31_207:
@%p24 bra BB31_209;

ld.u64 %rd490, [%rd35];
ld.u32 %r290, [%rd35+8];
setp.eq.s32	%p157, %r290, 0;
selp.b64	%rd491, %rd194, 0, %p157;
add.s64 %rd492, %rd491, %rd490;
or.b32 %r291, %r290, %r91;
st.u64 [%rd35], %rd492;
st.u32 [%rd35+8], %r291;

BB31_209:
setp.ge.s32	%p158, %r1, %r332;
mov.u64 %rd701, %rd194;
mov.u32 %r365, %r91;
@%p158 bra BB31_211;

ld.u64 %rd218, [%rd183];
ld.u32 %r107, [%rd183+8];
mov.u64 %rd701, %rd218;
mov.u32 %r365, %r107;

BB31_211:
mov.u32 %r348, %r365;
mov.u32 %r364, %r348;
mov.u64 %rd660, %rd701;
mov.u64 %rd699, %rd660;
bar.sync 0;
setp.le.s32	%p159, %r1, %r332;
setp.gt.s32	%p160, %r1, 0;
and.pred %p161, %p159, %p160;
@!%p161 bra BB31_215;
bra.uni BB31_212;

BB31_212:
ld.u32 %r109, [%rd183+-8];
ld.u64 %rd220, [%rd183+-16];
setp.ne.s32	%p162, %r364, 0;
mov.u64 %rd700, %rd699;
@%p162 bra BB31_214;

add.s64 %rd700, %rd220, %rd699;

BB31_214:
mov.u64 %rd699, %rd700;
or.b32 %r364, %r109, %r364;

BB31_215:
mov.u32 %r363, %r364;
mov.u64 %rd697, %rd699;
bar.sync 0;
@%p158 bra BB31_217;

st.u64 [%rd183], %rd697;
st.u32 [%rd183+8], %r363;

BB31_217:
setp.gt.s32	%p14, %r1, 1;
bar.sync 0;
setp.lt.s32	%p164, %r90, %r332;
and.pred %p165, %p164, %p14;
@!%p165 bra BB31_221;
bra.uni BB31_218;

BB31_218:
ld.u32 %r112, [%rd183+-24];
ld.u64 %rd224, [%rd183+-32];
setp.ne.s32	%p166, %r363, 0;
mov.u64 %rd698, %rd697;
@%p166 bra BB31_220;

add.s64 %rd698, %rd224, %rd697;

BB31_220:
mov.u64 %rd697, %rd698;
or.b32 %r363, %r112, %r363;

BB31_221:
mov.u32 %r362, %r363;
mov.u64 %rd695, %rd697;
bar.sync 0;
@%p158 bra BB31_223;

st.u64 [%rd183], %rd695;
st.u32 [%rd183+8], %r362;

BB31_223:
setp.gt.s32	%p15, %r1, 3;
bar.sync 0;
add.s32 %r292, %r90, -2;
setp.lt.s32	%p168, %r292, %r332;
and.pred %p169, %p168, %p15;
@!%p169 bra BB31_227;
bra.uni BB31_224;

BB31_224:
ld.u32 %r115, [%rd183+-56];
ld.u64 %rd228, [%rd183+-64];
setp.ne.s32	%p170, %r362, 0;
mov.u64 %rd696, %rd695;
@%p170 bra BB31_226;

add.s64 %rd696, %rd228, %rd695;

BB31_226:
mov.u64 %rd695, %rd696;
or.b32 %r362, %r115, %r362;

BB31_227:
mov.u32 %r361, %r362;
mov.u64 %rd693, %rd695;
bar.sync 0;
@%p158 bra BB31_229;

st.u64 [%rd183], %rd693;
st.u32 [%rd183+8], %r361;

BB31_229:
setp.gt.s32	%p16, %r1, 7;
bar.sync 0;
add.s32 %r293, %r90, -6;
setp.lt.s32	%p172, %r293, %r332;
and.pred %p173, %p172, %p16;
@!%p173 bra BB31_233;
bra.uni BB31_230;

BB31_230:
ld.u32 %r118, [%rd183+-120];
ld.u64 %rd232, [%rd183+-128];
setp.ne.s32	%p174, %r361, 0;
mov.u64 %rd694, %rd693;
@%p174 bra BB31_232;

add.s64 %rd694, %rd232, %rd693;

BB31_232:
mov.u64 %rd693, %rd694;
or.b32 %r361, %r118, %r361;

BB31_233:
mov.u32 %r360, %r361;
mov.u64 %rd691, %rd693;
bar.sync 0;
@%p158 bra BB31_235;

st.u64 [%rd183], %rd691;
st.u32 [%rd183+8], %r360;

BB31_235:
setp.gt.s32	%p17, %r1, 15;
bar.sync 0;
add.s32 %r294, %r90, -14;
setp.lt.s32	%p176, %r294, %r332;
and.pred %p177, %p176, %p17;
@!%p177 bra BB31_239;
bra.uni BB31_236;

BB31_236:
ld.u32 %r121, [%rd183+-248];
ld.u64 %rd236, [%rd183+-256];
setp.ne.s32	%p178, %r360, 0;
mov.u64 %rd692, %rd691;
@%p178 bra BB31_238;

add.s64 %rd692, %rd236, %rd691;

BB31_238:
mov.u64 %rd691, %rd692;
or.b32 %r360, %r121, %r360;

BB31_239:
mov.u32 %r359, %r360;
mov.u64 %rd689, %rd691;
bar.sync 0;
@%p158 bra BB31_241;

st.u64 [%rd183], %rd689;
st.u32 [%rd183+8], %r359;

BB31_241:
setp.gt.s32	%p18, %r1, 31;
bar.sync 0;
add.s32 %r295, %r90, -30;
setp.lt.s32	%p180, %r295, %r332;
and.pred %p181, %p180, %p18;
@!%p181 bra BB31_245;
bra.uni BB31_242;

BB31_242:
ld.u32 %r124, [%rd183+-504];
ld.u64 %rd240, [%rd183+-512];
setp.ne.s32	%p182, %r359, 0;
mov.u64 %rd690, %rd689;
@%p182 bra BB31_244;

add.s64 %rd690, %rd240, %rd689;

BB31_244:
mov.u64 %rd689, %rd690;
or.b32 %r359, %r124, %r359;

BB31_245:
mov.u32 %r358, %r359;
mov.u64 %rd687, %rd689;
bar.sync 0;
@%p158 bra BB31_247;

st.u64 [%rd183], %rd687;
st.u32 [%rd183+8], %r358;

BB31_247:
setp.gt.s32	%p19, %r1, 63;
bar.sync 0;
add.s32 %r296, %r90, -62;
setp.lt.s32	%p184, %r296, %r332;
and.pred %p185, %p184, %p19;
@!%p185 bra BB31_251;
bra.uni BB31_248;

BB31_248:
ld.u32 %r127, [%rd183+-1016];
ld.u64 %rd244, [%rd183+-1024];
setp.ne.s32	%p186, %r358, 0;
mov.u64 %rd688, %rd687;
@%p186 bra BB31_250;

add.s64 %rd688, %rd244, %rd687;

BB31_250:
mov.u64 %rd687, %rd688;
or.b32 %r358, %r127, %r358;

BB31_251:
mov.u32 %r357, %r358;
mov.u64 %rd685, %rd687;
bar.sync 0;
@%p158 bra BB31_253;

st.u64 [%rd183], %rd685;
st.u32 [%rd183+8], %r357;

BB31_253:
setp.gt.s32	%p20, %r1, 127;
bar.sync 0;
add.s32 %r297, %r90, -126;
setp.lt.s32	%p188, %r297, %r332;
and.pred %p189, %p188, %p20;
@!%p189 bra BB31_257;
bra.uni BB31_254;

BB31_254:
ld.u32 %r130, [%rd183+-2040];
ld.u64 %rd248, [%rd183+-2048];
setp.ne.s32	%p190, %r357, 0;
mov.u64 %rd686, %rd685;
@%p190 bra BB31_256;

add.s64 %rd686, %rd248, %rd685;

BB31_256:
mov.u64 %rd685, %rd686;
or.b32 %r357, %r130, %r357;

BB31_257:
bar.sync 0;
@%p158 bra BB31_259;

st.u64 [%rd183], %rd685;
st.u32 [%rd183+8], %r357;

BB31_259:
setp.lt.s32	%p21, %r1, %r332;
bar.sync 0;
add.s32 %r298, %r332, -1;
mul.wide.s32 %rd493, %r298, 16;
add.s64 %rd494, %rd35, %rd493;
ld.u32 %r378, [%rd494+8];
ld.u64 %rd703, [%rd494];
ld.v4.u8 {%rs286, %rs287, %rs288, %rs289}, [%rd494+12];
mov.u16 %rs116, %rs289;
mov.u16 %rs115, %rs288;
mov.u16 %rs114, %rs287;
mov.u16 %rs113, %rs286;
not.pred %p192, %p21;
or.pred %p194, %p1, %p192;
selp.b64	%rd656, %rd194, %rd685, %p21;
selp.b32	%r333, %r91, %r357, %p21;
@%p194 bra BB31_261;

ld.u64 %rd656, [%rd183+-16];
ld.u32 %r333, [%rd183+-8];

BB31_261:
bar.sync 0;
@%p158 bra BB31_263;

st.u64 [%rd183], %rd656;
st.u32 [%rd183+8], %r333;

BB31_263:
bar.sync 0;

BB31_301:
@%p148 bra BB31_303;

ld.u64 %rd704, [%rd183];
ld.u32 %r379, [%rd183+8];

BB31_303:
bar.sync 0;
mul.wide.s32 %rd498, %r98, 8;
add.s64 %rd295, %rd37, %rd498;
setp.ge.u64	%p215, %rd37, %rd295;
@%p215 bra BB31_305;

ld.local.s32 %rd499, [%rd37];
ld.local.u32 %r301, [%rd37+4];
setp.eq.s32	%p216, %r301, 0;
selp.b64	%rd500, %rd704, 0, %p216;
add.s64 %rd704, %rd500, %rd499;
or.b32 %r379, %r301, %r379;
st.u64 [%rd185], %rd704;
st.u32 [%rd185+8], %r379;

BB31_305:
setp.ge.u64	%p217, %rd186, %rd295;
@%p217 bra BB31_307;

ld.local.s32 %rd501, [%rd37+8];
ld.local.u32 %r302, [%rd37+12];
setp.eq.s32	%p218, %r302, 0;
selp.b64	%rd502, %rd704, 0, %p218;
add.s64 %rd704, %rd502, %rd501;
or.b32 %r379, %r302, %r379;
st.u64 [%rd185+16], %rd704;
st.u32 [%rd185+24], %r379;

BB31_307:
add.s64 %rd503, %rd186, 8;
setp.ge.u64	%p219, %rd503, %rd295;
@%p219 bra BB31_309;

ld.local.s32 %rd504, [%rd37+16];
ld.local.u32 %r303, [%rd37+20];
setp.eq.s32	%p220, %r303, 0;
selp.b64	%rd505, %rd704, 0, %p220;
add.s64 %rd506, %rd505, %rd504;
or.b32 %r304, %r303, %r379;
st.u64 [%rd185+32], %rd506;
st.u32 [%rd185+40], %r304;

BB31_309:
bar.sync 0;
@%p137 bra BB31_321;
bra.uni BB31_310;

BB31_321:
shl.b64 %rd517, %rd180, 3;
add.s64 %rd518, %rd643, %rd517;
ld.u64 %rd519, [%rd183];
st.global.u64 [%rd518], %rd519;
ld.u32 %r311, [%rd183+8];
shl.b64 %rd520, %rd180, 2;
add.s64 %rd521, %rd642, %rd520;
st.global.u32 [%rd521], %r311;
ld.u64 %rd522, [%rd183+4096];
st.global.u64 [%rd518+2048], %rd522;
ld.u32 %r312, [%rd183+4104];
st.global.u32 [%rd521+1024], %r312;
ld.u64 %rd523, [%rd183+8192];
st.global.u64 [%rd518+4096], %rd523;
ld.u32 %r313, [%rd183+8200];
st.global.u32 [%rd521+2048], %r313;
bra.uni BB31_322;

BB31_310:
shl.b64 %rd507, %rd652, 4;
add.s64 %rd300, %rd35, %rd507;
setp.ge.u64	%p221, %rd35, %rd300;
@%p221 bra BB31_322;

add.s64 %rd508, %rd180, %rd641;
shl.b64 %rd509, %rd508, 2;
add.s64 %rd706, %rd3, %rd509;
shl.b64 %rd510, %rd508, 3;
add.s64 %rd705, %rd2, %rd510;
mov.u64 %rd707, %rd35;

BB31_312:
sub.s64 %rd307, %rd300, %rd707;
setp.gt.s64	%p222, %rd307, 12272;
add.s64 %rd308, %rd707, %rd189;
@%p222 bra BB31_319;
bra.uni BB31_313;

BB31_319:
ld.u64 %rd514, [%rd308];
st.global.u64 [%rd705+8], %rd514;
ld.u32 %r308, [%rd308+8];
st.global.u32 [%rd706+4], %r308;
ld.u64 %rd515, [%rd308+4096];
st.global.u64 [%rd705+2056], %rd515;
ld.u32 %r309, [%rd308+4104];
st.global.u32 [%rd706+1028], %r309;
ld.u64 %rd516, [%rd308+8192];
st.global.u64 [%rd705+4104], %rd516;
ld.u32 %r310, [%rd308+8200];
st.global.u32 [%rd706+2052], %r310;
bra.uni BB31_320;

BB31_313:
shr.s64 %rd309, %rd307, 4;
setp.ge.s64	%p223, %rd180, %rd309;
@%p223 bra BB31_315;

ld.u64 %rd511, [%rd308];
st.global.u64 [%rd705+8], %rd511;
ld.u32 %r305, [%rd308+8];
st.global.u32 [%rd706+4], %r305;

BB31_315:
setp.ge.s64	%p224, %rd187, %rd309;
@%p224 bra BB31_317;

ld.u64 %rd512, [%rd308+4096];
st.global.u64 [%rd705+2056], %rd512;
ld.u32 %r306, [%rd308+4104];
st.global.u32 [%rd706+1028], %r306;

BB31_317:
setp.ge.s64	%p225, %rd188, %rd309;
@%p225 bra BB31_320;

ld.u64 %rd513, [%rd308+8192];
st.global.u64 [%rd705+4104], %rd513;
ld.u32 %r307, [%rd308+8200];
st.global.u32 [%rd706+2052], %r307;

BB31_320:
add.s64 %rd707, %rd707, 12288;
add.s64 %rd706, %rd706, 3072;
add.s64 %rd705, %rd705, 6144;
setp.lt.u64	%p226, %rd707, %rd300;
@%p226 bra BB31_312;

BB31_322:
mov.u64 %rd702, %rd703;
mov.u32 %r366, %r378;
bar.sync 0;
add.s64 %rd649, %rd195, 3072;
add.s64 %rd643, %rd643, 6144;
add.s64 %rd642, %rd642, 3072;
add.s32 %r331, %r92, 768;
cvt.s64.s32	%rd524, %r331;
sub.s64 %rd525, %rd6, %rd524;
setp.gt.s64	%p227, %rd525, 0;
add.s64 %rd641, %rd641, 768;
@%p227 bra BB31_177;

BB31_323:
@%p24 bra BB31_339;


	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r314, 1, 0, p; 
} 


	setp.eq.s32	%p229, %r314, 0;
@%p229 bra BB31_338;

mov.u64 %rd527, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd528, %rd527;
sub.s64 %rd318, %rd35, %rd528;
setp.eq.s64	%p230, %rd35, 0;
@%p230 bra BB31_339;

add.s64 %rd529, %rd318, -16;
add.s64 %rd531, %rd527, %rd529;
add.s64 %rd320, %rd528, %rd529;
ld.shared.u8 %rs326, [%rd531];
or.b16 %rs327, %rs326, 1;
st.shared.u8 [%rd531], %rs327;
ld.shared.u64 %rd321, [%rd531+8];
setp.eq.s64	%p231, %rd321, 0;
mov.u64 %rd711, %rd320;
@%p231 bra BB31_332;

mov.u64 %rd322, %rd320;
ld.u8 %rs328, [%rd321];
and.b16 %rs329, %rs328, 1;
setp.eq.b16	%p232, %rs329, 1;
mov.u64 %rd711, %rd322;
@!%p232 bra BB31_332;
bra.uni BB31_328;

BB31_328:
ld.u64 %rd324, [%rd321];
shr.u64 %rd325, %rd324, 1;
add.s64 %rd326, %rd321, 16;
add.s64 %rd327, %rd326, %rd325;
ld.shared.u64 %rd533, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p233, %rd327, %rd533;
mov.u64 %rd711, %rd321;
@%p233 bra BB31_332;

ld.u8 %rs330, [%rd327];
and.b16 %rs331, %rs330, 1;
setp.eq.b16	%p234, %rs331, 1;
mov.u64 %rd708, %rd321;
mov.u64 %rd711, %rd708;
@!%p234 bra BB31_332;
bra.uni BB31_330;

BB31_330:
ld.u64 %rd534, [%rd327];
shr.u64 %rd535, %rd534, 1;
add.s64 %rd536, %rd535, %rd325;
add.s64 %rd537, %rd536, 16;
shl.b64 %rd538, %rd537, 1;
and.b64 %rd539, %rd324, 1;
or.b64 %rd540, %rd538, %rd539;
st.u64 [%rd321], %rd540;
and.b64 %rd328, %rd537, 9223372036854775807;
add.s64 %rd541, %rd326, %rd328;
ld.shared.u64 %rd542, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p235, %rd541, %rd542;
mov.u64 %rd709, %rd321;
mov.u64 %rd711, %rd709;
@%p235 bra BB31_332;

add.s64 %rd543, %rd328, %rd326;
st.u64 [%rd543+8], %rd321;
mov.u64 %rd711, %rd321;

BB31_332:
ld.u64 %rd331, [%rd711];
shr.u64 %rd332, %rd331, 1;
add.s64 %rd333, %rd711, 16;
add.s64 %rd334, %rd333, %rd332;
ld.shared.u64 %rd544, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p236, %rd334, %rd544;
@%p236 bra BB31_336;

ld.u8 %rs332, [%rd334];
and.b16 %rs333, %rs332, 1;
setp.eq.b16	%p237, %rs333, 1;
@!%p237 bra BB31_339;
bra.uni BB31_334;

BB31_334:
ld.u64 %rd545, [%rd334];
shr.u64 %rd546, %rd545, 1;
add.s64 %rd547, %rd546, %rd332;
add.s64 %rd548, %rd547, 16;
shl.b64 %rd549, %rd548, 1;
and.b64 %rd550, %rd331, 1;
or.b64 %rd551, %rd549, %rd550;
st.u64 [%rd711], %rd551;
and.b64 %rd335, %rd548, 9223372036854775807;
add.s64 %rd552, %rd333, %rd335;
ld.shared.u64 %rd553, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p238, %rd552, %rd553;
@%p238 bra BB31_339;

add.s64 %rd554, %rd335, %rd333;
st.u64 [%rd554+8], %rd711;
bra.uni BB31_339;

BB31_338:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
call.uni 
free, 
(
param0
);


	}

BB31_339:
bar.sync 0;

BB31_340:
ret;

BB31_336:
setp.lt.u64	%p239, %rd334, %rd711;
@%p239 bra BB31_339;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd711;
bra.uni BB31_339;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPjNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIjEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPjNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIjEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPjNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIjEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPjNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIjEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPjNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIjEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPjNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIjEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPjNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIjEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPjNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIjEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB32_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd12;

BB32_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB32_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r27, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB32_4:
ld.global.u32 %r26, [%rd20];
st.global.u32 [%rd19], %r26;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p5, %r27, %r10;
@%p5 bra BB32_4;

BB32_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPjNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIjEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPjNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIjEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPjNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIjEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPjNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIjEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPjNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIjEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPjNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIjEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPjNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIjEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIjNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPjNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIjEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB33_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd19;

BB33_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB33_4;

BB33_3:
ld.global.u32 %r22, [%rd26];
st.global.u32 [%rd25], %r22;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB33_3;

BB33_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IljNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IljNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0[64]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<7>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IljNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+48];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IljNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IljNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IljNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+28];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd2, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd3, %rd2;
setp.eq.s64	%p2, %rd3, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB34_2;

cvt.s64.s32	%rd4, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r24;
mov.u64 %rd5, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd6, %rd5;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd6;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd4;

BB34_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;

BB34_3:
mov.u32 %r8, %r26;
add.s32 %r26, %r8, %r6;
setp.lt.u32	%p4, %r8, %r10;
@%p4 bra BB34_3;

ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IljNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IljNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<14>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IljNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IljNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IljNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd7, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IljNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+32];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd8, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd9, %rd8;
setp.eq.s64	%p2, %rd9, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB35_2;

cvt.s64.s32	%rd10, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r18;
mov.u64 %rd11, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd12, %rd11;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd12;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd10;

BB35_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd2, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd13, %r21;

BB35_3:
mov.u64 %rd4, %rd13;
add.s64 %rd13, %rd4, %rd2;
setp.lt.s64	%p4, %rd4, %rd7;
@%p4 bra BB35_3;

ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm5EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_17constant_iteratorIiNS_11use_defaultESL_EENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS2_21aligned_decompositionIlEENSO_INSP_INSG_IljSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm5EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_17constant_iteratorIiNS_11use_defaultESL_EENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS2_21aligned_decompositionIlEENSO_INSP_INSG_IljSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
.maxntid 128, 1, 1
{
.reg .pred %p<94>;
.reg .b16 %rs<39>;
.reg .b32 %r<255>;
.reg .b64 %rd<243>;


ld.param.v2.u32 {%r94, %r95}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm5EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_17constant_iteratorIiNS_11use_defaultESL_EENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS2_21aligned_decompositionIlEENSO_INSP_INSG_IljSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r96, %r97}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm5EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_17constant_iteratorIiNS_11use_defaultESL_EENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS2_21aligned_decompositionIlEENSO_INSP_INSG_IljSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r100, %r101}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm5EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_17constant_iteratorIiNS_11use_defaultESL_EENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS2_21aligned_decompositionIlEENSO_INSP_INSG_IljSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
ld.param.u64 %rd72, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm5EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_17constant_iteratorIiNS_11use_defaultESL_EENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS2_21aligned_decompositionIlEENSO_INSP_INSG_IljSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd71, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm5EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_17constant_iteratorIiNS_11use_defaultESL_EENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS2_21aligned_decompositionIlEENSO_INSP_INSG_IljSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd70, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm5EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_17constant_iteratorIiNS_11use_defaultESL_EENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS2_21aligned_decompositionIlEENSO_INSP_INSG_IljSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd69, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm5EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_17constant_iteratorIiNS_11use_defaultESL_EENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS2_21aligned_decompositionIlEENSO_INSP_INSG_IljSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd67, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm5EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_17constant_iteratorIiNS_11use_defaultESL_EENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS2_21aligned_decompositionIlEENSO_INSP_INSG_IljSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd66, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm5EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_17constant_iteratorIiNS_11use_defaultESL_EENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS2_21aligned_decompositionIlEENSO_INSP_INSG_IljSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p5, %r1, 0;
mov.u64 %rd73, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd74, %rd73;
setp.eq.s64	%p6, %rd74, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB36_2;

cvt.s64.s32	%rd75, %r96;
mov.u32 %r102, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r102;
mov.u64 %rd76, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd77, %rd76;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd77;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd75;

BB36_2:
cvta.to.global.u64 %rd1, %rd66;
mov.u32 %r103, %ctaid.x;
add.s32 %r3, %r103, %r95;
bar.sync 0;
cvt.s64.s32	%rd6, %r3;
mul.lo.s64 %rd78, %rd6, %rd69;
min.s64 %rd79, %rd71, %rd6;
add.s64 %rd80, %rd79, %rd78;
setp.lt.s64	%p8, %rd6, %rd71;
selp.u64	%rd81, 1, 0, %p8;
add.s64 %rd82, %rd81, %rd69;
add.s64 %rd83, %rd82, %rd80;
mul.lo.s64 %rd7, %rd80, %rd70;
mul.lo.s64 %rd84, %rd83, %rd70;
min.s64 %rd85, %rd84, %rd67;
shl.b64 %rd86, %rd7, 2;
add.s64 %rd87, %rd1, %rd86;
ld.global.u32 %r204, [%rd87];
cvt.u64.u32	%rd8, %r100;
add.s64 %rd9, %rd85, %rd8;
bar.sync 0;
@%p5 bra BB36_23;

ld.shared.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
mov.u64 %rd221, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd228, %rd221;
setp.eq.s64	%p10, %rd10, %rd228;
mov.u64 %rd226, %rd10;
@%p10 bra BB36_7;

mov.u64 %rd227, %rd226;

BB36_5:
mov.u64 %rd223, %rd228;
mov.u64 %rd226, %rd227;
mov.u64 %rd227, %rd223;
ld.shared.u8 %rs23, [%rd221];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p11, %rs24, 1;
not.pred %p12, %p11;
ld.shared.u64 %rd15, [%rd221];
setp.lt.u64	%p13, %rd15, 10240;
or.pred %p14, %p12, %p13;
@!%p14 bra BB36_7;
bra.uni BB36_6;

BB36_6:
shr.u64 %rd90, %rd15, 1;
add.s64 %rd91, %rd221, %rd90;
add.s64 %rd221, %rd91, 16;
add.s64 %rd92, %rd227, %rd90;
add.s64 %rd228, %rd92, 16;
setp.ne.s64	%p15, %rd228, %rd10;
mov.u64 %rd226, %rd227;
@%p15 bra BB36_5;

BB36_7:
setp.eq.s64	%p17, %rd226, %rd10;
mov.pred %p93, 0;
@%p17 bra BB36_9;

ld.u64 %rd94, [%rd226];
shr.u64 %rd95, %rd94, 1;
add.s64 %rd96, %rd226, %rd95;
add.s64 %rd232, %rd96, 16;
setp.ne.s64	%p93, %rd232, %rd10;

BB36_9:
@%p93 bra BB36_15;
bra.uni BB36_10;

BB36_15:
ld.u64 %rd26, [%rd232];
and.b64 %rd111, %rd26, -32;
setp.eq.s64	%p21, %rd111, 10240;
cvt.u16.u64	%rs38, %rd26;
@%p21 bra BB36_18;

add.s64 %rd27, %rd232, 16;
ld.u64 %rd112, [%rd232+5136];
and.b64 %rd113, %rd112, 1;
add.s64 %rd114, %rd26, -10272;
and.b64 %rd115, %rd114, -2;
or.b64 %rd116, %rd113, %rd115;
st.u64 [%rd232+5136], %rd116;
st.u64 [%rd232+5144], %rd232;
cvt.u16.u64	%rs26, %rd114;
or.b16 %rs27, %rs26, 1;
and.b64 %rd117, %rd26, 1;
or.b64 %rd118, %rd117, 10240;
st.u64 [%rd232], %rd118;
st.u8 [%rd232+5136], %rs27;
ld.u64 %rd119, [%rd232+5136];
shr.u64 %rd28, %rd119, 1;
add.s64 %rd120, %rd28, %rd27;
add.s64 %rd121, %rd120, 5136;
ld.shared.u64 %rd122, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p22, %rd121, %rd122;
cvt.u16.u64	%rs28, %rd26;
and.b16 %rs38, %rs28, 1;
@%p22 bra BB36_18;

add.s64 %rd123, %rd27, 5120;
st.u64 [%rd120+5144], %rd123;
ld.u8 %rs38, [%rd232];

BB36_18:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd232], %rs29;
bra.uni BB36_19;

BB36_10:
mov.u64 %rd98, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd99, %rd98;
sub.s64 %rd100, %rd10, %rd99;
add.s64 %rd101, %rd100, 5136;
ld.shared.u64 %rd102, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16];
setp.gt.u64	%p18, %rd101, %rd102;
mov.u64 %rd230, -1;
mov.u64 %rd231, %rd10;
@%p18 bra BB36_12;

add.s64 %rd21, %rd10, 5136;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd21;
mov.u64 %rd230, %rd21;
mov.u64 %rd231, %rd21;

BB36_12:
mov.u64 %rd22, %rd231;
setp.eq.s64	%p19, %rd230, -1;
@%p19 bra BB36_14;

mov.u64 %rd103, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd104, %rd103;
sub.s64 %rd105, %rd10, %rd104;
add.s64 %rd106, %rd103, %rd105;
ld.shared.u64 %rd107, [%rd106];
and.b64 %rd108, %rd107, 1;
or.b64 %rd109, %rd108, 10240;
st.shared.u64 [%rd106], %rd109;
st.shared.u64 [%rd106+8], %rd226;
mov.u16 %rs25, 0;
st.shared.u8 [%rd106], %rs25;

BB36_14:
mov.u64 %rd232, %rd10;
setp.eq.s64	%p20, %rd10, %rd22;
mov.u64 %rd233, 0;
@%p20 bra BB36_20;

BB36_19:
add.s64 %rd233, %rd232, 16;

BB36_20:
mov.u64 %rd234, %rd233;
setp.ne.s64	%p23, %rd233, 0;
@%p23 bra BB36_22;

mov.u64 %rd125, 5120;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd125;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd234, [retval0+0];


	}

BB36_22:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm5EEELm128EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result], %rd234;

BB36_23:
mov.u32 %r238, %r101;
add.s64 %rd126, %rd8, %rd7;
add.s64 %rd35, %rd126, 1;
add.s64 %rd128, %rd86, %rd1;
add.s64 %rd238, %rd128, 4;
bar.sync 0;
ld.shared.u64 %rd37, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm5EEELm128EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result];
cvt.s64.s32 %rd38, %rd9;
cvt.s64.s32 %rd129, %rd35;
sub.s64 %rd130, %rd38, %rd129;
setp.lt.s64	%p24, %rd130, 1;
@%p24 bra BB36_97;

cvt.u32.u64	%r191, %rd35;
sub.s64 %rd131, %rd9, %rd35;
cvt.u32.u64	%r104, %rd131;
mov.u32 %r105, 128;
min.s32 %r7, %r104, %r105;
mul.wide.s32 %rd132, %r1, 8;
add.s64 %rd39, %rd37, %rd132;
mov.u32 %r213, %r204;
mov.u32 %r254, %r238;

BB36_25:
mov.u32 %r9, %r254;
mov.u32 %r8, %r213;
mov.u32 %r189, %r191;
mov.u32 %r10, %r189;
mov.u64 %rd236, %rd238;
mov.u64 %rd40, %rd236;
cvt.u64.u32	%rd133, %r10;
sub.s64 %rd134, %rd9, %rd133;
cvt.u32.u64	%r106, %rd134;
mov.u32 %r107, 640;
min.s32 %r11, %r106, %r107;
setp.eq.s32	%p25, %r11, 640;
@%p25 bra BB36_40;
bra.uni BB36_26;

BB36_40:
mul.wide.s32 %rd172, %r1, 4;
add.s64 %rd173, %rd40, %rd172;
st.u32 [%rd39], %r101;
ld.global.u32 %r137, [%rd173];
st.u32 [%rd39+4], %r137;
st.u32 [%rd39+1024], %r101;
ld.global.u32 %r138, [%rd173+512];
st.u32 [%rd39+1028], %r138;
st.u32 [%rd39+2048], %r101;
ld.global.u32 %r139, [%rd173+1024];
st.u32 [%rd39+2052], %r139;
st.u32 [%rd39+3072], %r101;
ld.global.u32 %r140, [%rd173+1536];
st.u32 [%rd39+3076], %r140;
st.u32 [%rd39+4096], %r101;
ld.global.u32 %r141, [%rd173+2048];
st.u32 [%rd39+4100], %r141;
bra.uni BB36_41;

BB36_26:
mov.u64 %rd235, %rd37;
add.s32 %r108, %r11, %r10;
cvt.s64.s32	%rd135, %r108;
cvt.s64.s32	%rd136, %r10;
sub.s64 %rd137, %rd135, %rd136;
setp.lt.s64	%p26, %rd137, 1;
mov.u64 %rd237, %rd40;
mov.u32 %r190, %r10;
@%p26 bra BB36_41;

BB36_27:
mov.u32 %r12, %r190;
mov.u64 %rd43, %rd237;
cvt.s64.s32	%rd139, %r12;
sub.s64 %rd44, %rd135, %rd139;
setp.gt.s64	%p27, %rd44, 639;
@%p27 bra BB36_38;
bra.uni BB36_28;

BB36_38:
add.s64 %rd166, %rd235, %rd132;
st.u32 [%rd166], %r101;
mul.wide.s32 %rd167, %r1, 4;
add.s64 %rd168, %rd43, %rd167;
ld.global.u32 %r130, [%rd168];
st.u32 [%rd166+4], %r130;
st.u32 [%rd166+1024], %r101;
ld.global.u32 %r131, [%rd168+512];
st.u32 [%rd166+1028], %r131;
st.u32 [%rd166+2048], %r101;
ld.global.u32 %r132, [%rd168+1024];
st.u32 [%rd166+2052], %r132;
st.u32 [%rd166+3072], %r101;
ld.global.u32 %r133, [%rd168+1536];
st.u32 [%rd166+3076], %r133;
st.u32 [%rd166+4096], %r101;
ld.global.u32 %r134, [%rd168+2048];
st.u32 [%rd166+4100], %r134;
bra.uni BB36_39;

BB36_28:
cvt.s64.s32	%rd140, %r1;
setp.ge.s64	%p28, %rd140, %rd44;
@%p28 bra BB36_30;

add.s64 %rd142, %rd235, %rd132;
st.u32 [%rd142], %r101;
mul.wide.s32 %rd143, %r1, 4;
add.s64 %rd144, %rd43, %rd143;
ld.global.u32 %r112, [%rd144];
st.u32 [%rd142+4], %r112;

BB36_30:
add.s32 %r114, %r1, 128;
cvt.s64.s32	%rd145, %r114;
setp.ge.s64	%p29, %rd145, %rd44;
@%p29 bra BB36_32;

add.s64 %rd147, %rd235, %rd132;
st.u32 [%rd147+1024], %r101;
mul.wide.s32 %rd148, %r1, 4;
add.s64 %rd149, %rd43, %rd148;
ld.global.u32 %r116, [%rd149+512];
st.u32 [%rd147+1028], %r116;

BB36_32:
add.s32 %r118, %r1, 256;
cvt.s64.s32	%rd150, %r118;
setp.ge.s64	%p30, %rd150, %rd44;
@%p30 bra BB36_34;

add.s64 %rd152, %rd235, %rd132;
st.u32 [%rd152+2048], %r101;
mul.wide.s32 %rd153, %r1, 4;
add.s64 %rd154, %rd43, %rd153;
ld.global.u32 %r120, [%rd154+1024];
st.u32 [%rd152+2052], %r120;

BB36_34:
add.s32 %r122, %r1, 384;
cvt.s64.s32	%rd155, %r122;
setp.ge.s64	%p31, %rd155, %rd44;
@%p31 bra BB36_36;

add.s64 %rd157, %rd235, %rd132;
st.u32 [%rd157+3072], %r101;
mul.wide.s32 %rd158, %r1, 4;
add.s64 %rd159, %rd43, %rd158;
ld.global.u32 %r124, [%rd159+1536];
st.u32 [%rd157+3076], %r124;

BB36_36:
add.s32 %r126, %r1, 512;
cvt.s64.s32	%rd160, %r126;
setp.ge.s64	%p32, %rd160, %rd44;
@%p32 bra BB36_39;

add.s64 %rd162, %rd235, %rd132;
st.u32 [%rd162+4096], %r101;
mul.wide.s32 %rd163, %r1, 4;
add.s64 %rd164, %rd43, %rd163;
ld.global.u32 %r128, [%rd164+2048];
st.u32 [%rd162+4100], %r128;

BB36_39:
add.s32 %r13, %r12, 640;
add.s64 %rd45, %rd43, 2560;
add.s64 %rd235, %rd235, 5120;
cvt.s64.s32	%rd169, %r13;
sub.s64 %rd171, %rd135, %rd169;
setp.gt.s64	%p33, %rd171, 0;
mov.u64 %rd237, %rd45;
mov.u32 %r190, %r13;
@%p33 bra BB36_27;

BB36_41:
bar.sync 0;
mad.lo.s32 %r144, %r1, -5, %r11;
mov.u32 %r145, 5;
min.s32 %r146, %r144, %r145;
mov.u32 %r193, 0;
max.s32 %r15, %r146, %r193;
setp.eq.s32	%p34, %r15, 0;
mov.u32 %r192, %r193;
@%p34 bra BB36_50;

mul.lo.s32 %r148, %r1, 5;
mul.wide.s32 %rd174, %r148, 8;
add.s64 %rd175, %rd37, %rd174;
ld.u32 %r192, [%rd175];
ld.u32 %r193, [%rd175+4];
add.s32 %r18, %r15, -1;
setp.lt.s32	%p35, %r18, 1;
@%p35 bra BB36_44;

ld.u32 %r151, [%rd175+12];
setp.eq.s32	%p36, %r151, 0;
selp.b32	%r152, %r192, 0, %p36;
ld.u32 %r153, [%rd175+8];
add.s32 %r192, %r152, %r153;
or.b32 %r193, %r151, %r193;

BB36_44:
setp.lt.s32	%p37, %r18, 2;
@%p37 bra BB36_46;

ld.u32 %r156, [%rd175+20];
setp.eq.s32	%p38, %r156, 0;
selp.b32	%r157, %r192, 0, %p38;
ld.u32 %r158, [%rd175+16];
add.s32 %r192, %r157, %r158;
or.b32 %r193, %r156, %r193;

BB36_46:
setp.lt.s32	%p39, %r18, 3;
@%p39 bra BB36_48;

ld.u32 %r161, [%rd175+28];
setp.eq.s32	%p40, %r161, 0;
selp.b32	%r162, %r192, 0, %p40;
ld.u32 %r163, [%rd175+24];
add.s32 %r192, %r162, %r163;
or.b32 %r193, %r161, %r193;

BB36_48:
setp.lt.s32	%p41, %r18, 4;
@%p41 bra BB36_50;

ld.u32 %r166, [%rd175+36];
setp.eq.s32	%p42, %r166, 0;
selp.b32	%r167, %r192, 0, %p42;
ld.u32 %r168, [%rd175+32];
add.s32 %r192, %r167, %r168;
or.b32 %r193, %r166, %r193;

BB36_50:
bar.sync 0;
@%p34 bra BB36_52;

st.u32 [%rd39], %r192;
st.u32 [%rd39+4], %r193;

BB36_52:
setp.lt.s32	%p3, %r1, %r7;
bar.sync 0;
mov.u32 %r212, %r8;
mov.u32 %r253, %r9;
@!%p3 bra BB36_54;
bra.uni BB36_53;

BB36_53:
ld.u32 %r35, [%rd39];
ld.u32 %r36, [%rd39+4];
mov.u32 %r212, %r36;
mov.u32 %r253, %r35;

BB36_54:
mov.u32 %r217, %r253;
mov.u32 %r251, %r217;
mov.u32 %r197, %r212;
mov.u32 %r211, %r197;
bar.sync 0;
setp.gt.s32	%p44, %r1, 0;
setp.le.s32	%p45, %r1, %r7;
and.pred %p46, %p45, %p44;
@!%p46 bra BB36_58;
bra.uni BB36_55;

BB36_55:
ld.u32 %r39, [%rd39+-4];
setp.ne.s32	%p47, %r211, 0;
mov.u32 %r252, %r251;
@%p47 bra BB36_57;

ld.u32 %r169, [%rd39+-8];
add.s32 %r252, %r169, %r251;

BB36_57:
mov.u32 %r251, %r252;
or.b32 %r211, %r39, %r211;

BB36_58:
mov.u32 %r249, %r251;
mov.u32 %r210, %r211;
bar.sync 0;
setp.ge.s32	%p48, %r1, %r7;
@%p48 bra BB36_60;

st.u32 [%rd39], %r249;
st.u32 [%rd39+4], %r210;

BB36_60:
bar.sync 0;
add.s32 %r170, %r1, -2;
setp.lt.s32	%p49, %r170, %r7;
setp.gt.s32	%p50, %r1, 1;
and.pred %p51, %p49, %p50;
@!%p51 bra BB36_64;
bra.uni BB36_61;

BB36_61:
ld.u32 %r45, [%rd39+-12];
setp.ne.s32	%p52, %r210, 0;
mov.u32 %r250, %r249;
@%p52 bra BB36_63;

ld.u32 %r171, [%rd39+-16];
add.s32 %r250, %r171, %r249;

BB36_63:
mov.u32 %r249, %r250;
or.b32 %r210, %r45, %r210;

BB36_64:
mov.u32 %r247, %r249;
mov.u32 %r209, %r210;
bar.sync 0;
@%p48 bra BB36_66;

st.u32 [%rd39], %r247;
st.u32 [%rd39+4], %r209;

BB36_66:
bar.sync 0;
add.s32 %r172, %r1, -4;
setp.lt.s32	%p54, %r172, %r7;
setp.gt.s32	%p55, %r1, 3;
and.pred %p56, %p54, %p55;
@!%p56 bra BB36_70;
bra.uni BB36_67;

BB36_67:
ld.u32 %r51, [%rd39+-28];
setp.ne.s32	%p57, %r209, 0;
mov.u32 %r248, %r247;
@%p57 bra BB36_69;

ld.u32 %r173, [%rd39+-32];
add.s32 %r248, %r173, %r247;

BB36_69:
mov.u32 %r247, %r248;
or.b32 %r209, %r51, %r209;

BB36_70:
mov.u32 %r245, %r247;
mov.u32 %r208, %r209;
bar.sync 0;
@%p48 bra BB36_72;

st.u32 [%rd39], %r245;
st.u32 [%rd39+4], %r208;

BB36_72:
bar.sync 0;
add.s32 %r174, %r1, -8;
setp.lt.s32	%p59, %r174, %r7;
setp.gt.s32	%p60, %r1, 7;
and.pred %p61, %p59, %p60;
@!%p61 bra BB36_76;
bra.uni BB36_73;

BB36_73:
ld.u32 %r57, [%rd39+-60];
setp.ne.s32	%p62, %r208, 0;
mov.u32 %r246, %r245;
@%p62 bra BB36_75;

ld.u32 %r175, [%rd39+-64];
add.s32 %r246, %r175, %r245;

BB36_75:
mov.u32 %r245, %r246;
or.b32 %r208, %r57, %r208;

BB36_76:
mov.u32 %r243, %r245;
mov.u32 %r207, %r208;
bar.sync 0;
@%p48 bra BB36_78;

st.u32 [%rd39], %r243;
st.u32 [%rd39+4], %r207;

BB36_78:
bar.sync 0;
add.s32 %r176, %r1, -16;
setp.lt.s32	%p64, %r176, %r7;
setp.gt.s32	%p65, %r1, 15;
and.pred %p66, %p64, %p65;
@!%p66 bra BB36_82;
bra.uni BB36_79;

BB36_79:
ld.u32 %r63, [%rd39+-124];
setp.ne.s32	%p67, %r207, 0;
mov.u32 %r244, %r243;
@%p67 bra BB36_81;

ld.u32 %r177, [%rd39+-128];
add.s32 %r244, %r177, %r243;

BB36_81:
mov.u32 %r243, %r244;
or.b32 %r207, %r63, %r207;

BB36_82:
mov.u32 %r241, %r243;
mov.u32 %r206, %r207;
bar.sync 0;
@%p48 bra BB36_84;

st.u32 [%rd39], %r241;
st.u32 [%rd39+4], %r206;

BB36_84:
bar.sync 0;
add.s32 %r178, %r1, -32;
setp.lt.s32	%p69, %r178, %r7;
setp.gt.s32	%p70, %r1, 31;
and.pred %p71, %p69, %p70;
@!%p71 bra BB36_88;
bra.uni BB36_85;

BB36_85:
ld.u32 %r69, [%rd39+-252];
setp.ne.s32	%p72, %r206, 0;
mov.u32 %r242, %r241;
@%p72 bra BB36_87;

ld.u32 %r179, [%rd39+-256];
add.s32 %r242, %r179, %r241;

BB36_87:
mov.u32 %r241, %r242;
or.b32 %r206, %r69, %r206;

BB36_88:
mov.u32 %r239, %r241;
mov.u32 %r205, %r206;
bar.sync 0;
@%p48 bra BB36_90;

st.u32 [%rd39], %r239;
st.u32 [%rd39+4], %r205;

BB36_90:
bar.sync 0;
add.s32 %r180, %r1, -64;
setp.lt.s32	%p74, %r180, %r7;
setp.gt.s32	%p75, %r1, 63;
and.pred %p76, %p74, %p75;
@!%p76 bra BB36_94;
bra.uni BB36_91;

BB36_91:
ld.u32 %r75, [%rd39+-508];
setp.ne.s32	%p77, %r205, 0;
mov.u32 %r240, %r239;
@%p77 bra BB36_93;

ld.u32 %r181, [%rd39+-512];
add.s32 %r240, %r181, %r239;

BB36_93:
mov.u32 %r239, %r240;
or.b32 %r205, %r75, %r205;

BB36_94:
bar.sync 0;
@%p48 bra BB36_96;

st.u32 [%rd39], %r239;
st.u32 [%rd39+4], %r205;

BB36_96:
bar.sync 0;
add.s32 %r182, %r7, -1;
mul.wide.s32 %rd184, %r182, 8;
add.s64 %rd185, %rd37, %rd184;
ld.u32 %r183, [%rd185+4];
setp.eq.s32	%p79, %r183, 0;
selp.b32	%r184, %r9, 0, %p79;
ld.u32 %r185, [%rd185];
add.s32 %r254, %r184, %r185;
or.b32 %r213, %r183, %r8;
bar.sync 0;
add.s64 %rd238, %rd40, 2560;
add.s32 %r191, %r10, 640;
cvt.s64.s32	%rd186, %r191;
sub.s64 %rd187, %rd38, %rd186;
setp.gt.s64	%p80, %rd187, 0;
mov.u32 %r204, %r213;
mov.u32 %r238, %r254;
@%p80 bra BB36_25;

BB36_97:
@%p5 bra BB36_113;


	{ 
.reg .pred p; 
isspacep.shared p, %rd37; 
selp.u32 %r187, 1, 0, p; 
} 


	setp.eq.s32	%p82, %r187, 0;
@%p82 bra BB36_112;

mov.u64 %rd189, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd190, %rd189;
sub.s64 %rd48, %rd37, %rd190;
setp.eq.s64	%p83, %rd37, 0;
@%p83 bra BB36_113;

add.s64 %rd191, %rd48, -16;
add.s64 %rd193, %rd189, %rd191;
add.s64 %rd50, %rd190, %rd191;
ld.shared.u8 %rs30, [%rd193];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd193], %rs31;
ld.shared.u64 %rd51, [%rd193+8];
setp.eq.s64	%p84, %rd51, 0;
mov.u64 %rd242, %rd50;
@%p84 bra BB36_106;

mov.u64 %rd52, %rd50;
ld.u8 %rs32, [%rd51];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p85, %rs33, 1;
mov.u64 %rd242, %rd52;
@!%p85 bra BB36_106;
bra.uni BB36_102;

BB36_102:
ld.u64 %rd54, [%rd51];
shr.u64 %rd55, %rd54, 1;
add.s64 %rd56, %rd51, 16;
add.s64 %rd57, %rd56, %rd55;
ld.shared.u64 %rd195, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p86, %rd57, %rd195;
mov.u64 %rd242, %rd51;
@%p86 bra BB36_106;

ld.u8 %rs34, [%rd57];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p87, %rs35, 1;
mov.u64 %rd239, %rd51;
mov.u64 %rd242, %rd239;
@!%p87 bra BB36_106;
bra.uni BB36_104;

BB36_104:
ld.u64 %rd196, [%rd57];
shr.u64 %rd197, %rd196, 1;
add.s64 %rd198, %rd197, %rd55;
add.s64 %rd199, %rd198, 16;
shl.b64 %rd200, %rd199, 1;
and.b64 %rd201, %rd54, 1;
or.b64 %rd202, %rd200, %rd201;
st.u64 [%rd51], %rd202;
and.b64 %rd58, %rd199, 9223372036854775807;
add.s64 %rd203, %rd56, %rd58;
ld.shared.u64 %rd204, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p88, %rd203, %rd204;
mov.u64 %rd240, %rd51;
mov.u64 %rd242, %rd240;
@%p88 bra BB36_106;

add.s64 %rd205, %rd58, %rd56;
st.u64 [%rd205+8], %rd51;
mov.u64 %rd242, %rd51;

BB36_106:
ld.u64 %rd61, [%rd242];
shr.u64 %rd62, %rd61, 1;
add.s64 %rd63, %rd242, 16;
add.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd206, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p89, %rd64, %rd206;
@%p89 bra BB36_110;

ld.u8 %rs36, [%rd64];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p90, %rs37, 1;
@!%p90 bra BB36_113;
bra.uni BB36_108;

BB36_108:
ld.u64 %rd207, [%rd64];
shr.u64 %rd208, %rd207, 1;
add.s64 %rd209, %rd208, %rd62;
add.s64 %rd210, %rd209, 16;
shl.b64 %rd211, %rd210, 1;
and.b64 %rd212, %rd61, 1;
or.b64 %rd213, %rd211, %rd212;
st.u64 [%rd242], %rd213;
and.b64 %rd65, %rd210, 9223372036854775807;
add.s64 %rd214, %rd63, %rd65;
ld.shared.u64 %rd215, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p91, %rd214, %rd215;
@%p91 bra BB36_113;

add.s64 %rd216, %rd65, %rd63;
st.u64 [%rd216+8], %rd242;
bra.uni BB36_113;

BB36_112:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd37;
call.uni 
free, 
(
param0
);


	}

BB36_113:
setp.eq.s32	%p4, %r1, 0;
bar.sync 0;
@!%p4 bra BB36_115;
bra.uni BB36_114;

BB36_114:
cvta.to.global.u64 %rd217, %rd72;
cvt.s64.s32	%rd218, %r238;
shl.b64 %rd219, %rd6, 4;
add.s64 %rd220, %rd217, %rd219;
st.global.u64 [%rd220], %rd218;
st.global.u32 [%rd220+8], %r204;

BB36_115:
ret;

BB36_110:
setp.lt.u64	%p92, %rd64, %rd242;
@%p92 bra BB36_113;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd242;
bra.uni BB36_113;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEESU_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEESU_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEESU_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEESU_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEESU_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEESU_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEESU_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEESU_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB37_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd12;

BB37_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB37_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r27, 16;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 4;

BB37_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
ld.global.u32 %r26, [%rd21+8];
st.global.u32 [%rd20+8], %r26;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p5, %r27, %r10;
@%p5 bra BB37_4;

BB37_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEESU_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEESU_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEESU_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEESU_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEESU_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEESU_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEESU_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEESU_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB38_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd19;

BB38_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 16;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB38_4;

BB38_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
ld.global.u32 %r22, [%rd27+8];
st.global.u32 [%rd26+8], %r22;
shl.b64 %rd24, %rd4, 4;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB38_3;

BB38_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IljNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENSP_16wrapped_functionINSP_23unary_transform_functorINS_8identityISL_EEEEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IljNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENSP_16wrapped_functionINSP_23unary_transform_functorINS_8identityISL_EEEEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IljNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENSP_16wrapped_functionINSP_23unary_transform_functorINS_8identityISL_EEEEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IljNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENSP_16wrapped_functionINSP_23unary_transform_functorINS_8identityISL_EEEEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IljNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENSP_16wrapped_functionINSP_23unary_transform_functorINS_8identityISL_EEEEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IljNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENSP_16wrapped_functionINSP_23unary_transform_functorINS_8identityISL_EEEEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IljNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENSP_16wrapped_functionINSP_23unary_transform_functorINS_8identityISL_EEEEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IljNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENSP_16wrapped_functionINSP_23unary_transform_functorINS_8identityISL_EEEEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB39_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd12;

BB39_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB39_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r27, 16;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 4;

BB39_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
ld.global.u32 %r26, [%rd21+8];
st.global.u32 [%rd20+8], %r26;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p5, %r27, %r10;
@%p5 bra BB39_4;

BB39_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IljNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENSP_16wrapped_functionINSP_23unary_transform_functorINS_8identityISL_EEEEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IljNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENSP_16wrapped_functionINSP_23unary_transform_functorINS_8identityISL_EEEEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IljNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENSP_16wrapped_functionINSP_23unary_transform_functorINS_8identityISL_EEEEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IljNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENSP_16wrapped_functionINSP_23unary_transform_functorINS_8identityISL_EEEEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IljNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENSP_16wrapped_functionINSP_23unary_transform_functorINS_8identityISL_EEEEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IljNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENSP_16wrapped_functionINSP_23unary_transform_functorINS_8identityISL_EEEEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IljNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENSP_16wrapped_functionINSP_23unary_transform_functorINS_8identityISL_EEEEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IljNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENSP_16wrapped_functionINSP_23unary_transform_functorINS_8identityISL_EEEEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB40_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd19;

BB40_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 16;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB40_4;

BB40_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
ld.global.u32 %r22, [%rd27+8];
st.global.u32 [%rd26+8], %r22;
shl.b64 %rd24, %rd4, 4;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB40_3;

BB40_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEElSU_NS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEElSU_NS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[72]
)
.maxntid 128, 1, 1
{
.local .align 8 .b8 __local_depot41[48];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<227>;
.reg .b16 %rs<303>;
.reg .b32 %r<327>;
.reg .b64 %rd<715>;


mov.u64 %rd714, __local_depot41;
cvta.local.u64 %SP, %rd714;
ld.param.v2.u32 {%r159, %r160}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEElSU_NS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p22, %r1, 0;
mov.u64 %rd328, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd329, %rd328;
setp.eq.s64	%p23, %rd329, 0;
or.pred %p24, %p22, %p23;
@%p24 bra BB41_2;

cvt.s64.s32	%rd330, %r159;
mov.u32 %r163, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r163;
mov.u64 %rd331, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd332, %rd331;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd332;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd330;

BB41_2:
bar.sync 0;
ld.param.u64 %rd567, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEElSU_NS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
bfe.s64 %rd333, %rd567, 0, 60;
setp.lt.s64	%p25, %rd333, 1;
@%p25 bra BB41_320;

ld.param.u64 %rd569, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEElSU_NS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd568, %rd569;
ld.global.u64 %rd705, [%rd568];
ld.global.u32 %r324, [%rd568+8];
bar.sync 0;
@%p22 bra BB41_5;

ld.param.u64 %rd556, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEElSU_NS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+32];
cvta.to.global.u64 %rd334, %rd556;
st.global.u64 [%rd334], %rd705;
st.global.u32 [%rd334+8], %r324;

BB41_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB41_26;
bra.uni BB41_6;

BB41_6:
ld.shared.u64 %rd6, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
mov.u64 %rd570, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd577, %rd570;
setp.eq.s64	%p27, %rd6, %rd577;
mov.u64 %rd575, %rd6;
@%p27 bra BB41_10;

mov.u64 %rd576, %rd575;

BB41_8:
mov.u64 %rd572, %rd577;
mov.u64 %rd575, %rd576;
mov.u64 %rd576, %rd572;
ld.shared.u8 %rs159, [%rd570];
and.b16 %rs160, %rs159, 1;
setp.eq.b16	%p28, %rs160, 1;
not.pred %p29, %p28;
ld.shared.u64 %rd11, [%rd570];
setp.lt.u64	%p30, %rd11, 12288;
or.pred %p31, %p29, %p30;
@!%p31 bra BB41_10;
bra.uni BB41_9;

BB41_9:
shr.u64 %rd337, %rd11, 1;
add.s64 %rd338, %rd570, %rd337;
add.s64 %rd570, %rd338, 16;
add.s64 %rd339, %rd576, %rd337;
add.s64 %rd577, %rd339, 16;
setp.ne.s64	%p32, %rd577, %rd6;
mov.u64 %rd575, %rd576;
@%p32 bra BB41_8;

BB41_10:
setp.eq.s64	%p34, %rd575, %rd6;
mov.pred %p226, 0;
@%p34 bra BB41_12;

ld.u64 %rd341, [%rd575];
shr.u64 %rd342, %rd341, 1;
add.s64 %rd343, %rd575, %rd342;
add.s64 %rd581, %rd343, 16;
setp.ne.s64	%p226, %rd581, %rd6;

BB41_12:
@%p226 bra BB41_18;
bra.uni BB41_13;

BB41_18:
ld.u64 %rd22, [%rd581];
and.b64 %rd358, %rd22, -32;
setp.eq.s64	%p38, %rd358, 12288;
cvt.u16.u64	%rs302, %rd22;
@%p38 bra BB41_21;

add.s64 %rd23, %rd581, 16;
ld.u64 %rd359, [%rd581+6160];
and.b64 %rd360, %rd359, 1;
add.s64 %rd361, %rd22, -12320;
and.b64 %rd362, %rd361, -2;
or.b64 %rd363, %rd360, %rd362;
st.u64 [%rd581+6160], %rd363;
st.u64 [%rd581+6168], %rd581;
cvt.u16.u64	%rs162, %rd361;
or.b16 %rs163, %rs162, 1;
and.b64 %rd364, %rd22, 1;
or.b64 %rd365, %rd364, 12288;
st.u64 [%rd581], %rd365;
st.u8 [%rd581+6160], %rs163;
ld.u64 %rd366, [%rd581+6160];
shr.u64 %rd24, %rd366, 1;
add.s64 %rd367, %rd24, %rd23;
add.s64 %rd368, %rd367, 6160;
ld.shared.u64 %rd369, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p39, %rd368, %rd369;
cvt.u16.u64	%rs164, %rd22;
and.b16 %rs302, %rs164, 1;
@%p39 bra BB41_21;

add.s64 %rd370, %rd23, 6144;
st.u64 [%rd367+6168], %rd370;
ld.u8 %rs302, [%rd581];

BB41_21:
and.b16 %rs165, %rs302, 254;
st.u8 [%rd581], %rs165;
bra.uni BB41_22;

BB41_13:
mov.u64 %rd345, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd346, %rd345;
sub.s64 %rd347, %rd6, %rd346;
add.s64 %rd348, %rd347, 6160;
ld.shared.u64 %rd349, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16];
setp.gt.u64	%p35, %rd348, %rd349;
mov.u64 %rd579, -1;
mov.u64 %rd580, %rd6;
@%p35 bra BB41_15;

add.s64 %rd17, %rd6, 6160;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd17;
mov.u64 %rd579, %rd17;
mov.u64 %rd580, %rd17;

BB41_15:
mov.u64 %rd18, %rd580;
setp.eq.s64	%p36, %rd579, -1;
@%p36 bra BB41_17;

mov.u64 %rd350, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd351, %rd350;
sub.s64 %rd352, %rd6, %rd351;
add.s64 %rd353, %rd350, %rd352;
ld.shared.u64 %rd354, [%rd353];
and.b64 %rd355, %rd354, 1;
or.b64 %rd356, %rd355, 12288;
st.shared.u64 [%rd353], %rd356;
st.shared.u64 [%rd353+8], %rd575;
mov.u16 %rs161, 0;
st.shared.u8 [%rd353], %rs161;

BB41_17:
mov.u64 %rd581, %rd6;
setp.eq.s64	%p37, %rd6, %rd18;
mov.u64 %rd582, 0;
@%p37 bra BB41_23;

BB41_22:
add.s64 %rd582, %rd581, 16;

BB41_23:
mov.u64 %rd583, %rd582;
setp.ne.s64	%p40, %rd582, 0;
@%p40 bra BB41_25;

mov.u64 %rd372, 6144;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd372;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd583, [retval0+0];


	}

BB41_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm128EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result], %rd583;

BB41_26:
ld.param.u64 %rd555, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEElSU_NS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd554, %rd555;
ld.param.u64 %rd553, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEElSU_NS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
ld.param.u64 %rd552, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEElSU_NS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd551, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEElSU_NS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
cvta.to.global.u64 %rd373, %rd552;
shl.b64 %rd374, %rd551, 4;
add.s64 %rd31, %rd553, %rd374;
add.s64 %rd618, %rd554, 16;
add.s64 %rd611, %rd553, 16;
add.s64 %rd602, %rd373, 16;
bar.sync 0;
ld.param.u64 %rd558, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEElSU_NS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
shl.b64 %rd557, %rd558, 4;
ld.shared.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm128EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r164, 1, 0, p; 
} 


	setp.eq.s32	%p41, %r164, 0;
mov.u64 %rd377, 16;
sub.s64 %rd36, %rd377, %rd557;
add.u64 %rd378, %SP, 0;
cvta.to.local.u64 %rd37, %rd378;
@%p41 bra BB41_165;

setp.gt.s64	%p42, %rd36, -1;
@%p42 bra BB41_303;

mov.u64 %rd379, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd380, %rd379;
sub.s64 %rd381, %rd35, %rd380;
add.s64 %rd39, %rd379, %rd381;
mov.u64 %rd584, %rd611;
cvt.s64.s32	%rd42, %r1;
mul.wide.s32 %rd43, %r1, -3;
mul.lo.s32 %r165, %r1, 3;
mul.wide.s32 %rd382, %r1, 16;
add.s64 %rd44, %rd39, %rd382;
mul.wide.s32 %rd384, %r165, 16;
add.s64 %rd46, %rd39, %rd384;
add.s64 %rd47, %rd37, 16;
add.s32 %r166, %r1, 128;
cvt.s64.s32	%rd48, %r166;
add.s32 %r167, %r1, 256;
cvt.s64.s32	%rd49, %r167;
add.s32 %r3, %r1, -2;

BB41_29:
mov.u32 %r4, %r324;
mov.u64 %rd51, %rd705;
mov.u64 %rd613, %rd618;
mov.u64 %rd54, %rd613;
mov.u64 %rd606, %rd611;
mov.u64 %rd53, %rd606;
mov.u64 %rd599, %rd602;
mov.u64 %rd52, %rd599;
mov.u64 %rd50, %rd584;
sub.s64 %rd385, %rd31, %rd50;
shr.u64 %rd386, %rd385, 4;
cvt.u32.u64	%r168, %rd386;
mov.u32 %r169, 384;
min.s32 %r5, %r168, %r169;
setp.eq.s32	%p43, %r5, 384;
@%p43 bra BB41_41;
bra.uni BB41_30;

BB41_41:
shl.b64 %rd397, %rd42, 4;
add.s64 %rd398, %rd54, %rd397;
ld.global.u32 %r176, [%rd398+8];
ld.global.u64 %rd399, [%rd398];
ld.global.u32 %r177, [%rd398+2056];
ld.global.u64 %rd400, [%rd398+2048];
ld.global.u32 %r178, [%rd398+4104];
ld.global.u64 %rd401, [%rd398+4096];
st.shared.u64 [%rd44], %rd399;
st.shared.u64 [%rd44+2048], %rd400;
st.shared.u64 [%rd44+4096], %rd401;
st.shared.u32 [%rd44+8], %r176;
st.shared.u32 [%rd44+2056], %r177;
st.shared.u32 [%rd44+4104], %r178;
mov.u64 %rd587, 384;
bra.uni BB41_42;

BB41_30:
cvt.s64.s32	%rd587, %r5;
setp.lt.s32	%p44, %r5, 1;
@%p44 bra BB41_42;

shl.b64 %rd387, %rd587, 4;
add.s64 %rd56, %rd53, %rd387;
mov.u64 %rd586, %rd39;
mov.u64 %rd585, %rd53;
mov.u64 %rd610, %rd53;
mov.u64 %rd617, %rd54;

BB41_32:
mov.u64 %rd62, %rd617;
mov.u64 %rd61, %rd610;
mov.u64 %rd59, %rd585;
sub.s64 %rd63, %rd56, %rd59;
setp.gt.s64	%p45, %rd63, 6128;
shl.b64 %rd388, %rd42, 4;
add.s64 %rd64, %rd62, %rd388;
add.s64 %rd65, %rd586, %rd388;
@%p45 bra BB41_39;
bra.uni BB41_33;

BB41_39:
ld.global.u32 %r173, [%rd64+8];
ld.global.u64 %rd392, [%rd64];
ld.global.u32 %r174, [%rd64+2056];
ld.global.u64 %rd393, [%rd64+2048];
ld.global.u32 %r175, [%rd64+4104];
ld.global.u64 %rd394, [%rd64+4096];
st.shared.u64 [%rd65], %rd392;
st.shared.u64 [%rd65+2048], %rd393;
st.shared.u64 [%rd65+4096], %rd394;
st.shared.u32 [%rd65+8], %r173;
st.shared.u32 [%rd65+2056], %r174;
st.shared.u32 [%rd65+4104], %r175;
bra.uni BB41_40;

BB41_33:
shr.s64 %rd66, %rd63, 4;
setp.ge.s64	%p46, %rd42, %rd66;
@%p46 bra BB41_35;

ld.global.u32 %r170, [%rd64+8];
ld.global.u64 %rd389, [%rd64];
st.shared.u64 [%rd65], %rd389;
st.shared.u32 [%rd65+8], %r170;

BB41_35:
setp.ge.s64	%p47, %rd48, %rd66;
@%p47 bra BB41_37;

ld.global.u32 %r171, [%rd64+2056];
ld.global.u64 %rd390, [%rd64+2048];
st.shared.u64 [%rd65+2048], %rd390;
st.shared.u32 [%rd65+2056], %r171;

BB41_37:
setp.ge.s64	%p48, %rd49, %rd66;
@%p48 bra BB41_40;

ld.global.u32 %r172, [%rd64+4104];
ld.global.u64 %rd391, [%rd64+4096];
st.shared.u64 [%rd65+4096], %rd391;
st.shared.u32 [%rd65+4104], %r172;

BB41_40:
add.s64 %rd67, %rd62, 6144;
add.s64 %rd586, %rd586, 6144;
add.s64 %rd585, %rd61, 6144;
mov.u64 %rd69, %rd585;
sub.s64 %rd395, %rd585, %rd56;
setp.lt.s64	%p49, %rd395, 0;
mov.u64 %rd610, %rd69;
mov.u64 %rd617, %rd67;
@%p49 bra BB41_32;

BB41_42:
bar.sync 0;
and.b64 %rd403, %rd587, 1152921504606846975;
mov.u64 %rd404, 0;
st.local.u64 [%rd37], %rd404;
st.local.u64 [%rd37+16], %rd404;
st.local.u64 [%rd37+32], %rd404;
mov.u32 %r179, 0;
st.local.u32 [%rd37+8], %r179;
st.local.u32 [%rd37+24], %r179;
st.local.u32 [%rd37+40], %r179;
add.s64 %rd405, %rd403, %rd43;
cvt.u32.u64	%r180, %rd405;
mov.u32 %r181, 3;
min.s32 %r7, %r180, %r181;
max.s32 %r8, %r7, %r179;
setp.gt.u32	%p50, %r8, 2;
@%p50 bra BB41_49;
bra.uni BB41_43;

BB41_49:
ld.shared.u64 %rd410, [%rd46];
ld.shared.u64 %rd411, [%rd46+16];
ld.shared.u64 %rd412, [%rd46+32];
st.local.u64 [%rd37], %rd410;
st.local.u64 [%rd37+16], %rd411;
st.local.u64 [%rd37+32], %rd412;
ld.shared.u32 %r185, [%rd46+8];
ld.shared.u32 %r186, [%rd46+24];
ld.shared.u32 %r187, [%rd46+40];
st.local.u32 [%rd37+8], %r185;
st.local.u32 [%rd37+24], %r186;
st.local.u32 [%rd37+40], %r187;
bra.uni BB41_50;

BB41_43:
setp.lt.s32	%p51, %r7, 1;
mov.u64 %rd590, %rd37;
@%p51 bra BB41_45;

ld.shared.u64 %rd407, [%rd46];
st.local.u64 [%rd37], %rd407;
ld.shared.u32 %r182, [%rd46+8];
st.local.u32 [%rd37+8], %r182;
mov.u64 %rd590, %rd47;

BB41_45:
mov.u64 %rd588, %rd590;
mov.u64 %rd589, %rd588;
setp.lt.s32	%p52, %r8, 2;
@%p52 bra BB41_47;

ld.shared.u64 %rd408, [%rd46+16];
st.local.u64 [%rd589], %rd408;
ld.shared.u32 %r183, [%rd46+24];
st.local.u32 [%rd589+8], %r183;
add.s64 %rd589, %rd589, 16;

BB41_47:
setp.lt.s32	%p53, %r8, 3;
@%p53 bra BB41_50;

ld.shared.u64 %rd409, [%rd46+32];
st.local.u64 [%rd589], %rd409;
ld.shared.u32 %r184, [%rd46+40];
st.local.u32 [%rd589+8], %r184;

BB41_50:
mov.u32 %r282, 0;
mov.u64 %rd594, 0;
setp.eq.s32	%p54, %r8, 0;
@%p54 bra BB41_55;

ld.local.u64 %rd594, [%rd37];
ld.local.u32 %r282, [%rd37+8];
mul.wide.u32 %rd414, %r8, 16;
add.s64 %rd415, %rd414, 68719476720;
shr.u64 %rd416, %rd415, 4;
cvt.u32.u64	%r10, %rd416;
setp.lt.s32	%p55, %r10, 1;
@%p55 bra BB41_53;

ld.local.u64 %rd417, [%rd37+16];
ld.local.u32 %r189, [%rd37+24];
setp.eq.s32	%p56, %r189, 0;
selp.b64	%rd418, %rd594, 0, %p56;
add.s64 %rd594, %rd418, %rd417;
or.b32 %r282, %r189, %r282;

BB41_53:
setp.lt.s32	%p57, %r10, 2;
@%p57 bra BB41_55;

ld.local.u64 %rd419, [%rd37+32];
ld.local.u32 %r190, [%rd37+40];
setp.eq.s32	%p58, %r190, 0;
selp.b64	%rd420, %rd594, 0, %p58;
add.s64 %rd594, %rd420, %rd419;
or.b32 %r282, %r190, %r282;

BB41_55:
bar.sync 0;
@%p54 bra BB41_57;

st.shared.u64 [%rd44], %rd594;
st.shared.u32 [%rd44+8], %r282;

BB41_57:
bar.sync 0;
cvt.u32.u64	%r273, %rd587;
setp.gt.s32	%p60, %r273, 383;
mov.u32 %r278, 128;
@%p60 bra BB41_59;

cvt.u32.u64	%r274, %rd587;
add.s32 %r192, %r274, 2;
mul.hi.s32 %r193, %r192, 1431655766;
shr.u32 %r194, %r193, 31;
add.s32 %r278, %r193, %r194;

BB41_59:
setp.eq.s32	%p61, %r278, 128;
@%p61 bra BB41_111;
bra.uni BB41_60;

BB41_111:
@%p22 bra BB41_113;

ld.shared.u64 %rd426, [%rd39];
ld.shared.u32 %r203, [%rd39+8];
setp.eq.s32	%p99, %r203, 0;
selp.b64	%rd427, %rd51, 0, %p99;
add.s64 %rd428, %rd427, %rd426;
or.b32 %r204, %r203, %r4;
st.shared.u64 [%rd39], %rd428;
st.shared.u32 [%rd39+8], %r204;

BB41_113:
setp.lt.s32	%p11, %r1, 1;
ld.shared.u64 %rd592, [%rd44];
ld.shared.u32 %r280, [%rd44+8];
bar.sync 0;
@%p11 bra BB41_117;

ld.shared.u32 %r45, [%rd44+-8];
ld.shared.u64 %rd118, [%rd44+-16];
setp.ne.s32	%p100, %r280, 0;
@%p100 bra BB41_116;

add.s64 %rd592, %rd118, %rd592;

BB41_116:
or.b32 %r280, %r45, %r280;

BB41_117:
bar.sync 0;
st.shared.u64 [%rd44], %rd592;
st.shared.u32 [%rd44+8], %r280;
bar.sync 0;
setp.lt.s32	%p101, %r1, 2;
@%p101 bra BB41_121;

ld.shared.u32 %r48, [%rd44+-24];
ld.shared.u64 %rd122, [%rd44+-32];
setp.ne.s32	%p102, %r280, 0;
@%p102 bra BB41_120;

add.s64 %rd592, %rd122, %rd592;

BB41_120:
or.b32 %r280, %r48, %r280;

BB41_121:
bar.sync 0;
st.shared.u64 [%rd44], %rd592;
st.shared.u32 [%rd44+8], %r280;
bar.sync 0;
setp.lt.s32	%p103, %r1, 4;
@%p103 bra BB41_125;

ld.shared.u32 %r51, [%rd44+-56];
ld.shared.u64 %rd126, [%rd44+-64];
setp.ne.s32	%p104, %r280, 0;
@%p104 bra BB41_124;

add.s64 %rd592, %rd126, %rd592;

BB41_124:
or.b32 %r280, %r51, %r280;

BB41_125:
bar.sync 0;
st.shared.u64 [%rd44], %rd592;
st.shared.u32 [%rd44+8], %r280;
bar.sync 0;
setp.lt.s32	%p105, %r1, 8;
@%p105 bra BB41_129;

ld.shared.u32 %r54, [%rd44+-120];
ld.shared.u64 %rd130, [%rd44+-128];
setp.ne.s32	%p106, %r280, 0;
@%p106 bra BB41_128;

add.s64 %rd592, %rd130, %rd592;

BB41_128:
or.b32 %r280, %r54, %r280;

BB41_129:
bar.sync 0;
st.shared.u64 [%rd44], %rd592;
st.shared.u32 [%rd44+8], %r280;
bar.sync 0;
setp.lt.s32	%p107, %r1, 16;
@%p107 bra BB41_133;

ld.shared.u32 %r57, [%rd44+-248];
ld.shared.u64 %rd134, [%rd44+-256];
setp.ne.s32	%p108, %r280, 0;
@%p108 bra BB41_132;

add.s64 %rd592, %rd134, %rd592;

BB41_132:
or.b32 %r280, %r57, %r280;

BB41_133:
bar.sync 0;
st.shared.u64 [%rd44], %rd592;
st.shared.u32 [%rd44+8], %r280;
bar.sync 0;
setp.lt.s32	%p109, %r1, 32;
@%p109 bra BB41_137;

ld.shared.u32 %r60, [%rd44+-504];
ld.shared.u64 %rd138, [%rd44+-512];
setp.ne.s32	%p110, %r280, 0;
@%p110 bra BB41_136;

add.s64 %rd592, %rd138, %rd592;

BB41_136:
or.b32 %r280, %r60, %r280;

BB41_137:
bar.sync 0;
st.shared.u64 [%rd44], %rd592;
st.shared.u32 [%rd44+8], %r280;
bar.sync 0;
setp.lt.s32	%p111, %r1, 64;
@%p111 bra BB41_141;

ld.shared.u32 %r63, [%rd44+-1016];
ld.shared.u64 %rd142, [%rd44+-1024];
setp.ne.s32	%p112, %r280, 0;
@%p112 bra BB41_140;

add.s64 %rd592, %rd142, %rd592;

BB41_140:
or.b32 %r280, %r63, %r280;

BB41_141:
bar.sync 0;
st.shared.u64 [%rd44], %rd592;
st.shared.u32 [%rd44+8], %r280;
bar.sync 0;
ld.shared.u32 %r281, [%rd39+2040];
ld.shared.u64 %rd593, [%rd39+2032];
ld.shared.v4.u8 {%rs226, %rs227, %rs228, %rs229}, [%rd39+2044];
mov.u16 %rs68, %rs229;
mov.u16 %rs67, %rs228;
mov.u16 %rs66, %rs227;
mov.u16 %rs65, %rs226;
mov.u64 %rd689, %rd51;
mov.u32 %r315, %r4;
@%p1 bra BB41_143;

ld.shared.u64 %rd689, [%rd44+-16];
ld.shared.u32 %r315, [%rd44+-8];

BB41_143:
bar.sync 0;
st.shared.u64 [%rd44], %rd689;
st.shared.u32 [%rd44+8], %r315;
bar.sync 0;
bra.uni BB41_144;

BB41_60:
@%p22 bra BB41_62;

ld.shared.u64 %rd421, [%rd39];
ld.shared.u32 %r195, [%rd39+8];
setp.eq.s32	%p63, %r195, 0;
selp.b64	%rd422, %rd51, 0, %p63;
add.s64 %rd423, %rd422, %rd421;
or.b32 %r196, %r195, %r4;
st.shared.u64 [%rd39], %rd423;
st.shared.u32 [%rd39+8], %r196;

BB41_62:
setp.ge.s32	%p64, %r1, %r278;
mov.u64 %rd704, %rd51;
mov.u32 %r323, %r4;
@%p64 bra BB41_64;

ld.shared.u64 %rd83, [%rd44];
ld.shared.u32 %r17, [%rd44+8];
mov.u64 %rd704, %rd83;
mov.u32 %r323, %r17;

BB41_64:
mov.u32 %r289, %r323;
mov.u32 %r322, %r289;
mov.u64 %rd628, %rd704;
mov.u64 %rd702, %rd628;
bar.sync 0;
setp.le.s32	%p65, %r1, %r278;
setp.gt.s32	%p66, %r1, 0;
and.pred %p67, %p65, %p66;
@!%p67 bra BB41_68;
bra.uni BB41_65;

BB41_65:
ld.shared.u32 %r19, [%rd44+-8];
ld.shared.u64 %rd85, [%rd44+-16];
setp.ne.s32	%p68, %r322, 0;
mov.u64 %rd703, %rd702;
@%p68 bra BB41_67;

add.s64 %rd703, %rd85, %rd702;

BB41_67:
mov.u64 %rd702, %rd703;
or.b32 %r322, %r19, %r322;

BB41_68:
mov.u32 %r321, %r322;
mov.u64 %rd700, %rd702;
bar.sync 0;
@%p64 bra BB41_70;

st.shared.u64 [%rd44], %rd700;
st.shared.u32 [%rd44+8], %r321;

BB41_70:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
setp.lt.s32	%p70, %r3, %r278;
and.pred %p71, %p70, %p4;
@!%p71 bra BB41_74;
bra.uni BB41_71;

BB41_71:
ld.shared.u32 %r22, [%rd44+-24];
ld.shared.u64 %rd89, [%rd44+-32];
setp.ne.s32	%p72, %r321, 0;
mov.u64 %rd701, %rd700;
@%p72 bra BB41_73;

add.s64 %rd701, %rd89, %rd700;

BB41_73:
mov.u64 %rd700, %rd701;
or.b32 %r321, %r22, %r321;

BB41_74:
mov.u32 %r320, %r321;
mov.u64 %rd698, %rd700;
bar.sync 0;
@%p64 bra BB41_76;

st.shared.u64 [%rd44], %rd698;
st.shared.u32 [%rd44+8], %r320;

BB41_76:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r197, %r3, -2;
setp.lt.s32	%p74, %r197, %r278;
and.pred %p75, %p74, %p5;
@!%p75 bra BB41_80;
bra.uni BB41_77;

BB41_77:
ld.shared.u32 %r25, [%rd44+-56];
ld.shared.u64 %rd93, [%rd44+-64];
setp.ne.s32	%p76, %r320, 0;
mov.u64 %rd699, %rd698;
@%p76 bra BB41_79;

add.s64 %rd699, %rd93, %rd698;

BB41_79:
mov.u64 %rd698, %rd699;
or.b32 %r320, %r25, %r320;

BB41_80:
mov.u32 %r319, %r320;
mov.u64 %rd696, %rd698;
bar.sync 0;
@%p64 bra BB41_82;

st.shared.u64 [%rd44], %rd696;
st.shared.u32 [%rd44+8], %r319;

BB41_82:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r198, %r3, -6;
setp.lt.s32	%p78, %r198, %r278;
and.pred %p79, %p78, %p6;
@!%p79 bra BB41_86;
bra.uni BB41_83;

BB41_83:
ld.shared.u32 %r28, [%rd44+-120];
ld.shared.u64 %rd97, [%rd44+-128];
setp.ne.s32	%p80, %r319, 0;
mov.u64 %rd697, %rd696;
@%p80 bra BB41_85;

add.s64 %rd697, %rd97, %rd696;

BB41_85:
mov.u64 %rd696, %rd697;
or.b32 %r319, %r28, %r319;

BB41_86:
mov.u32 %r318, %r319;
mov.u64 %rd694, %rd696;
bar.sync 0;
@%p64 bra BB41_88;

st.shared.u64 [%rd44], %rd694;
st.shared.u32 [%rd44+8], %r318;

BB41_88:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r199, %r3, -14;
setp.lt.s32	%p82, %r199, %r278;
and.pred %p83, %p82, %p7;
@!%p83 bra BB41_92;
bra.uni BB41_89;

BB41_89:
ld.shared.u32 %r31, [%rd44+-248];
ld.shared.u64 %rd101, [%rd44+-256];
setp.ne.s32	%p84, %r318, 0;
mov.u64 %rd695, %rd694;
@%p84 bra BB41_91;

add.s64 %rd695, %rd101, %rd694;

BB41_91:
mov.u64 %rd694, %rd695;
or.b32 %r318, %r31, %r318;

BB41_92:
mov.u32 %r317, %r318;
mov.u64 %rd692, %rd694;
bar.sync 0;
@%p64 bra BB41_94;

st.shared.u64 [%rd44], %rd692;
st.shared.u32 [%rd44+8], %r317;

BB41_94:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r200, %r3, -30;
setp.lt.s32	%p86, %r200, %r278;
and.pred %p87, %p86, %p8;
@!%p87 bra BB41_98;
bra.uni BB41_95;

BB41_95:
ld.shared.u32 %r34, [%rd44+-504];
ld.shared.u64 %rd105, [%rd44+-512];
setp.ne.s32	%p88, %r317, 0;
mov.u64 %rd693, %rd692;
@%p88 bra BB41_97;

add.s64 %rd693, %rd105, %rd692;

BB41_97:
mov.u64 %rd692, %rd693;
or.b32 %r317, %r34, %r317;

BB41_98:
mov.u32 %r316, %r317;
mov.u64 %rd690, %rd692;
bar.sync 0;
@%p64 bra BB41_100;

st.shared.u64 [%rd44], %rd690;
st.shared.u32 [%rd44+8], %r316;

BB41_100:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r201, %r3, -62;
setp.lt.s32	%p90, %r201, %r278;
and.pred %p91, %p90, %p9;
@!%p91 bra BB41_104;
bra.uni BB41_101;

BB41_101:
ld.shared.u32 %r37, [%rd44+-1016];
ld.shared.u64 %rd109, [%rd44+-1024];
setp.ne.s32	%p92, %r316, 0;
mov.u64 %rd691, %rd690;
@%p92 bra BB41_103;

add.s64 %rd691, %rd109, %rd690;

BB41_103:
mov.u64 %rd690, %rd691;
or.b32 %r316, %r37, %r316;

BB41_104:
bar.sync 0;
@%p64 bra BB41_106;

st.shared.u64 [%rd44], %rd690;
st.shared.u32 [%rd44+8], %r316;

BB41_106:
setp.lt.s32	%p10, %r1, %r278;
bar.sync 0;
add.s32 %r202, %r278, -1;
mul.wide.s32 %rd424, %r202, 16;
add.s64 %rd425, %rd39, %rd424;
ld.shared.u32 %r281, [%rd425+8];
ld.shared.u64 %rd593, [%rd425];
ld.shared.v4.u8 {%rs194, %rs195, %rs196, %rs197}, [%rd425+12];
mov.u16 %rs36, %rs197;
mov.u16 %rs35, %rs196;
mov.u16 %rs34, %rs195;
mov.u16 %rs33, %rs194;
not.pred %p94, %p10;
or.pred %p96, %p1, %p94;
selp.b64	%rd591, %rd51, %rd690, %p10;
selp.b32	%r279, %r4, %r316, %p10;
@%p96 bra BB41_108;

ld.shared.u64 %rd591, [%rd44+-16];
ld.shared.u32 %r279, [%rd44+-8];

BB41_108:
bar.sync 0;
@%p64 bra BB41_110;

st.shared.u64 [%rd44], %rd591;
st.shared.u32 [%rd44+8], %r279;

BB41_110:
bar.sync 0;

BB41_144:
@%p54 bra BB41_146;

ld.shared.u64 %rd594, [%rd44];
ld.shared.u32 %r282, [%rd44+8];

BB41_146:
bar.sync 0;
mul.wide.s32 %rd429, %r8, 16;
add.s64 %rd152, %rd37, %rd429;
setp.ge.u64	%p115, %rd37, %rd152;
@%p115 bra BB41_148;

ld.local.u64 %rd430, [%rd37];
ld.local.u32 %r205, [%rd37+8];
setp.eq.s32	%p116, %r205, 0;
selp.b64	%rd431, %rd594, 0, %p116;
add.s64 %rd594, %rd431, %rd430;
or.b32 %r282, %r205, %r282;
st.shared.u64 [%rd46], %rd594;
st.shared.u32 [%rd46+8], %r282;

BB41_148:
setp.ge.u64	%p117, %rd47, %rd152;
@%p117 bra BB41_150;

ld.local.u64 %rd432, [%rd37+16];
ld.local.u32 %r206, [%rd37+24];
setp.eq.s32	%p118, %r206, 0;
selp.b64	%rd433, %rd594, 0, %p118;
add.s64 %rd594, %rd433, %rd432;
or.b32 %r282, %r206, %r282;
st.shared.u64 [%rd46+16], %rd594;
st.shared.u32 [%rd46+24], %r282;

BB41_150:
add.s64 %rd434, %rd47, 16;
setp.ge.u64	%p119, %rd434, %rd152;
@%p119 bra BB41_152;

ld.local.u64 %rd435, [%rd37+32];
ld.local.u32 %r207, [%rd37+40];
setp.eq.s32	%p120, %r207, 0;
selp.b64	%rd436, %rd594, 0, %p120;
add.s64 %rd437, %rd436, %rd435;
or.b32 %r208, %r207, %r282;
st.shared.u64 [%rd46+32], %rd437;
st.shared.u32 [%rd46+40], %r208;

BB41_152:
bar.sync 0;
@%p43 bra BB41_163;
bra.uni BB41_153;

BB41_163:
ld.shared.u64 %rd446, [%rd44];
shl.b64 %rd447, %rd42, 4;
add.s64 %rd448, %rd52, %rd447;
ld.shared.u64 %rd449, [%rd44+2048];
ld.shared.u64 %rd450, [%rd44+4096];
st.global.u64 [%rd448], %rd446;
st.global.u64 [%rd448+2048], %rd449;
st.global.u64 [%rd448+4096], %rd450;
ld.shared.u32 %r215, [%rd44+8];
ld.shared.u32 %r216, [%rd44+2056];
ld.shared.u32 %r217, [%rd44+4104];
st.global.u32 [%rd448+8], %r215;
st.global.u32 [%rd448+2056], %r216;
st.global.u32 [%rd448+4104], %r217;
bra.uni BB41_164;

BB41_153:
shl.b64 %rd561, %rd587, 4;
add.s64 %rd157, %rd39, %rd561;
mov.u64 %rd596, %rd35;
mov.u64 %rd595, %rd39;
setp.ge.u64	%p121, %rd39, %rd157;
mov.u64 %rd601, %rd52;
@%p121 bra BB41_164;

BB41_154:
mov.u64 %rd162, %rd601;
shl.b64 %rd563, %rd587, 4;
add.s64 %rd562, %rd35, %rd563;
sub.s64 %rd163, %rd562, %rd596;
setp.gt.s64	%p122, %rd163, 6128;
shl.b64 %rd439, %rd42, 4;
add.s64 %rd164, %rd595, %rd439;
add.s64 %rd165, %rd162, %rd439;
@%p122 bra BB41_161;
bra.uni BB41_155;

BB41_161:
ld.shared.u64 %rd443, [%rd164];
ld.shared.u64 %rd444, [%rd164+2048];
ld.shared.u64 %rd445, [%rd164+4096];
st.global.u64 [%rd165], %rd443;
st.global.u64 [%rd165+2048], %rd444;
st.global.u64 [%rd165+4096], %rd445;
ld.shared.u32 %r212, [%rd164+8];
ld.shared.u32 %r213, [%rd164+2056];
ld.shared.u32 %r214, [%rd164+4104];
st.global.u32 [%rd165+8], %r212;
st.global.u32 [%rd165+2056], %r213;
st.global.u32 [%rd165+4104], %r214;
bra.uni BB41_162;

BB41_155:
shr.s64 %rd166, %rd163, 4;
setp.ge.s64	%p123, %rd42, %rd166;
@%p123 bra BB41_157;

ld.shared.u64 %rd440, [%rd164];
st.global.u64 [%rd165], %rd440;
ld.shared.u32 %r209, [%rd164+8];
st.global.u32 [%rd165+8], %r209;

BB41_157:
setp.ge.s64	%p124, %rd48, %rd166;
@%p124 bra BB41_159;

ld.shared.u64 %rd441, [%rd164+2048];
st.global.u64 [%rd165+2048], %rd441;
ld.shared.u32 %r210, [%rd164+2056];
st.global.u32 [%rd165+2056], %r210;

BB41_159:
setp.ge.s64	%p125, %rd49, %rd166;
@%p125 bra BB41_162;

ld.shared.u64 %rd442, [%rd164+4096];
st.global.u64 [%rd165+4096], %rd442;
ld.shared.u32 %r211, [%rd164+4104];
st.global.u32 [%rd165+4104], %r211;

BB41_162:
shl.b64 %rd565, %rd587, 4;
add.s64 %rd564, %rd39, %rd565;
add.s64 %rd595, %rd595, 6144;
add.s64 %rd596, %rd596, 6144;
add.s64 %rd169, %rd162, 6144;
setp.lt.u64	%p126, %rd595, %rd564;
mov.u64 %rd601, %rd169;
@%p126 bra BB41_154;

BB41_164:
mov.u64 %rd705, %rd593;
mov.u32 %r324, %r281;
bar.sync 0;
add.s64 %rd618, %rd54, 6144;
add.s64 %rd602, %rd52, 6144;
add.s64 %rd584, %rd53, 6144;
mov.u64 %rd611, %rd584;
sub.s64 %rd451, %rd584, %rd31;
setp.lt.s64	%p127, %rd451, 0;
@%p127 bra BB41_29;
bra.uni BB41_303;

BB41_165:
setp.gt.s64	%p128, %rd36, -1;
@%p128 bra BB41_303;

add.u64 %rd559, %SP, 0;
mov.u64 %rd597, %rd611;
cvt.s64.s32	%rd177, %r1;
mul.wide.s32 %rd178, %r1, -3;
mul.lo.s32 %r218, %r1, 3;
mul.wide.s32 %rd185, %r1, 16;
add.s64 %rd179, %rd35, %rd185;
cvta.to.local.u64 %rd180, %rd559;
mul.wide.s32 %rd453, %r218, 16;
add.s64 %rd181, %rd35, %rd453;
add.s64 %rd182, %rd180, 16;
add.s32 %r219, %r1, 128;
cvt.s64.s32	%rd183, %r219;
add.s32 %r220, %r1, 256;
cvt.s64.s32	%rd184, %r220;
add.s32 %r77, %r1, -2;
mov.u64 %rd600, %rd602;
mov.u64 %rd609, %rd611;
mov.u64 %rd616, %rd618;
mov.u64 %rd688, %rd705;
mov.u32 %r314, %r324;

BB41_167:
mov.u32 %r78, %r314;
mov.u64 %rd190, %rd688;
mov.u64 %rd614, %rd616;
mov.u64 %rd188, %rd614;
mov.u64 %rd607, %rd609;
mov.u64 %rd187, %rd607;
mov.u64 %rd186, %rd597;
sub.s64 %rd454, %rd31, %rd186;
shr.u64 %rd455, %rd454, 4;
cvt.u32.u64	%r221, %rd455;
mov.u32 %r222, 384;
min.s32 %r79, %r221, %r222;
setp.eq.s32	%p129, %r79, 384;
@%p129 bra BB41_179;
bra.uni BB41_168;

BB41_179:
shl.b64 %rd466, %rd177, 4;
add.s64 %rd467, %rd188, %rd466;
ld.global.u32 %r229, [%rd467+8];
ld.global.u64 %rd468, [%rd467];
st.u64 [%rd179], %rd468;
st.u32 [%rd179+8], %r229;
ld.global.u32 %r230, [%rd467+2056];
ld.global.u64 %rd469, [%rd467+2048];
st.u64 [%rd179+2048], %rd469;
st.u32 [%rd179+2056], %r230;
ld.global.u32 %r231, [%rd467+4104];
ld.global.u64 %rd470, [%rd467+4096];
st.u64 [%rd179+4096], %rd470;
st.u32 [%rd179+4104], %r231;
mov.u64 %rd619, 384;
bra.uni BB41_180;

BB41_168:
cvt.s64.s32	%rd619, %r79;
setp.lt.s32	%p130, %r79, 1;
@%p130 bra BB41_180;

shl.b64 %rd456, %rd619, 4;
add.s64 %rd192, %rd187, %rd456;
mov.u64 %rd604, %rd35;
mov.u64 %rd603, %rd187;
mov.u64 %rd608, %rd187;
mov.u64 %rd615, %rd188;

BB41_170:
mov.u64 %rd198, %rd615;
mov.u64 %rd197, %rd608;
mov.u64 %rd195, %rd603;
sub.s64 %rd199, %rd192, %rd195;
setp.gt.s64	%p131, %rd199, 6128;
shl.b64 %rd457, %rd177, 4;
add.s64 %rd200, %rd198, %rd457;
add.s64 %rd201, %rd604, %rd457;
@%p131 bra BB41_177;
bra.uni BB41_171;

BB41_177:
ld.global.u32 %r226, [%rd200+8];
ld.global.u64 %rd461, [%rd200];
st.u64 [%rd201], %rd461;
st.u32 [%rd201+8], %r226;
ld.global.u32 %r227, [%rd200+2056];
ld.global.u64 %rd462, [%rd200+2048];
st.u64 [%rd201+2048], %rd462;
st.u32 [%rd201+2056], %r227;
ld.global.u32 %r228, [%rd200+4104];
ld.global.u64 %rd463, [%rd200+4096];
st.u64 [%rd201+4096], %rd463;
st.u32 [%rd201+4104], %r228;
bra.uni BB41_178;

BB41_171:
shr.s64 %rd202, %rd199, 4;
setp.ge.s64	%p132, %rd177, %rd202;
@%p132 bra BB41_173;

ld.global.u32 %r223, [%rd200+8];
ld.global.u64 %rd458, [%rd200];
st.u64 [%rd201], %rd458;
st.u32 [%rd201+8], %r223;

BB41_173:
setp.ge.s64	%p133, %rd183, %rd202;
@%p133 bra BB41_175;

ld.global.u32 %r224, [%rd200+2056];
ld.global.u64 %rd459, [%rd200+2048];
st.u64 [%rd201+2048], %rd459;
st.u32 [%rd201+2056], %r224;

BB41_175:
setp.ge.s64	%p134, %rd184, %rd202;
@%p134 bra BB41_178;

ld.global.u32 %r225, [%rd200+4104];
ld.global.u64 %rd460, [%rd200+4096];
st.u64 [%rd201+4096], %rd460;
st.u32 [%rd201+4104], %r225;

BB41_178:
add.s64 %rd203, %rd198, 6144;
add.s64 %rd604, %rd604, 6144;
add.s64 %rd603, %rd197, 6144;
mov.u64 %rd205, %rd603;
sub.s64 %rd464, %rd603, %rd192;
setp.lt.s64	%p135, %rd464, 0;
mov.u64 %rd608, %rd205;
mov.u64 %rd615, %rd203;
@%p135 bra BB41_170;

BB41_180:
bar.sync 0;
shl.b64 %rd471, %rd619, 4;
add.s64 %rd208, %rd35, %rd471;
and.b64 %rd472, %rd619, 1152921504606846975;
mov.u64 %rd473, 0;
st.local.u64 [%rd37], %rd473;
st.local.u64 [%rd37+16], %rd473;
st.local.u64 [%rd37+32], %rd473;
mov.u32 %r232, 0;
st.local.u32 [%rd37+8], %r232;
st.local.u32 [%rd37+24], %r232;
st.local.u32 [%rd37+40], %r232;
add.s64 %rd474, %rd472, %rd178;
cvt.u32.u64	%r233, %rd474;
mov.u32 %r234, 3;
min.s32 %r81, %r233, %r234;
max.s32 %r82, %r81, %r232;
setp.gt.u32	%p136, %r82, 2;
@%p136 bra BB41_187;
bra.uni BB41_181;

BB41_187:
ld.u64 %rd479, [%rd181];
st.local.u64 [%rd37], %rd479;
ld.u32 %r238, [%rd181+8];
st.local.u32 [%rd37+8], %r238;
ld.u64 %rd480, [%rd181+16];
st.local.u64 [%rd37+16], %rd480;
ld.u32 %r239, [%rd181+24];
st.local.u32 [%rd37+24], %r239;
ld.u64 %rd481, [%rd181+32];
st.local.u64 [%rd37+32], %rd481;
ld.u32 %r240, [%rd181+40];
st.local.u32 [%rd37+40], %r240;
bra.uni BB41_188;

BB41_181:
setp.lt.s32	%p137, %r81, 1;
mov.u64 %rd622, %rd180;
@%p137 bra BB41_183;

ld.u64 %rd476, [%rd181];
st.local.u64 [%rd37], %rd476;
ld.u32 %r235, [%rd181+8];
st.local.u32 [%rd37+8], %r235;
mov.u64 %rd622, %rd182;

BB41_183:
mov.u64 %rd620, %rd622;
mov.u64 %rd621, %rd620;
setp.lt.s32	%p138, %r82, 2;
@%p138 bra BB41_185;

ld.u64 %rd477, [%rd181+16];
st.local.u64 [%rd621], %rd477;
ld.u32 %r236, [%rd181+24];
st.local.u32 [%rd621+8], %r236;
add.s64 %rd621, %rd621, 16;

BB41_185:
setp.lt.s32	%p139, %r82, 3;
@%p139 bra BB41_188;

ld.u64 %rd478, [%rd181+32];
st.local.u64 [%rd621], %rd478;
ld.u32 %r237, [%rd181+40];
st.local.u32 [%rd621+8], %r237;

BB41_188:
mov.u32 %r326, 0;
mov.u64 %rd707, 0;
setp.eq.s32	%p140, %r82, 0;
@%p140 bra BB41_193;

ld.local.u64 %rd707, [%rd180];
ld.local.u32 %r326, [%rd180+8];
mul.wide.u32 %rd483, %r82, 16;
add.s64 %rd484, %rd483, 68719476720;
shr.u64 %rd485, %rd484, 4;
cvt.u32.u64	%r84, %rd485;
setp.lt.s32	%p141, %r84, 1;
@%p141 bra BB41_191;

ld.local.u64 %rd486, [%rd37+16];
ld.local.u32 %r242, [%rd37+24];
setp.eq.s32	%p142, %r242, 0;
selp.b64	%rd487, %rd707, 0, %p142;
add.s64 %rd707, %rd487, %rd486;
or.b32 %r326, %r242, %r326;

BB41_191:
setp.lt.s32	%p143, %r84, 2;
@%p143 bra BB41_193;

ld.local.u64 %rd488, [%rd37+32];
ld.local.u32 %r243, [%rd37+40];
setp.eq.s32	%p144, %r243, 0;
selp.b64	%rd489, %rd707, 0, %p144;
add.s64 %rd707, %rd489, %rd488;
or.b32 %r326, %r243, %r326;

BB41_193:
bar.sync 0;
@%p140 bra BB41_195;

st.u64 [%rd179], %rd707;
st.u32 [%rd179+8], %r326;

BB41_195:
bar.sync 0;
cvt.u32.u64	%r276, %rd619;
setp.gt.s32	%p146, %r276, 383;
mov.u32 %r283, 128;
@%p146 bra BB41_197;

cvt.u32.u64	%r277, %rd619;
add.s32 %r245, %r277, 2;
mul.hi.s32 %r246, %r245, 1431655766;
shr.u32 %r247, %r246, 31;
add.s32 %r283, %r246, %r247;

BB41_197:
setp.eq.s32	%p147, %r283, 128;
@%p147 bra BB41_249;
bra.uni BB41_198;

BB41_249:
@%p22 bra BB41_251;

ld.u64 %rd495, [%rd35];
ld.u32 %r256, [%rd35+8];
setp.eq.s32	%p185, %r256, 0;
selp.b64	%rd496, %rd190, 0, %p185;
add.s64 %rd497, %rd496, %rd495;
or.b32 %r257, %r256, %r78;
st.u64 [%rd35], %rd497;
st.u32 [%rd35+8], %r257;

BB41_251:
setp.lt.s32	%p20, %r1, 1;
ld.u64 %rd624, [%rd179];
ld.u32 %r285, [%rd179+8];
bar.sync 0;
@%p20 bra BB41_255;

ld.u32 %r119, [%rd179+-8];
ld.u64 %rd254, [%rd179+-16];
setp.ne.s32	%p186, %r285, 0;
@%p186 bra BB41_254;

add.s64 %rd624, %rd254, %rd624;

BB41_254:
or.b32 %r285, %r119, %r285;

BB41_255:
bar.sync 0;
st.u64 [%rd179], %rd624;
st.u32 [%rd179+8], %r285;
bar.sync 0;
setp.lt.s32	%p187, %r1, 2;
@%p187 bra BB41_259;

ld.u32 %r122, [%rd179+-24];
ld.u64 %rd258, [%rd179+-32];
setp.ne.s32	%p188, %r285, 0;
@%p188 bra BB41_258;

add.s64 %rd624, %rd258, %rd624;

BB41_258:
or.b32 %r285, %r122, %r285;

BB41_259:
bar.sync 0;
st.u64 [%rd179], %rd624;
st.u32 [%rd179+8], %r285;
bar.sync 0;
setp.lt.s32	%p189, %r1, 4;
@%p189 bra BB41_263;

ld.u32 %r125, [%rd179+-56];
ld.u64 %rd262, [%rd179+-64];
setp.ne.s32	%p190, %r285, 0;
@%p190 bra BB41_262;

add.s64 %rd624, %rd262, %rd624;

BB41_262:
or.b32 %r285, %r125, %r285;

BB41_263:
bar.sync 0;
st.u64 [%rd179], %rd624;
st.u32 [%rd179+8], %r285;
bar.sync 0;
setp.lt.s32	%p191, %r1, 8;
@%p191 bra BB41_267;

ld.u32 %r128, [%rd179+-120];
ld.u64 %rd266, [%rd179+-128];
setp.ne.s32	%p192, %r285, 0;
@%p192 bra BB41_266;

add.s64 %rd624, %rd266, %rd624;

BB41_266:
or.b32 %r285, %r128, %r285;

BB41_267:
bar.sync 0;
st.u64 [%rd179], %rd624;
st.u32 [%rd179+8], %r285;
bar.sync 0;
setp.lt.s32	%p193, %r1, 16;
@%p193 bra BB41_271;

ld.u32 %r131, [%rd179+-248];
ld.u64 %rd270, [%rd179+-256];
setp.ne.s32	%p194, %r285, 0;
@%p194 bra BB41_270;

add.s64 %rd624, %rd270, %rd624;

BB41_270:
or.b32 %r285, %r131, %r285;

BB41_271:
bar.sync 0;
st.u64 [%rd179], %rd624;
st.u32 [%rd179+8], %r285;
bar.sync 0;
setp.lt.s32	%p195, %r1, 32;
@%p195 bra BB41_275;

ld.u32 %r134, [%rd179+-504];
ld.u64 %rd274, [%rd179+-512];
setp.ne.s32	%p196, %r285, 0;
@%p196 bra BB41_274;

add.s64 %rd624, %rd274, %rd624;

BB41_274:
or.b32 %r285, %r134, %r285;

BB41_275:
bar.sync 0;
st.u64 [%rd179], %rd624;
st.u32 [%rd179+8], %r285;
bar.sync 0;
setp.lt.s32	%p197, %r1, 64;
@%p197 bra BB41_279;

ld.u32 %r137, [%rd179+-1016];
ld.u64 %rd278, [%rd179+-1024];
setp.ne.s32	%p198, %r285, 0;
@%p198 bra BB41_278;

add.s64 %rd624, %rd278, %rd624;

BB41_278:
or.b32 %r285, %r137, %r285;

BB41_279:
bar.sync 0;
st.u64 [%rd179], %rd624;
st.u32 [%rd179+8], %r285;
bar.sync 0;
ld.u32 %r325, [%rd35+2040];
ld.u64 %rd706, [%rd35+2032];
ld.v4.u8 {%rs290, %rs291, %rs292, %rs293}, [%rd35+2044];
mov.u16 %rs136, %rs293;
mov.u16 %rs135, %rs292;
mov.u16 %rs134, %rs291;
mov.u16 %rs133, %rs290;
mov.u64 %rd672, %rd190;
mov.u32 %r305, %r78;
@%p1 bra BB41_281;

ld.u64 %rd672, [%rd179+-16];
ld.u32 %r305, [%rd179+-8];

BB41_281:
bar.sync 0;
st.u64 [%rd179], %rd672;
st.u32 [%rd179+8], %r305;
bar.sync 0;
bra.uni BB41_282;

BB41_198:
@%p22 bra BB41_200;

ld.u64 %rd490, [%rd35];
ld.u32 %r248, [%rd35+8];
setp.eq.s32	%p149, %r248, 0;
selp.b64	%rd491, %rd190, 0, %p149;
add.s64 %rd492, %rd491, %rd490;
or.b32 %r249, %r248, %r78;
st.u64 [%rd35], %rd492;
st.u32 [%rd35+8], %r249;

BB41_200:
setp.ge.s32	%p150, %r1, %r283;
mov.u64 %rd687, %rd190;
mov.u32 %r313, %r78;
@%p150 bra BB41_202;

ld.u64 %rd219, [%rd179];
ld.u32 %r91, [%rd179+8];
mov.u64 %rd687, %rd219;
mov.u32 %r313, %r91;

BB41_202:
mov.u32 %r298, %r313;
mov.u32 %r312, %r298;
mov.u64 %rd651, %rd687;
mov.u64 %rd685, %rd651;
bar.sync 0;
setp.le.s32	%p151, %r1, %r283;
setp.gt.s32	%p152, %r1, 0;
and.pred %p153, %p151, %p152;
@!%p153 bra BB41_206;
bra.uni BB41_203;

BB41_203:
ld.u32 %r93, [%rd179+-8];
ld.u64 %rd221, [%rd179+-16];
setp.ne.s32	%p154, %r312, 0;
mov.u64 %rd686, %rd685;
@%p154 bra BB41_205;

add.s64 %rd686, %rd221, %rd685;

BB41_205:
mov.u64 %rd685, %rd686;
or.b32 %r312, %r93, %r312;

BB41_206:
mov.u32 %r311, %r312;
mov.u64 %rd683, %rd685;
bar.sync 0;
@%p150 bra BB41_208;

st.u64 [%rd179], %rd683;
st.u32 [%rd179+8], %r311;

BB41_208:
setp.gt.s32	%p13, %r1, 1;
bar.sync 0;
setp.lt.s32	%p156, %r77, %r283;
and.pred %p157, %p156, %p13;
@!%p157 bra BB41_212;
bra.uni BB41_209;

BB41_209:
ld.u32 %r96, [%rd179+-24];
ld.u64 %rd225, [%rd179+-32];
setp.ne.s32	%p158, %r311, 0;
mov.u64 %rd684, %rd683;
@%p158 bra BB41_211;

add.s64 %rd684, %rd225, %rd683;

BB41_211:
mov.u64 %rd683, %rd684;
or.b32 %r311, %r96, %r311;

BB41_212:
mov.u32 %r310, %r311;
mov.u64 %rd681, %rd683;
bar.sync 0;
@%p150 bra BB41_214;

st.u64 [%rd179], %rd681;
st.u32 [%rd179+8], %r310;

BB41_214:
setp.gt.s32	%p14, %r1, 3;
bar.sync 0;
add.s32 %r250, %r77, -2;
setp.lt.s32	%p160, %r250, %r283;
and.pred %p161, %p160, %p14;
@!%p161 bra BB41_218;
bra.uni BB41_215;

BB41_215:
ld.u32 %r99, [%rd179+-56];
ld.u64 %rd229, [%rd179+-64];
setp.ne.s32	%p162, %r310, 0;
mov.u64 %rd682, %rd681;
@%p162 bra BB41_217;

add.s64 %rd682, %rd229, %rd681;

BB41_217:
mov.u64 %rd681, %rd682;
or.b32 %r310, %r99, %r310;

BB41_218:
mov.u32 %r309, %r310;
mov.u64 %rd679, %rd681;
bar.sync 0;
@%p150 bra BB41_220;

st.u64 [%rd179], %rd679;
st.u32 [%rd179+8], %r309;

BB41_220:
setp.gt.s32	%p15, %r1, 7;
bar.sync 0;
add.s32 %r251, %r77, -6;
setp.lt.s32	%p164, %r251, %r283;
and.pred %p165, %p164, %p15;
@!%p165 bra BB41_224;
bra.uni BB41_221;

BB41_221:
ld.u32 %r102, [%rd179+-120];
ld.u64 %rd233, [%rd179+-128];
setp.ne.s32	%p166, %r309, 0;
mov.u64 %rd680, %rd679;
@%p166 bra BB41_223;

add.s64 %rd680, %rd233, %rd679;

BB41_223:
mov.u64 %rd679, %rd680;
or.b32 %r309, %r102, %r309;

BB41_224:
mov.u32 %r308, %r309;
mov.u64 %rd677, %rd679;
bar.sync 0;
@%p150 bra BB41_226;

st.u64 [%rd179], %rd677;
st.u32 [%rd179+8], %r308;

BB41_226:
setp.gt.s32	%p16, %r1, 15;
bar.sync 0;
add.s32 %r252, %r77, -14;
setp.lt.s32	%p168, %r252, %r283;
and.pred %p169, %p168, %p16;
@!%p169 bra BB41_230;
bra.uni BB41_227;

BB41_227:
ld.u32 %r105, [%rd179+-248];
ld.u64 %rd237, [%rd179+-256];
setp.ne.s32	%p170, %r308, 0;
mov.u64 %rd678, %rd677;
@%p170 bra BB41_229;

add.s64 %rd678, %rd237, %rd677;

BB41_229:
mov.u64 %rd677, %rd678;
or.b32 %r308, %r105, %r308;

BB41_230:
mov.u32 %r307, %r308;
mov.u64 %rd675, %rd677;
bar.sync 0;
@%p150 bra BB41_232;

st.u64 [%rd179], %rd675;
st.u32 [%rd179+8], %r307;

BB41_232:
setp.gt.s32	%p17, %r1, 31;
bar.sync 0;
add.s32 %r253, %r77, -30;
setp.lt.s32	%p172, %r253, %r283;
and.pred %p173, %p172, %p17;
@!%p173 bra BB41_236;
bra.uni BB41_233;

BB41_233:
ld.u32 %r108, [%rd179+-504];
ld.u64 %rd241, [%rd179+-512];
setp.ne.s32	%p174, %r307, 0;
mov.u64 %rd676, %rd675;
@%p174 bra BB41_235;

add.s64 %rd676, %rd241, %rd675;

BB41_235:
mov.u64 %rd675, %rd676;
or.b32 %r307, %r108, %r307;

BB41_236:
mov.u32 %r306, %r307;
mov.u64 %rd673, %rd675;
bar.sync 0;
@%p150 bra BB41_238;

st.u64 [%rd179], %rd673;
st.u32 [%rd179+8], %r306;

BB41_238:
setp.gt.s32	%p18, %r1, 63;
bar.sync 0;
add.s32 %r254, %r77, -62;
setp.lt.s32	%p176, %r254, %r283;
and.pred %p177, %p176, %p18;
@!%p177 bra BB41_242;
bra.uni BB41_239;

BB41_239:
ld.u32 %r111, [%rd179+-1016];
ld.u64 %rd245, [%rd179+-1024];
setp.ne.s32	%p178, %r306, 0;
mov.u64 %rd674, %rd673;
@%p178 bra BB41_241;

add.s64 %rd674, %rd245, %rd673;

BB41_241:
mov.u64 %rd673, %rd674;
or.b32 %r306, %r111, %r306;

BB41_242:
bar.sync 0;
@%p150 bra BB41_244;

st.u64 [%rd179], %rd673;
st.u32 [%rd179+8], %r306;

BB41_244:
setp.lt.s32	%p19, %r1, %r283;
bar.sync 0;
add.s32 %r255, %r283, -1;
mul.wide.s32 %rd493, %r255, 16;
add.s64 %rd494, %rd35, %rd493;
ld.u32 %r325, [%rd494+8];
ld.u64 %rd706, [%rd494];
ld.v4.u8 {%rs258, %rs259, %rs260, %rs261}, [%rd494+12];
mov.u16 %rs104, %rs261;
mov.u16 %rs103, %rs260;
mov.u16 %rs102, %rs259;
mov.u16 %rs101, %rs258;
not.pred %p180, %p19;
or.pred %p182, %p1, %p180;
selp.b64	%rd623, %rd190, %rd673, %p19;
selp.b32	%r284, %r78, %r306, %p19;
@%p182 bra BB41_246;

ld.u64 %rd623, [%rd179+-16];
ld.u32 %r284, [%rd179+-8];

BB41_246:
bar.sync 0;
@%p150 bra BB41_248;

st.u64 [%rd179], %rd623;
st.u32 [%rd179+8], %r284;

BB41_248:
bar.sync 0;

BB41_282:
@%p140 bra BB41_284;

ld.u64 %rd707, [%rd179];
ld.u32 %r326, [%rd179+8];

BB41_284:
bar.sync 0;
mul.wide.s32 %rd498, %r82, 16;
add.s64 %rd288, %rd37, %rd498;
setp.ge.u64	%p201, %rd37, %rd288;
@%p201 bra BB41_286;

ld.local.u64 %rd499, [%rd37];
ld.local.u32 %r258, [%rd37+8];
setp.eq.s32	%p202, %r258, 0;
selp.b64	%rd500, %rd707, 0, %p202;
add.s64 %rd707, %rd500, %rd499;
or.b32 %r326, %r258, %r326;
st.u64 [%rd181], %rd707;
st.u32 [%rd181+8], %r326;

BB41_286:
setp.ge.u64	%p203, %rd182, %rd288;
@%p203 bra BB41_288;

ld.local.u64 %rd501, [%rd37+16];
ld.local.u32 %r259, [%rd37+24];
setp.eq.s32	%p204, %r259, 0;
selp.b64	%rd502, %rd707, 0, %p204;
add.s64 %rd707, %rd502, %rd501;
or.b32 %r326, %r259, %r326;
st.u64 [%rd181+16], %rd707;
st.u32 [%rd181+24], %r326;

BB41_288:
add.s64 %rd503, %rd182, 16;
setp.ge.u64	%p205, %rd503, %rd288;
@%p205 bra BB41_290;

ld.local.u64 %rd504, [%rd37+32];
ld.local.u32 %r260, [%rd37+40];
setp.eq.s32	%p206, %r260, 0;
selp.b64	%rd505, %rd707, 0, %p206;
add.s64 %rd506, %rd505, %rd504;
or.b32 %r261, %r260, %r326;
st.u64 [%rd181+32], %rd506;
st.u32 [%rd181+40], %r261;

BB41_290:
bar.sync 0;
@%p129 bra BB41_301;
bra.uni BB41_291;

BB41_301:
ld.u64 %rd516, [%rd179];
shl.b64 %rd517, %rd177, 4;
add.s64 %rd518, %rd600, %rd517;
st.global.u64 [%rd518], %rd516;
ld.u32 %r268, [%rd179+8];
st.global.u32 [%rd518+8], %r268;
ld.u64 %rd519, [%rd179+2048];
st.global.u64 [%rd518+2048], %rd519;
ld.u32 %r269, [%rd179+2056];
st.global.u32 [%rd518+2056], %r269;
ld.u64 %rd520, [%rd179+4096];
st.global.u64 [%rd518+4096], %rd520;
ld.u32 %r270, [%rd179+4104];
st.global.u32 [%rd518+4104], %r270;
bra.uni BB41_302;

BB41_291:
mov.u64 %rd708, 0;
setp.ge.u64	%p207, %rd35, %rd208;
mov.u64 %rd709, %rd185;
@%p207 bra BB41_302;

BB41_292:
mov.u64 %rd294, %rd709;
add.s64 %rd508, %rd35, %rd708;
sub.s64 %rd295, %rd208, %rd508;
setp.gt.s64	%p208, %rd295, 6128;
add.s64 %rd296, %rd35, %rd294;
add.s64 %rd297, %rd600, %rd294;
@%p208 bra BB41_299;
bra.uni BB41_293;

BB41_299:
ld.u64 %rd512, [%rd296];
st.global.u64 [%rd297], %rd512;
ld.u32 %r265, [%rd296+8];
st.global.u32 [%rd297+8], %r265;
ld.u64 %rd513, [%rd296+2048];
st.global.u64 [%rd297+2048], %rd513;
ld.u32 %r266, [%rd296+2056];
st.global.u32 [%rd297+2056], %r266;
ld.u64 %rd514, [%rd296+4096];
st.global.u64 [%rd297+4096], %rd514;
ld.u32 %r267, [%rd296+4104];
st.global.u32 [%rd297+4104], %r267;
bra.uni BB41_300;

BB41_293:
shr.s64 %rd298, %rd295, 4;
setp.ge.s64	%p209, %rd177, %rd298;
@%p209 bra BB41_295;

ld.u64 %rd509, [%rd296];
st.global.u64 [%rd297], %rd509;
ld.u32 %r262, [%rd296+8];
st.global.u32 [%rd297+8], %r262;

BB41_295:
setp.ge.s64	%p210, %rd183, %rd298;
@%p210 bra BB41_297;

ld.u64 %rd510, [%rd296+2048];
st.global.u64 [%rd297+2048], %rd510;
ld.u32 %r263, [%rd296+2056];
st.global.u32 [%rd297+2056], %r263;

BB41_297:
setp.ge.s64	%p211, %rd184, %rd298;
@%p211 bra BB41_300;

ld.u64 %rd511, [%rd296+4096];
st.global.u64 [%rd297+4096], %rd511;
ld.u32 %r264, [%rd296+4104];
st.global.u32 [%rd297+4104], %r264;

BB41_300:
add.s64 %rd299, %rd294, 6144;
add.s64 %rd708, %rd708, 6144;
add.s64 %rd515, %rd35, %rd708;
setp.lt.u64	%p212, %rd515, %rd208;
mov.u64 %rd709, %rd299;
@%p212 bra BB41_292;

BB41_302:
mov.u64 %rd688, %rd706;
mov.u32 %r314, %r325;
bar.sync 0;
add.s64 %rd616, %rd188, 6144;
add.s64 %rd600, %rd600, 6144;
add.s64 %rd597, %rd187, 6144;
mov.u64 %rd609, %rd597;
sub.s64 %rd521, %rd597, %rd31;
setp.lt.s64	%p213, %rd521, 0;
@%p213 bra BB41_167;

BB41_303:
@%p22 bra BB41_319;


	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r271, 1, 0, p; 
} 


	setp.eq.s32	%p215, %r271, 0;
@%p215 bra BB41_318;

mov.u64 %rd523, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd524, %rd523;
sub.s64 %rd307, %rd35, %rd524;
setp.eq.s64	%p216, %rd35, 0;
@%p216 bra BB41_319;

add.s64 %rd525, %rd307, -16;
add.s64 %rd527, %rd523, %rd525;
add.s64 %rd309, %rd524, %rd525;
ld.shared.u8 %rs294, [%rd527];
or.b16 %rs295, %rs294, 1;
st.shared.u8 [%rd527], %rs295;
ld.shared.u64 %rd310, [%rd527+8];
setp.eq.s64	%p217, %rd310, 0;
mov.u64 %rd713, %rd309;
@%p217 bra BB41_312;

mov.u64 %rd311, %rd309;
ld.u8 %rs296, [%rd310];
and.b16 %rs297, %rs296, 1;
setp.eq.b16	%p218, %rs297, 1;
mov.u64 %rd713, %rd311;
@!%p218 bra BB41_312;
bra.uni BB41_308;

BB41_308:
ld.u64 %rd313, [%rd310];
shr.u64 %rd314, %rd313, 1;
add.s64 %rd315, %rd310, 16;
add.s64 %rd316, %rd315, %rd314;
ld.shared.u64 %rd529, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p219, %rd316, %rd529;
mov.u64 %rd713, %rd310;
@%p219 bra BB41_312;

ld.u8 %rs298, [%rd316];
and.b16 %rs299, %rs298, 1;
setp.eq.b16	%p220, %rs299, 1;
mov.u64 %rd710, %rd310;
mov.u64 %rd713, %rd710;
@!%p220 bra BB41_312;
bra.uni BB41_310;

BB41_310:
ld.u64 %rd530, [%rd316];
shr.u64 %rd531, %rd530, 1;
add.s64 %rd532, %rd531, %rd314;
add.s64 %rd533, %rd532, 16;
shl.b64 %rd534, %rd533, 1;
and.b64 %rd535, %rd313, 1;
or.b64 %rd536, %rd534, %rd535;
st.u64 [%rd310], %rd536;
and.b64 %rd317, %rd533, 9223372036854775807;
add.s64 %rd537, %rd315, %rd317;
ld.shared.u64 %rd538, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p221, %rd537, %rd538;
mov.u64 %rd711, %rd310;
mov.u64 %rd713, %rd711;
@%p221 bra BB41_312;

add.s64 %rd539, %rd317, %rd315;
st.u64 [%rd539+8], %rd310;
mov.u64 %rd713, %rd310;

BB41_312:
ld.u64 %rd320, [%rd713];
shr.u64 %rd321, %rd320, 1;
add.s64 %rd322, %rd713, 16;
add.s64 %rd323, %rd322, %rd321;
ld.shared.u64 %rd540, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p222, %rd323, %rd540;
@%p222 bra BB41_316;

ld.u8 %rs300, [%rd323];
and.b16 %rs301, %rs300, 1;
setp.eq.b16	%p223, %rs301, 1;
@!%p223 bra BB41_319;
bra.uni BB41_314;

BB41_314:
ld.u64 %rd541, [%rd323];
shr.u64 %rd542, %rd541, 1;
add.s64 %rd543, %rd542, %rd321;
add.s64 %rd544, %rd543, 16;
shl.b64 %rd545, %rd544, 1;
and.b64 %rd546, %rd320, 1;
or.b64 %rd547, %rd545, %rd546;
st.u64 [%rd713], %rd547;
and.b64 %rd324, %rd544, 9223372036854775807;
add.s64 %rd548, %rd322, %rd324;
ld.shared.u64 %rd549, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p224, %rd548, %rd549;
@%p224 bra BB41_319;

add.s64 %rd550, %rd324, %rd322;
st.u64 [%rd550+8], %rd713;
bra.uni BB41_319;

BB41_318:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
call.uni 
free, 
(
param0
);


	}

BB41_319:
bar.sync 0;

BB41_320:
ret;

BB41_316:
setp.lt.u64	%p225, %rd323, %rd713;
@%p225 bra BB41_319;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd713;
bra.uni BB41_319;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IljNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityISM_EEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IljNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityISM_EEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IljNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityISM_EEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IljNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityISM_EEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IljNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityISM_EEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IljNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityISM_EEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IljNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityISM_EEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IljNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityISM_EEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB42_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd12;

BB42_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB42_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r27, 16;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 4;

BB42_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
ld.global.u32 %r26, [%rd21+8];
st.global.u32 [%rd20+8], %r26;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p5, %r27, %r10;
@%p5 bra BB42_4;

BB42_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IljNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityISM_EEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IljNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityISM_EEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IljNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityISM_EEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IljNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityISM_EEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IljNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityISM_EEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IljNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityISM_EEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IljNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityISM_EEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IljNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityISM_EEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB43_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd19;

BB43_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 16;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB43_4;

BB43_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
ld.global.u32 %r22, [%rd27+8];
st.global.u32 [%rd26+8], %r22;
shl.b64 %rd24, %rd4, 4;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB43_3;

BB43_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm5EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_17constant_iteratorIiNS_11use_defaultESL_EENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS2_21aligned_decompositionIlEENSO_INSP_INSG_IljSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEENSJ_INSG_INS_10device_ptrIlEESV_SW_SW_SW_SW_SW_SW_SW_SW_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm5EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_17constant_iteratorIiNS_11use_defaultESL_EENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS2_21aligned_decompositionIlEENSO_INSP_INSG_IljSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEENSJ_INSG_INS_10device_ptrIlEESV_SW_SW_SW_SW_SW_SW_SW_SW_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESW_SW_SW_SW_EEEEEEEEvT0__param_0[128]
)
.maxntid 128, 1, 1
{
.local .align 8 .b8 __local_depot44[40];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<506>;
.reg .b16 %rs<577>;
.reg .b32 %r<834>;
.reg .b64 %rd<1495>;


mov.u64 %rd1494, __local_depot44;
cvta.local.u64 %SP, %rd1494;
mov.u64 %rd1, _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm5EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_17constant_iteratorIiNS_11use_defaultESL_EENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS2_21aligned_decompositionIlEENSO_INSP_INSG_IljSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEENSJ_INSG_INS_10device_ptrIlEESV_SW_SW_SW_SW_SW_SW_SW_SW_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESW_SW_SW_SW_EEEEEEEEvT0__param_0;
add.u64 %rd696, %SP, 0;
cvta.to.local.u64 %rd2, %rd696;
ld.param.u64 %rd697, [%rd1+24];
cvta.to.global.u64 %rd3, %rd697;
ld.param.u64 %rd698, [%rd1+80];
cvta.to.global.u64 %rd4, %rd698;
ld.param.u64 %rd699, [%rd1+88];
cvta.to.global.u64 %rd5, %rd699;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p42, %r1, 0;
mov.u64 %rd700, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd701, %rd700;
setp.eq.s64	%p43, %rd701, 0;
or.pred %p44, %p42, %p43;
@%p44 bra BB44_2;

ld.param.s32 %rd702, [%rd1+112];
mov.u32 %r354, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r354;
mov.u64 %rd703, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd704, %rd703;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd704;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd702;

BB44_2:
ld.param.v2.u32 {%r355, %r356}, [%rd1+16];
ld.param.u64 %rd6, [%rd1+32];
ld.param.u64 %rd7, [%rd1+48];
ld.param.u64 %rd8, [%rd1+56];
ld.param.u64 %rd9, [%rd1+64];
ld.param.u32 %r4, [%rd1+124];
bar.sync 0;
mov.u32 %r357, %ctaid.x;
add.s32 %r358, %r357, %r4;
cvt.s64.s32	%rd705, %r358;
mul.lo.s64 %rd706, %rd705, %rd7;
min.s64 %rd10, %rd9, %rd705;
add.s64 %rd707, %rd10, %rd706;
setp.lt.s64	%p45, %rd705, %rd9;
selp.u64	%rd708, 1, 0, %p45;
add.s64 %rd709, %rd708, %rd7;
add.s64 %rd710, %rd709, %rd707;
mul.lo.s64 %rd11, %rd707, %rd8;
mul.lo.s64 %rd711, %rd710, %rd8;
min.s64 %rd712, %rd711, %rd6;
cvt.u64.u32	%rd713, %r355;
add.s64 %rd12, %rd712, %rd713;
add.s64 %rd13, %rd11, %rd713;
shl.b64 %rd714, %rd11, 2;
add.s64 %rd1245, %rd3, %rd714;
shl.b64 %rd715, %rd11, 3;
add.s64 %rd1237, %rd4, %rd715;
add.s64 %rd1232, %rd5, %rd714;
setp.eq.s32	%p46, %r358, 0;
@%p46 bra BB44_358;

mov.u64 %rd1197, _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm5EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_17constant_iteratorIiNS_11use_defaultESL_EENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS2_21aligned_decompositionIlEENSO_INSP_INSG_IljSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEENSJ_INSG_INS_10device_ptrIlEESV_SW_SW_SW_SW_SW_SW_SW_SW_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_4plusIlEEEESW_SW_SW_SW_EEEEEEEEvT0__param_0;
ld.param.u64 %rd716, [%rd1197+72];
cvta.to.global.u64 %rd717, %rd716;
add.s32 %r361, %r358, -1;
mul.wide.s32 %rd718, %r361, 16;
add.s64 %rd719, %rd717, %rd718;
ld.global.u32 %r6, [%rd719+8];
ld.global.u64 %rd18, [%rd719];
bar.sync 0;
@%p42 bra BB44_24;

ld.shared.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
mov.u64 %rd1198, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd1205, %rd1198;
setp.eq.s64	%p48, %rd19, %rd1205;
mov.u64 %rd1203, %rd19;
@%p48 bra BB44_8;

mov.u64 %rd1204, %rd1203;

BB44_6:
mov.u64 %rd1200, %rd1205;
mov.u64 %rd1203, %rd1204;
mov.u64 %rd1204, %rd1200;
ld.shared.u8 %rs289, [%rd1198];
and.b16 %rs290, %rs289, 1;
setp.eq.b16	%p49, %rs290, 1;
not.pred %p50, %p49;
ld.shared.u64 %rd24, [%rd1198];
setp.lt.u64	%p51, %rd24, 20480;
or.pred %p52, %p50, %p51;
@!%p52 bra BB44_8;
bra.uni BB44_7;

BB44_7:
shr.u64 %rd722, %rd24, 1;
add.s64 %rd723, %rd1198, %rd722;
add.s64 %rd1198, %rd723, 16;
add.s64 %rd724, %rd1204, %rd722;
add.s64 %rd1205, %rd724, 16;
setp.ne.s64	%p53, %rd1205, %rd19;
mov.u64 %rd1203, %rd1204;
@%p53 bra BB44_6;

BB44_8:
setp.eq.s64	%p55, %rd1203, %rd19;
mov.pred %p504, 0;
@%p55 bra BB44_10;

ld.u64 %rd726, [%rd1203];
shr.u64 %rd727, %rd726, 1;
add.s64 %rd728, %rd1203, %rd727;
add.s64 %rd1209, %rd728, 16;
setp.ne.s64	%p504, %rd1209, %rd19;

BB44_10:
@%p504 bra BB44_16;
bra.uni BB44_11;

BB44_16:
ld.u64 %rd35, [%rd1209];
and.b64 %rd743, %rd35, -32;
setp.eq.s64	%p59, %rd743, 20480;
cvt.u16.u64	%rs575, %rd35;
@%p59 bra BB44_19;

add.s64 %rd36, %rd1209, 16;
ld.u64 %rd744, [%rd1209+10256];
and.b64 %rd745, %rd744, 1;
add.s64 %rd746, %rd35, -20512;
and.b64 %rd747, %rd746, -2;
or.b64 %rd748, %rd745, %rd747;
st.u64 [%rd1209+10256], %rd748;
st.u64 [%rd1209+10264], %rd1209;
cvt.u16.u64	%rs292, %rd746;
or.b16 %rs293, %rs292, 1;
and.b64 %rd749, %rd35, 1;
or.b64 %rd750, %rd749, 20480;
st.u64 [%rd1209], %rd750;
st.u8 [%rd1209+10256], %rs293;
ld.u64 %rd751, [%rd1209+10256];
shr.u64 %rd37, %rd751, 1;
add.s64 %rd752, %rd37, %rd36;
add.s64 %rd753, %rd752, 10256;
ld.shared.u64 %rd754, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p60, %rd753, %rd754;
cvt.u16.u64	%rs294, %rd35;
and.b16 %rs575, %rs294, 1;
@%p60 bra BB44_19;

add.s64 %rd755, %rd36, 10240;
st.u64 [%rd752+10264], %rd755;
ld.u8 %rs575, [%rd1209];

BB44_19:
and.b16 %rs295, %rs575, 254;
st.u8 [%rd1209], %rs295;
bra.uni BB44_20;

BB44_358:
cvt.s64.s32 %rd356, %rd12;
cvt.s64.s32 %rd955, %rd13;
sub.s64 %rd956, %rd356, %rd955;
setp.lt.s64	%p275, %rd956, 1;
@%p275 bra BB44_716;

cvt.s64.s32	%rd1484, %r356;
ld.global.u32 %r831, [%rd1245];
bar.sync 0;
@%p42 bra BB44_361;

st.global.u64 [%rd1237], %rd1484;
st.global.u32 [%rd1232], %r831;

BB44_361:
cvt.u32.u64	%r721, %rd13;
setp.eq.s32	%p21, %r1, 0;
add.s32 %r789, %r721, 1;
bar.sync 0;
@!%p21 bra BB44_382;
bra.uni BB44_362;

BB44_362:
ld.shared.u64 %rd358, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
mov.u64 %rd1346, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd1353, %rd1346;
setp.eq.s64	%p277, %rd358, %rd1353;
mov.u64 %rd1351, %rd358;
@%p277 bra BB44_366;

mov.u64 %rd1352, %rd1351;

BB44_364:
mov.u64 %rd1348, %rd1353;
mov.u64 %rd1351, %rd1352;
mov.u64 %rd1352, %rd1348;
ld.shared.u8 %rs432, [%rd1346];
and.b16 %rs433, %rs432, 1;
setp.eq.b16	%p278, %rs433, 1;
not.pred %p279, %p278;
ld.shared.u64 %rd363, [%rd1346];
setp.lt.u64	%p280, %rd363, 20480;
or.pred %p281, %p279, %p280;
@!%p281 bra BB44_366;
bra.uni BB44_365;

BB44_365:
shr.u64 %rd959, %rd363, 1;
add.s64 %rd960, %rd1346, %rd959;
add.s64 %rd1346, %rd960, 16;
add.s64 %rd961, %rd1352, %rd959;
add.s64 %rd1353, %rd961, 16;
setp.ne.s64	%p282, %rd1353, %rd358;
mov.u64 %rd1351, %rd1352;
@%p282 bra BB44_364;

BB44_366:
setp.eq.s64	%p284, %rd1351, %rd358;
mov.pred %p505, 0;
@%p284 bra BB44_368;

ld.u64 %rd963, [%rd1351];
shr.u64 %rd964, %rd963, 1;
add.s64 %rd965, %rd1351, %rd964;
add.s64 %rd1357, %rd965, 16;
setp.ne.s64	%p505, %rd1357, %rd358;

BB44_368:
@%p505 bra BB44_374;
bra.uni BB44_369;

BB44_374:
ld.u64 %rd374, [%rd1357];
and.b64 %rd980, %rd374, -32;
setp.eq.s64	%p288, %rd980, 20480;
cvt.u16.u64	%rs576, %rd374;
@%p288 bra BB44_377;

add.s64 %rd375, %rd1357, 16;
ld.u64 %rd981, [%rd1357+10256];
and.b64 %rd982, %rd981, 1;
add.s64 %rd983, %rd374, -20512;
and.b64 %rd984, %rd983, -2;
or.b64 %rd985, %rd982, %rd984;
st.u64 [%rd1357+10256], %rd985;
st.u64 [%rd1357+10264], %rd1357;
cvt.u16.u64	%rs435, %rd983;
or.b16 %rs436, %rs435, 1;
and.b64 %rd986, %rd374, 1;
or.b64 %rd987, %rd986, 20480;
st.u64 [%rd1357], %rd987;
st.u8 [%rd1357+10256], %rs436;
ld.u64 %rd988, [%rd1357+10256];
shr.u64 %rd376, %rd988, 1;
add.s64 %rd989, %rd376, %rd375;
add.s64 %rd990, %rd989, 10256;
ld.shared.u64 %rd991, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p289, %rd990, %rd991;
cvt.u16.u64	%rs437, %rd374;
and.b16 %rs576, %rs437, 1;
@%p289 bra BB44_377;

add.s64 %rd992, %rd375, 10240;
st.u64 [%rd989+10264], %rd992;
ld.u8 %rs576, [%rd1357];

BB44_377:
and.b16 %rs438, %rs576, 254;
st.u8 [%rd1357], %rs438;
bra.uni BB44_378;

BB44_11:
mov.u64 %rd730, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd731, %rd730;
sub.s64 %rd732, %rd19, %rd731;
add.s64 %rd733, %rd732, 10256;
ld.shared.u64 %rd734, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16];
setp.gt.u64	%p56, %rd733, %rd734;
mov.u64 %rd1207, -1;
mov.u64 %rd1208, %rd19;
@%p56 bra BB44_13;

add.s64 %rd30, %rd19, 10256;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd30;
mov.u64 %rd1207, %rd30;
mov.u64 %rd1208, %rd30;

BB44_13:
mov.u64 %rd31, %rd1208;
setp.eq.s64	%p57, %rd1207, -1;
@%p57 bra BB44_15;

mov.u64 %rd735, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd736, %rd735;
sub.s64 %rd737, %rd19, %rd736;
add.s64 %rd738, %rd735, %rd737;
ld.shared.u64 %rd739, [%rd738];
and.b64 %rd740, %rd739, 1;
or.b64 %rd741, %rd740, 20480;
st.shared.u64 [%rd738], %rd741;
st.shared.u64 [%rd738+8], %rd1203;
mov.u16 %rs291, 0;
st.shared.u8 [%rd738], %rs291;

BB44_15:
mov.u64 %rd1209, %rd19;
setp.eq.s64	%p58, %rd19, %rd31;
mov.u64 %rd1210, 0;
@%p58 bra BB44_21;

BB44_20:
add.s64 %rd1210, %rd1209, 16;

BB44_21:
mov.u64 %rd1211, %rd1210;
setp.ne.s64	%p61, %rd1210, 0;
@%p61 bra BB44_23;

mov.u64 %rd757, 10240;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd757;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd1211, [retval0+0];


	}

BB44_23:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm5EEELm128EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result], %rd1211;

BB44_24:
mov.u64 %rd1336, %rd18;
mov.u32 %r775, %r6;
bar.sync 0;
ld.shared.u64 %rd45, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm5EEELm128EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd45; 
selp.u32 %r362, 1, 0, p; 
} 


	setp.eq.s32	%p62, %r362, 0;
cvt.s64.s32 %rd46, %rd12;
cvt.s64.s32 %rd759, %rd13;
sub.s64 %rd47, %rd46, %rd759;
@%p62 bra BB44_183;

setp.lt.s64	%p63, %rd47, 1;
@%p63 bra BB44_341;

cvt.u32.u64	%r725, %rd13;
mov.u64 %rd760, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd761, %rd760;
sub.s64 %rd762, %rd45, %rd761;
add.s64 %rd48, %rd760, %rd762;
cvt.s64.s32	%rd50, %r1;
mul.wide.s32 %rd51, %r1, -5;
mul.lo.s32 %r363, %r1, 5;
mul.wide.s32 %rd763, %r363, 8;
add.s64 %rd52, %rd48, %rd763;
mul.wide.s32 %rd764, %r1, 16;
add.s64 %rd53, %rd48, %rd764;
mul.wide.s32 %rd765, %r1, 8;
add.s64 %rd54, %rd48, %rd765;
mul.wide.s32 %rd766, %r363, 16;
add.s64 %rd55, %rd48, %rd766;
add.s64 %rd56, %rd2, 8;
add.s32 %r364, %r1, 128;
cvt.s64.s32	%rd57, %r364;
add.s32 %r365, %r1, 256;
cvt.s64.s32	%rd58, %r365;
add.s32 %r366, %r1, 384;
cvt.s64.s32	%rd59, %r366;
add.s32 %r367, %r1, 512;
cvt.s64.s32	%rd60, %r367;
add.s32 %r8, %r1, -2;

BB44_27:
mov.u32 %r9, %r775;
mov.u64 %rd61, %rd1336;
mov.u64 %rd1240, %rd1245;
mov.u64 %rd64, %rd1240;
mov.u64 %rd1234, %rd1237;
mov.u64 %rd62, %rd1234;
mov.u64 %rd1229, %rd1232;
mov.u64 %rd63, %rd1229;
mov.u32 %r723, %r725;
mov.u32 %r10, %r723;
cvt.u64.u32	%rd767, %r10;
sub.s64 %rd768, %rd12, %rd767;
cvt.u32.u64	%r368, %rd768;
mov.u32 %r369, 640;
min.s32 %r11, %r368, %r369;
setp.eq.s32	%p64, %r11, 640;
@%p64 bra BB44_42;
bra.uni BB44_28;

BB44_42:
shl.b64 %rd777, %rd50, 2;
add.s64 %rd778, %rd64, %rd777;
st.shared.u32 [%rd54], %r356;
st.shared.u32 [%rd54+1024], %r356;
st.shared.u32 [%rd54+2048], %r356;
st.shared.u32 [%rd54+3072], %r356;
st.shared.u32 [%rd54+4096], %r356;
ld.global.u32 %r381, [%rd778];
ld.global.u32 %r382, [%rd778+512];
ld.global.u32 %r383, [%rd778+1024];
ld.global.u32 %r384, [%rd778+1536];
ld.global.u32 %r385, [%rd778+2048];
st.shared.u32 [%rd54+4], %r381;
st.shared.u32 [%rd54+1028], %r382;
st.shared.u32 [%rd54+2052], %r383;
st.shared.u32 [%rd54+3076], %r384;
st.shared.u32 [%rd54+4100], %r385;
mov.u64 %rd1213, 640;
bra.uni BB44_43;

BB44_28:
mov.u64 %rd1212, %rd48;
cvt.s64.s32	%rd1213, %r11;
add.s32 %r370, %r11, %r10;
cvt.s64.s32	%rd67, %r370;
cvt.s64.s32	%rd769, %r10;
sub.s64 %rd770, %rd67, %rd769;
setp.lt.s64	%p65, %rd770, 1;
mov.u32 %r724, %r10;
mov.u64 %rd1244, %rd64;
@%p65 bra BB44_43;

BB44_29:
mov.u64 %rd69, %rd1244;
mov.u32 %r12, %r724;
cvt.s64.s32	%rd771, %r12;
sub.s64 %rd70, %rd67, %rd771;
setp.gt.s64	%p66, %rd70, 639;
shl.b64 %rd772, %rd50, 3;
add.s64 %rd71, %rd1212, %rd772;
shl.b64 %rd773, %rd50, 2;
add.s64 %rd72, %rd69, %rd773;
@%p66 bra BB44_40;
bra.uni BB44_30;

BB44_40:
st.shared.u32 [%rd71], %r356;
st.shared.u32 [%rd71+1024], %r356;
st.shared.u32 [%rd71+2048], %r356;
st.shared.u32 [%rd71+3072], %r356;
st.shared.u32 [%rd71+4096], %r356;
ld.global.u32 %r376, [%rd72];
ld.global.u32 %r377, [%rd72+512];
ld.global.u32 %r378, [%rd72+1024];
ld.global.u32 %r379, [%rd72+1536];
ld.global.u32 %r380, [%rd72+2048];
st.shared.u32 [%rd71+4], %r376;
st.shared.u32 [%rd71+1028], %r377;
st.shared.u32 [%rd71+2052], %r378;
st.shared.u32 [%rd71+3076], %r379;
st.shared.u32 [%rd71+4100], %r380;
bra.uni BB44_41;

BB44_30:
setp.ge.s64	%p67, %rd50, %rd70;
@%p67 bra BB44_32;

st.shared.u32 [%rd71], %r356;
ld.global.u32 %r371, [%rd72];
st.shared.u32 [%rd71+4], %r371;

BB44_32:
setp.ge.s64	%p68, %rd57, %rd70;
@%p68 bra BB44_34;

st.shared.u32 [%rd71+1024], %r356;
ld.global.u32 %r372, [%rd72+512];
st.shared.u32 [%rd71+1028], %r372;

BB44_34:
setp.ge.s64	%p69, %rd58, %rd70;
@%p69 bra BB44_36;

st.shared.u32 [%rd71+2048], %r356;
ld.global.u32 %r373, [%rd72+1024];
st.shared.u32 [%rd71+2052], %r373;

BB44_36:
setp.ge.s64	%p70, %rd59, %rd70;
@%p70 bra BB44_38;

st.shared.u32 [%rd71+3072], %r356;
ld.global.u32 %r374, [%rd72+1536];
st.shared.u32 [%rd71+3076], %r374;

BB44_38:
setp.ge.s64	%p71, %rd60, %rd70;
@%p71 bra BB44_41;

st.shared.u32 [%rd71+4096], %r356;
ld.global.u32 %r375, [%rd72+2048];
st.shared.u32 [%rd71+4100], %r375;

BB44_41:
add.s32 %r13, %r12, 640;
add.s64 %rd73, %rd69, 2560;
add.s64 %rd1212, %rd1212, 5120;
cvt.s64.s32	%rd774, %r13;
sub.s64 %rd775, %rd67, %rd774;
setp.gt.s64	%p72, %rd775, 0;
mov.u32 %r724, %r13;
mov.u64 %rd1244, %rd73;
@%p72 bra BB44_29;

BB44_43:
bar.sync 0;
and.b64 %rd779, %rd1213, 2305843009213693951;
mov.u64 %rd1224, 0;
st.local.u32 [%rd2+4], %rd1224;
st.local.u32 [%rd2], %rd1224;
st.local.u32 [%rd2+12], %rd1224;
st.local.u32 [%rd2+8], %rd1224;
st.local.u32 [%rd2+20], %rd1224;
st.local.u32 [%rd2+16], %rd1224;
st.local.u32 [%rd2+28], %rd1224;
st.local.u32 [%rd2+24], %rd1224;
st.local.u32 [%rd2+36], %rd1224;
st.local.u32 [%rd2+32], %rd1224;
cvt.u32.u64	%r14, %rd1213;
add.s64 %rd781, %rd779, %rd51;
cvt.u32.u64	%r386, %rd781;
mov.u32 %r387, 5;
min.s32 %r15, %r386, %r387;
mov.u32 %r730, 0;
max.s32 %r16, %r15, %r730;
setp.gt.u32	%p73, %r16, 4;
@%p73 bra BB44_54;
bra.uni BB44_44;

BB44_54:
ld.shared.u32 %r399, [%rd52];
ld.shared.u32 %r400, [%rd52+4];
ld.shared.u32 %r401, [%rd52+8];
ld.shared.u32 %r402, [%rd52+12];
ld.shared.u32 %r403, [%rd52+16];
ld.shared.u32 %r404, [%rd52+20];
ld.shared.u32 %r405, [%rd52+24];
ld.shared.u32 %r406, [%rd52+28];
ld.shared.u32 %r407, [%rd52+32];
ld.shared.u32 %r408, [%rd52+36];
st.local.u32 [%rd2], %r399;
st.local.u32 [%rd2+4], %r400;
st.local.u32 [%rd2+8], %r401;
st.local.u32 [%rd2+12], %r402;
st.local.u32 [%rd2+16], %r403;
st.local.u32 [%rd2+20], %r404;
st.local.u32 [%rd2+24], %r405;
st.local.u32 [%rd2+28], %r406;
st.local.u32 [%rd2+32], %r407;
st.local.u32 [%rd2+36], %r408;
bra.uni BB44_55;

BB44_44:
mov.u64 %rd77, %rd2;
setp.lt.s32	%p74, %r15, 1;
mov.u64 %rd1220, %rd77;
@%p74 bra BB44_46;

ld.shared.u32 %r389, [%rd52];
ld.shared.u32 %r390, [%rd52+4];
st.local.u32 [%rd2], %r389;
st.local.u32 [%rd2+4], %r390;
mov.u64 %rd1220, %rd56;

BB44_46:
mov.u64 %rd1214, %rd1220;
mov.u64 %rd1219, %rd1214;
setp.lt.s32	%p75, %r16, 2;
@%p75 bra BB44_48;

ld.shared.u32 %r391, [%rd52+8];
ld.shared.u32 %r392, [%rd52+12];
st.local.u32 [%rd1219], %r391;
st.local.u32 [%rd1219+4], %r392;
add.s64 %rd1219, %rd1219, 8;

BB44_48:
mov.u64 %rd1218, %rd1219;
setp.lt.s32	%p76, %r16, 3;
@%p76 bra BB44_50;

ld.shared.u32 %r393, [%rd52+16];
ld.shared.u32 %r394, [%rd52+20];
st.local.u32 [%rd1218], %r393;
st.local.u32 [%rd1218+4], %r394;
add.s64 %rd1218, %rd1218, 8;

BB44_50:
mov.u64 %rd1217, %rd1218;
setp.lt.s32	%p77, %r16, 4;
@%p77 bra BB44_52;

ld.shared.u32 %r395, [%rd52+24];
ld.shared.u32 %r396, [%rd52+28];
st.local.u32 [%rd1217], %r395;
st.local.u32 [%rd1217+4], %r396;
add.s64 %rd1217, %rd1217, 8;

BB44_52:
setp.lt.s32	%p78, %r16, 5;
@%p78 bra BB44_55;

ld.shared.u32 %r397, [%rd52+32];
ld.shared.u32 %r398, [%rd52+36];
st.local.u32 [%rd1217], %r397;
st.local.u32 [%rd1217+4], %r398;

BB44_55:
setp.eq.s32	%p79, %r16, 0;
@%p79 bra BB44_64;

ld.local.s32 %rd1224, [%rd2];
ld.local.u32 %r730, [%rd2+4];
mul.wide.u32 %rd783, %r16, 8;
add.s64 %rd784, %rd783, 34359738360;
shr.u64 %rd785, %rd784, 3;
cvt.u32.u64	%r18, %rd785;
setp.lt.s32	%p80, %r18, 1;
@%p80 bra BB44_58;

ld.local.s32 %rd786, [%rd2+8];
ld.local.u32 %r410, [%rd2+12];
setp.eq.s32	%p81, %r410, 0;
selp.b64	%rd787, %rd1224, 0, %p81;
add.s64 %rd1224, %rd787, %rd786;
or.b32 %r730, %r410, %r730;

BB44_58:
setp.lt.s32	%p82, %r18, 2;
@%p82 bra BB44_60;

ld.local.s32 %rd788, [%rd2+16];
ld.local.u32 %r411, [%rd2+20];
setp.eq.s32	%p83, %r411, 0;
selp.b64	%rd789, %rd1224, 0, %p83;
add.s64 %rd1224, %rd789, %rd788;
or.b32 %r730, %r411, %r730;

BB44_60:
setp.lt.s32	%p84, %r18, 3;
@%p84 bra BB44_62;

ld.local.s32 %rd790, [%rd2+24];
ld.local.u32 %r412, [%rd2+28];
setp.eq.s32	%p85, %r412, 0;
selp.b64	%rd791, %rd1224, 0, %p85;
add.s64 %rd1224, %rd791, %rd790;
or.b32 %r730, %r412, %r730;

BB44_62:
setp.lt.s32	%p86, %r18, 4;
@%p86 bra BB44_64;

ld.local.s32 %rd792, [%rd2+32];
ld.local.u32 %r413, [%rd2+36];
setp.eq.s32	%p87, %r413, 0;
selp.b64	%rd793, %rd1224, 0, %p87;
add.s64 %rd1224, %rd793, %rd792;
or.b32 %r730, %r413, %r730;

BB44_64:
bar.sync 0;
@%p79 bra BB44_66;

st.shared.u64 [%rd53], %rd1224;
st.shared.u32 [%rd53+8], %r730;

BB44_66:
bar.sync 0;
setp.gt.s32	%p89, %r14, 639;
mov.u32 %r726, 128;
@%p89 bra BB44_68;

add.s32 %r415, %r14, 4;
mul.hi.s32 %r416, %r415, 1717986919;
shr.u32 %r417, %r416, 31;
shr.s32 %r418, %r416, 1;
add.s32 %r726, %r418, %r417;

BB44_68:
setp.eq.s32	%p90, %r726, 128;
@%p90 bra BB44_120;
bra.uni BB44_69;

BB44_120:
@%p42 bra BB44_122;

ld.shared.u64 %rd799, [%rd48];
ld.shared.u32 %r427, [%rd48+8];
setp.eq.s32	%p128, %r427, 0;
selp.b64	%rd800, %rd61, 0, %p128;
add.s64 %rd801, %rd800, %rd799;
or.b32 %r428, %r427, %r9;
st.shared.u64 [%rd48], %rd801;
st.shared.u32 [%rd48+8], %r428;

BB44_122:
setp.lt.s32	%p10, %r1, 1;
ld.shared.u64 %rd1222, [%rd53];
ld.shared.u32 %r728, [%rd53+8];
bar.sync 0;
@%p10 bra BB44_126;

ld.shared.u32 %r57, [%rd53+-8];
ld.shared.u64 %rd130, [%rd53+-16];
setp.ne.s32	%p129, %r728, 0;
@%p129 bra BB44_125;

add.s64 %rd1222, %rd130, %rd1222;

BB44_125:
or.b32 %r728, %r57, %r728;

BB44_126:
bar.sync 0;
st.shared.u64 [%rd53], %rd1222;
st.shared.u32 [%rd53+8], %r728;
bar.sync 0;
setp.lt.s32	%p130, %r1, 2;
@%p130 bra BB44_130;

ld.shared.u32 %r60, [%rd53+-24];
ld.shared.u64 %rd134, [%rd53+-32];
setp.ne.s32	%p131, %r728, 0;
@%p131 bra BB44_129;

add.s64 %rd1222, %rd134, %rd1222;

BB44_129:
or.b32 %r728, %r60, %r728;

BB44_130:
bar.sync 0;
st.shared.u64 [%rd53], %rd1222;
st.shared.u32 [%rd53+8], %r728;
bar.sync 0;
setp.lt.s32	%p132, %r1, 4;
@%p132 bra BB44_134;

ld.shared.u32 %r63, [%rd53+-56];
ld.shared.u64 %rd138, [%rd53+-64];
setp.ne.s32	%p133, %r728, 0;
@%p133 bra BB44_133;

add.s64 %rd1222, %rd138, %rd1222;

BB44_133:
or.b32 %r728, %r63, %r728;

BB44_134:
bar.sync 0;
st.shared.u64 [%rd53], %rd1222;
st.shared.u32 [%rd53+8], %r728;
bar.sync 0;
setp.lt.s32	%p134, %r1, 8;
@%p134 bra BB44_138;

ld.shared.u32 %r66, [%rd53+-120];
ld.shared.u64 %rd142, [%rd53+-128];
setp.ne.s32	%p135, %r728, 0;
@%p135 bra BB44_137;

add.s64 %rd1222, %rd142, %rd1222;

BB44_137:
or.b32 %r728, %r66, %r728;

BB44_138:
bar.sync 0;
st.shared.u64 [%rd53], %rd1222;
st.shared.u32 [%rd53+8], %r728;
bar.sync 0;
setp.lt.s32	%p136, %r1, 16;
@%p136 bra BB44_142;

ld.shared.u32 %r69, [%rd53+-248];
ld.shared.u64 %rd146, [%rd53+-256];
setp.ne.s32	%p137, %r728, 0;
@%p137 bra BB44_141;

add.s64 %rd1222, %rd146, %rd1222;

BB44_141:
or.b32 %r728, %r69, %r728;

BB44_142:
bar.sync 0;
st.shared.u64 [%rd53], %rd1222;
st.shared.u32 [%rd53+8], %r728;
bar.sync 0;
setp.lt.s32	%p138, %r1, 32;
@%p138 bra BB44_146;

ld.shared.u32 %r72, [%rd53+-504];
ld.shared.u64 %rd150, [%rd53+-512];
setp.ne.s32	%p139, %r728, 0;
@%p139 bra BB44_145;

add.s64 %rd1222, %rd150, %rd1222;

BB44_145:
or.b32 %r728, %r72, %r728;

BB44_146:
bar.sync 0;
st.shared.u64 [%rd53], %rd1222;
st.shared.u32 [%rd53+8], %r728;
bar.sync 0;
setp.lt.s32	%p140, %r1, 64;
@%p140 bra BB44_150;

ld.shared.u32 %r75, [%rd53+-1016];
ld.shared.u64 %rd154, [%rd53+-1024];
setp.ne.s32	%p141, %r728, 0;
@%p141 bra BB44_149;

add.s64 %rd1222, %rd154, %rd1222;

BB44_149:
or.b32 %r728, %r75, %r728;

BB44_150:
bar.sync 0;
st.shared.u64 [%rd53], %rd1222;
st.shared.u32 [%rd53+8], %r728;
bar.sync 0;
ld.shared.u32 %r729, [%rd48+2040];
ld.shared.u64 %rd1223, [%rd48+2032];
ld.shared.v4.u8 {%rs356, %rs357, %rs358, %rs359}, [%rd48+2044];
mov.u16 %rs72, %rs359;
mov.u16 %rs71, %rs358;
mov.u16 %rs70, %rs357;
mov.u16 %rs69, %rs356;
setp.eq.s32	%p142, %r1, 0;
mov.u64 %rd1320, %rd61;
mov.u32 %r766, %r9;
@%p142 bra BB44_152;

ld.shared.u64 %rd1320, [%rd53+-16];
ld.shared.u32 %r766, [%rd53+-8];

BB44_152:
bar.sync 0;
st.shared.u64 [%rd53], %rd1320;
st.shared.u32 [%rd53+8], %r766;
bar.sync 0;
bra.uni BB44_153;

BB44_69:
@%p42 bra BB44_71;

ld.shared.u64 %rd794, [%rd48];
ld.shared.u32 %r419, [%rd48+8];
setp.eq.s32	%p92, %r419, 0;
selp.b64	%rd795, %rd61, 0, %p92;
add.s64 %rd796, %rd795, %rd794;
or.b32 %r420, %r419, %r9;
st.shared.u64 [%rd48], %rd796;
st.shared.u32 [%rd48+8], %r420;

BB44_71:
setp.ge.s32	%p93, %r1, %r726;
mov.u64 %rd1335, %rd61;
mov.u32 %r774, %r9;
@%p93 bra BB44_73;

ld.shared.u64 %rd95, [%rd53];
ld.shared.u32 %r29, [%rd53+8];
mov.u64 %rd1335, %rd95;
mov.u32 %r774, %r29;

BB44_73:
mov.u32 %r740, %r774;
mov.u32 %r773, %r740;
mov.u64 %rd1259, %rd1335;
mov.u64 %rd1333, %rd1259;
bar.sync 0;
setp.le.s32	%p94, %r1, %r726;
setp.gt.s32	%p95, %r1, 0;
and.pred %p96, %p94, %p95;
@!%p96 bra BB44_77;
bra.uni BB44_74;

BB44_74:
ld.shared.u32 %r31, [%rd53+-8];
ld.shared.u64 %rd97, [%rd53+-16];
setp.ne.s32	%p97, %r773, 0;
mov.u64 %rd1334, %rd1333;
@%p97 bra BB44_76;

add.s64 %rd1334, %rd97, %rd1333;

BB44_76:
mov.u64 %rd1333, %rd1334;
or.b32 %r773, %r31, %r773;

BB44_77:
mov.u32 %r772, %r773;
mov.u64 %rd1331, %rd1333;
bar.sync 0;
@%p93 bra BB44_79;

st.shared.u64 [%rd53], %rd1331;
st.shared.u32 [%rd53+8], %r772;

BB44_79:
setp.gt.s32	%p3, %r1, 1;
bar.sync 0;
setp.lt.s32	%p99, %r8, %r726;
and.pred %p100, %p99, %p3;
@!%p100 bra BB44_83;
bra.uni BB44_80;

BB44_80:
ld.shared.u32 %r34, [%rd53+-24];
ld.shared.u64 %rd101, [%rd53+-32];
setp.ne.s32	%p101, %r772, 0;
mov.u64 %rd1332, %rd1331;
@%p101 bra BB44_82;

add.s64 %rd1332, %rd101, %rd1331;

BB44_82:
mov.u64 %rd1331, %rd1332;
or.b32 %r772, %r34, %r772;

BB44_83:
mov.u32 %r771, %r772;
mov.u64 %rd1329, %rd1331;
bar.sync 0;
@%p93 bra BB44_85;

st.shared.u64 [%rd53], %rd1329;
st.shared.u32 [%rd53+8], %r771;

BB44_85:
setp.gt.s32	%p4, %r1, 3;
bar.sync 0;
add.s32 %r421, %r8, -2;
setp.lt.s32	%p103, %r421, %r726;
and.pred %p104, %p103, %p4;
@!%p104 bra BB44_89;
bra.uni BB44_86;

BB44_86:
ld.shared.u32 %r37, [%rd53+-56];
ld.shared.u64 %rd105, [%rd53+-64];
setp.ne.s32	%p105, %r771, 0;
mov.u64 %rd1330, %rd1329;
@%p105 bra BB44_88;

add.s64 %rd1330, %rd105, %rd1329;

BB44_88:
mov.u64 %rd1329, %rd1330;
or.b32 %r771, %r37, %r771;

BB44_89:
mov.u32 %r770, %r771;
mov.u64 %rd1327, %rd1329;
bar.sync 0;
@%p93 bra BB44_91;

st.shared.u64 [%rd53], %rd1327;
st.shared.u32 [%rd53+8], %r770;

BB44_91:
setp.gt.s32	%p5, %r1, 7;
bar.sync 0;
add.s32 %r422, %r8, -6;
setp.lt.s32	%p107, %r422, %r726;
and.pred %p108, %p107, %p5;
@!%p108 bra BB44_95;
bra.uni BB44_92;

BB44_92:
ld.shared.u32 %r40, [%rd53+-120];
ld.shared.u64 %rd109, [%rd53+-128];
setp.ne.s32	%p109, %r770, 0;
mov.u64 %rd1328, %rd1327;
@%p109 bra BB44_94;

add.s64 %rd1328, %rd109, %rd1327;

BB44_94:
mov.u64 %rd1327, %rd1328;
or.b32 %r770, %r40, %r770;

BB44_95:
mov.u32 %r769, %r770;
mov.u64 %rd1325, %rd1327;
bar.sync 0;
@%p93 bra BB44_97;

st.shared.u64 [%rd53], %rd1325;
st.shared.u32 [%rd53+8], %r769;

BB44_97:
setp.gt.s32	%p6, %r1, 15;
bar.sync 0;
add.s32 %r423, %r8, -14;
setp.lt.s32	%p111, %r423, %r726;
and.pred %p112, %p111, %p6;
@!%p112 bra BB44_101;
bra.uni BB44_98;

BB44_98:
ld.shared.u32 %r43, [%rd53+-248];
ld.shared.u64 %rd113, [%rd53+-256];
setp.ne.s32	%p113, %r769, 0;
mov.u64 %rd1326, %rd1325;
@%p113 bra BB44_100;

add.s64 %rd1326, %rd113, %rd1325;

BB44_100:
mov.u64 %rd1325, %rd1326;
or.b32 %r769, %r43, %r769;

BB44_101:
mov.u32 %r768, %r769;
mov.u64 %rd1323, %rd1325;
bar.sync 0;
@%p93 bra BB44_103;

st.shared.u64 [%rd53], %rd1323;
st.shared.u32 [%rd53+8], %r768;

BB44_103:
setp.gt.s32	%p7, %r1, 31;
bar.sync 0;
add.s32 %r424, %r8, -30;
setp.lt.s32	%p115, %r424, %r726;
and.pred %p116, %p115, %p7;
@!%p116 bra BB44_107;
bra.uni BB44_104;

BB44_104:
ld.shared.u32 %r46, [%rd53+-504];
ld.shared.u64 %rd117, [%rd53+-512];
setp.ne.s32	%p117, %r768, 0;
mov.u64 %rd1324, %rd1323;
@%p117 bra BB44_106;

add.s64 %rd1324, %rd117, %rd1323;

BB44_106:
mov.u64 %rd1323, %rd1324;
or.b32 %r768, %r46, %r768;

BB44_107:
mov.u32 %r767, %r768;
mov.u64 %rd1321, %rd1323;
bar.sync 0;
@%p93 bra BB44_109;

st.shared.u64 [%rd53], %rd1321;
st.shared.u32 [%rd53+8], %r767;

BB44_109:
setp.gt.s32	%p8, %r1, 63;
bar.sync 0;
add.s32 %r425, %r8, -62;
setp.lt.s32	%p119, %r425, %r726;
and.pred %p120, %p119, %p8;
@!%p120 bra BB44_113;
bra.uni BB44_110;

BB44_110:
ld.shared.u32 %r49, [%rd53+-1016];
ld.shared.u64 %rd121, [%rd53+-1024];
setp.ne.s32	%p121, %r767, 0;
mov.u64 %rd1322, %rd1321;
@%p121 bra BB44_112;

add.s64 %rd1322, %rd121, %rd1321;

BB44_112:
mov.u64 %rd1321, %rd1322;
or.b32 %r767, %r49, %r767;

BB44_113:
bar.sync 0;
@%p93 bra BB44_115;

st.shared.u64 [%rd53], %rd1321;
st.shared.u32 [%rd53+8], %r767;

BB44_115:
setp.lt.s32	%p9, %r1, %r726;
bar.sync 0;
add.s32 %r426, %r726, -1;
mul.wide.s32 %rd797, %r426, 16;
add.s64 %rd798, %rd48, %rd797;
ld.shared.u32 %r729, [%rd798+8];
ld.shared.u64 %rd1223, [%rd798];
ld.shared.v4.u8 {%rs324, %rs325, %rs326, %rs327}, [%rd798+12];
mov.u16 %rs40, %rs327;
mov.u16 %rs39, %rs326;
mov.u16 %rs38, %rs325;
mov.u16 %rs37, %rs324;
not.pred %p123, %p9;
setp.eq.s32	%p124, %r1, 0;
or.pred %p125, %p124, %p123;
selp.b64	%rd1221, %rd61, %rd1321, %p9;
selp.b32	%r727, %r9, %r767, %p9;
@%p125 bra BB44_117;

ld.shared.u64 %rd1221, [%rd53+-16];
ld.shared.u32 %r727, [%rd53+-8];

BB44_117:
bar.sync 0;
@%p93 bra BB44_119;

st.shared.u64 [%rd53], %rd1221;
st.shared.u32 [%rd53+8], %r727;

BB44_119:
bar.sync 0;

BB44_153:
@%p79 bra BB44_155;

ld.shared.u64 %rd1224, [%rd53];
ld.shared.u32 %r730, [%rd53+8];

BB44_155:
bar.sync 0;
mul.wide.s32 %rd802, %r16, 8;
add.s64 %rd164, %rd2, %rd802;
setp.ge.u64	%p144, %rd2, %rd164;
@%p144 bra BB44_157;

ld.local.s32 %rd803, [%rd2];
ld.local.u32 %r429, [%rd2+4];
setp.eq.s32	%p145, %r429, 0;
selp.b64	%rd804, %rd1224, 0, %p145;
add.s64 %rd1224, %rd804, %rd803;
or.b32 %r730, %r429, %r730;
st.shared.u64 [%rd55], %rd1224;
st.shared.u32 [%rd55+8], %r730;

BB44_157:
setp.ge.u64	%p146, %rd56, %rd164;
@%p146 bra BB44_159;

ld.local.s32 %rd805, [%rd2+8];
ld.local.u32 %r430, [%rd2+12];
setp.eq.s32	%p147, %r430, 0;
selp.b64	%rd806, %rd1224, 0, %p147;
add.s64 %rd1224, %rd806, %rd805;
or.b32 %r730, %r430, %r730;
st.shared.u64 [%rd55+16], %rd1224;
st.shared.u32 [%rd55+24], %r730;

BB44_159:
add.s64 %rd807, %rd56, 8;
setp.ge.u64	%p148, %rd807, %rd164;
@%p148 bra BB44_161;

ld.local.s32 %rd808, [%rd2+16];
ld.local.u32 %r431, [%rd2+20];
setp.eq.s32	%p149, %r431, 0;
selp.b64	%rd809, %rd1224, 0, %p149;
add.s64 %rd1224, %rd809, %rd808;
or.b32 %r730, %r431, %r730;
st.shared.u64 [%rd55+32], %rd1224;
st.shared.u32 [%rd55+40], %r730;

BB44_161:
add.s64 %rd810, %rd56, 16;
setp.ge.u64	%p150, %rd810, %rd164;
@%p150 bra BB44_163;

ld.local.s32 %rd811, [%rd2+24];
ld.local.u32 %r432, [%rd2+28];
setp.eq.s32	%p151, %r432, 0;
selp.b64	%rd812, %rd1224, 0, %p151;
add.s64 %rd1224, %rd812, %rd811;
or.b32 %r730, %r432, %r730;
st.shared.u64 [%rd55+48], %rd1224;
st.shared.u32 [%rd55+56], %r730;

BB44_163:
add.s64 %rd813, %rd56, 24;
setp.ge.u64	%p152, %rd813, %rd164;
@%p152 bra BB44_165;

ld.local.s32 %rd814, [%rd2+32];
ld.local.u32 %r433, [%rd2+36];
setp.eq.s32	%p153, %r433, 0;
selp.b64	%rd815, %rd1224, 0, %p153;
add.s64 %rd816, %rd815, %rd814;
or.b32 %r434, %r433, %r730;
st.shared.u64 [%rd55+64], %rd816;
st.shared.u32 [%rd55+72], %r434;

BB44_165:
bar.sync 0;
@%p64 bra BB44_181;
bra.uni BB44_166;

BB44_181:
shl.b64 %rd832, %rd50, 3;
add.s64 %rd833, %rd62, %rd832;
ld.shared.u64 %rd834, [%rd53];
ld.shared.u64 %rd835, [%rd53+2048];
ld.shared.u64 %rd836, [%rd53+4096];
ld.shared.u64 %rd837, [%rd53+6144];
ld.shared.u64 %rd838, [%rd53+8192];
st.global.u64 [%rd833], %rd834;
ld.shared.u32 %r445, [%rd53+8];
shl.b64 %rd839, %rd50, 2;
add.s64 %rd840, %rd63, %rd839;
ld.shared.u32 %r446, [%rd53+2056];
ld.shared.u32 %r447, [%rd53+4104];
ld.shared.u32 %r448, [%rd53+6152];
ld.shared.u32 %r449, [%rd53+8200];
st.global.u32 [%rd840], %r445;
st.global.u64 [%rd833+1024], %rd835;
st.global.u32 [%rd840+512], %r446;
st.global.u64 [%rd833+2048], %rd836;
st.global.u32 [%rd840+1024], %r447;
st.global.u64 [%rd833+3072], %rd837;
st.global.u32 [%rd840+1536], %r448;
st.global.u64 [%rd833+4096], %rd838;
st.global.u32 [%rd840+2048], %r449;
bra.uni BB44_182;

BB44_166:
shl.b64 %rd817, %rd1213, 4;
add.s64 %rd173, %rd48, %rd817;
setp.ge.u64	%p154, %rd48, %rd173;
@%p154 bra BB44_182;

add.s64 %rd174, %rd45, %rd817;
mov.u64 %rd1226, %rd45;
mov.u64 %rd1225, %rd48;
mov.u64 %rd1231, %rd63;
mov.u64 %rd1236, %rd62;

BB44_168:
mov.u64 %rd180, %rd1236;
mov.u64 %rd179, %rd1231;
sub.s64 %rd181, %rd174, %rd1226;
setp.gt.s64	%p155, %rd181, 10224;
shl.b64 %rd819, %rd50, 4;
add.s64 %rd182, %rd1225, %rd819;
shl.b64 %rd820, %rd50, 3;
add.s64 %rd183, %rd180, %rd820;
shl.b64 %rd821, %rd50, 2;
add.s64 %rd184, %rd179, %rd821;
@%p155 bra BB44_179;
bra.uni BB44_169;

BB44_179:
ld.shared.u64 %rd827, [%rd182];
ld.shared.u64 %rd828, [%rd182+2048];
ld.shared.u64 %rd829, [%rd182+4096];
ld.shared.u64 %rd830, [%rd182+6144];
ld.shared.u64 %rd831, [%rd182+8192];
st.global.u64 [%rd183], %rd827;
ld.shared.u32 %r440, [%rd182+8];
ld.shared.u32 %r441, [%rd182+2056];
ld.shared.u32 %r442, [%rd182+4104];
ld.shared.u32 %r443, [%rd182+6152];
ld.shared.u32 %r444, [%rd182+8200];
st.global.u32 [%rd184], %r440;
st.global.u64 [%rd183+1024], %rd828;
st.global.u32 [%rd184+512], %r441;
st.global.u64 [%rd183+2048], %rd829;
st.global.u32 [%rd184+1024], %r442;
st.global.u64 [%rd183+3072], %rd830;
st.global.u32 [%rd184+1536], %r443;
st.global.u64 [%rd183+4096], %rd831;
st.global.u32 [%rd184+2048], %r444;
bra.uni BB44_180;

BB44_169:
shr.s64 %rd185, %rd181, 4;
setp.ge.s64	%p156, %rd50, %rd185;
@%p156 bra BB44_171;

ld.shared.u64 %rd822, [%rd182];
st.global.u64 [%rd183], %rd822;
ld.shared.u32 %r435, [%rd182+8];
st.global.u32 [%rd184], %r435;

BB44_171:
setp.ge.s64	%p157, %rd57, %rd185;
@%p157 bra BB44_173;

ld.shared.u64 %rd823, [%rd182+2048];
st.global.u64 [%rd183+1024], %rd823;
ld.shared.u32 %r436, [%rd182+2056];
st.global.u32 [%rd184+512], %r436;

BB44_173:
setp.ge.s64	%p158, %rd58, %rd185;
@%p158 bra BB44_175;

ld.shared.u64 %rd824, [%rd182+4096];
st.global.u64 [%rd183+2048], %rd824;
ld.shared.u32 %r437, [%rd182+4104];
st.global.u32 [%rd184+1024], %r437;

BB44_175:
setp.ge.s64	%p159, %rd59, %rd185;
@%p159 bra BB44_177;

ld.shared.u64 %rd825, [%rd182+6144];
st.global.u64 [%rd183+3072], %rd825;
ld.shared.u32 %r438, [%rd182+6152];
st.global.u32 [%rd184+1536], %r438;

BB44_177:
setp.ge.s64	%p160, %rd60, %rd185;
@%p160 bra BB44_180;

ld.shared.u64 %rd826, [%rd182+8192];
st.global.u64 [%rd183+4096], %rd826;
ld.shared.u32 %r439, [%rd182+8200];
st.global.u32 [%rd184+2048], %r439;

BB44_180:
add.s64 %rd1225, %rd1225, 10240;
add.s64 %rd1226, %rd1226, 10240;
add.s64 %rd188, %rd180, 5120;
add.s64 %rd189, %rd179, 2560;
setp.lt.u64	%p161, %rd1225, %rd173;
mov.u64 %rd1231, %rd189;
mov.u64 %rd1236, %rd188;
@%p161 bra BB44_168;

BB44_182:
mov.u64 %rd1336, %rd1223;
mov.u32 %r775, %r729;
bar.sync 0;
add.s64 %rd1245, %rd64, 2560;
add.s64 %rd1237, %rd62, 5120;
add.s64 %rd1232, %rd63, 2560;
add.s32 %r725, %r10, 640;
cvt.s64.s32	%rd841, %r725;
sub.s64 %rd842, %rd46, %rd841;
setp.gt.s64	%p162, %rd842, 0;
@%p162 bra BB44_27;
bra.uni BB44_341;

BB44_183:
setp.lt.s64	%p163, %rd47, 1;
@%p163 bra BB44_341;

cvt.u32.u64	%r733, %rd13;
mov.u32 %r719, %ctaid.x;
cvt.s64.s32	%rd194, %r1;
mul.wide.s32 %rd195, %r1, -5;
mul.lo.s32 %r450, %r1, 5;
mul.wide.s32 %rd844, %r450, 8;
add.s64 %rd196, %rd45, %rd844;
mul.wide.s32 %rd205, %r1, 16;
add.s64 %rd197, %rd45, %rd205;
mul.wide.s32 %rd845, %r1, 8;
add.s64 %rd198, %rd45, %rd845;
mul.wide.s32 %rd846, %r450, 16;
add.s64 %rd199, %rd45, %rd846;
add.s64 %rd200, %rd2, 8;
add.s32 %r451, %r1, 128;
cvt.s64.s32	%rd201, %r451;
add.s32 %r452, %r1, 256;
cvt.s64.s32	%rd202, %r452;
add.s32 %r453, %r1, 384;
cvt.s64.s32	%rd203, %r453;
add.s32 %r454, %r1, 512;
cvt.s64.s32	%rd204, %r454;
add.s32 %r94, %r1, -2;
add.s32 %r456, %r4, %r719;
cvt.s64.s32	%rd847, %r456;
mul.lo.s64 %rd848, %rd7, %rd847;
add.s64 %rd849, %rd10, %rd848;
mul.lo.s64 %rd850, %rd8, %rd849;
add.s64 %rd206, %rd850, %rd194;
mov.u64 %rd1227, 0;
mov.u64 %rd1230, %rd1232;
mov.u64 %rd1235, %rd1237;
mov.u64 %rd1243, %rd1245;
mov.u64 %rd1319, %rd1336;
mov.u32 %r765, %r775;

BB44_185:
mov.u32 %r95, %r765;
mov.u64 %rd210, %rd1319;
mov.u32 %r731, %r733;
mov.u32 %r96, %r731;
mov.u64 %rd1241, %rd1243;
mov.u64 %rd211, %rd1241;
cvt.u64.u32	%rd851, %r96;
sub.s64 %rd852, %rd12, %rd851;
cvt.u32.u64	%r457, %rd852;
mov.u32 %r458, 640;
min.s32 %r97, %r457, %r458;
setp.eq.s32	%p164, %r97, 640;
@%p164 bra BB44_200;
bra.uni BB44_186;

BB44_200:
shl.b64 %rd861, %rd194, 2;
add.s64 %rd862, %rd211, %rd861;
st.u32 [%rd198], %r356;
ld.global.u32 %r470, [%rd862];
st.u32 [%rd198+4], %r470;
st.u32 [%rd198+1024], %r356;
ld.global.u32 %r471, [%rd862+512];
st.u32 [%rd198+1028], %r471;
st.u32 [%rd198+2048], %r356;
ld.global.u32 %r472, [%rd862+1024];
st.u32 [%rd198+2052], %r472;
st.u32 [%rd198+3072], %r356;
ld.global.u32 %r473, [%rd862+1536];
st.u32 [%rd198+3076], %r473;
st.u32 [%rd198+4096], %r356;
ld.global.u32 %r474, [%rd862+2048];
st.u32 [%rd198+4100], %r474;
mov.u64 %rd1246, 640;
bra.uni BB44_201;

BB44_186:
mov.u64 %rd1238, %rd45;
cvt.s64.s32	%rd1246, %r97;
add.s32 %r459, %r97, %r96;
cvt.s64.s32	%rd214, %r459;
cvt.s64.s32	%rd853, %r96;
sub.s64 %rd854, %rd214, %rd853;
setp.lt.s64	%p165, %rd854, 1;
mov.u64 %rd1242, %rd211;
mov.u32 %r732, %r96;
@%p165 bra BB44_201;

BB44_187:
mov.u32 %r98, %r732;
mov.u64 %rd216, %rd1242;
cvt.s64.s32	%rd855, %r98;
sub.s64 %rd217, %rd214, %rd855;
setp.gt.s64	%p166, %rd217, 639;
shl.b64 %rd856, %rd194, 3;
add.s64 %rd218, %rd1238, %rd856;
shl.b64 %rd857, %rd194, 2;
add.s64 %rd219, %rd216, %rd857;
@%p166 bra BB44_198;
bra.uni BB44_188;

BB44_198:
st.u32 [%rd218], %r356;
ld.global.u32 %r465, [%rd219];
st.u32 [%rd218+4], %r465;
st.u32 [%rd218+1024], %r356;
ld.global.u32 %r466, [%rd219+512];
st.u32 [%rd218+1028], %r466;
st.u32 [%rd218+2048], %r356;
ld.global.u32 %r467, [%rd219+1024];
st.u32 [%rd218+2052], %r467;
st.u32 [%rd218+3072], %r356;
ld.global.u32 %r468, [%rd219+1536];
st.u32 [%rd218+3076], %r468;
st.u32 [%rd218+4096], %r356;
ld.global.u32 %r469, [%rd219+2048];
st.u32 [%rd218+4100], %r469;
bra.uni BB44_199;

BB44_188:
setp.ge.s64	%p167, %rd194, %rd217;
@%p167 bra BB44_190;

st.u32 [%rd218], %r356;
ld.global.u32 %r460, [%rd219];
st.u32 [%rd218+4], %r460;

BB44_190:
setp.ge.s64	%p168, %rd201, %rd217;
@%p168 bra BB44_192;

st.u32 [%rd218+1024], %r356;
ld.global.u32 %r461, [%rd219+512];
st.u32 [%rd218+1028], %r461;

BB44_192:
setp.ge.s64	%p169, %rd202, %rd217;
@%p169 bra BB44_194;

st.u32 [%rd218+2048], %r356;
ld.global.u32 %r462, [%rd219+1024];
st.u32 [%rd218+2052], %r462;

BB44_194:
setp.ge.s64	%p170, %rd203, %rd217;
@%p170 bra BB44_196;

st.u32 [%rd218+3072], %r356;
ld.global.u32 %r463, [%rd219+1536];
st.u32 [%rd218+3076], %r463;

BB44_196:
setp.ge.s64	%p171, %rd204, %rd217;
@%p171 bra BB44_199;

st.u32 [%rd218+4096], %r356;
ld.global.u32 %r464, [%rd219+2048];
st.u32 [%rd218+4100], %r464;

BB44_199:
add.s32 %r99, %r98, 640;
add.s64 %rd220, %rd216, 2560;
add.s64 %rd1238, %rd1238, 5120;
cvt.s64.s32	%rd858, %r99;
sub.s64 %rd859, %rd214, %rd858;
setp.gt.s64	%p172, %rd859, 0;
mov.u64 %rd1242, %rd220;
mov.u32 %r732, %r99;
@%p172 bra BB44_187;

BB44_201:
bar.sync 0;
and.b64 %rd863, %rd1246, 2305843009213693951;
mov.u64 %rd1338, 0;
st.local.u32 [%rd2+4], %rd1338;
st.local.u32 [%rd2], %rd1338;
st.local.u32 [%rd2+12], %rd1338;
st.local.u32 [%rd2+8], %rd1338;
st.local.u32 [%rd2+20], %rd1338;
st.local.u32 [%rd2+16], %rd1338;
st.local.u32 [%rd2+28], %rd1338;
st.local.u32 [%rd2+24], %rd1338;
st.local.u32 [%rd2+36], %rd1338;
st.local.u32 [%rd2+32], %rd1338;
cvt.u32.u64	%r100, %rd1246;
add.s64 %rd865, %rd863, %rd195;
cvt.u32.u64	%r475, %rd865;
mov.u32 %r476, 5;
min.s32 %r101, %r475, %r476;
mov.u32 %r777, 0;
max.s32 %r102, %r101, %r777;
setp.gt.u32	%p173, %r102, 4;
@%p173 bra BB44_212;
bra.uni BB44_202;

BB44_212:
ld.u32 %r488, [%rd196];
st.local.u32 [%rd2], %r488;
ld.u32 %r489, [%rd196+4];
st.local.u32 [%rd2+4], %r489;
ld.u32 %r490, [%rd196+8];
st.local.u32 [%rd2+8], %r490;
ld.u32 %r491, [%rd196+12];
st.local.u32 [%rd2+12], %r491;
ld.u32 %r492, [%rd196+16];
st.local.u32 [%rd2+16], %r492;
ld.u32 %r493, [%rd196+20];
st.local.u32 [%rd2+20], %r493;
ld.u32 %r494, [%rd196+24];
st.local.u32 [%rd2+24], %r494;
ld.u32 %r495, [%rd196+28];
st.local.u32 [%rd2+28], %r495;
ld.u32 %r496, [%rd196+32];
st.local.u32 [%rd2+32], %r496;
ld.u32 %r497, [%rd196+36];
st.local.u32 [%rd2+36], %r497;
bra.uni BB44_213;

BB44_202:
mov.u64 %rd224, %rd2;
setp.lt.s32	%p174, %r101, 1;
mov.u64 %rd1253, %rd224;
@%p174 bra BB44_204;

ld.u32 %r478, [%rd196];
st.local.u32 [%rd2], %r478;
ld.u32 %r479, [%rd196+4];
st.local.u32 [%rd2+4], %r479;
mov.u64 %rd1253, %rd200;

BB44_204:
mov.u64 %rd1247, %rd1253;
mov.u64 %rd1252, %rd1247;
setp.lt.s32	%p175, %r102, 2;
@%p175 bra BB44_206;

ld.u32 %r480, [%rd196+8];
st.local.u32 [%rd1252], %r480;
ld.u32 %r481, [%rd196+12];
st.local.u32 [%rd1252+4], %r481;
add.s64 %rd1252, %rd1252, 8;

BB44_206:
mov.u64 %rd1251, %rd1252;
setp.lt.s32	%p176, %r102, 3;
@%p176 bra BB44_208;

ld.u32 %r482, [%rd196+16];
st.local.u32 [%rd1251], %r482;
ld.u32 %r483, [%rd196+20];
st.local.u32 [%rd1251+4], %r483;
add.s64 %rd1251, %rd1251, 8;

BB44_208:
mov.u64 %rd1250, %rd1251;
setp.lt.s32	%p177, %r102, 4;
@%p177 bra BB44_210;

ld.u32 %r484, [%rd196+24];
st.local.u32 [%rd1250], %r484;
ld.u32 %r485, [%rd196+28];
st.local.u32 [%rd1250+4], %r485;
add.s64 %rd1250, %rd1250, 8;

BB44_210:
setp.lt.s32	%p178, %r102, 5;
@%p178 bra BB44_213;

ld.u32 %r486, [%rd196+32];
st.local.u32 [%rd1250], %r486;
ld.u32 %r487, [%rd196+36];
st.local.u32 [%rd1250+4], %r487;

BB44_213:
setp.eq.s32	%p179, %r102, 0;
@%p179 bra BB44_222;

ld.local.s32 %rd1338, [%rd2];
ld.local.u32 %r777, [%rd2+4];
mul.wide.u32 %rd867, %r102, 8;
add.s64 %rd868, %rd867, 34359738360;
shr.u64 %rd869, %rd868, 3;
cvt.u32.u64	%r104, %rd869;
setp.lt.s32	%p180, %r104, 1;
@%p180 bra BB44_216;

ld.local.s32 %rd870, [%rd2+8];
ld.local.u32 %r499, [%rd2+12];
setp.eq.s32	%p181, %r499, 0;
selp.b64	%rd871, %rd1338, 0, %p181;
add.s64 %rd1338, %rd871, %rd870;
or.b32 %r777, %r499, %r777;

BB44_216:
setp.lt.s32	%p182, %r104, 2;
@%p182 bra BB44_218;

ld.local.s32 %rd872, [%rd2+16];
ld.local.u32 %r500, [%rd2+20];
setp.eq.s32	%p183, %r500, 0;
selp.b64	%rd873, %rd1338, 0, %p183;
add.s64 %rd1338, %rd873, %rd872;
or.b32 %r777, %r500, %r777;

BB44_218:
setp.lt.s32	%p184, %r104, 3;
@%p184 bra BB44_220;

ld.local.s32 %rd874, [%rd2+24];
ld.local.u32 %r501, [%rd2+28];
setp.eq.s32	%p185, %r501, 0;
selp.b64	%rd875, %rd1338, 0, %p185;
add.s64 %rd1338, %rd875, %rd874;
or.b32 %r777, %r501, %r777;

BB44_220:
setp.lt.s32	%p186, %r104, 4;
@%p186 bra BB44_222;

ld.local.s32 %rd876, [%rd2+32];
ld.local.u32 %r502, [%rd2+36];
setp.eq.s32	%p187, %r502, 0;
selp.b64	%rd877, %rd1338, 0, %p187;
add.s64 %rd1338, %rd877, %rd876;
or.b32 %r777, %r502, %r777;

BB44_222:
bar.sync 0;
@%p179 bra BB44_224;

st.u64 [%rd197], %rd1338;
st.u32 [%rd197+8], %r777;

BB44_224:
bar.sync 0;
setp.gt.s32	%p189, %r100, 639;
mov.u32 %r734, 128;
@%p189 bra BB44_226;

add.s32 %r504, %r100, 4;
mul.hi.s32 %r505, %r504, 1717986919;
shr.u32 %r506, %r505, 31;
shr.s32 %r507, %r505, 1;
add.s32 %r734, %r507, %r506;

BB44_226:
setp.eq.s32	%p190, %r734, 128;
@%p190 bra BB44_278;
bra.uni BB44_227;

BB44_278:
@%p42 bra BB44_280;

ld.u64 %rd883, [%rd45];
ld.u32 %r516, [%rd45+8];
setp.eq.s32	%p228, %r516, 0;
selp.b64	%rd884, %rd210, 0, %p228;
add.s64 %rd885, %rd884, %rd883;
or.b32 %r517, %r516, %r95;
st.u64 [%rd45], %rd885;
st.u32 [%rd45+8], %r517;

BB44_280:
setp.lt.s32	%p19, %r1, 1;
ld.u64 %rd1255, [%rd197];
ld.u32 %r736, [%rd197+8];
bar.sync 0;
@%p19 bra BB44_284;

ld.u32 %r143, [%rd197+-8];
ld.u64 %rd277, [%rd197+-16];
setp.ne.s32	%p229, %r736, 0;
@%p229 bra BB44_283;

add.s64 %rd1255, %rd277, %rd1255;

BB44_283:
or.b32 %r736, %r143, %r736;

BB44_284:
bar.sync 0;
st.u64 [%rd197], %rd1255;
st.u32 [%rd197+8], %r736;
bar.sync 0;
setp.lt.s32	%p230, %r1, 2;
@%p230 bra BB44_288;

ld.u32 %r146, [%rd197+-24];
ld.u64 %rd281, [%rd197+-32];
setp.ne.s32	%p231, %r736, 0;
@%p231 bra BB44_287;

add.s64 %rd1255, %rd281, %rd1255;

BB44_287:
or.b32 %r736, %r146, %r736;

BB44_288:
bar.sync 0;
st.u64 [%rd197], %rd1255;
st.u32 [%rd197+8], %r736;
bar.sync 0;
setp.lt.s32	%p232, %r1, 4;
@%p232 bra BB44_292;

ld.u32 %r149, [%rd197+-56];
ld.u64 %rd285, [%rd197+-64];
setp.ne.s32	%p233, %r736, 0;
@%p233 bra BB44_291;

add.s64 %rd1255, %rd285, %rd1255;

BB44_291:
or.b32 %r736, %r149, %r736;

BB44_292:
bar.sync 0;
st.u64 [%rd197], %rd1255;
st.u32 [%rd197+8], %r736;
bar.sync 0;
setp.lt.s32	%p234, %r1, 8;
@%p234 bra BB44_296;

ld.u32 %r152, [%rd197+-120];
ld.u64 %rd289, [%rd197+-128];
setp.ne.s32	%p235, %r736, 0;
@%p235 bra BB44_295;

add.s64 %rd1255, %rd289, %rd1255;

BB44_295:
or.b32 %r736, %r152, %r736;

BB44_296:
bar.sync 0;
st.u64 [%rd197], %rd1255;
st.u32 [%rd197+8], %r736;
bar.sync 0;
setp.lt.s32	%p236, %r1, 16;
@%p236 bra BB44_300;

ld.u32 %r155, [%rd197+-248];
ld.u64 %rd293, [%rd197+-256];
setp.ne.s32	%p237, %r736, 0;
@%p237 bra BB44_299;

add.s64 %rd1255, %rd293, %rd1255;

BB44_299:
or.b32 %r736, %r155, %r736;

BB44_300:
bar.sync 0;
st.u64 [%rd197], %rd1255;
st.u32 [%rd197+8], %r736;
bar.sync 0;
setp.lt.s32	%p238, %r1, 32;
@%p238 bra BB44_304;

ld.u32 %r158, [%rd197+-504];
ld.u64 %rd297, [%rd197+-512];
setp.ne.s32	%p239, %r736, 0;
@%p239 bra BB44_303;

add.s64 %rd1255, %rd297, %rd1255;

BB44_303:
or.b32 %r736, %r158, %r736;

BB44_304:
bar.sync 0;
st.u64 [%rd197], %rd1255;
st.u32 [%rd197+8], %r736;
bar.sync 0;
setp.lt.s32	%p240, %r1, 64;
@%p240 bra BB44_308;

ld.u32 %r161, [%rd197+-1016];
ld.u64 %rd301, [%rd197+-1024];
setp.ne.s32	%p241, %r736, 0;
@%p241 bra BB44_307;

add.s64 %rd1255, %rd301, %rd1255;

BB44_307:
or.b32 %r736, %r161, %r736;

BB44_308:
bar.sync 0;
st.u64 [%rd197], %rd1255;
st.u32 [%rd197+8], %r736;
bar.sync 0;
ld.u32 %r776, [%rd45+2040];
ld.u64 %rd1337, [%rd45+2032];
ld.v4.u8 {%rs420, %rs421, %rs422, %rs423}, [%rd45+2044];
mov.u16 %rs140, %rs423;
mov.u16 %rs139, %rs422;
mov.u16 %rs138, %rs421;
mov.u16 %rs137, %rs420;
setp.eq.s32	%p242, %r1, 0;
mov.u64 %rd1303, %rd210;
mov.u32 %r756, %r95;
@%p242 bra BB44_310;

ld.u64 %rd1303, [%rd197+-16];
ld.u32 %r756, [%rd197+-8];

BB44_310:
bar.sync 0;
st.u64 [%rd197], %rd1303;
st.u32 [%rd197+8], %r756;
bar.sync 0;
bra.uni BB44_311;

BB44_227:
@%p42 bra BB44_229;

ld.u64 %rd878, [%rd45];
ld.u32 %r508, [%rd45+8];
setp.eq.s32	%p192, %r508, 0;
selp.b64	%rd879, %rd210, 0, %p192;
add.s64 %rd880, %rd879, %rd878;
or.b32 %r509, %r508, %r95;
st.u64 [%rd45], %rd880;
st.u32 [%rd45+8], %r509;

BB44_229:
setp.ge.s32	%p193, %r1, %r734;
mov.u64 %rd1318, %rd210;
mov.u32 %r764, %r95;
@%p193 bra BB44_231;

ld.u64 %rd242, [%rd197];
ld.u32 %r115, [%rd197+8];
mov.u64 %rd1318, %rd242;
mov.u32 %r764, %r115;

BB44_231:
mov.u32 %r749, %r764;
mov.u32 %r763, %r749;
mov.u64 %rd1282, %rd1318;
mov.u64 %rd1316, %rd1282;
bar.sync 0;
setp.le.s32	%p194, %r1, %r734;
setp.gt.s32	%p195, %r1, 0;
and.pred %p196, %p194, %p195;
@!%p196 bra BB44_235;
bra.uni BB44_232;

BB44_232:
ld.u32 %r117, [%rd197+-8];
ld.u64 %rd244, [%rd197+-16];
setp.ne.s32	%p197, %r763, 0;
mov.u64 %rd1317, %rd1316;
@%p197 bra BB44_234;

add.s64 %rd1317, %rd244, %rd1316;

BB44_234:
mov.u64 %rd1316, %rd1317;
or.b32 %r763, %r117, %r763;

BB44_235:
mov.u32 %r762, %r763;
mov.u64 %rd1314, %rd1316;
bar.sync 0;
@%p193 bra BB44_237;

st.u64 [%rd197], %rd1314;
st.u32 [%rd197+8], %r762;

BB44_237:
setp.gt.s32	%p12, %r1, 1;
bar.sync 0;
setp.lt.s32	%p199, %r94, %r734;
and.pred %p200, %p199, %p12;
@!%p200 bra BB44_241;
bra.uni BB44_238;

BB44_238:
ld.u32 %r120, [%rd197+-24];
ld.u64 %rd248, [%rd197+-32];
setp.ne.s32	%p201, %r762, 0;
mov.u64 %rd1315, %rd1314;
@%p201 bra BB44_240;

add.s64 %rd1315, %rd248, %rd1314;

BB44_240:
mov.u64 %rd1314, %rd1315;
or.b32 %r762, %r120, %r762;

BB44_241:
mov.u32 %r761, %r762;
mov.u64 %rd1312, %rd1314;
bar.sync 0;
@%p193 bra BB44_243;

st.u64 [%rd197], %rd1312;
st.u32 [%rd197+8], %r761;

BB44_243:
setp.gt.s32	%p13, %r1, 3;
bar.sync 0;
add.s32 %r510, %r94, -2;
setp.lt.s32	%p203, %r510, %r734;
and.pred %p204, %p203, %p13;
@!%p204 bra BB44_247;
bra.uni BB44_244;

BB44_244:
ld.u32 %r123, [%rd197+-56];
ld.u64 %rd252, [%rd197+-64];
setp.ne.s32	%p205, %r761, 0;
mov.u64 %rd1313, %rd1312;
@%p205 bra BB44_246;

add.s64 %rd1313, %rd252, %rd1312;

BB44_246:
mov.u64 %rd1312, %rd1313;
or.b32 %r761, %r123, %r761;

BB44_247:
mov.u32 %r760, %r761;
mov.u64 %rd1310, %rd1312;
bar.sync 0;
@%p193 bra BB44_249;

st.u64 [%rd197], %rd1310;
st.u32 [%rd197+8], %r760;

BB44_249:
setp.gt.s32	%p14, %r1, 7;
bar.sync 0;
add.s32 %r511, %r94, -6;
setp.lt.s32	%p207, %r511, %r734;
and.pred %p208, %p207, %p14;
@!%p208 bra BB44_253;
bra.uni BB44_250;

BB44_250:
ld.u32 %r126, [%rd197+-120];
ld.u64 %rd256, [%rd197+-128];
setp.ne.s32	%p209, %r760, 0;
mov.u64 %rd1311, %rd1310;
@%p209 bra BB44_252;

add.s64 %rd1311, %rd256, %rd1310;

BB44_252:
mov.u64 %rd1310, %rd1311;
or.b32 %r760, %r126, %r760;

BB44_253:
mov.u32 %r759, %r760;
mov.u64 %rd1308, %rd1310;
bar.sync 0;
@%p193 bra BB44_255;

st.u64 [%rd197], %rd1308;
st.u32 [%rd197+8], %r759;

BB44_255:
setp.gt.s32	%p15, %r1, 15;
bar.sync 0;
add.s32 %r512, %r94, -14;
setp.lt.s32	%p211, %r512, %r734;
and.pred %p212, %p211, %p15;
@!%p212 bra BB44_259;
bra.uni BB44_256;

BB44_256:
ld.u32 %r129, [%rd197+-248];
ld.u64 %rd260, [%rd197+-256];
setp.ne.s32	%p213, %r759, 0;
mov.u64 %rd1309, %rd1308;
@%p213 bra BB44_258;

add.s64 %rd1309, %rd260, %rd1308;

BB44_258:
mov.u64 %rd1308, %rd1309;
or.b32 %r759, %r129, %r759;

BB44_259:
mov.u32 %r758, %r759;
mov.u64 %rd1306, %rd1308;
bar.sync 0;
@%p193 bra BB44_261;

st.u64 [%rd197], %rd1306;
st.u32 [%rd197+8], %r758;

BB44_261:
setp.gt.s32	%p16, %r1, 31;
bar.sync 0;
add.s32 %r513, %r94, -30;
setp.lt.s32	%p215, %r513, %r734;
and.pred %p216, %p215, %p16;
@!%p216 bra BB44_265;
bra.uni BB44_262;

BB44_262:
ld.u32 %r132, [%rd197+-504];
ld.u64 %rd264, [%rd197+-512];
setp.ne.s32	%p217, %r758, 0;
mov.u64 %rd1307, %rd1306;
@%p217 bra BB44_264;

add.s64 %rd1307, %rd264, %rd1306;

BB44_264:
mov.u64 %rd1306, %rd1307;
or.b32 %r758, %r132, %r758;

BB44_265:
mov.u32 %r757, %r758;
mov.u64 %rd1304, %rd1306;
bar.sync 0;
@%p193 bra BB44_267;

st.u64 [%rd197], %rd1304;
st.u32 [%rd197+8], %r757;

BB44_267:
setp.gt.s32	%p17, %r1, 63;
bar.sync 0;
add.s32 %r514, %r94, -62;
setp.lt.s32	%p219, %r514, %r734;
and.pred %p220, %p219, %p17;
@!%p220 bra BB44_271;
bra.uni BB44_268;

BB44_268:
ld.u32 %r135, [%rd197+-1016];
ld.u64 %rd268, [%rd197+-1024];
setp.ne.s32	%p221, %r757, 0;
mov.u64 %rd1305, %rd1304;
@%p221 bra BB44_270;

add.s64 %rd1305, %rd268, %rd1304;

BB44_270:
mov.u64 %rd1304, %rd1305;
or.b32 %r757, %r135, %r757;

BB44_271:
bar.sync 0;
@%p193 bra BB44_273;

st.u64 [%rd197], %rd1304;
st.u32 [%rd197+8], %r757;

BB44_273:
setp.lt.s32	%p18, %r1, %r734;
bar.sync 0;
add.s32 %r515, %r734, -1;
mul.wide.s32 %rd881, %r515, 16;
add.s64 %rd882, %rd45, %rd881;
ld.u32 %r776, [%rd882+8];
ld.u64 %rd1337, [%rd882];
ld.v4.u8 {%rs388, %rs389, %rs390, %rs391}, [%rd882+12];
mov.u16 %rs108, %rs391;
mov.u16 %rs107, %rs390;
mov.u16 %rs106, %rs389;
mov.u16 %rs105, %rs388;
not.pred %p223, %p18;
setp.eq.s32	%p224, %r1, 0;
or.pred %p225, %p224, %p223;
selp.b64	%rd1254, %rd210, %rd1304, %p18;
selp.b32	%r735, %r95, %r757, %p18;
@%p225 bra BB44_275;

ld.u64 %rd1254, [%rd197+-16];
ld.u32 %r735, [%rd197+-8];

BB44_275:
bar.sync 0;
@%p193 bra BB44_277;

st.u64 [%rd197], %rd1254;
st.u32 [%rd197+8], %r735;

BB44_277:
bar.sync 0;

BB44_311:
@%p179 bra BB44_313;

ld.u64 %rd1338, [%rd197];
ld.u32 %r777, [%rd197+8];

BB44_313:
bar.sync 0;
mul.wide.s32 %rd886, %r102, 8;
add.s64 %rd311, %rd2, %rd886;
setp.ge.u64	%p244, %rd2, %rd311;
@%p244 bra BB44_315;

ld.local.s32 %rd887, [%rd2];
ld.local.u32 %r518, [%rd2+4];
setp.eq.s32	%p245, %r518, 0;
selp.b64	%rd888, %rd1338, 0, %p245;
add.s64 %rd1338, %rd888, %rd887;
or.b32 %r777, %r518, %r777;
st.u64 [%rd199], %rd1338;
st.u32 [%rd199+8], %r777;

BB44_315:
setp.ge.u64	%p246, %rd200, %rd311;
@%p246 bra BB44_317;

ld.local.s32 %rd889, [%rd2+8];
ld.local.u32 %r519, [%rd2+12];
setp.eq.s32	%p247, %r519, 0;
selp.b64	%rd890, %rd1338, 0, %p247;
add.s64 %rd1338, %rd890, %rd889;
or.b32 %r777, %r519, %r777;
st.u64 [%rd199+16], %rd1338;
st.u32 [%rd199+24], %r777;

BB44_317:
add.s64 %rd891, %rd200, 8;
setp.ge.u64	%p248, %rd891, %rd311;
@%p248 bra BB44_319;

ld.local.s32 %rd892, [%rd2+16];
ld.local.u32 %r520, [%rd2+20];
setp.eq.s32	%p249, %r520, 0;
selp.b64	%rd893, %rd1338, 0, %p249;
add.s64 %rd1338, %rd893, %rd892;
or.b32 %r777, %r520, %r777;
st.u64 [%rd199+32], %rd1338;
st.u32 [%rd199+40], %r777;

BB44_319:
add.s64 %rd894, %rd200, 16;
setp.ge.u64	%p250, %rd894, %rd311;
@%p250 bra BB44_321;

ld.local.s32 %rd895, [%rd2+24];
ld.local.u32 %r521, [%rd2+28];
setp.eq.s32	%p251, %r521, 0;
selp.b64	%rd896, %rd1338, 0, %p251;
add.s64 %rd1338, %rd896, %rd895;
or.b32 %r777, %r521, %r777;
st.u64 [%rd199+48], %rd1338;
st.u32 [%rd199+56], %r777;

BB44_321:
add.s64 %rd897, %rd200, 24;
setp.ge.u64	%p252, %rd897, %rd311;
@%p252 bra BB44_323;

ld.local.s32 %rd898, [%rd2+32];
ld.local.u32 %r522, [%rd2+36];
setp.eq.s32	%p253, %r522, 0;
selp.b64	%rd899, %rd1338, 0, %p253;
add.s64 %rd900, %rd899, %rd898;
or.b32 %r523, %r522, %r777;
st.u64 [%rd199+64], %rd900;
st.u32 [%rd199+72], %r523;

BB44_323:
bar.sync 0;
@%p164 bra BB44_339;
bra.uni BB44_324;

BB44_339:
shl.b64 %rd915, %rd194, 3;
add.s64 %rd916, %rd1235, %rd915;
ld.u64 %rd917, [%rd197];
st.global.u64 [%rd916], %rd917;
ld.u32 %r534, [%rd197+8];
shl.b64 %rd918, %rd194, 2;
add.s64 %rd919, %rd1230, %rd918;
st.global.u32 [%rd919], %r534;
ld.u64 %rd920, [%rd197+2048];
st.global.u64 [%rd916+1024], %rd920;
ld.u32 %r535, [%rd197+2056];
st.global.u32 [%rd919+512], %r535;
ld.u64 %rd921, [%rd197+4096];
st.global.u64 [%rd916+2048], %rd921;
ld.u32 %r536, [%rd197+4104];
st.global.u32 [%rd919+1024], %r536;
ld.u64 %rd922, [%rd197+6144];
st.global.u64 [%rd916+3072], %rd922;
ld.u32 %r537, [%rd197+6152];
st.global.u32 [%rd919+1536], %r537;
ld.u64 %rd923, [%rd197+8192];
st.global.u64 [%rd916+4096], %rd923;
ld.u32 %r538, [%rd197+8200];
st.global.u32 [%rd919+2048], %r538;
bra.uni BB44_340;

BB44_324:
shl.b64 %rd901, %rd1246, 4;
add.s64 %rd320, %rd45, %rd901;
setp.ge.u64	%p254, %rd45, %rd320;
@%p254 bra BB44_340;

add.s64 %rd902, %rd206, %rd1227;
shl.b64 %rd903, %rd902, 2;
add.s64 %rd1340, %rd5, %rd903;
shl.b64 %rd904, %rd902, 3;
add.s64 %rd1339, %rd4, %rd904;
mov.u64 %rd1341, %rd45;

BB44_326:
sub.s64 %rd327, %rd320, %rd1341;
setp.gt.s64	%p255, %rd327, 10224;
add.s64 %rd328, %rd1341, %rd205;
@%p255 bra BB44_337;
bra.uni BB44_327;

BB44_337:
ld.u64 %rd910, [%rd328];
st.global.u64 [%rd1339], %rd910;
ld.u32 %r529, [%rd328+8];
st.global.u32 [%rd1340], %r529;
ld.u64 %rd911, [%rd328+2048];
st.global.u64 [%rd1339+1024], %rd911;
ld.u32 %r530, [%rd328+2056];
st.global.u32 [%rd1340+512], %r530;
ld.u64 %rd912, [%rd328+4096];
st.global.u64 [%rd1339+2048], %rd912;
ld.u32 %r531, [%rd328+4104];
st.global.u32 [%rd1340+1024], %r531;
ld.u64 %rd913, [%rd328+6144];
st.global.u64 [%rd1339+3072], %rd913;
ld.u32 %r532, [%rd328+6152];
st.global.u32 [%rd1340+1536], %r532;
ld.u64 %rd914, [%rd328+8192];
st.global.u64 [%rd1339+4096], %rd914;
ld.u32 %r533, [%rd328+8200];
st.global.u32 [%rd1340+2048], %r533;
bra.uni BB44_338;

BB44_327:
shr.s64 %rd329, %rd327, 4;
setp.ge.s64	%p256, %rd194, %rd329;
@%p256 bra BB44_329;

ld.u64 %rd905, [%rd328];
st.global.u64 [%rd1339], %rd905;
ld.u32 %r524, [%rd328+8];
st.global.u32 [%rd1340], %r524;

BB44_329:
setp.ge.s64	%p257, %rd201, %rd329;
@%p257 bra BB44_331;

ld.u64 %rd906, [%rd328+2048];
st.global.u64 [%rd1339+1024], %rd906;
ld.u32 %r525, [%rd328+2056];
st.global.u32 [%rd1340+512], %r525;

BB44_331:
setp.ge.s64	%p258, %rd202, %rd329;
@%p258 bra BB44_333;

ld.u64 %rd907, [%rd328+4096];
st.global.u64 [%rd1339+2048], %rd907;
ld.u32 %r526, [%rd328+4104];
st.global.u32 [%rd1340+1024], %r526;

BB44_333:
setp.ge.s64	%p259, %rd203, %rd329;
@%p259 bra BB44_335;

ld.u64 %rd908, [%rd328+6144];
st.global.u64 [%rd1339+3072], %rd908;
ld.u32 %r527, [%rd328+6152];
st.global.u32 [%rd1340+1536], %r527;

BB44_335:
setp.ge.s64	%p260, %rd204, %rd329;
@%p260 bra BB44_338;

ld.u64 %rd909, [%rd328+8192];
st.global.u64 [%rd1339+4096], %rd909;
ld.u32 %r528, [%rd328+8200];
st.global.u32 [%rd1340+2048], %r528;

BB44_338:
add.s64 %rd1341, %rd1341, 10240;
add.s64 %rd1340, %rd1340, 2560;
add.s64 %rd1339, %rd1339, 5120;
setp.lt.u64	%p261, %rd1341, %rd320;
@%p261 bra BB44_326;

BB44_340:
mov.u64 %rd1319, %rd1337;
mov.u32 %r765, %r776;
bar.sync 0;
add.s64 %rd1243, %rd211, 2560;
add.s64 %rd1235, %rd1235, 5120;
add.s64 %rd1230, %rd1230, 2560;
add.s32 %r733, %r96, 640;
cvt.s64.s32	%rd924, %r733;
sub.s64 %rd925, %rd46, %rd924;
setp.gt.s64	%p262, %rd925, 0;
add.s64 %rd1227, %rd1227, 640;
@%p262 bra BB44_185;

BB44_341:
@%p42 bra BB44_357;


	{ 
.reg .pred p; 
isspacep.shared p, %rd45; 
selp.u32 %r539, 1, 0, p; 
} 


	setp.eq.s32	%p264, %r539, 0;
@%p264 bra BB44_356;

mov.u64 %rd927, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd928, %rd927;
sub.s64 %rd338, %rd45, %rd928;
setp.eq.s64	%p265, %rd45, 0;
@%p265 bra BB44_357;

add.s64 %rd929, %rd338, -16;
add.s64 %rd931, %rd927, %rd929;
add.s64 %rd340, %rd928, %rd929;
ld.shared.u8 %rs424, [%rd931];
or.b16 %rs425, %rs424, 1;
st.shared.u8 [%rd931], %rs425;
ld.shared.u64 %rd341, [%rd931+8];
setp.eq.s64	%p266, %rd341, 0;
mov.u64 %rd1345, %rd340;
@%p266 bra BB44_350;

mov.u64 %rd342, %rd340;
ld.u8 %rs426, [%rd341];
and.b16 %rs427, %rs426, 1;
setp.eq.b16	%p267, %rs427, 1;
mov.u64 %rd1345, %rd342;
@!%p267 bra BB44_350;
bra.uni BB44_346;

BB44_346:
ld.u64 %rd344, [%rd341];
shr.u64 %rd345, %rd344, 1;
add.s64 %rd346, %rd341, 16;
add.s64 %rd347, %rd346, %rd345;
ld.shared.u64 %rd933, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p268, %rd347, %rd933;
mov.u64 %rd1345, %rd341;
@%p268 bra BB44_350;

ld.u8 %rs428, [%rd347];
and.b16 %rs429, %rs428, 1;
setp.eq.b16	%p269, %rs429, 1;
mov.u64 %rd1342, %rd341;
mov.u64 %rd1345, %rd1342;
@!%p269 bra BB44_350;
bra.uni BB44_348;

BB44_348:
ld.u64 %rd934, [%rd347];
shr.u64 %rd935, %rd934, 1;
add.s64 %rd936, %rd935, %rd345;
add.s64 %rd937, %rd936, 16;
shl.b64 %rd938, %rd937, 1;
and.b64 %rd939, %rd344, 1;
or.b64 %rd940, %rd938, %rd939;
st.u64 [%rd341], %rd940;
and.b64 %rd348, %rd937, 9223372036854775807;
add.s64 %rd941, %rd346, %rd348;
ld.shared.u64 %rd942, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p270, %rd941, %rd942;
mov.u64 %rd1343, %rd341;
mov.u64 %rd1345, %rd1343;
@%p270 bra BB44_350;

add.s64 %rd943, %rd348, %rd346;
st.u64 [%rd943+8], %rd341;
mov.u64 %rd1345, %rd341;

BB44_350:
ld.u64 %rd351, [%rd1345];
shr.u64 %rd352, %rd351, 1;
add.s64 %rd353, %rd1345, 16;
add.s64 %rd354, %rd353, %rd352;
ld.shared.u64 %rd944, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p271, %rd354, %rd944;
@%p271 bra BB44_354;

ld.u8 %rs430, [%rd354];
and.b16 %rs431, %rs430, 1;
setp.eq.b16	%p272, %rs431, 1;
@!%p272 bra BB44_357;
bra.uni BB44_352;

BB44_352:
ld.u64 %rd945, [%rd354];
shr.u64 %rd946, %rd945, 1;
add.s64 %rd947, %rd946, %rd352;
add.s64 %rd948, %rd947, 16;
shl.b64 %rd949, %rd948, 1;
and.b64 %rd950, %rd351, 1;
or.b64 %rd951, %rd949, %rd950;
st.u64 [%rd1345], %rd951;
and.b64 %rd355, %rd948, 9223372036854775807;
add.s64 %rd952, %rd353, %rd355;
ld.shared.u64 %rd953, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p273, %rd952, %rd953;
@%p273 bra BB44_357;

add.s64 %rd954, %rd355, %rd353;
st.u64 [%rd954+8], %rd1345;
bra.uni BB44_357;

BB44_356:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd45;
call.uni 
free, 
(
param0
);


	}

BB44_357:
bar.sync 0;
bra.uni BB44_716;

BB44_369:
mov.u64 %rd967, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd968, %rd967;
sub.s64 %rd969, %rd358, %rd968;
add.s64 %rd970, %rd969, 10256;
ld.shared.u64 %rd971, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16];
setp.gt.u64	%p285, %rd970, %rd971;
mov.u64 %rd1355, -1;
mov.u64 %rd1356, %rd358;
@%p285 bra BB44_371;

add.s64 %rd369, %rd358, 10256;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd369;
mov.u64 %rd1355, %rd369;
mov.u64 %rd1356, %rd369;

BB44_371:
mov.u64 %rd370, %rd1356;
setp.eq.s64	%p286, %rd1355, -1;
@%p286 bra BB44_373;

mov.u64 %rd972, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd973, %rd972;
sub.s64 %rd974, %rd358, %rd973;
add.s64 %rd975, %rd972, %rd974;
ld.shared.u64 %rd976, [%rd975];
and.b64 %rd977, %rd976, 1;
or.b64 %rd978, %rd977, 20480;
st.shared.u64 [%rd975], %rd978;
st.shared.u64 [%rd975+8], %rd1351;
mov.u16 %rs434, 0;
st.shared.u8 [%rd975], %rs434;

BB44_373:
mov.u64 %rd1357, %rd358;
setp.eq.s64	%p287, %rd358, %rd370;
mov.u64 %rd1358, 0;
@%p287 bra BB44_379;

BB44_378:
add.s64 %rd1358, %rd1357, 16;

BB44_379:
mov.u64 %rd1359, %rd1358;
setp.ne.s64	%p290, %rd1358, 0;
@%p290 bra BB44_381;

mov.u64 %rd994, 10240;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd994;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd1359, [retval0+0];


	}

BB44_381:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm5EEELm128EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result], %rd1359;

BB44_382:
add.s64 %rd996, %rd714, 4;
add.s64 %rd1393, %rd3, %rd996;
add.s64 %rd998, %rd715, %rd4;
add.s64 %rd1385, %rd998, 8;
add.s64 %rd1380, %rd5, %rd996;
bar.sync 0;
ld.shared.u64 %rd386, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm5EEELm128EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd386; 
selp.u32 %r540, 1, 0, p; 
} 


	setp.eq.s32	%p291, %r540, 0;
cvt.s64.s32	%rd1000, %r789;
sub.s64 %rd387, %rd356, %rd1000;
@%p291 bra BB44_541;

setp.lt.s64	%p292, %rd387, 1;
@%p292 bra BB44_699;

mov.u64 %rd1001, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd1002, %rd1001;
sub.s64 %rd1003, %rd386, %rd1002;
add.s64 %rd388, %rd1001, %rd1003;
cvt.s64.s32	%rd390, %r1;
mul.wide.s32 %rd391, %r1, -5;
mul.lo.s32 %r541, %r1, 5;
mul.wide.s32 %rd1004, %r541, 8;
add.s64 %rd392, %rd388, %rd1004;
mul.wide.s32 %rd1005, %r1, 16;
add.s64 %rd393, %rd388, %rd1005;
mul.wide.s32 %rd1006, %r1, 8;
add.s64 %rd394, %rd388, %rd1006;
mul.wide.s32 %rd1007, %r541, 16;
add.s64 %rd395, %rd388, %rd1007;
add.s64 %rd396, %rd2, 8;
add.s32 %r542, %r1, 128;
cvt.s64.s32	%rd397, %r542;
add.s32 %r543, %r1, 256;
cvt.s64.s32	%rd398, %r543;
add.s32 %r544, %r1, 384;
cvt.s64.s32	%rd399, %r544;
add.s32 %r545, %r1, 512;
cvt.s64.s32	%rd400, %r545;
add.s32 %r182, %r1, -2;

BB44_385:
mov.u32 %r183, %r831;
mov.u64 %rd403, %rd1484;
mov.u32 %r784, %r789;
mov.u32 %r184, %r784;
mov.u64 %rd1388, %rd1393;
mov.u64 %rd404, %rd1388;
mov.u64 %rd1382, %rd1385;
mov.u64 %rd402, %rd1382;
mov.u64 %rd1377, %rd1380;
mov.u64 %rd401, %rd1377;
cvt.u64.u32	%rd1008, %r184;
sub.s64 %rd1009, %rd12, %rd1008;
cvt.u32.u64	%r546, %rd1009;
mov.u32 %r547, 640;
min.s32 %r185, %r546, %r547;
setp.eq.s32	%p293, %r185, 640;
@%p293 bra BB44_400;
bra.uni BB44_386;

BB44_400:
shl.b64 %rd1018, %rd390, 2;
add.s64 %rd1019, %rd404, %rd1018;
st.shared.u32 [%rd394], %r356;
st.shared.u32 [%rd394+1024], %r356;
st.shared.u32 [%rd394+2048], %r356;
st.shared.u32 [%rd394+3072], %r356;
st.shared.u32 [%rd394+4096], %r356;
ld.global.u32 %r559, [%rd1019];
ld.global.u32 %r560, [%rd1019+512];
ld.global.u32 %r561, [%rd1019+1024];
ld.global.u32 %r562, [%rd1019+1536];
ld.global.u32 %r563, [%rd1019+2048];
st.shared.u32 [%rd394+4], %r559;
st.shared.u32 [%rd394+1028], %r560;
st.shared.u32 [%rd394+2052], %r561;
st.shared.u32 [%rd394+3076], %r562;
st.shared.u32 [%rd394+4100], %r563;
mov.u64 %rd1361, 640;
bra.uni BB44_401;

BB44_386:
mov.u64 %rd1360, %rd388;
cvt.s64.s32	%rd1361, %r185;
add.s32 %r548, %r185, %r184;
cvt.s64.s32	%rd407, %r548;
cvt.s64.s32	%rd1010, %r184;
sub.s64 %rd1011, %rd407, %rd1010;
setp.lt.s64	%p294, %rd1011, 1;
mov.u64 %rd1392, %rd404;
mov.u32 %r788, %r184;
@%p294 bra BB44_401;

BB44_387:
mov.u32 %r186, %r788;
mov.u64 %rd409, %rd1392;
cvt.s64.s32	%rd1012, %r186;
sub.s64 %rd410, %rd407, %rd1012;
setp.gt.s64	%p295, %rd410, 639;
shl.b64 %rd1013, %rd390, 3;
add.s64 %rd411, %rd1360, %rd1013;
shl.b64 %rd1014, %rd390, 2;
add.s64 %rd412, %rd409, %rd1014;
@%p295 bra BB44_398;
bra.uni BB44_388;

BB44_398:
st.shared.u32 [%rd411], %r356;
st.shared.u32 [%rd411+1024], %r356;
st.shared.u32 [%rd411+2048], %r356;
st.shared.u32 [%rd411+3072], %r356;
st.shared.u32 [%rd411+4096], %r356;
ld.global.u32 %r554, [%rd412];
ld.global.u32 %r555, [%rd412+512];
ld.global.u32 %r556, [%rd412+1024];
ld.global.u32 %r557, [%rd412+1536];
ld.global.u32 %r558, [%rd412+2048];
st.shared.u32 [%rd411+4], %r554;
st.shared.u32 [%rd411+1028], %r555;
st.shared.u32 [%rd411+2052], %r556;
st.shared.u32 [%rd411+3076], %r557;
st.shared.u32 [%rd411+4100], %r558;
bra.uni BB44_399;

BB44_388:
setp.ge.s64	%p296, %rd390, %rd410;
@%p296 bra BB44_390;

st.shared.u32 [%rd411], %r356;
ld.global.u32 %r549, [%rd412];
st.shared.u32 [%rd411+4], %r549;

BB44_390:
setp.ge.s64	%p297, %rd397, %rd410;
@%p297 bra BB44_392;

st.shared.u32 [%rd411+1024], %r356;
ld.global.u32 %r550, [%rd412+512];
st.shared.u32 [%rd411+1028], %r550;

BB44_392:
setp.ge.s64	%p298, %rd398, %rd410;
@%p298 bra BB44_394;

st.shared.u32 [%rd411+2048], %r356;
ld.global.u32 %r551, [%rd412+1024];
st.shared.u32 [%rd411+2052], %r551;

BB44_394:
setp.ge.s64	%p299, %rd399, %rd410;
@%p299 bra BB44_396;

st.shared.u32 [%rd411+3072], %r356;
ld.global.u32 %r552, [%rd412+1536];
st.shared.u32 [%rd411+3076], %r552;

BB44_396:
setp.ge.s64	%p300, %rd400, %rd410;
@%p300 bra BB44_399;

st.shared.u32 [%rd411+4096], %r356;
ld.global.u32 %r553, [%rd412+2048];
st.shared.u32 [%rd411+4100], %r553;

BB44_399:
add.s32 %r187, %r186, 640;
add.s64 %rd413, %rd409, 2560;
add.s64 %rd1360, %rd1360, 5120;
cvt.s64.s32	%rd1015, %r187;
sub.s64 %rd1016, %rd407, %rd1015;
setp.gt.s64	%p301, %rd1016, 0;
mov.u64 %rd1392, %rd413;
mov.u32 %r788, %r187;
@%p301 bra BB44_387;

BB44_401:
bar.sync 0;
and.b64 %rd1020, %rd1361, 2305843009213693951;
mov.u64 %rd1372, 0;
st.local.u32 [%rd2+4], %rd1372;
st.local.u32 [%rd2], %rd1372;
st.local.u32 [%rd2+12], %rd1372;
st.local.u32 [%rd2+8], %rd1372;
st.local.u32 [%rd2+20], %rd1372;
st.local.u32 [%rd2+16], %rd1372;
st.local.u32 [%rd2+28], %rd1372;
st.local.u32 [%rd2+24], %rd1372;
st.local.u32 [%rd2+36], %rd1372;
st.local.u32 [%rd2+32], %rd1372;
cvt.u32.u64	%r188, %rd1361;
add.s64 %rd1022, %rd1020, %rd391;
cvt.u32.u64	%r564, %rd1022;
mov.u32 %r565, 5;
min.s32 %r189, %r564, %r565;
mov.u32 %r782, 0;
max.s32 %r190, %r189, %r782;
setp.gt.u32	%p302, %r190, 4;
@%p302 bra BB44_412;
bra.uni BB44_402;

BB44_412:
ld.shared.u32 %r577, [%rd392];
ld.shared.u32 %r578, [%rd392+4];
ld.shared.u32 %r579, [%rd392+8];
ld.shared.u32 %r580, [%rd392+12];
ld.shared.u32 %r581, [%rd392+16];
ld.shared.u32 %r582, [%rd392+20];
ld.shared.u32 %r583, [%rd392+24];
ld.shared.u32 %r584, [%rd392+28];
ld.shared.u32 %r585, [%rd392+32];
ld.shared.u32 %r586, [%rd392+36];
st.local.u32 [%rd2], %r577;
st.local.u32 [%rd2+4], %r578;
st.local.u32 [%rd2+8], %r579;
st.local.u32 [%rd2+12], %r580;
st.local.u32 [%rd2+16], %r581;
st.local.u32 [%rd2+20], %r582;
st.local.u32 [%rd2+24], %r583;
st.local.u32 [%rd2+28], %r584;
st.local.u32 [%rd2+32], %r585;
st.local.u32 [%rd2+36], %r586;
bra.uni BB44_413;

BB44_402:
mov.u64 %rd417, %rd2;
setp.lt.s32	%p303, %r189, 1;
mov.u64 %rd1368, %rd417;
@%p303 bra BB44_404;

ld.shared.u32 %r567, [%rd392];
ld.shared.u32 %r568, [%rd392+4];
st.local.u32 [%rd2], %r567;
st.local.u32 [%rd2+4], %r568;
mov.u64 %rd1368, %rd396;

BB44_404:
mov.u64 %rd1362, %rd1368;
mov.u64 %rd1367, %rd1362;
setp.lt.s32	%p304, %r190, 2;
@%p304 bra BB44_406;

ld.shared.u32 %r569, [%rd392+8];
ld.shared.u32 %r570, [%rd392+12];
st.local.u32 [%rd1367], %r569;
st.local.u32 [%rd1367+4], %r570;
add.s64 %rd1367, %rd1367, 8;

BB44_406:
mov.u64 %rd1366, %rd1367;
setp.lt.s32	%p305, %r190, 3;
@%p305 bra BB44_408;

ld.shared.u32 %r571, [%rd392+16];
ld.shared.u32 %r572, [%rd392+20];
st.local.u32 [%rd1366], %r571;
st.local.u32 [%rd1366+4], %r572;
add.s64 %rd1366, %rd1366, 8;

BB44_408:
mov.u64 %rd1365, %rd1366;
setp.lt.s32	%p306, %r190, 4;
@%p306 bra BB44_410;

ld.shared.u32 %r573, [%rd392+24];
ld.shared.u32 %r574, [%rd392+28];
st.local.u32 [%rd1365], %r573;
st.local.u32 [%rd1365+4], %r574;
add.s64 %rd1365, %rd1365, 8;

BB44_410:
setp.lt.s32	%p307, %r190, 5;
@%p307 bra BB44_413;

ld.shared.u32 %r575, [%rd392+32];
ld.shared.u32 %r576, [%rd392+36];
st.local.u32 [%rd1365], %r575;
st.local.u32 [%rd1365+4], %r576;

BB44_413:
setp.eq.s32	%p308, %r190, 0;
@%p308 bra BB44_422;

ld.local.s32 %rd1372, [%rd2];
ld.local.u32 %r782, [%rd2+4];
mul.wide.u32 %rd1024, %r190, 8;
add.s64 %rd1025, %rd1024, 34359738360;
shr.u64 %rd1026, %rd1025, 3;
cvt.u32.u64	%r192, %rd1026;
setp.lt.s32	%p309, %r192, 1;
@%p309 bra BB44_416;

ld.local.s32 %rd1027, [%rd2+8];
ld.local.u32 %r588, [%rd2+12];
setp.eq.s32	%p310, %r588, 0;
selp.b64	%rd1028, %rd1372, 0, %p310;
add.s64 %rd1372, %rd1028, %rd1027;
or.b32 %r782, %r588, %r782;

BB44_416:
setp.lt.s32	%p311, %r192, 2;
@%p311 bra BB44_418;

ld.local.s32 %rd1029, [%rd2+16];
ld.local.u32 %r589, [%rd2+20];
setp.eq.s32	%p312, %r589, 0;
selp.b64	%rd1030, %rd1372, 0, %p312;
add.s64 %rd1372, %rd1030, %rd1029;
or.b32 %r782, %r589, %r782;

BB44_418:
setp.lt.s32	%p313, %r192, 3;
@%p313 bra BB44_420;

ld.local.s32 %rd1031, [%rd2+24];
ld.local.u32 %r590, [%rd2+28];
setp.eq.s32	%p314, %r590, 0;
selp.b64	%rd1032, %rd1372, 0, %p314;
add.s64 %rd1372, %rd1032, %rd1031;
or.b32 %r782, %r590, %r782;

BB44_420:
setp.lt.s32	%p315, %r192, 4;
@%p315 bra BB44_422;

ld.local.s32 %rd1033, [%rd2+32];
ld.local.u32 %r591, [%rd2+36];
setp.eq.s32	%p316, %r591, 0;
selp.b64	%rd1034, %rd1372, 0, %p316;
add.s64 %rd1372, %rd1034, %rd1033;
or.b32 %r782, %r591, %r782;

BB44_422:
bar.sync 0;
@%p308 bra BB44_424;

st.shared.u64 [%rd393], %rd1372;
st.shared.u32 [%rd393+8], %r782;

BB44_424:
bar.sync 0;
setp.gt.s32	%p318, %r188, 639;
mov.u32 %r778, 128;
@%p318 bra BB44_426;

add.s32 %r593, %r188, 4;
mul.hi.s32 %r594, %r593, 1717986919;
shr.u32 %r595, %r594, 31;
shr.s32 %r596, %r594, 1;
add.s32 %r778, %r596, %r595;

BB44_426:
setp.eq.s32	%p319, %r778, 128;
@%p319 bra BB44_478;
bra.uni BB44_427;

BB44_478:
@%p42 bra BB44_480;

ld.shared.u64 %rd1040, [%rd388];
ld.shared.u32 %r605, [%rd388+8];
setp.eq.s32	%p357, %r605, 0;
selp.b64	%rd1041, %rd403, 0, %p357;
add.s64 %rd1042, %rd1041, %rd1040;
or.b32 %r606, %r605, %r183;
st.shared.u64 [%rd388], %rd1042;
st.shared.u32 [%rd388+8], %r606;

BB44_480:
setp.lt.s32	%p31, %r1, 1;
ld.shared.u64 %rd1370, [%rd393];
ld.shared.u32 %r780, [%rd393+8];
bar.sync 0;
@%p31 bra BB44_484;

ld.shared.u32 %r231, [%rd393+-8];
ld.shared.u64 %rd470, [%rd393+-16];
setp.ne.s32	%p358, %r780, 0;
@%p358 bra BB44_483;

add.s64 %rd1370, %rd470, %rd1370;

BB44_483:
or.b32 %r780, %r231, %r780;

BB44_484:
bar.sync 0;
st.shared.u64 [%rd393], %rd1370;
st.shared.u32 [%rd393+8], %r780;
bar.sync 0;
setp.lt.s32	%p359, %r1, 2;
@%p359 bra BB44_488;

ld.shared.u32 %r234, [%rd393+-24];
ld.shared.u64 %rd474, [%rd393+-32];
setp.ne.s32	%p360, %r780, 0;
@%p360 bra BB44_487;

add.s64 %rd1370, %rd474, %rd1370;

BB44_487:
or.b32 %r780, %r234, %r780;

BB44_488:
bar.sync 0;
st.shared.u64 [%rd393], %rd1370;
st.shared.u32 [%rd393+8], %r780;
bar.sync 0;
setp.lt.s32	%p361, %r1, 4;
@%p361 bra BB44_492;

ld.shared.u32 %r237, [%rd393+-56];
ld.shared.u64 %rd478, [%rd393+-64];
setp.ne.s32	%p362, %r780, 0;
@%p362 bra BB44_491;

add.s64 %rd1370, %rd478, %rd1370;

BB44_491:
or.b32 %r780, %r237, %r780;

BB44_492:
bar.sync 0;
st.shared.u64 [%rd393], %rd1370;
st.shared.u32 [%rd393+8], %r780;
bar.sync 0;
setp.lt.s32	%p363, %r1, 8;
@%p363 bra BB44_496;

ld.shared.u32 %r240, [%rd393+-120];
ld.shared.u64 %rd482, [%rd393+-128];
setp.ne.s32	%p364, %r780, 0;
@%p364 bra BB44_495;

add.s64 %rd1370, %rd482, %rd1370;

BB44_495:
or.b32 %r780, %r240, %r780;

BB44_496:
bar.sync 0;
st.shared.u64 [%rd393], %rd1370;
st.shared.u32 [%rd393+8], %r780;
bar.sync 0;
setp.lt.s32	%p365, %r1, 16;
@%p365 bra BB44_500;

ld.shared.u32 %r243, [%rd393+-248];
ld.shared.u64 %rd486, [%rd393+-256];
setp.ne.s32	%p366, %r780, 0;
@%p366 bra BB44_499;

add.s64 %rd1370, %rd486, %rd1370;

BB44_499:
or.b32 %r780, %r243, %r780;

BB44_500:
bar.sync 0;
st.shared.u64 [%rd393], %rd1370;
st.shared.u32 [%rd393+8], %r780;
bar.sync 0;
setp.lt.s32	%p367, %r1, 32;
@%p367 bra BB44_504;

ld.shared.u32 %r246, [%rd393+-504];
ld.shared.u64 %rd490, [%rd393+-512];
setp.ne.s32	%p368, %r780, 0;
@%p368 bra BB44_503;

add.s64 %rd1370, %rd490, %rd1370;

BB44_503:
or.b32 %r780, %r246, %r780;

BB44_504:
bar.sync 0;
st.shared.u64 [%rd393], %rd1370;
st.shared.u32 [%rd393+8], %r780;
bar.sync 0;
setp.lt.s32	%p369, %r1, 64;
@%p369 bra BB44_508;

ld.shared.u32 %r249, [%rd393+-1016];
ld.shared.u64 %rd494, [%rd393+-1024];
setp.ne.s32	%p370, %r780, 0;
@%p370 bra BB44_507;

add.s64 %rd1370, %rd494, %rd1370;

BB44_507:
or.b32 %r780, %r249, %r780;

BB44_508:
bar.sync 0;
st.shared.u64 [%rd393], %rd1370;
st.shared.u32 [%rd393+8], %r780;
bar.sync 0;
ld.shared.u32 %r781, [%rd388+2040];
ld.shared.u64 %rd1371, [%rd388+2032];
ld.shared.v4.u8 {%rs499, %rs500, %rs501, %rs502}, [%rd388+2044];
mov.u16 %rs212, %rs502;
mov.u16 %rs211, %rs501;
mov.u16 %rs210, %rs500;
mov.u16 %rs209, %rs499;
mov.u64 %rd1468, %rd403;
mov.u32 %r822, %r183;
@%p21 bra BB44_510;

ld.shared.u64 %rd1468, [%rd393+-16];
ld.shared.u32 %r822, [%rd393+-8];

BB44_510:
bar.sync 0;
st.shared.u64 [%rd393], %rd1468;
st.shared.u32 [%rd393+8], %r822;
bar.sync 0;
bra.uni BB44_511;

BB44_427:
@%p42 bra BB44_429;

ld.shared.u64 %rd1035, [%rd388];
ld.shared.u32 %r597, [%rd388+8];
setp.eq.s32	%p321, %r597, 0;
selp.b64	%rd1036, %rd403, 0, %p321;
add.s64 %rd1037, %rd1036, %rd1035;
or.b32 %r598, %r597, %r183;
st.shared.u64 [%rd388], %rd1037;
st.shared.u32 [%rd388+8], %r598;

BB44_429:
setp.ge.s32	%p322, %r1, %r778;
mov.u64 %rd1483, %rd403;
mov.u32 %r830, %r183;
@%p322 bra BB44_431;

ld.shared.u64 %rd435, [%rd393];
ld.shared.u32 %r203, [%rd393+8];
mov.u64 %rd1483, %rd435;
mov.u32 %r830, %r203;

BB44_431:
mov.u32 %r796, %r830;
mov.u32 %r829, %r796;
mov.u64 %rd1407, %rd1483;
mov.u64 %rd1481, %rd1407;
bar.sync 0;
setp.le.s32	%p323, %r1, %r778;
setp.gt.s32	%p324, %r1, 0;
and.pred %p325, %p323, %p324;
@!%p325 bra BB44_435;
bra.uni BB44_432;

BB44_432:
ld.shared.u32 %r205, [%rd393+-8];
ld.shared.u64 %rd437, [%rd393+-16];
setp.ne.s32	%p326, %r829, 0;
mov.u64 %rd1482, %rd1481;
@%p326 bra BB44_434;

add.s64 %rd1482, %rd437, %rd1481;

BB44_434:
mov.u64 %rd1481, %rd1482;
or.b32 %r829, %r205, %r829;

BB44_435:
mov.u32 %r828, %r829;
mov.u64 %rd1479, %rd1481;
bar.sync 0;
@%p322 bra BB44_437;

st.shared.u64 [%rd393], %rd1479;
st.shared.u32 [%rd393+8], %r828;

BB44_437:
setp.gt.s32	%p24, %r1, 1;
bar.sync 0;
setp.lt.s32	%p328, %r182, %r778;
and.pred %p329, %p328, %p24;
@!%p329 bra BB44_441;
bra.uni BB44_438;

BB44_438:
ld.shared.u32 %r208, [%rd393+-24];
ld.shared.u64 %rd441, [%rd393+-32];
setp.ne.s32	%p330, %r828, 0;
mov.u64 %rd1480, %rd1479;
@%p330 bra BB44_440;

add.s64 %rd1480, %rd441, %rd1479;

BB44_440:
mov.u64 %rd1479, %rd1480;
or.b32 %r828, %r208, %r828;

BB44_441:
mov.u32 %r827, %r828;
mov.u64 %rd1477, %rd1479;
bar.sync 0;
@%p322 bra BB44_443;

st.shared.u64 [%rd393], %rd1477;
st.shared.u32 [%rd393+8], %r827;

BB44_443:
setp.gt.s32	%p25, %r1, 3;
bar.sync 0;
add.s32 %r599, %r182, -2;
setp.lt.s32	%p332, %r599, %r778;
and.pred %p333, %p332, %p25;
@!%p333 bra BB44_447;
bra.uni BB44_444;

BB44_444:
ld.shared.u32 %r211, [%rd393+-56];
ld.shared.u64 %rd445, [%rd393+-64];
setp.ne.s32	%p334, %r827, 0;
mov.u64 %rd1478, %rd1477;
@%p334 bra BB44_446;

add.s64 %rd1478, %rd445, %rd1477;

BB44_446:
mov.u64 %rd1477, %rd1478;
or.b32 %r827, %r211, %r827;

BB44_447:
mov.u32 %r826, %r827;
mov.u64 %rd1475, %rd1477;
bar.sync 0;
@%p322 bra BB44_449;

st.shared.u64 [%rd393], %rd1475;
st.shared.u32 [%rd393+8], %r826;

BB44_449:
setp.gt.s32	%p26, %r1, 7;
bar.sync 0;
add.s32 %r600, %r182, -6;
setp.lt.s32	%p336, %r600, %r778;
and.pred %p337, %p336, %p26;
@!%p337 bra BB44_453;
bra.uni BB44_450;

BB44_450:
ld.shared.u32 %r214, [%rd393+-120];
ld.shared.u64 %rd449, [%rd393+-128];
setp.ne.s32	%p338, %r826, 0;
mov.u64 %rd1476, %rd1475;
@%p338 bra BB44_452;

add.s64 %rd1476, %rd449, %rd1475;

BB44_452:
mov.u64 %rd1475, %rd1476;
or.b32 %r826, %r214, %r826;

BB44_453:
mov.u32 %r825, %r826;
mov.u64 %rd1473, %rd1475;
bar.sync 0;
@%p322 bra BB44_455;

st.shared.u64 [%rd393], %rd1473;
st.shared.u32 [%rd393+8], %r825;

BB44_455:
setp.gt.s32	%p27, %r1, 15;
bar.sync 0;
add.s32 %r601, %r182, -14;
setp.lt.s32	%p340, %r601, %r778;
and.pred %p341, %p340, %p27;
@!%p341 bra BB44_459;
bra.uni BB44_456;

BB44_456:
ld.shared.u32 %r217, [%rd393+-248];
ld.shared.u64 %rd453, [%rd393+-256];
setp.ne.s32	%p342, %r825, 0;
mov.u64 %rd1474, %rd1473;
@%p342 bra BB44_458;

add.s64 %rd1474, %rd453, %rd1473;

BB44_458:
mov.u64 %rd1473, %rd1474;
or.b32 %r825, %r217, %r825;

BB44_459:
mov.u32 %r824, %r825;
mov.u64 %rd1471, %rd1473;
bar.sync 0;
@%p322 bra BB44_461;

st.shared.u64 [%rd393], %rd1471;
st.shared.u32 [%rd393+8], %r824;

BB44_461:
setp.gt.s32	%p28, %r1, 31;
bar.sync 0;
add.s32 %r602, %r182, -30;
setp.lt.s32	%p344, %r602, %r778;
and.pred %p345, %p344, %p28;
@!%p345 bra BB44_465;
bra.uni BB44_462;

BB44_462:
ld.shared.u32 %r220, [%rd393+-504];
ld.shared.u64 %rd457, [%rd393+-512];
setp.ne.s32	%p346, %r824, 0;
mov.u64 %rd1472, %rd1471;
@%p346 bra BB44_464;

add.s64 %rd1472, %rd457, %rd1471;

BB44_464:
mov.u64 %rd1471, %rd1472;
or.b32 %r824, %r220, %r824;

BB44_465:
mov.u32 %r823, %r824;
mov.u64 %rd1469, %rd1471;
bar.sync 0;
@%p322 bra BB44_467;

st.shared.u64 [%rd393], %rd1469;
st.shared.u32 [%rd393+8], %r823;

BB44_467:
setp.gt.s32	%p29, %r1, 63;
bar.sync 0;
add.s32 %r603, %r182, -62;
setp.lt.s32	%p348, %r603, %r778;
and.pred %p349, %p348, %p29;
@!%p349 bra BB44_471;
bra.uni BB44_468;

BB44_468:
ld.shared.u32 %r223, [%rd393+-1016];
ld.shared.u64 %rd461, [%rd393+-1024];
setp.ne.s32	%p350, %r823, 0;
mov.u64 %rd1470, %rd1469;
@%p350 bra BB44_470;

add.s64 %rd1470, %rd461, %rd1469;

BB44_470:
mov.u64 %rd1469, %rd1470;
or.b32 %r823, %r223, %r823;

BB44_471:
bar.sync 0;
@%p322 bra BB44_473;

st.shared.u64 [%rd393], %rd1469;
st.shared.u32 [%rd393+8], %r823;

BB44_473:
setp.lt.s32	%p30, %r1, %r778;
bar.sync 0;
add.s32 %r604, %r778, -1;
mul.wide.s32 %rd1038, %r604, 16;
add.s64 %rd1039, %rd388, %rd1038;
ld.shared.u32 %r781, [%rd1039+8];
ld.shared.u64 %rd1371, [%rd1039];
ld.shared.v4.u8 {%rs467, %rs468, %rs469, %rs470}, [%rd1039+12];
mov.u16 %rs180, %rs470;
mov.u16 %rs179, %rs469;
mov.u16 %rs178, %rs468;
mov.u16 %rs177, %rs467;
not.pred %p352, %p30;
or.pred %p354, %p21, %p352;
selp.b64	%rd1369, %rd403, %rd1469, %p30;
selp.b32	%r779, %r183, %r823, %p30;
@%p354 bra BB44_475;

ld.shared.u64 %rd1369, [%rd393+-16];
ld.shared.u32 %r779, [%rd393+-8];

BB44_475:
bar.sync 0;
@%p322 bra BB44_477;

st.shared.u64 [%rd393], %rd1369;
st.shared.u32 [%rd393+8], %r779;

BB44_477:
bar.sync 0;

BB44_511:
@%p308 bra BB44_513;

ld.shared.u64 %rd1372, [%rd393];
ld.shared.u32 %r782, [%rd393+8];

BB44_513:
bar.sync 0;
mul.wide.s32 %rd1043, %r190, 8;
add.s64 %rd504, %rd2, %rd1043;
setp.ge.u64	%p373, %rd2, %rd504;
@%p373 bra BB44_515;

ld.local.s32 %rd1044, [%rd2];
ld.local.u32 %r607, [%rd2+4];
setp.eq.s32	%p374, %r607, 0;
selp.b64	%rd1045, %rd1372, 0, %p374;
add.s64 %rd1372, %rd1045, %rd1044;
or.b32 %r782, %r607, %r782;
st.shared.u64 [%rd395], %rd1372;
st.shared.u32 [%rd395+8], %r782;

BB44_515:
setp.ge.u64	%p375, %rd396, %rd504;
@%p375 bra BB44_517;

ld.local.s32 %rd1046, [%rd2+8];
ld.local.u32 %r608, [%rd2+12];
setp.eq.s32	%p376, %r608, 0;
selp.b64	%rd1047, %rd1372, 0, %p376;
add.s64 %rd1372, %rd1047, %rd1046;
or.b32 %r782, %r608, %r782;
st.shared.u64 [%rd395+16], %rd1372;
st.shared.u32 [%rd395+24], %r782;

BB44_517:
add.s64 %rd1048, %rd396, 8;
setp.ge.u64	%p377, %rd1048, %rd504;
@%p377 bra BB44_519;

ld.local.s32 %rd1049, [%rd2+16];
ld.local.u32 %r609, [%rd2+20];
setp.eq.s32	%p378, %r609, 0;
selp.b64	%rd1050, %rd1372, 0, %p378;
add.s64 %rd1372, %rd1050, %rd1049;
or.b32 %r782, %r609, %r782;
st.shared.u64 [%rd395+32], %rd1372;
st.shared.u32 [%rd395+40], %r782;

BB44_519:
add.s64 %rd1051, %rd396, 16;
setp.ge.u64	%p379, %rd1051, %rd504;
@%p379 bra BB44_521;

ld.local.s32 %rd1052, [%rd2+24];
ld.local.u32 %r610, [%rd2+28];
setp.eq.s32	%p380, %r610, 0;
selp.b64	%rd1053, %rd1372, 0, %p380;
add.s64 %rd1372, %rd1053, %rd1052;
or.b32 %r782, %r610, %r782;
st.shared.u64 [%rd395+48], %rd1372;
st.shared.u32 [%rd395+56], %r782;

BB44_521:
add.s64 %rd1054, %rd396, 24;
setp.ge.u64	%p381, %rd1054, %rd504;
@%p381 bra BB44_523;

ld.local.s32 %rd1055, [%rd2+32];
ld.local.u32 %r611, [%rd2+36];
setp.eq.s32	%p382, %r611, 0;
selp.b64	%rd1056, %rd1372, 0, %p382;
add.s64 %rd1057, %rd1056, %rd1055;
or.b32 %r612, %r611, %r782;
st.shared.u64 [%rd395+64], %rd1057;
st.shared.u32 [%rd395+72], %r612;

BB44_523:
bar.sync 0;
@%p293 bra BB44_539;
bra.uni BB44_524;

BB44_539:
shl.b64 %rd1073, %rd390, 3;
add.s64 %rd1074, %rd402, %rd1073;
ld.shared.u64 %rd1075, [%rd393];
ld.shared.u64 %rd1076, [%rd393+2048];
ld.shared.u64 %rd1077, [%rd393+4096];
ld.shared.u64 %rd1078, [%rd393+6144];
ld.shared.u64 %rd1079, [%rd393+8192];
st.global.u64 [%rd1074], %rd1075;
ld.shared.u32 %r623, [%rd393+8];
shl.b64 %rd1080, %rd390, 2;
add.s64 %rd1081, %rd401, %rd1080;
ld.shared.u32 %r624, [%rd393+2056];
ld.shared.u32 %r625, [%rd393+4104];
ld.shared.u32 %r626, [%rd393+6152];
ld.shared.u32 %r627, [%rd393+8200];
st.global.u32 [%rd1081], %r623;
st.global.u64 [%rd1074+1024], %rd1076;
st.global.u32 [%rd1081+512], %r624;
st.global.u64 [%rd1074+2048], %rd1077;
st.global.u32 [%rd1081+1024], %r625;
st.global.u64 [%rd1074+3072], %rd1078;
st.global.u32 [%rd1081+1536], %r626;
st.global.u64 [%rd1074+4096], %rd1079;
st.global.u32 [%rd1081+2048], %r627;
bra.uni BB44_540;

BB44_524:
shl.b64 %rd1058, %rd1361, 4;
add.s64 %rd513, %rd388, %rd1058;
setp.ge.u64	%p383, %rd388, %rd513;
@%p383 bra BB44_540;

add.s64 %rd514, %rd386, %rd1058;
mov.u64 %rd1374, %rd386;
mov.u64 %rd1373, %rd388;
mov.u64 %rd1379, %rd401;
mov.u64 %rd1384, %rd402;

BB44_526:
mov.u64 %rd520, %rd1384;
mov.u64 %rd519, %rd1379;
sub.s64 %rd521, %rd514, %rd1374;
setp.gt.s64	%p384, %rd521, 10224;
shl.b64 %rd1060, %rd390, 4;
add.s64 %rd522, %rd1373, %rd1060;
shl.b64 %rd1061, %rd390, 3;
add.s64 %rd523, %rd520, %rd1061;
shl.b64 %rd1062, %rd390, 2;
add.s64 %rd524, %rd519, %rd1062;
@%p384 bra BB44_537;
bra.uni BB44_527;

BB44_537:
ld.shared.u64 %rd1068, [%rd522];
ld.shared.u64 %rd1069, [%rd522+2048];
ld.shared.u64 %rd1070, [%rd522+4096];
ld.shared.u64 %rd1071, [%rd522+6144];
ld.shared.u64 %rd1072, [%rd522+8192];
st.global.u64 [%rd523], %rd1068;
ld.shared.u32 %r618, [%rd522+8];
ld.shared.u32 %r619, [%rd522+2056];
ld.shared.u32 %r620, [%rd522+4104];
ld.shared.u32 %r621, [%rd522+6152];
ld.shared.u32 %r622, [%rd522+8200];
st.global.u32 [%rd524], %r618;
st.global.u64 [%rd523+1024], %rd1069;
st.global.u32 [%rd524+512], %r619;
st.global.u64 [%rd523+2048], %rd1070;
st.global.u32 [%rd524+1024], %r620;
st.global.u64 [%rd523+3072], %rd1071;
st.global.u32 [%rd524+1536], %r621;
st.global.u64 [%rd523+4096], %rd1072;
st.global.u32 [%rd524+2048], %r622;
bra.uni BB44_538;

BB44_527:
shr.s64 %rd525, %rd521, 4;
setp.ge.s64	%p385, %rd390, %rd525;
@%p385 bra BB44_529;

ld.shared.u64 %rd1063, [%rd522];
st.global.u64 [%rd523], %rd1063;
ld.shared.u32 %r613, [%rd522+8];
st.global.u32 [%rd524], %r613;

BB44_529:
setp.ge.s64	%p386, %rd397, %rd525;
@%p386 bra BB44_531;

ld.shared.u64 %rd1064, [%rd522+2048];
st.global.u64 [%rd523+1024], %rd1064;
ld.shared.u32 %r614, [%rd522+2056];
st.global.u32 [%rd524+512], %r614;

BB44_531:
setp.ge.s64	%p387, %rd398, %rd525;
@%p387 bra BB44_533;

ld.shared.u64 %rd1065, [%rd522+4096];
st.global.u64 [%rd523+2048], %rd1065;
ld.shared.u32 %r615, [%rd522+4104];
st.global.u32 [%rd524+1024], %r615;

BB44_533:
setp.ge.s64	%p388, %rd399, %rd525;
@%p388 bra BB44_535;

ld.shared.u64 %rd1066, [%rd522+6144];
st.global.u64 [%rd523+3072], %rd1066;
ld.shared.u32 %r616, [%rd522+6152];
st.global.u32 [%rd524+1536], %r616;

BB44_535:
setp.ge.s64	%p389, %rd400, %rd525;
@%p389 bra BB44_538;

ld.shared.u64 %rd1067, [%rd522+8192];
st.global.u64 [%rd523+4096], %rd1067;
ld.shared.u32 %r617, [%rd522+8200];
st.global.u32 [%rd524+2048], %r617;

BB44_538:
add.s64 %rd1373, %rd1373, 10240;
add.s64 %rd1374, %rd1374, 10240;
add.s64 %rd528, %rd520, 5120;
add.s64 %rd529, %rd519, 2560;
setp.lt.u64	%p390, %rd1373, %rd513;
mov.u64 %rd1379, %rd529;
mov.u64 %rd1384, %rd528;
@%p390 bra BB44_526;

BB44_540:
mov.u64 %rd1484, %rd1371;
mov.u32 %r831, %r781;
bar.sync 0;
add.s64 %rd1393, %rd404, 2560;
add.s64 %rd1385, %rd402, 5120;
add.s64 %rd1380, %rd401, 2560;
add.s32 %r789, %r184, 640;
cvt.s64.s32	%rd1082, %r789;
sub.s64 %rd1083, %rd356, %rd1082;
setp.gt.s64	%p391, %rd1083, 0;
@%p391 bra BB44_385;
bra.uni BB44_699;

BB44_541:
setp.lt.s64	%p392, %rd387, 1;
@%p392 bra BB44_699;

mov.u32 %r722, %ctaid.x;
cvt.s64.s32	%rd534, %r1;
mul.wide.s32 %rd535, %r1, -5;
mul.lo.s32 %r628, %r1, 5;
mul.wide.s32 %rd1085, %r628, 8;
add.s64 %rd536, %rd386, %rd1085;
mul.wide.s32 %rd545, %r1, 16;
add.s64 %rd537, %rd386, %rd545;
mul.wide.s32 %rd1086, %r1, 8;
add.s64 %rd538, %rd386, %rd1086;
mul.wide.s32 %rd1087, %r628, 16;
add.s64 %rd539, %rd386, %rd1087;
add.s64 %rd540, %rd2, 8;
add.s32 %r629, %r1, 128;
cvt.s64.s32	%rd541, %r629;
add.s32 %r630, %r1, 256;
cvt.s64.s32	%rd542, %r630;
add.s32 %r631, %r1, 384;
cvt.s64.s32	%rd543, %r631;
add.s32 %r632, %r1, 512;
cvt.s64.s32	%rd544, %r632;
add.s32 %r268, %r1, -2;
add.s32 %r634, %r4, %r722;
cvt.s64.s32	%rd1088, %r634;
mul.lo.s64 %rd1089, %rd7, %rd1088;
add.s64 %rd1090, %rd10, %rd1089;
mul.lo.s64 %rd1091, %rd8, %rd1090;
add.s64 %rd546, %rd1091, %rd534;
mov.u64 %rd1375, 0;
mov.u64 %rd1378, %rd1380;
mov.u64 %rd1383, %rd1385;
mov.u64 %rd1391, %rd1393;
mov.u32 %r787, %r789;
mov.u64 %rd1467, %rd1484;
mov.u32 %r821, %r831;

BB44_543:
mov.u32 %r269, %r821;
mov.u64 %rd550, %rd1467;
mov.u32 %r785, %r787;
mov.u32 %r270, %r785;
mov.u64 %rd1389, %rd1391;
mov.u64 %rd551, %rd1389;
cvt.u64.u32	%rd1092, %r270;
sub.s64 %rd1093, %rd12, %rd1092;
cvt.u32.u64	%r635, %rd1093;
mov.u32 %r636, 640;
min.s32 %r271, %r635, %r636;
setp.eq.s32	%p393, %r271, 640;
@%p393 bra BB44_558;
bra.uni BB44_544;

BB44_558:
shl.b64 %rd1102, %rd534, 2;
add.s64 %rd1103, %rd551, %rd1102;
st.u32 [%rd538], %r356;
ld.global.u32 %r648, [%rd1103];
st.u32 [%rd538+4], %r648;
st.u32 [%rd538+1024], %r356;
ld.global.u32 %r649, [%rd1103+512];
st.u32 [%rd538+1028], %r649;
st.u32 [%rd538+2048], %r356;
ld.global.u32 %r650, [%rd1103+1024];
st.u32 [%rd538+2052], %r650;
st.u32 [%rd538+3072], %r356;
ld.global.u32 %r651, [%rd1103+1536];
st.u32 [%rd538+3076], %r651;
st.u32 [%rd538+4096], %r356;
ld.global.u32 %r652, [%rd1103+2048];
st.u32 [%rd538+4100], %r652;
mov.u64 %rd1394, 640;
bra.uni BB44_559;

BB44_544:
mov.u64 %rd1386, %rd386;
cvt.s64.s32	%rd1394, %r271;
add.s32 %r637, %r271, %r270;
cvt.s64.s32	%rd554, %r637;
cvt.s64.s32	%rd1094, %r270;
sub.s64 %rd1095, %rd554, %rd1094;
setp.lt.s64	%p394, %rd1095, 1;
mov.u64 %rd1390, %rd551;
mov.u32 %r786, %r270;
@%p394 bra BB44_559;

BB44_545:
mov.u32 %r272, %r786;
mov.u64 %rd556, %rd1390;
cvt.s64.s32	%rd1096, %r272;
sub.s64 %rd557, %rd554, %rd1096;
setp.gt.s64	%p395, %rd557, 639;
shl.b64 %rd1097, %rd534, 3;
add.s64 %rd558, %rd1386, %rd1097;
shl.b64 %rd1098, %rd534, 2;
add.s64 %rd559, %rd556, %rd1098;
@%p395 bra BB44_556;
bra.uni BB44_546;

BB44_556:
st.u32 [%rd558], %r356;
ld.global.u32 %r643, [%rd559];
st.u32 [%rd558+4], %r643;
st.u32 [%rd558+1024], %r356;
ld.global.u32 %r644, [%rd559+512];
st.u32 [%rd558+1028], %r644;
st.u32 [%rd558+2048], %r356;
ld.global.u32 %r645, [%rd559+1024];
st.u32 [%rd558+2052], %r645;
st.u32 [%rd558+3072], %r356;
ld.global.u32 %r646, [%rd559+1536];
st.u32 [%rd558+3076], %r646;
st.u32 [%rd558+4096], %r356;
ld.global.u32 %r647, [%rd559+2048];
st.u32 [%rd558+4100], %r647;
bra.uni BB44_557;

BB44_546:
setp.ge.s64	%p396, %rd534, %rd557;
@%p396 bra BB44_548;

st.u32 [%rd558], %r356;
ld.global.u32 %r638, [%rd559];
st.u32 [%rd558+4], %r638;

BB44_548:
setp.ge.s64	%p397, %rd541, %rd557;
@%p397 bra BB44_550;

st.u32 [%rd558+1024], %r356;
ld.global.u32 %r639, [%rd559+512];
st.u32 [%rd558+1028], %r639;

BB44_550:
setp.ge.s64	%p398, %rd542, %rd557;
@%p398 bra BB44_552;

st.u32 [%rd558+2048], %r356;
ld.global.u32 %r640, [%rd559+1024];
st.u32 [%rd558+2052], %r640;

BB44_552:
setp.ge.s64	%p399, %rd543, %rd557;
@%p399 bra BB44_554;

st.u32 [%rd558+3072], %r356;
ld.global.u32 %r641, [%rd559+1536];
st.u32 [%rd558+3076], %r641;

BB44_554:
setp.ge.s64	%p400, %rd544, %rd557;
@%p400 bra BB44_557;

st.u32 [%rd558+4096], %r356;
ld.global.u32 %r642, [%rd559+2048];
st.u32 [%rd558+4100], %r642;

BB44_557:
add.s32 %r273, %r272, 640;
add.s64 %rd560, %rd556, 2560;
add.s64 %rd1386, %rd1386, 5120;
cvt.s64.s32	%rd1099, %r273;
sub.s64 %rd1100, %rd554, %rd1099;
setp.gt.s64	%p401, %rd1100, 0;
mov.u64 %rd1390, %rd560;
mov.u32 %r786, %r273;
@%p401 bra BB44_545;

BB44_559:
bar.sync 0;
and.b64 %rd1104, %rd1394, 2305843009213693951;
mov.u64 %rd1486, 0;
st.local.u32 [%rd2+4], %rd1486;
st.local.u32 [%rd2], %rd1486;
st.local.u32 [%rd2+12], %rd1486;
st.local.u32 [%rd2+8], %rd1486;
st.local.u32 [%rd2+20], %rd1486;
st.local.u32 [%rd2+16], %rd1486;
st.local.u32 [%rd2+28], %rd1486;
st.local.u32 [%rd2+24], %rd1486;
st.local.u32 [%rd2+36], %rd1486;
st.local.u32 [%rd2+32], %rd1486;
cvt.u32.u64	%r274, %rd1394;
add.s64 %rd1106, %rd1104, %rd535;
cvt.u32.u64	%r653, %rd1106;
mov.u32 %r654, 5;
min.s32 %r275, %r653, %r654;
mov.u32 %r833, 0;
max.s32 %r276, %r275, %r833;
setp.gt.u32	%p402, %r276, 4;
@%p402 bra BB44_570;
bra.uni BB44_560;

BB44_570:
ld.u32 %r666, [%rd536];
st.local.u32 [%rd2], %r666;
ld.u32 %r667, [%rd536+4];
st.local.u32 [%rd2+4], %r667;
ld.u32 %r668, [%rd536+8];
st.local.u32 [%rd2+8], %r668;
ld.u32 %r669, [%rd536+12];
st.local.u32 [%rd2+12], %r669;
ld.u32 %r670, [%rd536+16];
st.local.u32 [%rd2+16], %r670;
ld.u32 %r671, [%rd536+20];
st.local.u32 [%rd2+20], %r671;
ld.u32 %r672, [%rd536+24];
st.local.u32 [%rd2+24], %r672;
ld.u32 %r673, [%rd536+28];
st.local.u32 [%rd2+28], %r673;
ld.u32 %r674, [%rd536+32];
st.local.u32 [%rd2+32], %r674;
ld.u32 %r675, [%rd536+36];
st.local.u32 [%rd2+36], %r675;
bra.uni BB44_571;

BB44_560:
mov.u64 %rd564, %rd2;
setp.lt.s32	%p403, %r275, 1;
mov.u64 %rd1401, %rd564;
@%p403 bra BB44_562;

ld.u32 %r656, [%rd536];
st.local.u32 [%rd2], %r656;
ld.u32 %r657, [%rd536+4];
st.local.u32 [%rd2+4], %r657;
mov.u64 %rd1401, %rd540;

BB44_562:
mov.u64 %rd1395, %rd1401;
mov.u64 %rd1400, %rd1395;
setp.lt.s32	%p404, %r276, 2;
@%p404 bra BB44_564;

ld.u32 %r658, [%rd536+8];
st.local.u32 [%rd1400], %r658;
ld.u32 %r659, [%rd536+12];
st.local.u32 [%rd1400+4], %r659;
add.s64 %rd1400, %rd1400, 8;

BB44_564:
mov.u64 %rd1399, %rd1400;
setp.lt.s32	%p405, %r276, 3;
@%p405 bra BB44_566;

ld.u32 %r660, [%rd536+16];
st.local.u32 [%rd1399], %r660;
ld.u32 %r661, [%rd536+20];
st.local.u32 [%rd1399+4], %r661;
add.s64 %rd1399, %rd1399, 8;

BB44_566:
mov.u64 %rd1398, %rd1399;
setp.lt.s32	%p406, %r276, 4;
@%p406 bra BB44_568;

ld.u32 %r662, [%rd536+24];
st.local.u32 [%rd1398], %r662;
ld.u32 %r663, [%rd536+28];
st.local.u32 [%rd1398+4], %r663;
add.s64 %rd1398, %rd1398, 8;

BB44_568:
setp.lt.s32	%p407, %r276, 5;
@%p407 bra BB44_571;

ld.u32 %r664, [%rd536+32];
st.local.u32 [%rd1398], %r664;
ld.u32 %r665, [%rd536+36];
st.local.u32 [%rd1398+4], %r665;

BB44_571:
setp.eq.s32	%p408, %r276, 0;
@%p408 bra BB44_580;

ld.local.s32 %rd1486, [%rd2];
ld.local.u32 %r833, [%rd2+4];
mul.wide.u32 %rd1108, %r276, 8;
add.s64 %rd1109, %rd1108, 34359738360;
shr.u64 %rd1110, %rd1109, 3;
cvt.u32.u64	%r278, %rd1110;
setp.lt.s32	%p409, %r278, 1;
@%p409 bra BB44_574;

ld.local.s32 %rd1111, [%rd2+8];
ld.local.u32 %r677, [%rd2+12];
setp.eq.s32	%p410, %r677, 0;
selp.b64	%rd1112, %rd1486, 0, %p410;
add.s64 %rd1486, %rd1112, %rd1111;
or.b32 %r833, %r677, %r833;

BB44_574:
setp.lt.s32	%p411, %r278, 2;
@%p411 bra BB44_576;

ld.local.s32 %rd1113, [%rd2+16];
ld.local.u32 %r678, [%rd2+20];
setp.eq.s32	%p412, %r678, 0;
selp.b64	%rd1114, %rd1486, 0, %p412;
add.s64 %rd1486, %rd1114, %rd1113;
or.b32 %r833, %r678, %r833;

BB44_576:
setp.lt.s32	%p413, %r278, 3;
@%p413 bra BB44_578;

ld.local.s32 %rd1115, [%rd2+24];
ld.local.u32 %r679, [%rd2+28];
setp.eq.s32	%p414, %r679, 0;
selp.b64	%rd1116, %rd1486, 0, %p414;
add.s64 %rd1486, %rd1116, %rd1115;
or.b32 %r833, %r679, %r833;

BB44_578:
setp.lt.s32	%p415, %r278, 4;
@%p415 bra BB44_580;

ld.local.s32 %rd1117, [%rd2+32];
ld.local.u32 %r680, [%rd2+36];
setp.eq.s32	%p416, %r680, 0;
selp.b64	%rd1118, %rd1486, 0, %p416;
add.s64 %rd1486, %rd1118, %rd1117;
or.b32 %r833, %r680, %r833;

BB44_580:
bar.sync 0;
@%p408 bra BB44_582;

st.u64 [%rd537], %rd1486;
st.u32 [%rd537+8], %r833;

BB44_582:
bar.sync 0;
setp.gt.s32	%p418, %r274, 639;
mov.u32 %r790, 128;
@%p418 bra BB44_584;

add.s32 %r682, %r274, 4;
mul.hi.s32 %r683, %r682, 1717986919;
shr.u32 %r684, %r683, 31;
shr.s32 %r685, %r683, 1;
add.s32 %r790, %r685, %r684;

BB44_584:
setp.eq.s32	%p419, %r790, 128;
@%p419 bra BB44_636;
bra.uni BB44_585;

BB44_636:
@%p42 bra BB44_638;

ld.u64 %rd1124, [%rd386];
ld.u32 %r694, [%rd386+8];
setp.eq.s32	%p457, %r694, 0;
selp.b64	%rd1125, %rd550, 0, %p457;
add.s64 %rd1126, %rd1125, %rd1124;
or.b32 %r695, %r694, %r269;
st.u64 [%rd386], %rd1126;
st.u32 [%rd386+8], %r695;

BB44_638:
setp.lt.s32	%p40, %r1, 1;
ld.u64 %rd1403, [%rd537];
ld.u32 %r792, [%rd537+8];
bar.sync 0;
@%p40 bra BB44_642;

ld.u32 %r317, [%rd537+-8];
ld.u64 %rd617, [%rd537+-16];
setp.ne.s32	%p458, %r792, 0;
@%p458 bra BB44_641;

add.s64 %rd1403, %rd617, %rd1403;

BB44_641:
or.b32 %r792, %r317, %r792;

BB44_642:
bar.sync 0;
st.u64 [%rd537], %rd1403;
st.u32 [%rd537+8], %r792;
bar.sync 0;
setp.lt.s32	%p459, %r1, 2;
@%p459 bra BB44_646;

ld.u32 %r320, [%rd537+-24];
ld.u64 %rd621, [%rd537+-32];
setp.ne.s32	%p460, %r792, 0;
@%p460 bra BB44_645;

add.s64 %rd1403, %rd621, %rd1403;

BB44_645:
or.b32 %r792, %r320, %r792;

BB44_646:
bar.sync 0;
st.u64 [%rd537], %rd1403;
st.u32 [%rd537+8], %r792;
bar.sync 0;
setp.lt.s32	%p461, %r1, 4;
@%p461 bra BB44_650;

ld.u32 %r323, [%rd537+-56];
ld.u64 %rd625, [%rd537+-64];
setp.ne.s32	%p462, %r792, 0;
@%p462 bra BB44_649;

add.s64 %rd1403, %rd625, %rd1403;

BB44_649:
or.b32 %r792, %r323, %r792;

BB44_650:
bar.sync 0;
st.u64 [%rd537], %rd1403;
st.u32 [%rd537+8], %r792;
bar.sync 0;
setp.lt.s32	%p463, %r1, 8;
@%p463 bra BB44_654;

ld.u32 %r326, [%rd537+-120];
ld.u64 %rd629, [%rd537+-128];
setp.ne.s32	%p464, %r792, 0;
@%p464 bra BB44_653;

add.s64 %rd1403, %rd629, %rd1403;

BB44_653:
or.b32 %r792, %r326, %r792;

BB44_654:
bar.sync 0;
st.u64 [%rd537], %rd1403;
st.u32 [%rd537+8], %r792;
bar.sync 0;
setp.lt.s32	%p465, %r1, 16;
@%p465 bra BB44_658;

ld.u32 %r329, [%rd537+-248];
ld.u64 %rd633, [%rd537+-256];
setp.ne.s32	%p466, %r792, 0;
@%p466 bra BB44_657;

add.s64 %rd1403, %rd633, %rd1403;

BB44_657:
or.b32 %r792, %r329, %r792;

BB44_658:
bar.sync 0;
st.u64 [%rd537], %rd1403;
st.u32 [%rd537+8], %r792;
bar.sync 0;
setp.lt.s32	%p467, %r1, 32;
@%p467 bra BB44_662;

ld.u32 %r332, [%rd537+-504];
ld.u64 %rd637, [%rd537+-512];
setp.ne.s32	%p468, %r792, 0;
@%p468 bra BB44_661;

add.s64 %rd1403, %rd637, %rd1403;

BB44_661:
or.b32 %r792, %r332, %r792;

BB44_662:
bar.sync 0;
st.u64 [%rd537], %rd1403;
st.u32 [%rd537+8], %r792;
bar.sync 0;
setp.lt.s32	%p469, %r1, 64;
@%p469 bra BB44_666;

ld.u32 %r335, [%rd537+-1016];
ld.u64 %rd641, [%rd537+-1024];
setp.ne.s32	%p470, %r792, 0;
@%p470 bra BB44_665;

add.s64 %rd1403, %rd641, %rd1403;

BB44_665:
or.b32 %r792, %r335, %r792;

BB44_666:
bar.sync 0;
st.u64 [%rd537], %rd1403;
st.u32 [%rd537+8], %r792;
bar.sync 0;
ld.u32 %r832, [%rd386+2040];
ld.u64 %rd1485, [%rd386+2032];
ld.v4.u8 {%rs563, %rs564, %rs565, %rs566}, [%rd386+2044];
mov.u16 %rs280, %rs566;
mov.u16 %rs279, %rs565;
mov.u16 %rs278, %rs564;
mov.u16 %rs277, %rs563;
mov.u64 %rd1451, %rd550;
mov.u32 %r812, %r269;
@%p21 bra BB44_668;

ld.u64 %rd1451, [%rd537+-16];
ld.u32 %r812, [%rd537+-8];

BB44_668:
bar.sync 0;
st.u64 [%rd537], %rd1451;
st.u32 [%rd537+8], %r812;
bar.sync 0;
bra.uni BB44_669;

BB44_585:
@%p42 bra BB44_587;

ld.u64 %rd1119, [%rd386];
ld.u32 %r686, [%rd386+8];
setp.eq.s32	%p421, %r686, 0;
selp.b64	%rd1120, %rd550, 0, %p421;
add.s64 %rd1121, %rd1120, %rd1119;
or.b32 %r687, %r686, %r269;
st.u64 [%rd386], %rd1121;
st.u32 [%rd386+8], %r687;

BB44_587:
setp.ge.s32	%p422, %r1, %r790;
mov.u64 %rd1466, %rd550;
mov.u32 %r820, %r269;
@%p422 bra BB44_589;

ld.u64 %rd582, [%rd537];
ld.u32 %r289, [%rd537+8];
mov.u64 %rd1466, %rd582;
mov.u32 %r820, %r289;

BB44_589:
mov.u32 %r805, %r820;
mov.u32 %r819, %r805;
mov.u64 %rd1430, %rd1466;
mov.u64 %rd1464, %rd1430;
bar.sync 0;
setp.le.s32	%p423, %r1, %r790;
setp.gt.s32	%p424, %r1, 0;
and.pred %p425, %p423, %p424;
@!%p425 bra BB44_593;
bra.uni BB44_590;

BB44_590:
ld.u32 %r291, [%rd537+-8];
ld.u64 %rd584, [%rd537+-16];
setp.ne.s32	%p426, %r819, 0;
mov.u64 %rd1465, %rd1464;
@%p426 bra BB44_592;

add.s64 %rd1465, %rd584, %rd1464;

BB44_592:
mov.u64 %rd1464, %rd1465;
or.b32 %r819, %r291, %r819;

BB44_593:
mov.u32 %r818, %r819;
mov.u64 %rd1462, %rd1464;
bar.sync 0;
@%p422 bra BB44_595;

st.u64 [%rd537], %rd1462;
st.u32 [%rd537+8], %r818;

BB44_595:
setp.gt.s32	%p33, %r1, 1;
bar.sync 0;
setp.lt.s32	%p428, %r268, %r790;
and.pred %p429, %p428, %p33;
@!%p429 bra BB44_599;
bra.uni BB44_596;

BB44_596:
ld.u32 %r294, [%rd537+-24];
ld.u64 %rd588, [%rd537+-32];
setp.ne.s32	%p430, %r818, 0;
mov.u64 %rd1463, %rd1462;
@%p430 bra BB44_598;

add.s64 %rd1463, %rd588, %rd1462;

BB44_598:
mov.u64 %rd1462, %rd1463;
or.b32 %r818, %r294, %r818;

BB44_599:
mov.u32 %r817, %r818;
mov.u64 %rd1460, %rd1462;
bar.sync 0;
@%p422 bra BB44_601;

st.u64 [%rd537], %rd1460;
st.u32 [%rd537+8], %r817;

BB44_601:
setp.gt.s32	%p34, %r1, 3;
bar.sync 0;
add.s32 %r688, %r268, -2;
setp.lt.s32	%p432, %r688, %r790;
and.pred %p433, %p432, %p34;
@!%p433 bra BB44_605;
bra.uni BB44_602;

BB44_602:
ld.u32 %r297, [%rd537+-56];
ld.u64 %rd592, [%rd537+-64];
setp.ne.s32	%p434, %r817, 0;
mov.u64 %rd1461, %rd1460;
@%p434 bra BB44_604;

add.s64 %rd1461, %rd592, %rd1460;

BB44_604:
mov.u64 %rd1460, %rd1461;
or.b32 %r817, %r297, %r817;

BB44_605:
mov.u32 %r816, %r817;
mov.u64 %rd1458, %rd1460;
bar.sync 0;
@%p422 bra BB44_607;

st.u64 [%rd537], %rd1458;
st.u32 [%rd537+8], %r816;

BB44_607:
setp.gt.s32	%p35, %r1, 7;
bar.sync 0;
add.s32 %r689, %r268, -6;
setp.lt.s32	%p436, %r689, %r790;
and.pred %p437, %p436, %p35;
@!%p437 bra BB44_611;
bra.uni BB44_608;

BB44_608:
ld.u32 %r300, [%rd537+-120];
ld.u64 %rd596, [%rd537+-128];
setp.ne.s32	%p438, %r816, 0;
mov.u64 %rd1459, %rd1458;
@%p438 bra BB44_610;

add.s64 %rd1459, %rd596, %rd1458;

BB44_610:
mov.u64 %rd1458, %rd1459;
or.b32 %r816, %r300, %r816;

BB44_611:
mov.u32 %r815, %r816;
mov.u64 %rd1456, %rd1458;
bar.sync 0;
@%p422 bra BB44_613;

st.u64 [%rd537], %rd1456;
st.u32 [%rd537+8], %r815;

BB44_613:
setp.gt.s32	%p36, %r1, 15;
bar.sync 0;
add.s32 %r690, %r268, -14;
setp.lt.s32	%p440, %r690, %r790;
and.pred %p441, %p440, %p36;
@!%p441 bra BB44_617;
bra.uni BB44_614;

BB44_614:
ld.u32 %r303, [%rd537+-248];
ld.u64 %rd600, [%rd537+-256];
setp.ne.s32	%p442, %r815, 0;
mov.u64 %rd1457, %rd1456;
@%p442 bra BB44_616;

add.s64 %rd1457, %rd600, %rd1456;

BB44_616:
mov.u64 %rd1456, %rd1457;
or.b32 %r815, %r303, %r815;

BB44_617:
mov.u32 %r814, %r815;
mov.u64 %rd1454, %rd1456;
bar.sync 0;
@%p422 bra BB44_619;

st.u64 [%rd537], %rd1454;
st.u32 [%rd537+8], %r814;

BB44_619:
setp.gt.s32	%p37, %r1, 31;
bar.sync 0;
add.s32 %r691, %r268, -30;
setp.lt.s32	%p444, %r691, %r790;
and.pred %p445, %p444, %p37;
@!%p445 bra BB44_623;
bra.uni BB44_620;

BB44_620:
ld.u32 %r306, [%rd537+-504];
ld.u64 %rd604, [%rd537+-512];
setp.ne.s32	%p446, %r814, 0;
mov.u64 %rd1455, %rd1454;
@%p446 bra BB44_622;

add.s64 %rd1455, %rd604, %rd1454;

BB44_622:
mov.u64 %rd1454, %rd1455;
or.b32 %r814, %r306, %r814;

BB44_623:
mov.u32 %r813, %r814;
mov.u64 %rd1452, %rd1454;
bar.sync 0;
@%p422 bra BB44_625;

st.u64 [%rd537], %rd1452;
st.u32 [%rd537+8], %r813;

BB44_625:
setp.gt.s32	%p38, %r1, 63;
bar.sync 0;
add.s32 %r692, %r268, -62;
setp.lt.s32	%p448, %r692, %r790;
and.pred %p449, %p448, %p38;
@!%p449 bra BB44_629;
bra.uni BB44_626;

BB44_626:
ld.u32 %r309, [%rd537+-1016];
ld.u64 %rd608, [%rd537+-1024];
setp.ne.s32	%p450, %r813, 0;
mov.u64 %rd1453, %rd1452;
@%p450 bra BB44_628;

add.s64 %rd1453, %rd608, %rd1452;

BB44_628:
mov.u64 %rd1452, %rd1453;
or.b32 %r813, %r309, %r813;

BB44_629:
bar.sync 0;
@%p422 bra BB44_631;

st.u64 [%rd537], %rd1452;
st.u32 [%rd537+8], %r813;

BB44_631:
setp.lt.s32	%p39, %r1, %r790;
bar.sync 0;
add.s32 %r693, %r790, -1;
mul.wide.s32 %rd1122, %r693, 16;
add.s64 %rd1123, %rd386, %rd1122;
ld.u32 %r832, [%rd1123+8];
ld.u64 %rd1485, [%rd1123];
ld.v4.u8 {%rs531, %rs532, %rs533, %rs534}, [%rd1123+12];
mov.u16 %rs248, %rs534;
mov.u16 %rs247, %rs533;
mov.u16 %rs246, %rs532;
mov.u16 %rs245, %rs531;
not.pred %p452, %p39;
or.pred %p454, %p21, %p452;
selp.b64	%rd1402, %rd550, %rd1452, %p39;
selp.b32	%r791, %r269, %r813, %p39;
@%p454 bra BB44_633;

ld.u64 %rd1402, [%rd537+-16];
ld.u32 %r791, [%rd537+-8];

BB44_633:
bar.sync 0;
@%p422 bra BB44_635;

st.u64 [%rd537], %rd1402;
st.u32 [%rd537+8], %r791;

BB44_635:
bar.sync 0;

BB44_669:
@%p408 bra BB44_671;

ld.u64 %rd1486, [%rd537];
ld.u32 %r833, [%rd537+8];

BB44_671:
bar.sync 0;
mul.wide.s32 %rd1127, %r276, 8;
add.s64 %rd651, %rd2, %rd1127;
setp.ge.u64	%p473, %rd2, %rd651;
@%p473 bra BB44_673;

ld.local.s32 %rd1128, [%rd2];
ld.local.u32 %r696, [%rd2+4];
setp.eq.s32	%p474, %r696, 0;
selp.b64	%rd1129, %rd1486, 0, %p474;
add.s64 %rd1486, %rd1129, %rd1128;
or.b32 %r833, %r696, %r833;
st.u64 [%rd539], %rd1486;
st.u32 [%rd539+8], %r833;

BB44_673:
setp.ge.u64	%p475, %rd540, %rd651;
@%p475 bra BB44_675;

ld.local.s32 %rd1130, [%rd2+8];
ld.local.u32 %r697, [%rd2+12];
setp.eq.s32	%p476, %r697, 0;
selp.b64	%rd1131, %rd1486, 0, %p476;
add.s64 %rd1486, %rd1131, %rd1130;
or.b32 %r833, %r697, %r833;
st.u64 [%rd539+16], %rd1486;
st.u32 [%rd539+24], %r833;

BB44_675:
add.s64 %rd1132, %rd540, 8;
setp.ge.u64	%p477, %rd1132, %rd651;
@%p477 bra BB44_677;

ld.local.s32 %rd1133, [%rd2+16];
ld.local.u32 %r698, [%rd2+20];
setp.eq.s32	%p478, %r698, 0;
selp.b64	%rd1134, %rd1486, 0, %p478;
add.s64 %rd1486, %rd1134, %rd1133;
or.b32 %r833, %r698, %r833;
st.u64 [%rd539+32], %rd1486;
st.u32 [%rd539+40], %r833;

BB44_677:
add.s64 %rd1135, %rd540, 16;
setp.ge.u64	%p479, %rd1135, %rd651;
@%p479 bra BB44_679;

ld.local.s32 %rd1136, [%rd2+24];
ld.local.u32 %r699, [%rd2+28];
setp.eq.s32	%p480, %r699, 0;
selp.b64	%rd1137, %rd1486, 0, %p480;
add.s64 %rd1486, %rd1137, %rd1136;
or.b32 %r833, %r699, %r833;
st.u64 [%rd539+48], %rd1486;
st.u32 [%rd539+56], %r833;

BB44_679:
add.s64 %rd1138, %rd540, 24;
setp.ge.u64	%p481, %rd1138, %rd651;
@%p481 bra BB44_681;

ld.local.s32 %rd1139, [%rd2+32];
ld.local.u32 %r700, [%rd2+36];
setp.eq.s32	%p482, %r700, 0;
selp.b64	%rd1140, %rd1486, 0, %p482;
add.s64 %rd1141, %rd1140, %rd1139;
or.b32 %r701, %r700, %r833;
st.u64 [%rd539+64], %rd1141;
st.u32 [%rd539+72], %r701;

BB44_681:
bar.sync 0;
@%p393 bra BB44_697;
bra.uni BB44_682;

BB44_697:
shl.b64 %rd1157, %rd534, 3;
add.s64 %rd1158, %rd1383, %rd1157;
ld.u64 %rd1159, [%rd537];
st.global.u64 [%rd1158], %rd1159;
ld.u32 %r712, [%rd537+8];
shl.b64 %rd1160, %rd534, 2;
add.s64 %rd1161, %rd1378, %rd1160;
st.global.u32 [%rd1161], %r712;
ld.u64 %rd1162, [%rd537+2048];
st.global.u64 [%rd1158+1024], %rd1162;
ld.u32 %r713, [%rd537+2056];
st.global.u32 [%rd1161+512], %r713;
ld.u64 %rd1163, [%rd537+4096];
st.global.u64 [%rd1158+2048], %rd1163;
ld.u32 %r714, [%rd537+4104];
st.global.u32 [%rd1161+1024], %r714;
ld.u64 %rd1164, [%rd537+6144];
st.global.u64 [%rd1158+3072], %rd1164;
ld.u32 %r715, [%rd537+6152];
st.global.u32 [%rd1161+1536], %r715;
ld.u64 %rd1165, [%rd537+8192];
st.global.u64 [%rd1158+4096], %rd1165;
ld.u32 %r716, [%rd537+8200];
st.global.u32 [%rd1161+2048], %r716;
bra.uni BB44_698;

BB44_682:
shl.b64 %rd1142, %rd1394, 4;
add.s64 %rd660, %rd386, %rd1142;
setp.ge.u64	%p483, %rd386, %rd660;
@%p483 bra BB44_698;

mul.lo.s64 %rd1143, %rd1375, 640;
add.s64 %rd1144, %rd546, %rd1143;
shl.b64 %rd1145, %rd1144, 2;
add.s64 %rd1488, %rd5, %rd1145;
shl.b64 %rd1146, %rd1144, 3;
add.s64 %rd1487, %rd4, %rd1146;
mov.u64 %rd1489, %rd386;

BB44_684:
sub.s64 %rd667, %rd660, %rd1489;
setp.gt.s64	%p484, %rd667, 10224;
add.s64 %rd668, %rd1489, %rd545;
@%p484 bra BB44_695;
bra.uni BB44_685;

BB44_695:
ld.u64 %rd1152, [%rd668];
st.global.u64 [%rd1487+8], %rd1152;
ld.u32 %r707, [%rd668+8];
st.global.u32 [%rd1488+4], %r707;
ld.u64 %rd1153, [%rd668+2048];
st.global.u64 [%rd1487+1032], %rd1153;
ld.u32 %r708, [%rd668+2056];
st.global.u32 [%rd1488+516], %r708;
ld.u64 %rd1154, [%rd668+4096];
st.global.u64 [%rd1487+2056], %rd1154;
ld.u32 %r709, [%rd668+4104];
st.global.u32 [%rd1488+1028], %r709;
ld.u64 %rd1155, [%rd668+6144];
st.global.u64 [%rd1487+3080], %rd1155;
ld.u32 %r710, [%rd668+6152];
st.global.u32 [%rd1488+1540], %r710;
ld.u64 %rd1156, [%rd668+8192];
st.global.u64 [%rd1487+4104], %rd1156;
ld.u32 %r711, [%rd668+8200];
st.global.u32 [%rd1488+2052], %r711;
bra.uni BB44_696;

BB44_685:
shr.s64 %rd669, %rd667, 4;
setp.ge.s64	%p485, %rd534, %rd669;
@%p485 bra BB44_687;

ld.u64 %rd1147, [%rd668];
st.global.u64 [%rd1487+8], %rd1147;
ld.u32 %r702, [%rd668+8];
st.global.u32 [%rd1488+4], %r702;

BB44_687:
setp.ge.s64	%p486, %rd541, %rd669;
@%p486 bra BB44_689;

ld.u64 %rd1148, [%rd668+2048];
st.global.u64 [%rd1487+1032], %rd1148;
ld.u32 %r703, [%rd668+2056];
st.global.u32 [%rd1488+516], %r703;

BB44_689:
setp.ge.s64	%p487, %rd542, %rd669;
@%p487 bra BB44_691;

ld.u64 %rd1149, [%rd668+4096];
st.global.u64 [%rd1487+2056], %rd1149;
ld.u32 %r704, [%rd668+4104];
st.global.u32 [%rd1488+1028], %r704;

BB44_691:
setp.ge.s64	%p488, %rd543, %rd669;
@%p488 bra BB44_693;

ld.u64 %rd1150, [%rd668+6144];
st.global.u64 [%rd1487+3080], %rd1150;
ld.u32 %r705, [%rd668+6152];
st.global.u32 [%rd1488+1540], %r705;

BB44_693:
setp.ge.s64	%p489, %rd544, %rd669;
@%p489 bra BB44_696;

ld.u64 %rd1151, [%rd668+8192];
st.global.u64 [%rd1487+4104], %rd1151;
ld.u32 %r706, [%rd668+8200];
st.global.u32 [%rd1488+2052], %r706;

BB44_696:
add.s64 %rd1489, %rd1489, 10240;
add.s64 %rd1488, %rd1488, 2560;
add.s64 %rd1487, %rd1487, 5120;
setp.lt.u64	%p490, %rd1489, %rd660;
@%p490 bra BB44_684;

BB44_698:
mov.u64 %rd1467, %rd1485;
mov.u32 %r821, %r832;
bar.sync 0;
add.s64 %rd1391, %rd551, 2560;
add.s64 %rd1383, %rd1383, 5120;
add.s64 %rd1378, %rd1378, 2560;
add.s32 %r787, %r270, 640;
cvt.s64.s32	%rd1166, %r787;
sub.s64 %rd1167, %rd356, %rd1166;
setp.gt.s64	%p491, %rd1167, 0;
add.s64 %rd1375, %rd1375, 1;
@%p491 bra BB44_543;

BB44_699:
@%p42 bra BB44_715;


	{ 
.reg .pred p; 
isspacep.shared p, %rd386; 
selp.u32 %r717, 1, 0, p; 
} 


	setp.eq.s32	%p493, %r717, 0;
@%p493 bra BB44_714;

mov.u64 %rd1169, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd1170, %rd1169;
sub.s64 %rd678, %rd386, %rd1170;
setp.eq.s64	%p494, %rd386, 0;
@%p494 bra BB44_715;

add.s64 %rd1171, %rd678, -16;
add.s64 %rd1173, %rd1169, %rd1171;
add.s64 %rd680, %rd1170, %rd1171;
ld.shared.u8 %rs567, [%rd1173];
or.b16 %rs568, %rs567, 1;
st.shared.u8 [%rd1173], %rs568;
ld.shared.u64 %rd681, [%rd1173+8];
setp.eq.s64	%p495, %rd681, 0;
mov.u64 %rd1493, %rd680;
@%p495 bra BB44_708;

mov.u64 %rd682, %rd680;
ld.u8 %rs569, [%rd681];
and.b16 %rs570, %rs569, 1;
setp.eq.b16	%p496, %rs570, 1;
mov.u64 %rd1493, %rd682;
@!%p496 bra BB44_708;
bra.uni BB44_704;

BB44_704:
ld.u64 %rd684, [%rd681];
shr.u64 %rd685, %rd684, 1;
add.s64 %rd686, %rd681, 16;
add.s64 %rd687, %rd686, %rd685;
ld.shared.u64 %rd1175, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p497, %rd687, %rd1175;
mov.u64 %rd1493, %rd681;
@%p497 bra BB44_708;

ld.u8 %rs571, [%rd687];
and.b16 %rs572, %rs571, 1;
setp.eq.b16	%p498, %rs572, 1;
mov.u64 %rd1490, %rd681;
mov.u64 %rd1493, %rd1490;
@!%p498 bra BB44_708;
bra.uni BB44_706;

BB44_706:
ld.u64 %rd1176, [%rd687];
shr.u64 %rd1177, %rd1176, 1;
add.s64 %rd1178, %rd1177, %rd685;
add.s64 %rd1179, %rd1178, 16;
shl.b64 %rd1180, %rd1179, 1;
and.b64 %rd1181, %rd684, 1;
or.b64 %rd1182, %rd1180, %rd1181;
st.u64 [%rd681], %rd1182;
and.b64 %rd688, %rd1179, 9223372036854775807;
add.s64 %rd1183, %rd686, %rd688;
ld.shared.u64 %rd1184, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p499, %rd1183, %rd1184;
mov.u64 %rd1491, %rd681;
mov.u64 %rd1493, %rd1491;
@%p499 bra BB44_708;

add.s64 %rd1185, %rd688, %rd686;
st.u64 [%rd1185+8], %rd681;
mov.u64 %rd1493, %rd681;

BB44_708:
ld.u64 %rd691, [%rd1493];
shr.u64 %rd692, %rd691, 1;
add.s64 %rd693, %rd1493, 16;
add.s64 %rd694, %rd693, %rd692;
ld.shared.u64 %rd1186, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p500, %rd694, %rd1186;
@%p500 bra BB44_712;

ld.u8 %rs573, [%rd694];
and.b16 %rs574, %rs573, 1;
setp.eq.b16	%p501, %rs574, 1;
@!%p501 bra BB44_715;
bra.uni BB44_710;

BB44_710:
ld.u64 %rd1187, [%rd694];
shr.u64 %rd1188, %rd1187, 1;
add.s64 %rd1189, %rd1188, %rd692;
add.s64 %rd1190, %rd1189, 16;
shl.b64 %rd1191, %rd1190, 1;
and.b64 %rd1192, %rd691, 1;
or.b64 %rd1193, %rd1191, %rd1192;
st.u64 [%rd1493], %rd1193;
and.b64 %rd695, %rd1190, 9223372036854775807;
add.s64 %rd1194, %rd693, %rd695;
ld.shared.u64 %rd1195, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p502, %rd1194, %rd1195;
@%p502 bra BB44_715;

add.s64 %rd1196, %rd695, %rd693;
st.u64 [%rd1196+8], %rd1493;
bra.uni BB44_715;

BB44_354:
setp.lt.u64	%p274, %rd354, %rd1345;
@%p274 bra BB44_357;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd1345;
bra.uni BB44_357;

BB44_714:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd386;
call.uni 
free, 
(
param0
);


	}

BB44_715:
bar.sync 0;

BB44_716:
ret;

BB44_712:
setp.lt.u64	%p503, %rd694, %rd1493;
@%p503 bra BB44_715;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd1493;
bra.uni BB44_715;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEESN_NS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_EEEENSO_16wrapped_functionINSO_24binary_transform_functorINSO_13binary_negateINS_8equal_toIlEEEEEEvEEjSY_SY_SY_SY_SY_SY_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEESN_NS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_EEEENSO_16wrapped_functionINSO_24binary_transform_functorINSO_13binary_negateINS_8equal_toIlEEEEEEvEEjSY_SY_SY_SY_SY_SY_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<32>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEESN_NS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_EEEENSO_16wrapped_functionINSO_24binary_transform_functorINSO_13binary_negateINS_8equal_toIlEEEEEEvEEjSY_SY_SY_SY_SY_SY_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEESN_NS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_EEEENSO_16wrapped_functionINSO_24binary_transform_functorINSO_13binary_negateINS_8equal_toIlEEEEEEvEEjSY_SY_SY_SY_SY_SY_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEESN_NS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_EEEENSO_16wrapped_functionINSO_24binary_transform_functorINSO_13binary_negateINS_8equal_toIlEEEEEEvEEjSY_SY_SY_SY_SY_SY_EEEEEEEEvT0__param_0+72];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEESN_NS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_EEEENSO_16wrapped_functionINSO_24binary_transform_functorINSO_13binary_negateINS_8equal_toIlEEEEEEvEEjSY_SY_SY_SY_SY_SY_EEEEEEEEvT0__param_0+44];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEESN_NS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_EEEENSO_16wrapped_functionINSO_24binary_transform_functorINSO_13binary_negateINS_8equal_toIlEEEEEEvEEjSY_SY_SY_SY_SY_SY_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEESN_NS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_EEEENSO_16wrapped_functionINSO_24binary_transform_functorINSO_13binary_negateINS_8equal_toIlEEEEEEvEEjSY_SY_SY_SY_SY_SY_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEESN_NS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_EEEENSO_16wrapped_functionINSO_24binary_transform_functorINSO_13binary_negateINS_8equal_toIlEEEEEEvEEjSY_SY_SY_SY_SY_SY_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd15, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd16, %rd15;
setp.eq.s64	%p2, %rd16, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB45_2;

cvt.s64.s32	%rd17, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r24;
mov.u64 %rd18, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd19, %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd19;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd17;

BB45_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB45_5;

cvta.to.global.u64 %rd20, %rd12;
cvta.to.global.u64 %rd21, %rd13;
cvta.to.global.u64 %rd22, %rd14;
mul.wide.u32 %rd23, %r27, 8;
sub.s64 %rd31, %rd20, %rd23;
sub.s64 %rd30, %rd21, %rd23;
mul.wide.u32 %rd24, %r27, 4;
add.s64 %rd29, %rd22, %rd24;
cvt.u64.u32	%rd4, %r6;
neg.s64 %rd5, %rd4;
shl.b64 %rd27, %rd5, 3;

BB45_4:
ld.global.u64 %rd25, [%rd30+-8];
ld.global.u64 %rd26, [%rd31+-8];
setp.ne.s64	%p5, %rd26, %rd25;
selp.u32	%r26, 1, 0, %p5;
st.global.u32 [%rd29], %r26;
add.s64 %rd31, %rd31, %rd27;
add.s64 %rd30, %rd30, %rd27;
shl.b64 %rd28, %rd4, 2;
add.s64 %rd29, %rd29, %rd28;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p6, %r27, %r10;
@%p6 bra BB45_4;

BB45_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEESN_NS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_EEEENSO_16wrapped_functionINSO_24binary_transform_functorINSO_13binary_negateINS_8equal_toIlEEEEEEvEElSY_SY_SY_SY_SY_SY_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEESN_NS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_EEEENSO_16wrapped_functionINSO_24binary_transform_functorINSO_13binary_negateINS_8equal_toIlEEEEEEvEElSY_SY_SY_SY_SY_SY_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<38>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEESN_NS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_EEEENSO_16wrapped_functionINSO_24binary_transform_functorINSO_13binary_negateINS_8equal_toIlEEEEEEvEElSY_SY_SY_SY_SY_SY_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEESN_NS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_EEEENSO_16wrapped_functionINSO_24binary_transform_functorINSO_13binary_negateINS_8equal_toIlEEEEEEvEElSY_SY_SY_SY_SY_SY_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEESN_NS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_EEEENSO_16wrapped_functionINSO_24binary_transform_functorINSO_13binary_negateINS_8equal_toIlEEEEEEvEElSY_SY_SY_SY_SY_SY_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEESN_NS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_EEEENSO_16wrapped_functionINSO_24binary_transform_functorINSO_13binary_negateINS_8equal_toIlEEEEEEvEElSY_SY_SY_SY_SY_SY_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEESN_NS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_EEEENSO_16wrapped_functionINSO_24binary_transform_functorINSO_13binary_negateINS_8equal_toIlEEEEEEvEElSY_SY_SY_SY_SY_SY_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEESN_NS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_EEEENSO_16wrapped_functionINSO_24binary_transform_functorINSO_13binary_negateINS_8equal_toIlEEEEEEvEElSY_SY_SY_SY_SY_SY_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEESN_NS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_EEEENSO_16wrapped_functionINSO_24binary_transform_functorINSO_13binary_negateINS_8equal_toIlEEEEEEvEElSY_SY_SY_SY_SY_SY_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd21, %rd20;
setp.eq.s64	%p2, %rd21, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB46_2;

cvt.s64.s32	%rd22, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r18;
mov.u64 %rd23, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd24, %rd23;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd24;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd22;

BB46_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd2, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd34, %r21;
setp.ge.s64	%p4, %rd34, %rd19;
@%p4 bra BB46_5;

cvta.to.global.u64 %rd25, %rd16;
cvta.to.global.u64 %rd26, %rd17;
cvta.to.global.u64 %rd27, %rd18;
shl.b64 %rd28, %rd34, 3;
sub.s64 %rd37, %rd25, %rd28;
sub.s64 %rd36, %rd26, %rd28;
shl.b64 %rd29, %rd34, 2;
add.s64 %rd35, %rd27, %rd29;
neg.s64 %rd7, %rd2;
shl.b64 %rd32, %rd7, 3;

BB46_4:
ld.global.u64 %rd30, [%rd36+-8];
ld.global.u64 %rd31, [%rd37+-8];
setp.ne.s64	%p5, %rd31, %rd30;
selp.u32	%r22, 1, 0, %p5;
st.global.u32 [%rd35], %r22;
add.s64 %rd37, %rd37, %rd32;
add.s64 %rd36, %rd36, %rd32;
shl.b64 %rd33, %rd2, 2;
add.s64 %rd35, %rd35, %rd33;
add.s64 %rd34, %rd34, %rd2;
setp.lt.s64	%p6, %rd34, %rd19;
@%p6 bra BB46_4;

BB46_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEENS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_SY_EEEElS10_NS0_6detail7generic6detail22segmented_scan_functorIljNS_7maximumIlEEEESY_SY_SY_SY_SY_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEENS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_SY_EEEElS10_NS0_6detail7generic6detail22segmented_scan_functorIljNS_7maximumIlEEEESY_SY_SY_SY_SY_EEEEEEEEvT0__param_0[88]
)
.maxntid 256, 1, 1
{
.local .align 8 .b8 __local_depot47[48];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<333>;
.reg .b16 %rs<79>;
.reg .b32 %r<339>;
.reg .b64 %rd<689>;


mov.u64 %rd688, __local_depot47;
cvta.local.u64 %SP, %rd688;
ld.param.v2.u32 {%r139, %r140}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEENS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_SY_EEEElS10_NS0_6detail7generic6detail22segmented_scan_functorIljNS_7maximumIlEEEESY_SY_SY_SY_SY_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd297, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEENS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_SY_EEEElS10_NS0_6detail7generic6detail22segmented_scan_functorIljNS_7maximumIlEEEESY_SY_SY_SY_SY_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd295, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEENS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_SY_EEEElS10_NS0_6detail7generic6detail22segmented_scan_functorIljNS_7maximumIlEEEESY_SY_SY_SY_SY_EEEEEEEEvT0__param_0+16];
ld.param.u64 %rd299, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEENS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_SY_EEEElS10_NS0_6detail7generic6detail22segmented_scan_functorIljNS_7maximumIlEEEESY_SY_SY_SY_SY_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd298, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEENS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_SY_EEEElS10_NS0_6detail7generic6detail22segmented_scan_functorIljNS_7maximumIlEEEESY_SY_SY_SY_SY_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd296, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEENS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_SY_EEEElS10_NS0_6detail7generic6detail22segmented_scan_functorIljNS_7maximumIlEEEESY_SY_SY_SY_SY_EEEEEEEEvT0__param_0+24];
cvta.to.global.u64 %rd1, %rd296;
cvta.to.global.u64 %rd2, %rd298;
cvta.to.global.u64 %rd3, %rd299;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p24, %r1, 0;
mov.u64 %rd300, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd301, %rd300;
setp.eq.s64	%p25, %rd301, 0;
or.pred %p26, %p24, %p25;
@%p26 bra BB47_2;

cvt.s64.s32	%rd302, %r139;
mov.u32 %r143, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r143;
mov.u64 %rd303, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd304, %rd303;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd304;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd302;

BB47_2:
bar.sync 0;
bfe.s64 %rd305, %rd297, 0, 61;
setp.lt.s64	%p27, %rd305, 1;
@%p27 bra BB47_275;

cvta.to.global.u64 %rd306, %rd295;
add.s64 %rd622, %rd306, -8;
ld.global.u64 %rd678, [%rd306+-8];
ld.global.u32 %r336, [%rd1];
bar.sync 0;
@%p24 bra BB47_5;

st.global.u64 [%rd2+-8], %rd678;
st.global.u32 [%rd3], %r336;

BB47_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB47_26;
bra.uni BB47_6;

BB47_6:
ld.shared.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
mov.u64 %rd572, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd579, %rd572;
setp.eq.s64	%p29, %rd8, %rd579;
mov.u64 %rd577, %rd8;
@%p29 bra BB47_10;

mov.u64 %rd578, %rd577;

BB47_8:
mov.u64 %rd574, %rd579;
mov.u64 %rd577, %rd578;
mov.u64 %rd578, %rd574;
ld.shared.u8 %rs47, [%rd572];
and.b16 %rs48, %rs47, 1;
setp.eq.b16	%p30, %rs48, 1;
not.pred %p31, %p30;
ld.shared.u64 %rd13, [%rd572];
setp.lt.u64	%p32, %rd13, 24576;
or.pred %p33, %p31, %p32;
@!%p33 bra BB47_10;
bra.uni BB47_9;

BB47_9:
shr.u64 %rd309, %rd13, 1;
add.s64 %rd310, %rd572, %rd309;
add.s64 %rd572, %rd310, 16;
add.s64 %rd311, %rd578, %rd309;
add.s64 %rd579, %rd311, 16;
setp.ne.s64	%p34, %rd579, %rd8;
mov.u64 %rd577, %rd578;
@%p34 bra BB47_8;

BB47_10:
setp.eq.s64	%p36, %rd577, %rd8;
mov.pred %p332, 0;
@%p36 bra BB47_12;

ld.u64 %rd313, [%rd577];
shr.u64 %rd314, %rd313, 1;
add.s64 %rd315, %rd577, %rd314;
add.s64 %rd583, %rd315, 16;
setp.ne.s64	%p332, %rd583, %rd8;

BB47_12:
@%p332 bra BB47_18;
bra.uni BB47_13;

BB47_18:
ld.u64 %rd24, [%rd583];
and.b64 %rd330, %rd24, -32;
setp.eq.s64	%p40, %rd330, 24576;
cvt.u16.u64	%rs78, %rd24;
@%p40 bra BB47_21;

add.s64 %rd25, %rd583, 16;
ld.u64 %rd331, [%rd583+12304];
and.b64 %rd332, %rd331, 1;
add.s64 %rd333, %rd24, -24608;
and.b64 %rd334, %rd333, -2;
or.b64 %rd335, %rd332, %rd334;
st.u64 [%rd583+12304], %rd335;
st.u64 [%rd583+12312], %rd583;
cvt.u16.u64	%rs50, %rd333;
or.b16 %rs51, %rs50, 1;
and.b64 %rd336, %rd24, 1;
or.b64 %rd337, %rd336, 24576;
st.u64 [%rd583], %rd337;
st.u8 [%rd583+12304], %rs51;
ld.u64 %rd338, [%rd583+12304];
shr.u64 %rd26, %rd338, 1;
add.s64 %rd339, %rd26, %rd25;
add.s64 %rd340, %rd339, 12304;
ld.shared.u64 %rd341, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p41, %rd340, %rd341;
cvt.u16.u64	%rs52, %rd24;
and.b16 %rs78, %rs52, 1;
@%p41 bra BB47_21;

add.s64 %rd342, %rd25, 12288;
st.u64 [%rd339+12312], %rd342;
ld.u8 %rs78, [%rd583];

BB47_21:
and.b16 %rs53, %rs78, 254;
st.u8 [%rd583], %rs53;
bra.uni BB47_22;

BB47_13:
mov.u64 %rd317, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd318, %rd317;
sub.s64 %rd319, %rd8, %rd318;
add.s64 %rd320, %rd319, 12304;
ld.shared.u64 %rd321, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16];
setp.gt.u64	%p37, %rd320, %rd321;
mov.u64 %rd581, -1;
mov.u64 %rd582, %rd8;
@%p37 bra BB47_15;

add.s64 %rd19, %rd8, 12304;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd19;
mov.u64 %rd581, %rd19;
mov.u64 %rd582, %rd19;

BB47_15:
mov.u64 %rd20, %rd582;
setp.eq.s64	%p38, %rd581, -1;
@%p38 bra BB47_17;

mov.u64 %rd322, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd323, %rd322;
sub.s64 %rd324, %rd8, %rd323;
add.s64 %rd325, %rd322, %rd324;
ld.shared.u64 %rd326, [%rd325];
and.b64 %rd327, %rd326, 1;
or.b64 %rd328, %rd327, 24576;
st.shared.u64 [%rd325], %rd328;
st.shared.u64 [%rd325+8], %rd577;
mov.u16 %rs49, 0;
st.shared.u8 [%rd325], %rs49;

BB47_17:
mov.u64 %rd583, %rd8;
setp.eq.s64	%p39, %rd8, %rd20;
mov.u64 %rd584, 0;
@%p39 bra BB47_23;

BB47_22:
add.s64 %rd584, %rd583, 16;

BB47_23:
mov.u64 %rd585, %rd584;
setp.ne.s64	%p42, %rd584, 0;
@%p42 bra BB47_25;

mov.u64 %rd344, 12288;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd344;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd585, [retval0+0];


	}

BB47_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result], %rd585;

BB47_26:
neg.s64 %rd33, %rd297;
shl.b64 %rd345, %rd297, 3;
sub.s64 %rd34, %rd295, %rd345;
add.s64 %rd607, %rd2, -8;
add.s64 %rd629, %rd295, -8;
add.s64 %rd615, %rd1, 4;
add.s64 %rd602, %rd3, 4;
bar.sync 0;
ld.shared.u64 %rd39, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd39; 
selp.u32 %r144, 1, 0, p; 
} 


	setp.eq.s32	%p43, %r144, 0;
shl.b64 %rd347, %rd33, 3;
mov.u64 %rd348, -8;
sub.s64 %rd40, %rd348, %rd347;
add.u64 %rd349, %SP, 0;
cvta.to.local.u64 %rd41, %rd349;
@%p43 bra BB47_142;

setp.lt.s64	%p44, %rd40, 1;
@%p44 bra BB47_258;

mov.u64 %rd350, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd351, %rd350;
sub.s64 %rd352, %rd39, %rd351;
add.s64 %rd43, %rd350, %rd352;
cvt.s64.s32	%rd45, %r1;
mul.wide.s32 %rd46, %r1, -3;
mul.lo.s32 %r145, %r1, 3;
mul.wide.s32 %rd353, %r1, 16;
add.s64 %rd47, %rd43, %rd353;
not.b64 %rd49, %rd45;
mul.wide.s32 %rd355, %r145, 16;
add.s64 %rd50, %rd43, %rd355;
add.s64 %rd51, %rd41, 16;
add.s32 %r146, %r1, 512;
cvt.s64.s32	%rd54, %r146;
not.b64 %rd52, %rd54;
add.s32 %r147, %r1, 256;
cvt.s64.s32	%rd53, %r147;
add.s32 %r3, %r1, -2;

BB47_29:
mov.u32 %r4, %r336;
mov.u64 %rd57, %rd678;
mov.u64 %rd624, %rd629;
mov.u64 %rd60, %rd624;
mov.u64 %rd617, %rd622;
mov.u64 %rd59, %rd617;
mov.u64 %rd610, %rd615;
mov.u64 %rd58, %rd610;
mov.u64 %rd604, %rd607;
mov.u64 %rd56, %rd604;
mov.u64 %rd599, %rd602;
mov.u64 %rd55, %rd599;
sub.s64 %rd356, %rd34, %rd60;
shr.u64 %rd357, %rd356, 3;
neg.s64 %rd358, %rd357;
cvt.u32.u64	%r148, %rd358;
mov.u32 %r149, 768;
min.s32 %r5, %r148, %r149;
setp.eq.s32	%p45, %r5, 768;
@%p45 bra BB47_40;
bra.uni BB47_30;

BB47_40:
shl.b64 %rd373, %rd45, 2;
add.s64 %rd374, %rd58, %rd373;
shl.b64 %rd375, %rd49, 3;
add.s64 %rd376, %rd59, %rd375;
ld.global.u64 %rd377, [%rd376];
ld.global.u64 %rd378, [%rd376+-2048];
ld.global.u64 %rd379, [%rd376+-4096];
st.shared.u64 [%rd47], %rd377;
st.shared.u64 [%rd47+4096], %rd378;
st.shared.u64 [%rd47+8192], %rd379;
ld.global.u32 %r156, [%rd374];
ld.global.u32 %r157, [%rd374+1024];
ld.global.u32 %r158, [%rd374+2048];
st.shared.u32 [%rd47+8], %r156;
st.shared.u32 [%rd47+4104], %r157;
st.shared.u32 [%rd47+8200], %r158;
mov.u64 %rd587, 768;
bra.uni BB47_41;

BB47_30:
mov.u64 %rd586, %rd43;
cvt.s64.s32	%rd587, %r5;
mul.wide.s32 %rd359, %r5, 8;
sub.s64 %rd63, %rd60, %rd359;
setp.lt.s32	%p46, %r5, 1;
mov.u64 %rd614, %rd58;
mov.u64 %rd621, %rd59;
mov.u64 %rd628, %rd60;
@%p46 bra BB47_41;

BB47_31:
mov.u64 %rd67, %rd628;
mov.u64 %rd66, %rd621;
mov.u64 %rd65, %rd614;
sub.s64 %rd360, %rd63, %rd67;
shr.s64 %rd361, %rd360, 3;
neg.s64 %rd68, %rd361;
setp.gt.s64	%p47, %rd68, 767;
shl.b64 %rd362, %rd52, 3;
add.s64 %rd69, %rd66, %rd362;
shl.b64 %rd363, %rd45, 4;
add.s64 %rd70, %rd586, %rd363;
shl.b64 %rd364, %rd45, 2;
add.s64 %rd71, %rd65, %rd364;
@%p47 bra BB47_38;
bra.uni BB47_32;

BB47_38:
ld.global.u64 %rd368, [%rd69+4096];
ld.global.u64 %rd369, [%rd69+2048];
ld.global.u64 %rd370, [%rd69];
st.shared.u64 [%rd70], %rd368;
st.shared.u64 [%rd70+4096], %rd369;
st.shared.u64 [%rd70+8192], %rd370;
ld.global.u32 %r153, [%rd71];
ld.global.u32 %r154, [%rd71+1024];
ld.global.u32 %r155, [%rd71+2048];
st.shared.u32 [%rd70+8], %r153;
st.shared.u32 [%rd70+4104], %r154;
st.shared.u32 [%rd70+8200], %r155;
bra.uni BB47_39;

BB47_32:
setp.ge.s64	%p48, %rd45, %rd68;
@%p48 bra BB47_34;

ld.global.u64 %rd365, [%rd69+4096];
st.shared.u64 [%rd70], %rd365;
ld.global.u32 %r150, [%rd71];
st.shared.u32 [%rd70+8], %r150;

BB47_34:
setp.ge.s64	%p49, %rd53, %rd68;
@%p49 bra BB47_36;

ld.global.u64 %rd366, [%rd69+2048];
st.shared.u64 [%rd70+4096], %rd366;
ld.global.u32 %r151, [%rd71+1024];
st.shared.u32 [%rd70+4104], %r151;

BB47_36:
setp.ge.s64	%p50, %rd54, %rd68;
@%p50 bra BB47_39;

ld.global.u64 %rd367, [%rd69];
st.shared.u64 [%rd70+8192], %rd367;
ld.global.u32 %r152, [%rd71+2048];
st.shared.u32 [%rd70+8200], %r152;

BB47_39:
add.s64 %rd72, %rd66, -6144;
add.s64 %rd73, %rd65, 3072;
add.s64 %rd586, %rd586, 12288;
add.s64 %rd75, %rd67, -6144;
sub.s64 %rd371, %rd75, %rd63;
setp.gt.s64	%p51, %rd371, 0;
mov.u64 %rd614, %rd73;
mov.u64 %rd621, %rd72;
mov.u64 %rd628, %rd75;
@%p51 bra BB47_31;

BB47_41:
bar.sync 0;
shl.b64 %rd380, %rd587, 4;
add.s64 %rd77, %rd39, %rd380;
and.b64 %rd381, %rd587, 1152921504606846975;
mov.u64 %rd594, 0;
st.local.u64 [%rd41], %rd594;
st.local.u64 [%rd41+16], %rd594;
st.local.u64 [%rd41+32], %rd594;
mov.u32 %r290, 0;
st.local.u32 [%rd41+8], %r290;
st.local.u32 [%rd41+24], %r290;
st.local.u32 [%rd41+40], %r290;
cvt.u32.u64	%r6, %rd587;
add.s64 %rd383, %rd381, %rd46;
cvt.u32.u64	%r160, %rd383;
mov.u32 %r161, 3;
min.s32 %r7, %r160, %r161;
max.s32 %r8, %r7, %r290;
setp.gt.u32	%p52, %r8, 2;
@%p52 bra BB47_48;
bra.uni BB47_42;

BB47_48:
ld.shared.u64 %rd388, [%rd50];
ld.shared.u64 %rd389, [%rd50+16];
ld.shared.u64 %rd390, [%rd50+32];
st.local.u64 [%rd41], %rd388;
st.local.u64 [%rd41+16], %rd389;
st.local.u64 [%rd41+32], %rd390;
ld.shared.u32 %r165, [%rd50+8];
ld.shared.u32 %r166, [%rd50+24];
ld.shared.u32 %r167, [%rd50+40];
st.local.u32 [%rd41+8], %r165;
st.local.u32 [%rd41+24], %r166;
st.local.u32 [%rd41+40], %r167;
bra.uni BB47_49;

BB47_42:
setp.lt.s32	%p53, %r7, 1;
mov.u64 %rd590, %rd41;
@%p53 bra BB47_44;

ld.shared.u64 %rd385, [%rd50];
st.local.u64 [%rd41], %rd385;
ld.shared.u32 %r162, [%rd50+8];
st.local.u32 [%rd41+8], %r162;
mov.u64 %rd590, %rd51;

BB47_44:
mov.u64 %rd588, %rd590;
mov.u64 %rd589, %rd588;
setp.lt.s32	%p54, %r8, 2;
@%p54 bra BB47_46;

ld.shared.u64 %rd386, [%rd50+16];
st.local.u64 [%rd589], %rd386;
ld.shared.u32 %r163, [%rd50+24];
st.local.u32 [%rd589+8], %r163;
add.s64 %rd589, %rd589, 16;

BB47_46:
setp.lt.s32	%p55, %r8, 3;
@%p55 bra BB47_49;

ld.shared.u64 %rd387, [%rd50+32];
st.local.u64 [%rd589], %rd387;
ld.shared.u32 %r164, [%rd50+40];
st.local.u32 [%rd589+8], %r164;

BB47_49:
setp.eq.s32	%p56, %r8, 0;
@%p56 bra BB47_54;

ld.local.u64 %rd594, [%rd41];
ld.local.u32 %r290, [%rd41+8];
mul.wide.u32 %rd392, %r8, 16;
add.s64 %rd393, %rd392, 68719476720;
shr.u64 %rd394, %rd393, 4;
cvt.u32.u64	%r10, %rd394;
setp.lt.s32	%p57, %r10, 1;
@%p57 bra BB47_52;

ld.local.u64 %rd395, [%rd41+16];
ld.local.u32 %r169, [%rd41+24];
setp.eq.s32	%p58, %r169, 0;
setp.ge.s64	%p59, %rd594, %rd395;
and.pred %p60, %p58, %p59;
selp.b64	%rd594, %rd594, %rd395, %p60;
or.b32 %r290, %r169, %r290;

BB47_52:
setp.lt.s32	%p61, %r10, 2;
@%p61 bra BB47_54;

ld.local.u64 %rd396, [%rd41+32];
ld.local.u32 %r170, [%rd41+40];
setp.eq.s32	%p62, %r170, 0;
setp.ge.s64	%p63, %rd594, %rd396;
and.pred %p64, %p62, %p63;
selp.b64	%rd594, %rd594, %rd396, %p64;
or.b32 %r290, %r170, %r290;

BB47_54:
bar.sync 0;
@%p56 bra BB47_56;

st.shared.u64 [%rd47], %rd594;
st.shared.u32 [%rd47+8], %r290;

BB47_56:
bar.sync 0;
setp.gt.s32	%p66, %r6, 767;
mov.u32 %r286, 256;
@%p66 bra BB47_58;

add.s32 %r172, %r6, 2;
mul.hi.s32 %r173, %r172, 1431655766;
shr.u32 %r174, %r173, 31;
add.s32 %r286, %r173, %r174;

BB47_58:
setp.eq.s32	%p67, %r286, 256;
@%p67 bra BB47_100;
bra.uni BB47_59;

BB47_100:
@%p24 bra BB47_102;

ld.shared.u64 %rd409, [%rd43];
ld.shared.u32 %r192, [%rd43+8];
setp.eq.s32	%p127, %r192, 0;
setp.ge.s64	%p128, %rd57, %rd409;
and.pred %p129, %p127, %p128;
selp.b64	%rd410, %rd57, %rd409, %p129;
or.b32 %r193, %r192, %r4;
st.shared.u64 [%rd43], %rd410;
st.shared.u32 [%rd43+8], %r193;

BB47_102:
setp.lt.s32	%p12, %r1, 1;
ld.shared.u64 %rd592, [%rd47];
ld.shared.u32 %r288, [%rd47+8];
bar.sync 0;
@%p12 bra BB47_104;

ld.shared.u32 %r194, [%rd47+-8];
ld.shared.u64 %rd411, [%rd47+-16];
setp.ge.s64	%p130, %rd411, %rd592;
setp.eq.s32	%p131, %r288, 0;
and.pred %p132, %p131, %p130;
selp.b64	%rd592, %rd411, %rd592, %p132;
or.b32 %r288, %r194, %r288;

BB47_104:
bar.sync 0;
st.shared.u64 [%rd47], %rd592;
st.shared.u32 [%rd47+8], %r288;
bar.sync 0;
setp.lt.s32	%p133, %r1, 2;
@%p133 bra BB47_106;

ld.shared.u32 %r195, [%rd47+-24];
ld.shared.u64 %rd412, [%rd47+-32];
setp.ge.s64	%p134, %rd412, %rd592;
setp.eq.s32	%p135, %r288, 0;
and.pred %p136, %p135, %p134;
selp.b64	%rd592, %rd412, %rd592, %p136;
or.b32 %r288, %r195, %r288;

BB47_106:
bar.sync 0;
st.shared.u64 [%rd47], %rd592;
st.shared.u32 [%rd47+8], %r288;
bar.sync 0;
setp.lt.s32	%p137, %r1, 4;
@%p137 bra BB47_108;

ld.shared.u32 %r196, [%rd47+-56];
ld.shared.u64 %rd413, [%rd47+-64];
setp.ge.s64	%p138, %rd413, %rd592;
setp.eq.s32	%p139, %r288, 0;
and.pred %p140, %p139, %p138;
selp.b64	%rd592, %rd413, %rd592, %p140;
or.b32 %r288, %r196, %r288;

BB47_108:
bar.sync 0;
st.shared.u64 [%rd47], %rd592;
st.shared.u32 [%rd47+8], %r288;
bar.sync 0;
setp.lt.s32	%p141, %r1, 8;
@%p141 bra BB47_110;

ld.shared.u32 %r197, [%rd47+-120];
ld.shared.u64 %rd414, [%rd47+-128];
setp.ge.s64	%p142, %rd414, %rd592;
setp.eq.s32	%p143, %r288, 0;
and.pred %p144, %p143, %p142;
selp.b64	%rd592, %rd414, %rd592, %p144;
or.b32 %r288, %r197, %r288;

BB47_110:
bar.sync 0;
st.shared.u64 [%rd47], %rd592;
st.shared.u32 [%rd47+8], %r288;
bar.sync 0;
setp.lt.s32	%p145, %r1, 16;
@%p145 bra BB47_112;

ld.shared.u32 %r198, [%rd47+-248];
ld.shared.u64 %rd415, [%rd47+-256];
setp.ge.s64	%p146, %rd415, %rd592;
setp.eq.s32	%p147, %r288, 0;
and.pred %p148, %p147, %p146;
selp.b64	%rd592, %rd415, %rd592, %p148;
or.b32 %r288, %r198, %r288;

BB47_112:
bar.sync 0;
st.shared.u64 [%rd47], %rd592;
st.shared.u32 [%rd47+8], %r288;
bar.sync 0;
setp.lt.s32	%p149, %r1, 32;
@%p149 bra BB47_114;

ld.shared.u32 %r199, [%rd47+-504];
ld.shared.u64 %rd416, [%rd47+-512];
setp.ge.s64	%p150, %rd416, %rd592;
setp.eq.s32	%p151, %r288, 0;
and.pred %p152, %p151, %p150;
selp.b64	%rd592, %rd416, %rd592, %p152;
or.b32 %r288, %r199, %r288;

BB47_114:
bar.sync 0;
st.shared.u64 [%rd47], %rd592;
st.shared.u32 [%rd47+8], %r288;
bar.sync 0;
setp.lt.s32	%p153, %r1, 64;
@%p153 bra BB47_116;

ld.shared.u32 %r200, [%rd47+-1016];
ld.shared.u64 %rd417, [%rd47+-1024];
setp.ge.s64	%p154, %rd417, %rd592;
setp.eq.s32	%p155, %r288, 0;
and.pred %p156, %p155, %p154;
selp.b64	%rd592, %rd417, %rd592, %p156;
or.b32 %r288, %r200, %r288;

BB47_116:
bar.sync 0;
st.shared.u64 [%rd47], %rd592;
st.shared.u32 [%rd47+8], %r288;
bar.sync 0;
setp.lt.s32	%p157, %r1, 128;
@%p157 bra BB47_118;

ld.shared.u32 %r201, [%rd47+-2040];
ld.shared.u64 %rd418, [%rd47+-2048];
setp.ge.s64	%p158, %rd418, %rd592;
setp.eq.s32	%p159, %r288, 0;
and.pred %p160, %p159, %p158;
selp.b64	%rd592, %rd418, %rd592, %p160;
or.b32 %r288, %r201, %r288;

BB47_118:
bar.sync 0;
st.shared.u64 [%rd47], %rd592;
st.shared.u32 [%rd47+8], %r288;
bar.sync 0;
ld.shared.u32 %r289, [%rd43+4088];
ld.shared.u64 %rd593, [%rd43+4080];
ld.shared.v4.u8 {%rs58, %rs59, %rs60, %rs61}, [%rd43+4092];
mov.u16 %rs12, %rs61;
mov.u16 %rs11, %rs60;
mov.u16 %rs10, %rs59;
mov.u16 %rs9, %rs58;
mov.u64 %rd668, %rd57;
mov.u32 %r326, %r4;
@%p1 bra BB47_120;

ld.shared.u64 %rd668, [%rd47+-16];
ld.shared.u32 %r326, [%rd47+-8];

BB47_120:
bar.sync 0;
st.shared.u64 [%rd47], %rd668;
st.shared.u32 [%rd47+8], %r326;
bar.sync 0;
bra.uni BB47_121;

BB47_59:
@%p24 bra BB47_61;

ld.shared.u64 %rd397, [%rd43];
ld.shared.u32 %r175, [%rd43+8];
setp.eq.s32	%p69, %r175, 0;
setp.ge.s64	%p70, %rd57, %rd397;
and.pred %p71, %p69, %p70;
selp.b64	%rd398, %rd57, %rd397, %p71;
or.b32 %r176, %r175, %r4;
st.shared.u64 [%rd43], %rd398;
st.shared.u32 [%rd43+8], %r176;

BB47_61:
setp.ge.s32	%p72, %r1, %r286;
mov.u64 %rd677, %rd57;
mov.u32 %r335, %r4;
@%p72 bra BB47_63;

ld.shared.u64 %rd88, [%rd47];
ld.shared.u32 %r17, [%rd47+8];
mov.u64 %rd677, %rd88;
mov.u32 %r335, %r17;

BB47_63:
mov.u32 %r297, %r335;
mov.u32 %r334, %r297;
mov.u64 %rd639, %rd677;
mov.u64 %rd676, %rd639;
bar.sync 0;
setp.le.s32	%p73, %r1, %r286;
setp.gt.s32	%p74, %r1, 0;
and.pred %p75, %p73, %p74;
@!%p75 bra BB47_65;
bra.uni BB47_64;

BB47_64:
ld.shared.u32 %r177, [%rd47+-8];
ld.shared.u64 %rd399, [%rd47+-16];
setp.ge.s64	%p76, %rd399, %rd676;
setp.eq.s32	%p77, %r334, 0;
and.pred %p78, %p77, %p76;
selp.b64	%rd676, %rd399, %rd676, %p78;
or.b32 %r334, %r177, %r334;

BB47_65:
mov.u32 %r333, %r334;
mov.u64 %rd675, %rd676;
bar.sync 0;
@%p72 bra BB47_67;

st.shared.u64 [%rd47], %rd675;
st.shared.u32 [%rd47+8], %r333;

BB47_67:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
setp.lt.s32	%p80, %r3, %r286;
and.pred %p81, %p80, %p4;
@!%p81 bra BB47_69;
bra.uni BB47_68;

BB47_68:
ld.shared.u32 %r178, [%rd47+-24];
ld.shared.u64 %rd400, [%rd47+-32];
setp.ge.s64	%p82, %rd400, %rd675;
setp.eq.s32	%p83, %r333, 0;
and.pred %p84, %p83, %p82;
selp.b64	%rd675, %rd400, %rd675, %p84;
or.b32 %r333, %r178, %r333;

BB47_69:
mov.u32 %r332, %r333;
mov.u64 %rd674, %rd675;
bar.sync 0;
@%p72 bra BB47_71;

st.shared.u64 [%rd47], %rd674;
st.shared.u32 [%rd47+8], %r332;

BB47_71:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r179, %r3, -2;
setp.lt.s32	%p86, %r179, %r286;
and.pred %p87, %p86, %p5;
@!%p87 bra BB47_73;
bra.uni BB47_72;

BB47_72:
ld.shared.u32 %r180, [%rd47+-56];
ld.shared.u64 %rd401, [%rd47+-64];
setp.ge.s64	%p88, %rd401, %rd674;
setp.eq.s32	%p89, %r332, 0;
and.pred %p90, %p89, %p88;
selp.b64	%rd674, %rd401, %rd674, %p90;
or.b32 %r332, %r180, %r332;

BB47_73:
mov.u32 %r331, %r332;
mov.u64 %rd673, %rd674;
bar.sync 0;
@%p72 bra BB47_75;

st.shared.u64 [%rd47], %rd673;
st.shared.u32 [%rd47+8], %r331;

BB47_75:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r181, %r3, -6;
setp.lt.s32	%p92, %r181, %r286;
and.pred %p93, %p92, %p6;
@!%p93 bra BB47_77;
bra.uni BB47_76;

BB47_76:
ld.shared.u32 %r182, [%rd47+-120];
ld.shared.u64 %rd402, [%rd47+-128];
setp.ge.s64	%p94, %rd402, %rd673;
setp.eq.s32	%p95, %r331, 0;
and.pred %p96, %p95, %p94;
selp.b64	%rd673, %rd402, %rd673, %p96;
or.b32 %r331, %r182, %r331;

BB47_77:
mov.u32 %r330, %r331;
mov.u64 %rd672, %rd673;
bar.sync 0;
@%p72 bra BB47_79;

st.shared.u64 [%rd47], %rd672;
st.shared.u32 [%rd47+8], %r330;

BB47_79:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r183, %r3, -14;
setp.lt.s32	%p98, %r183, %r286;
and.pred %p99, %p98, %p7;
@!%p99 bra BB47_81;
bra.uni BB47_80;

BB47_80:
ld.shared.u32 %r184, [%rd47+-248];
ld.shared.u64 %rd403, [%rd47+-256];
setp.ge.s64	%p100, %rd403, %rd672;
setp.eq.s32	%p101, %r330, 0;
and.pred %p102, %p101, %p100;
selp.b64	%rd672, %rd403, %rd672, %p102;
or.b32 %r330, %r184, %r330;

BB47_81:
mov.u32 %r329, %r330;
mov.u64 %rd671, %rd672;
bar.sync 0;
@%p72 bra BB47_83;

st.shared.u64 [%rd47], %rd671;
st.shared.u32 [%rd47+8], %r329;

BB47_83:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r185, %r3, -30;
setp.lt.s32	%p104, %r185, %r286;
and.pred %p105, %p104, %p8;
@!%p105 bra BB47_85;
bra.uni BB47_84;

BB47_84:
ld.shared.u32 %r186, [%rd47+-504];
ld.shared.u64 %rd404, [%rd47+-512];
setp.ge.s64	%p106, %rd404, %rd671;
setp.eq.s32	%p107, %r329, 0;
and.pred %p108, %p107, %p106;
selp.b64	%rd671, %rd404, %rd671, %p108;
or.b32 %r329, %r186, %r329;

BB47_85:
mov.u32 %r328, %r329;
mov.u64 %rd670, %rd671;
bar.sync 0;
@%p72 bra BB47_87;

st.shared.u64 [%rd47], %rd670;
st.shared.u32 [%rd47+8], %r328;

BB47_87:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r187, %r3, -62;
setp.lt.s32	%p110, %r187, %r286;
and.pred %p111, %p110, %p9;
@!%p111 bra BB47_89;
bra.uni BB47_88;

BB47_88:
ld.shared.u32 %r188, [%rd47+-1016];
ld.shared.u64 %rd405, [%rd47+-1024];
setp.ge.s64	%p112, %rd405, %rd670;
setp.eq.s32	%p113, %r328, 0;
and.pred %p114, %p113, %p112;
selp.b64	%rd670, %rd405, %rd670, %p114;
or.b32 %r328, %r188, %r328;

BB47_89:
mov.u32 %r327, %r328;
mov.u64 %rd669, %rd670;
bar.sync 0;
@%p72 bra BB47_91;

st.shared.u64 [%rd47], %rd669;
st.shared.u32 [%rd47+8], %r327;

BB47_91:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r189, %r3, -126;
setp.lt.s32	%p116, %r189, %r286;
and.pred %p117, %p116, %p10;
@!%p117 bra BB47_93;
bra.uni BB47_92;

BB47_92:
ld.shared.u32 %r190, [%rd47+-2040];
ld.shared.u64 %rd406, [%rd47+-2048];
setp.ge.s64	%p118, %rd406, %rd669;
setp.eq.s32	%p119, %r327, 0;
and.pred %p120, %p119, %p118;
selp.b64	%rd669, %rd406, %rd669, %p120;
or.b32 %r327, %r190, %r327;

BB47_93:
bar.sync 0;
@%p72 bra BB47_95;

st.shared.u64 [%rd47], %rd669;
st.shared.u32 [%rd47+8], %r327;

BB47_95:
setp.lt.s32	%p11, %r1, %r286;
bar.sync 0;
add.s32 %r191, %r286, -1;
mul.wide.s32 %rd407, %r191, 16;
add.s64 %rd408, %rd43, %rd407;
ld.shared.u32 %r289, [%rd408+8];
ld.shared.u64 %rd593, [%rd408];
ld.shared.v4.u8 {%rs54, %rs55, %rs56, %rs57}, [%rd408+12];
mov.u16 %rs8, %rs57;
mov.u16 %rs7, %rs56;
mov.u16 %rs6, %rs55;
mov.u16 %rs5, %rs54;
not.pred %p122, %p11;
or.pred %p124, %p1, %p122;
selp.b64	%rd591, %rd57, %rd669, %p11;
selp.b32	%r287, %r4, %r327, %p11;
@%p124 bra BB47_97;

ld.shared.u64 %rd591, [%rd47+-16];
ld.shared.u32 %r287, [%rd47+-8];

BB47_97:
bar.sync 0;
@%p72 bra BB47_99;

st.shared.u64 [%rd47], %rd591;
st.shared.u32 [%rd47+8], %r287;

BB47_99:
bar.sync 0;

BB47_121:
@%p56 bra BB47_123;

ld.shared.u64 %rd594, [%rd47];
ld.shared.u32 %r290, [%rd47+8];

BB47_123:
bar.sync 0;
mul.wide.s32 %rd419, %r8, 16;
add.s64 %rd133, %rd41, %rd419;
setp.ge.u64	%p163, %rd41, %rd133;
@%p163 bra BB47_125;

ld.local.u64 %rd420, [%rd41];
ld.local.u32 %r202, [%rd41+8];
setp.eq.s32	%p164, %r202, 0;
setp.ge.s64	%p165, %rd594, %rd420;
and.pred %p166, %p164, %p165;
selp.b64	%rd594, %rd594, %rd420, %p166;
or.b32 %r290, %r202, %r290;
st.shared.u64 [%rd50], %rd594;
st.shared.u32 [%rd50+8], %r290;

BB47_125:
setp.ge.u64	%p167, %rd51, %rd133;
@%p167 bra BB47_127;

ld.local.u64 %rd421, [%rd41+16];
ld.local.u32 %r203, [%rd41+24];
setp.eq.s32	%p168, %r203, 0;
setp.ge.s64	%p169, %rd594, %rd421;
and.pred %p170, %p168, %p169;
selp.b64	%rd594, %rd594, %rd421, %p170;
or.b32 %r290, %r203, %r290;
st.shared.u64 [%rd50+16], %rd594;
st.shared.u32 [%rd50+24], %r290;

BB47_127:
add.s64 %rd422, %rd51, 16;
setp.ge.u64	%p171, %rd422, %rd133;
@%p171 bra BB47_129;

ld.local.u64 %rd423, [%rd41+32];
ld.local.u32 %r204, [%rd41+40];
setp.eq.s32	%p172, %r204, 0;
setp.ge.s64	%p173, %rd594, %rd423;
and.pred %p174, %p172, %p173;
selp.b64	%rd424, %rd594, %rd423, %p174;
or.b32 %r205, %r204, %r290;
st.shared.u64 [%rd50+32], %rd424;
st.shared.u32 [%rd50+40], %r205;

BB47_129:
bar.sync 0;
@%p45 bra BB47_140;
bra.uni BB47_130;

BB47_140:
shl.b64 %rd435, %rd45, 2;
add.s64 %rd436, %rd55, %rd435;
ld.shared.u64 %rd437, [%rd47];
shl.b64 %rd438, %rd49, 3;
add.s64 %rd439, %rd56, %rd438;
ld.shared.u64 %rd440, [%rd47+4096];
ld.shared.u64 %rd441, [%rd47+8192];
st.global.u64 [%rd439], %rd437;
ld.shared.u32 %r212, [%rd47+8];
ld.shared.u32 %r213, [%rd47+4104];
ld.shared.u32 %r214, [%rd47+8200];
st.global.u32 [%rd436], %r212;
st.global.u64 [%rd439+-2048], %rd440;
st.global.u32 [%rd436+1024], %r213;
st.global.u64 [%rd439+-4096], %rd441;
st.global.u32 [%rd436+2048], %r214;
bra.uni BB47_141;

BB47_130:
add.s64 %rd138, %rd43, %rd380;
mov.u64 %rd596, %rd39;
mov.u64 %rd595, %rd43;
setp.ge.u64	%p175, %rd43, %rd138;
mov.u64 %rd601, %rd55;
mov.u64 %rd606, %rd56;
@%p175 bra BB47_141;

BB47_131:
mov.u64 %rd144, %rd606;
mov.u64 %rd143, %rd601;
sub.s64 %rd145, %rd77, %rd596;
setp.gt.s64	%p176, %rd145, 12272;
shl.b64 %rd426, %rd45, 4;
add.s64 %rd146, %rd595, %rd426;
shl.b64 %rd427, %rd52, 3;
add.s64 %rd147, %rd144, %rd427;
shl.b64 %rd428, %rd45, 2;
add.s64 %rd148, %rd143, %rd428;
@%p176 bra BB47_138;
bra.uni BB47_132;

BB47_138:
ld.shared.u64 %rd432, [%rd146];
ld.shared.u64 %rd433, [%rd146+4096];
ld.shared.u64 %rd434, [%rd146+8192];
st.global.u64 [%rd147+4096], %rd432;
ld.shared.u32 %r209, [%rd146+8];
ld.shared.u32 %r210, [%rd146+4104];
ld.shared.u32 %r211, [%rd146+8200];
st.global.u32 [%rd148], %r209;
st.global.u64 [%rd147+2048], %rd433;
st.global.u32 [%rd148+1024], %r210;
st.global.u64 [%rd147], %rd434;
st.global.u32 [%rd148+2048], %r211;
bra.uni BB47_139;

BB47_132:
shr.s64 %rd149, %rd145, 4;
setp.ge.s64	%p177, %rd45, %rd149;
@%p177 bra BB47_134;

ld.shared.u64 %rd429, [%rd146];
st.global.u64 [%rd147+4096], %rd429;
ld.shared.u32 %r206, [%rd146+8];
st.global.u32 [%rd148], %r206;

BB47_134:
setp.ge.s64	%p178, %rd53, %rd149;
@%p178 bra BB47_136;

ld.shared.u64 %rd430, [%rd146+4096];
st.global.u64 [%rd147+2048], %rd430;
ld.shared.u32 %r207, [%rd146+4104];
st.global.u32 [%rd148+1024], %r207;

BB47_136:
setp.ge.s64	%p179, %rd54, %rd149;
@%p179 bra BB47_139;

ld.shared.u64 %rd431, [%rd146+8192];
st.global.u64 [%rd147], %rd431;
ld.shared.u32 %r208, [%rd146+8200];
st.global.u32 [%rd148+2048], %r208;

BB47_139:
add.s64 %rd595, %rd595, 12288;
add.s64 %rd596, %rd596, 12288;
add.s64 %rd152, %rd144, -6144;
add.s64 %rd153, %rd143, 3072;
setp.lt.u64	%p180, %rd595, %rd138;
mov.u64 %rd601, %rd153;
mov.u64 %rd606, %rd152;
@%p180 bra BB47_131;

BB47_141:
mov.u64 %rd678, %rd593;
mov.u32 %r336, %r289;
bar.sync 0;
add.s64 %rd622, %rd59, -6144;
add.s64 %rd615, %rd58, 3072;
add.s64 %rd607, %rd56, -6144;
add.s64 %rd602, %rd55, 3072;
add.s64 %rd629, %rd60, -6144;
sub.s64 %rd442, %rd629, %rd34;
setp.gt.s64	%p181, %rd442, 0;
@%p181 bra BB47_29;
bra.uni BB47_258;

BB47_142:
setp.lt.s64	%p182, %rd40, 1;
@%p182 bra BB47_258;

cvt.s64.s32	%rd161, %r1;
mul.wide.s32 %rd162, %r1, -3;
mul.lo.s32 %r215, %r1, 3;
mul.wide.s32 %rd444, %r1, 16;
add.s64 %rd163, %rd39, %rd444;
cvta.to.local.u64 %rd164, %rd349;
not.b64 %rd165, %rd161;
mul.wide.s32 %rd446, %r215, 16;
add.s64 %rd166, %rd39, %rd446;
add.s64 %rd167, %rd164, 16;
add.s32 %r216, %r1, 256;
cvt.s64.s32	%rd168, %r216;
add.s32 %r217, %r1, 512;
cvt.s64.s32	%rd169, %r217;
add.s32 %r67, %r1, -2;
not.b64 %rd170, %rd169;
mul.wide.s32 %rd447, %r1, 8;
neg.s64 %rd171, %rd447;
add.s64 %rd172, %rd2, -4112;
mov.u64 %rd597, 0;
shl.b64 %rd454, %rd170, 3;
mov.u64 %rd600, %rd602;
mov.u64 %rd605, %rd607;
mov.u64 %rd613, %rd615;
mov.u64 %rd620, %rd622;
mov.u64 %rd627, %rd629;
mov.u64 %rd667, %rd678;
mov.u32 %r325, %r336;

BB47_144:
mov.u32 %r68, %r325;
mov.u64 %rd176, %rd667;
mov.u64 %rd625, %rd627;
mov.u64 %rd179, %rd625;
mov.u64 %rd618, %rd620;
mov.u64 %rd178, %rd618;
mov.u64 %rd611, %rd613;
mov.u64 %rd177, %rd611;
sub.s64 %rd448, %rd34, %rd179;
shr.u64 %rd449, %rd448, 3;
neg.s64 %rd450, %rd449;
cvt.u32.u64	%r218, %rd450;
mov.u32 %r219, 768;
min.s32 %r69, %r218, %r219;
setp.eq.s32	%p183, %r69, 768;
@%p183 bra BB47_155;
bra.uni BB47_145;

BB47_155:
shl.b64 %rd465, %rd161, 2;
add.s64 %rd466, %rd177, %rd465;
shl.b64 %rd467, %rd165, 3;
add.s64 %rd468, %rd178, %rd467;
ld.global.u64 %rd469, [%rd468];
st.u64 [%rd163], %rd469;
ld.global.u32 %r226, [%rd466];
st.u32 [%rd163+8], %r226;
ld.global.u64 %rd470, [%rd468+-2048];
st.u64 [%rd163+4096], %rd470;
ld.global.u32 %r227, [%rd466+1024];
st.u32 [%rd163+4104], %r227;
ld.global.u64 %rd471, [%rd468+-4096];
st.u64 [%rd163+8192], %rd471;
ld.global.u32 %r228, [%rd466+2048];
st.u32 [%rd163+8200], %r228;
mov.u64 %rd630, 768;
bra.uni BB47_156;

BB47_145:
mov.u64 %rd608, %rd39;
cvt.s64.s32	%rd630, %r69;
mul.wide.s32 %rd451, %r69, 8;
sub.s64 %rd182, %rd179, %rd451;
setp.lt.s32	%p184, %r69, 1;
mov.u64 %rd612, %rd177;
mov.u64 %rd619, %rd178;
mov.u64 %rd626, %rd179;
@%p184 bra BB47_156;

BB47_146:
mov.u64 %rd186, %rd626;
mov.u64 %rd185, %rd619;
mov.u64 %rd184, %rd612;
sub.s64 %rd452, %rd182, %rd186;
shr.s64 %rd453, %rd452, 3;
neg.s64 %rd187, %rd453;
setp.gt.s64	%p185, %rd187, 767;
add.s64 %rd188, %rd185, %rd454;
shl.b64 %rd455, %rd161, 4;
add.s64 %rd189, %rd608, %rd455;
shl.b64 %rd456, %rd161, 2;
add.s64 %rd190, %rd184, %rd456;
@%p185 bra BB47_153;
bra.uni BB47_147;

BB47_153:
ld.global.u64 %rd460, [%rd188+4096];
st.u64 [%rd189], %rd460;
ld.global.u32 %r223, [%rd190];
st.u32 [%rd189+8], %r223;
ld.global.u64 %rd461, [%rd188+2048];
st.u64 [%rd189+4096], %rd461;
ld.global.u32 %r224, [%rd190+1024];
st.u32 [%rd189+4104], %r224;
ld.global.u64 %rd462, [%rd188];
st.u64 [%rd189+8192], %rd462;
ld.global.u32 %r225, [%rd190+2048];
st.u32 [%rd189+8200], %r225;
bra.uni BB47_154;

BB47_147:
setp.ge.s64	%p186, %rd161, %rd187;
@%p186 bra BB47_149;

ld.global.u64 %rd457, [%rd188+4096];
st.u64 [%rd189], %rd457;
ld.global.u32 %r220, [%rd190];
st.u32 [%rd189+8], %r220;

BB47_149:
setp.ge.s64	%p187, %rd168, %rd187;
@%p187 bra BB47_151;

ld.global.u64 %rd458, [%rd188+2048];
st.u64 [%rd189+4096], %rd458;
ld.global.u32 %r221, [%rd190+1024];
st.u32 [%rd189+4104], %r221;

BB47_151:
setp.ge.s64	%p188, %rd169, %rd187;
@%p188 bra BB47_154;

ld.global.u64 %rd459, [%rd188];
st.u64 [%rd189+8192], %rd459;
ld.global.u32 %r222, [%rd190+2048];
st.u32 [%rd189+8200], %r222;

BB47_154:
add.s64 %rd191, %rd185, -6144;
add.s64 %rd192, %rd184, 3072;
add.s64 %rd608, %rd608, 12288;
add.s64 %rd194, %rd186, -6144;
sub.s64 %rd463, %rd194, %rd182;
setp.gt.s64	%p189, %rd463, 0;
mov.u64 %rd612, %rd192;
mov.u64 %rd619, %rd191;
mov.u64 %rd626, %rd194;
@%p189 bra BB47_146;

BB47_156:
bar.sync 0;
shl.b64 %rd472, %rd630, 4;
add.s64 %rd196, %rd39, %rd472;
and.b64 %rd473, %rd630, 1152921504606846975;
mov.u64 %rd680, 0;
st.local.u64 [%rd41], %rd680;
st.local.u64 [%rd41+16], %rd680;
st.local.u64 [%rd41+32], %rd680;
mov.u32 %r338, 0;
st.local.u32 [%rd41+8], %r338;
st.local.u32 [%rd41+24], %r338;
st.local.u32 [%rd41+40], %r338;
cvt.u32.u64	%r70, %rd630;
add.s64 %rd475, %rd473, %rd162;
cvt.u32.u64	%r230, %rd475;
mov.u32 %r231, 3;
min.s32 %r71, %r230, %r231;
max.s32 %r72, %r71, %r338;
setp.gt.u32	%p190, %r72, 2;
@%p190 bra BB47_163;
bra.uni BB47_157;

BB47_163:
ld.u64 %rd480, [%rd166];
st.local.u64 [%rd41], %rd480;
ld.u32 %r235, [%rd166+8];
st.local.u32 [%rd41+8], %r235;
ld.u64 %rd481, [%rd166+16];
st.local.u64 [%rd41+16], %rd481;
ld.u32 %r236, [%rd166+24];
st.local.u32 [%rd41+24], %r236;
ld.u64 %rd482, [%rd166+32];
st.local.u64 [%rd41+32], %rd482;
ld.u32 %r237, [%rd166+40];
st.local.u32 [%rd41+40], %r237;
bra.uni BB47_164;

BB47_157:
setp.lt.s32	%p191, %r71, 1;
mov.u64 %rd633, %rd164;
@%p191 bra BB47_159;

ld.u64 %rd477, [%rd166];
st.local.u64 [%rd41], %rd477;
ld.u32 %r232, [%rd166+8];
st.local.u32 [%rd41+8], %r232;
mov.u64 %rd633, %rd167;

BB47_159:
mov.u64 %rd631, %rd633;
mov.u64 %rd632, %rd631;
setp.lt.s32	%p192, %r72, 2;
@%p192 bra BB47_161;

ld.u64 %rd478, [%rd166+16];
st.local.u64 [%rd632], %rd478;
ld.u32 %r233, [%rd166+24];
st.local.u32 [%rd632+8], %r233;
add.s64 %rd632, %rd632, 16;

BB47_161:
setp.lt.s32	%p193, %r72, 3;
@%p193 bra BB47_164;

ld.u64 %rd479, [%rd166+32];
st.local.u64 [%rd632], %rd479;
ld.u32 %r234, [%rd166+40];
st.local.u32 [%rd632+8], %r234;

BB47_164:
setp.eq.s32	%p194, %r72, 0;
@%p194 bra BB47_169;

ld.local.u64 %rd680, [%rd164];
ld.local.u32 %r338, [%rd164+8];
mul.wide.u32 %rd484, %r72, 16;
add.s64 %rd485, %rd484, 68719476720;
shr.u64 %rd486, %rd485, 4;
cvt.u32.u64	%r74, %rd486;
setp.lt.s32	%p195, %r74, 1;
@%p195 bra BB47_167;

ld.local.u64 %rd487, [%rd41+16];
ld.local.u32 %r239, [%rd41+24];
setp.eq.s32	%p196, %r239, 0;
setp.ge.s64	%p197, %rd680, %rd487;
and.pred %p198, %p196, %p197;
selp.b64	%rd680, %rd680, %rd487, %p198;
or.b32 %r338, %r239, %r338;

BB47_167:
setp.lt.s32	%p199, %r74, 2;
@%p199 bra BB47_169;

ld.local.u64 %rd488, [%rd41+32];
ld.local.u32 %r240, [%rd41+40];
setp.eq.s32	%p200, %r240, 0;
setp.ge.s64	%p201, %rd680, %rd488;
and.pred %p202, %p200, %p201;
selp.b64	%rd680, %rd680, %rd488, %p202;
or.b32 %r338, %r240, %r338;

BB47_169:
bar.sync 0;
@%p194 bra BB47_171;

st.u64 [%rd163], %rd680;
st.u32 [%rd163+8], %r338;

BB47_171:
bar.sync 0;
setp.gt.s32	%p204, %r70, 767;
mov.u32 %r291, 256;
@%p204 bra BB47_173;

add.s32 %r242, %r70, 2;
mul.hi.s32 %r243, %r242, 1431655766;
shr.u32 %r244, %r243, 31;
add.s32 %r291, %r243, %r244;

BB47_173:
setp.eq.s32	%p205, %r291, 256;
@%p205 bra BB47_215;
bra.uni BB47_174;

BB47_215:
@%p24 bra BB47_217;

ld.u64 %rd501, [%rd39];
ld.u32 %r262, [%rd39+8];
setp.eq.s32	%p265, %r262, 0;
setp.ge.s64	%p266, %rd176, %rd501;
and.pred %p267, %p265, %p266;
selp.b64	%rd502, %rd176, %rd501, %p267;
or.b32 %r263, %r262, %r68;
st.u64 [%rd39], %rd502;
st.u32 [%rd39+8], %r263;

BB47_217:
setp.lt.s32	%p22, %r1, 1;
ld.u64 %rd635, [%rd163];
ld.u32 %r293, [%rd163+8];
bar.sync 0;
@%p22 bra BB47_219;

ld.u32 %r264, [%rd163+-8];
ld.u64 %rd503, [%rd163+-16];
setp.ge.s64	%p268, %rd503, %rd635;
setp.eq.s32	%p269, %r293, 0;
and.pred %p270, %p269, %p268;
selp.b64	%rd635, %rd503, %rd635, %p270;
or.b32 %r293, %r264, %r293;

BB47_219:
bar.sync 0;
st.u64 [%rd163], %rd635;
st.u32 [%rd163+8], %r293;
bar.sync 0;
setp.lt.s32	%p271, %r1, 2;
@%p271 bra BB47_221;

ld.u32 %r265, [%rd163+-24];
ld.u64 %rd504, [%rd163+-32];
setp.ge.s64	%p272, %rd504, %rd635;
setp.eq.s32	%p273, %r293, 0;
and.pred %p274, %p273, %p272;
selp.b64	%rd635, %rd504, %rd635, %p274;
or.b32 %r293, %r265, %r293;

BB47_221:
bar.sync 0;
st.u64 [%rd163], %rd635;
st.u32 [%rd163+8], %r293;
bar.sync 0;
setp.lt.s32	%p275, %r1, 4;
@%p275 bra BB47_223;

ld.u32 %r266, [%rd163+-56];
ld.u64 %rd505, [%rd163+-64];
setp.ge.s64	%p276, %rd505, %rd635;
setp.eq.s32	%p277, %r293, 0;
and.pred %p278, %p277, %p276;
selp.b64	%rd635, %rd505, %rd635, %p278;
or.b32 %r293, %r266, %r293;

BB47_223:
bar.sync 0;
st.u64 [%rd163], %rd635;
st.u32 [%rd163+8], %r293;
bar.sync 0;
setp.lt.s32	%p279, %r1, 8;
@%p279 bra BB47_225;

ld.u32 %r267, [%rd163+-120];
ld.u64 %rd506, [%rd163+-128];
setp.ge.s64	%p280, %rd506, %rd635;
setp.eq.s32	%p281, %r293, 0;
and.pred %p282, %p281, %p280;
selp.b64	%rd635, %rd506, %rd635, %p282;
or.b32 %r293, %r267, %r293;

BB47_225:
bar.sync 0;
st.u64 [%rd163], %rd635;
st.u32 [%rd163+8], %r293;
bar.sync 0;
setp.lt.s32	%p283, %r1, 16;
@%p283 bra BB47_227;

ld.u32 %r268, [%rd163+-248];
ld.u64 %rd507, [%rd163+-256];
setp.ge.s64	%p284, %rd507, %rd635;
setp.eq.s32	%p285, %r293, 0;
and.pred %p286, %p285, %p284;
selp.b64	%rd635, %rd507, %rd635, %p286;
or.b32 %r293, %r268, %r293;

BB47_227:
bar.sync 0;
st.u64 [%rd163], %rd635;
st.u32 [%rd163+8], %r293;
bar.sync 0;
setp.lt.s32	%p287, %r1, 32;
@%p287 bra BB47_229;

ld.u32 %r269, [%rd163+-504];
ld.u64 %rd508, [%rd163+-512];
setp.ge.s64	%p288, %rd508, %rd635;
setp.eq.s32	%p289, %r293, 0;
and.pred %p290, %p289, %p288;
selp.b64	%rd635, %rd508, %rd635, %p290;
or.b32 %r293, %r269, %r293;

BB47_229:
bar.sync 0;
st.u64 [%rd163], %rd635;
st.u32 [%rd163+8], %r293;
bar.sync 0;
setp.lt.s32	%p291, %r1, 64;
@%p291 bra BB47_231;

ld.u32 %r270, [%rd163+-1016];
ld.u64 %rd509, [%rd163+-1024];
setp.ge.s64	%p292, %rd509, %rd635;
setp.eq.s32	%p293, %r293, 0;
and.pred %p294, %p293, %p292;
selp.b64	%rd635, %rd509, %rd635, %p294;
or.b32 %r293, %r270, %r293;

BB47_231:
bar.sync 0;
st.u64 [%rd163], %rd635;
st.u32 [%rd163+8], %r293;
bar.sync 0;
setp.lt.s32	%p295, %r1, 128;
@%p295 bra BB47_233;

ld.u32 %r271, [%rd163+-2040];
ld.u64 %rd510, [%rd163+-2048];
setp.ge.s64	%p296, %rd510, %rd635;
setp.eq.s32	%p297, %r293, 0;
and.pred %p298, %p297, %p296;
selp.b64	%rd635, %rd510, %rd635, %p298;
or.b32 %r293, %r271, %r293;

BB47_233:
bar.sync 0;
st.u64 [%rd163], %rd635;
st.u32 [%rd163+8], %r293;
bar.sync 0;
ld.u32 %r337, [%rd39+4088];
ld.u64 %rd679, [%rd39+4080];
ld.v4.u8 {%rs66, %rs67, %rs68, %rs69}, [%rd39+4092];
mov.u16 %rs24, %rs69;
mov.u16 %rs23, %rs68;
mov.u16 %rs22, %rs67;
mov.u16 %rs21, %rs66;
mov.u64 %rd657, %rd176;
mov.u32 %r315, %r68;
@%p1 bra BB47_235;

ld.u64 %rd657, [%rd163+-16];
ld.u32 %r315, [%rd163+-8];

BB47_235:
bar.sync 0;
st.u64 [%rd163], %rd657;
st.u32 [%rd163+8], %r315;
bar.sync 0;
bra.uni BB47_236;

BB47_174:
@%p24 bra BB47_176;

ld.u64 %rd489, [%rd39];
ld.u32 %r245, [%rd39+8];
setp.eq.s32	%p207, %r245, 0;
setp.ge.s64	%p208, %rd176, %rd489;
and.pred %p209, %p207, %p208;
selp.b64	%rd490, %rd176, %rd489, %p209;
or.b32 %r246, %r245, %r68;
st.u64 [%rd39], %rd490;
st.u32 [%rd39+8], %r246;

BB47_176:
setp.ge.s32	%p210, %r1, %r291;
mov.u64 %rd666, %rd176;
mov.u32 %r324, %r68;
@%p210 bra BB47_178;

ld.u64 %rd207, [%rd163];
ld.u32 %r81, [%rd163+8];
mov.u64 %rd666, %rd207;
mov.u32 %r324, %r81;

BB47_178:
mov.u32 %r307, %r324;
mov.u32 %r323, %r307;
mov.u64 %rd649, %rd666;
mov.u64 %rd665, %rd649;
bar.sync 0;
setp.le.s32	%p211, %r1, %r291;
setp.gt.s32	%p212, %r1, 0;
and.pred %p213, %p211, %p212;
@!%p213 bra BB47_180;
bra.uni BB47_179;

BB47_179:
ld.u32 %r247, [%rd163+-8];
ld.u64 %rd491, [%rd163+-16];
setp.ge.s64	%p214, %rd491, %rd665;
setp.eq.s32	%p215, %r323, 0;
and.pred %p216, %p215, %p214;
selp.b64	%rd665, %rd491, %rd665, %p216;
or.b32 %r323, %r247, %r323;

BB47_180:
mov.u32 %r322, %r323;
mov.u64 %rd664, %rd665;
bar.sync 0;
@%p210 bra BB47_182;

st.u64 [%rd163], %rd664;
st.u32 [%rd163+8], %r322;

BB47_182:
setp.gt.s32	%p14, %r1, 1;
bar.sync 0;
setp.lt.s32	%p218, %r67, %r291;
and.pred %p219, %p218, %p14;
@!%p219 bra BB47_184;
bra.uni BB47_183;

BB47_183:
ld.u32 %r248, [%rd163+-24];
ld.u64 %rd492, [%rd163+-32];
setp.ge.s64	%p220, %rd492, %rd664;
setp.eq.s32	%p221, %r322, 0;
and.pred %p222, %p221, %p220;
selp.b64	%rd664, %rd492, %rd664, %p222;
or.b32 %r322, %r248, %r322;

BB47_184:
mov.u32 %r321, %r322;
mov.u64 %rd663, %rd664;
bar.sync 0;
@%p210 bra BB47_186;

st.u64 [%rd163], %rd663;
st.u32 [%rd163+8], %r321;

BB47_186:
setp.gt.s32	%p15, %r1, 3;
bar.sync 0;
add.s32 %r249, %r67, -2;
setp.lt.s32	%p224, %r249, %r291;
and.pred %p225, %p224, %p15;
@!%p225 bra BB47_188;
bra.uni BB47_187;

BB47_187:
ld.u32 %r250, [%rd163+-56];
ld.u64 %rd493, [%rd163+-64];
setp.ge.s64	%p226, %rd493, %rd663;
setp.eq.s32	%p227, %r321, 0;
and.pred %p228, %p227, %p226;
selp.b64	%rd663, %rd493, %rd663, %p228;
or.b32 %r321, %r250, %r321;

BB47_188:
mov.u32 %r320, %r321;
mov.u64 %rd662, %rd663;
bar.sync 0;
@%p210 bra BB47_190;

st.u64 [%rd163], %rd662;
st.u32 [%rd163+8], %r320;

BB47_190:
setp.gt.s32	%p16, %r1, 7;
bar.sync 0;
add.s32 %r251, %r67, -6;
setp.lt.s32	%p230, %r251, %r291;
and.pred %p231, %p230, %p16;
@!%p231 bra BB47_192;
bra.uni BB47_191;

BB47_191:
ld.u32 %r252, [%rd163+-120];
ld.u64 %rd494, [%rd163+-128];
setp.ge.s64	%p232, %rd494, %rd662;
setp.eq.s32	%p233, %r320, 0;
and.pred %p234, %p233, %p232;
selp.b64	%rd662, %rd494, %rd662, %p234;
or.b32 %r320, %r252, %r320;

BB47_192:
mov.u32 %r319, %r320;
mov.u64 %rd661, %rd662;
bar.sync 0;
@%p210 bra BB47_194;

st.u64 [%rd163], %rd661;
st.u32 [%rd163+8], %r319;

BB47_194:
setp.gt.s32	%p17, %r1, 15;
bar.sync 0;
add.s32 %r253, %r67, -14;
setp.lt.s32	%p236, %r253, %r291;
and.pred %p237, %p236, %p17;
@!%p237 bra BB47_196;
bra.uni BB47_195;

BB47_195:
ld.u32 %r254, [%rd163+-248];
ld.u64 %rd495, [%rd163+-256];
setp.ge.s64	%p238, %rd495, %rd661;
setp.eq.s32	%p239, %r319, 0;
and.pred %p240, %p239, %p238;
selp.b64	%rd661, %rd495, %rd661, %p240;
or.b32 %r319, %r254, %r319;

BB47_196:
mov.u32 %r318, %r319;
mov.u64 %rd660, %rd661;
bar.sync 0;
@%p210 bra BB47_198;

st.u64 [%rd163], %rd660;
st.u32 [%rd163+8], %r318;

BB47_198:
setp.gt.s32	%p18, %r1, 31;
bar.sync 0;
add.s32 %r255, %r67, -30;
setp.lt.s32	%p242, %r255, %r291;
and.pred %p243, %p242, %p18;
@!%p243 bra BB47_200;
bra.uni BB47_199;

BB47_199:
ld.u32 %r256, [%rd163+-504];
ld.u64 %rd496, [%rd163+-512];
setp.ge.s64	%p244, %rd496, %rd660;
setp.eq.s32	%p245, %r318, 0;
and.pred %p246, %p245, %p244;
selp.b64	%rd660, %rd496, %rd660, %p246;
or.b32 %r318, %r256, %r318;

BB47_200:
mov.u32 %r317, %r318;
mov.u64 %rd659, %rd660;
bar.sync 0;
@%p210 bra BB47_202;

st.u64 [%rd163], %rd659;
st.u32 [%rd163+8], %r317;

BB47_202:
setp.gt.s32	%p19, %r1, 63;
bar.sync 0;
add.s32 %r257, %r67, -62;
setp.lt.s32	%p248, %r257, %r291;
and.pred %p249, %p248, %p19;
@!%p249 bra BB47_204;
bra.uni BB47_203;

BB47_203:
ld.u32 %r258, [%rd163+-1016];
ld.u64 %rd497, [%rd163+-1024];
setp.ge.s64	%p250, %rd497, %rd659;
setp.eq.s32	%p251, %r317, 0;
and.pred %p252, %p251, %p250;
selp.b64	%rd659, %rd497, %rd659, %p252;
or.b32 %r317, %r258, %r317;

BB47_204:
mov.u32 %r316, %r317;
mov.u64 %rd658, %rd659;
bar.sync 0;
@%p210 bra BB47_206;

st.u64 [%rd163], %rd658;
st.u32 [%rd163+8], %r316;

BB47_206:
setp.gt.s32	%p20, %r1, 127;
bar.sync 0;
add.s32 %r259, %r67, -126;
setp.lt.s32	%p254, %r259, %r291;
and.pred %p255, %p254, %p20;
@!%p255 bra BB47_208;
bra.uni BB47_207;

BB47_207:
ld.u32 %r260, [%rd163+-2040];
ld.u64 %rd498, [%rd163+-2048];
setp.ge.s64	%p256, %rd498, %rd658;
setp.eq.s32	%p257, %r316, 0;
and.pred %p258, %p257, %p256;
selp.b64	%rd658, %rd498, %rd658, %p258;
or.b32 %r316, %r260, %r316;

BB47_208:
bar.sync 0;
@%p210 bra BB47_210;

st.u64 [%rd163], %rd658;
st.u32 [%rd163+8], %r316;

BB47_210:
setp.lt.s32	%p21, %r1, %r291;
bar.sync 0;
add.s32 %r261, %r291, -1;
mul.wide.s32 %rd499, %r261, 16;
add.s64 %rd500, %rd39, %rd499;
ld.u32 %r337, [%rd500+8];
ld.u64 %rd679, [%rd500];
ld.v4.u8 {%rs62, %rs63, %rs64, %rs65}, [%rd500+12];
mov.u16 %rs20, %rs65;
mov.u16 %rs19, %rs64;
mov.u16 %rs18, %rs63;
mov.u16 %rs17, %rs62;
not.pred %p260, %p21;
or.pred %p262, %p1, %p260;
selp.b64	%rd634, %rd176, %rd658, %p21;
selp.b32	%r292, %r68, %r316, %p21;
@%p262 bra BB47_212;

ld.u64 %rd634, [%rd163+-16];
ld.u32 %r292, [%rd163+-8];

BB47_212:
bar.sync 0;
@%p210 bra BB47_214;

st.u64 [%rd163], %rd634;
st.u32 [%rd163+8], %r292;

BB47_214:
bar.sync 0;

BB47_236:
@%p194 bra BB47_238;

ld.u64 %rd680, [%rd163];
ld.u32 %r338, [%rd163+8];

BB47_238:
bar.sync 0;
mul.wide.s32 %rd511, %r72, 16;
add.s64 %rd252, %rd41, %rd511;
setp.ge.u64	%p301, %rd41, %rd252;
@%p301 bra BB47_240;

ld.local.u64 %rd512, [%rd41];
ld.local.u32 %r272, [%rd41+8];
setp.eq.s32	%p302, %r272, 0;
setp.ge.s64	%p303, %rd680, %rd512;
and.pred %p304, %p302, %p303;
selp.b64	%rd680, %rd680, %rd512, %p304;
or.b32 %r338, %r272, %r338;
st.u64 [%rd166], %rd680;
st.u32 [%rd166+8], %r338;

BB47_240:
setp.ge.u64	%p305, %rd167, %rd252;
@%p305 bra BB47_242;

ld.local.u64 %rd513, [%rd41+16];
ld.local.u32 %r273, [%rd41+24];
setp.eq.s32	%p306, %r273, 0;
setp.ge.s64	%p307, %rd680, %rd513;
and.pred %p308, %p306, %p307;
selp.b64	%rd680, %rd680, %rd513, %p308;
or.b32 %r338, %r273, %r338;
st.u64 [%rd166+16], %rd680;
st.u32 [%rd166+24], %r338;

BB47_242:
add.s64 %rd514, %rd167, 16;
setp.ge.u64	%p309, %rd514, %rd252;
@%p309 bra BB47_244;

ld.local.u64 %rd515, [%rd41+32];
ld.local.u32 %r274, [%rd41+40];
setp.eq.s32	%p310, %r274, 0;
setp.ge.s64	%p311, %rd680, %rd515;
and.pred %p312, %p310, %p311;
selp.b64	%rd516, %rd680, %rd515, %p312;
or.b32 %r275, %r274, %r338;
st.u64 [%rd166+32], %rd516;
st.u32 [%rd166+40], %r275;

BB47_244:
bar.sync 0;
@%p183 bra BB47_256;
bra.uni BB47_245;

BB47_256:
shl.b64 %rd532, %rd161, 2;
add.s64 %rd533, %rd600, %rd532;
ld.u64 %rd534, [%rd163];
shl.b64 %rd535, %rd165, 3;
add.s64 %rd536, %rd605, %rd535;
st.global.u64 [%rd536], %rd534;
ld.u32 %r282, [%rd163+8];
st.global.u32 [%rd533], %r282;
ld.u64 %rd537, [%rd163+4096];
st.global.u64 [%rd536+-2048], %rd537;
ld.u32 %r283, [%rd163+4104];
st.global.u32 [%rd533+1024], %r283;
ld.u64 %rd538, [%rd163+8192];
st.global.u64 [%rd536+-4096], %rd538;
ld.u32 %r284, [%rd163+8200];
st.global.u32 [%rd533+2048], %r284;
bra.uni BB47_257;

BB47_245:
setp.ge.u64	%p313, %rd39, %rd196;
@%p313 bra BB47_257;

mul.lo.s64 %rd518, %rd597, 768;
add.s64 %rd519, %rd161, %rd518;
shl.b64 %rd520, %rd519, 2;
add.s64 %rd681, %rd3, %rd520;
mov.u64 %rd682, 0;
mov.u64 %rd683, %rd171;

BB47_247:
mov.u64 %rd261, %rd683;
mul.lo.s64 %rd571, %rd597, 3072;
shl.b64 %rd570, %rd571, 1;
neg.s64 %rd569, %rd570;
add.s64 %rd523, %rd39, %rd682;
sub.s64 %rd262, %rd196, %rd523;
setp.gt.s64	%p314, %rd262, 12272;
add.s64 %rd263, %rd163, %rd682;
add.s64 %rd524, %rd172, %rd261;
add.s64 %rd264, %rd524, %rd569;
@%p314 bra BB47_254;
bra.uni BB47_248;

BB47_254:
ld.u64 %rd528, [%rd263];
st.global.u64 [%rd264+4096], %rd528;
ld.u32 %r279, [%rd263+8];
st.global.u32 [%rd681+4], %r279;
ld.u64 %rd529, [%rd263+4096];
st.global.u64 [%rd264+2048], %rd529;
ld.u32 %r280, [%rd263+4104];
st.global.u32 [%rd681+1028], %r280;
ld.u64 %rd530, [%rd263+8192];
st.global.u64 [%rd264], %rd530;
ld.u32 %r281, [%rd263+8200];
st.global.u32 [%rd681+2052], %r281;
bra.uni BB47_255;

BB47_248:
shr.s64 %rd265, %rd262, 4;
setp.ge.s64	%p315, %rd161, %rd265;
@%p315 bra BB47_250;

ld.u64 %rd525, [%rd263];
st.global.u64 [%rd264+4096], %rd525;
ld.u32 %r276, [%rd263+8];
st.global.u32 [%rd681+4], %r276;

BB47_250:
setp.ge.s64	%p316, %rd168, %rd265;
@%p316 bra BB47_252;

ld.u64 %rd526, [%rd263+4096];
st.global.u64 [%rd264+2048], %rd526;
ld.u32 %r277, [%rd263+4104];
st.global.u32 [%rd681+1028], %r277;

BB47_252:
setp.ge.s64	%p317, %rd169, %rd265;
@%p317 bra BB47_255;

ld.u64 %rd527, [%rd263+8192];
st.global.u64 [%rd264], %rd527;
ld.u32 %r278, [%rd263+8200];
st.global.u32 [%rd681+2052], %r278;

BB47_255:
add.s64 %rd266, %rd261, -6144;
add.s64 %rd682, %rd682, 12288;
add.s64 %rd531, %rd39, %rd682;
add.s64 %rd681, %rd681, 3072;
setp.lt.u64	%p318, %rd531, %rd196;
mov.u64 %rd683, %rd266;
@%p318 bra BB47_247;

BB47_257:
mov.u64 %rd667, %rd679;
mov.u32 %r325, %r337;
bar.sync 0;
add.s64 %rd620, %rd178, -6144;
add.s64 %rd613, %rd177, 3072;
add.s64 %rd605, %rd605, -6144;
add.s64 %rd600, %rd600, 3072;
add.s64 %rd627, %rd179, -6144;
sub.s64 %rd539, %rd627, %rd34;
setp.gt.s64	%p319, %rd539, 0;
add.s64 %rd597, %rd597, 1;
@%p319 bra BB47_144;

BB47_258:
@%p24 bra BB47_274;


	{ 
.reg .pred p; 
isspacep.shared p, %rd39; 
selp.u32 %r285, 1, 0, p; 
} 


	setp.eq.s32	%p321, %r285, 0;
@%p321 bra BB47_273;

mov.u64 %rd541, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd542, %rd541;
sub.s64 %rd277, %rd39, %rd542;
setp.eq.s64	%p322, %rd39, 0;
@%p322 bra BB47_274;

add.s64 %rd543, %rd277, -16;
add.s64 %rd545, %rd541, %rd543;
add.s64 %rd279, %rd542, %rd543;
ld.shared.u8 %rs70, [%rd545];
or.b16 %rs71, %rs70, 1;
st.shared.u8 [%rd545], %rs71;
ld.shared.u64 %rd280, [%rd545+8];
setp.eq.s64	%p323, %rd280, 0;
mov.u64 %rd687, %rd279;
@%p323 bra BB47_267;

mov.u64 %rd281, %rd279;
ld.u8 %rs72, [%rd280];
and.b16 %rs73, %rs72, 1;
setp.eq.b16	%p324, %rs73, 1;
mov.u64 %rd687, %rd281;
@!%p324 bra BB47_267;
bra.uni BB47_263;

BB47_263:
ld.u64 %rd283, [%rd280];
shr.u64 %rd284, %rd283, 1;
add.s64 %rd285, %rd280, 16;
add.s64 %rd286, %rd285, %rd284;
ld.shared.u64 %rd547, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p325, %rd286, %rd547;
mov.u64 %rd687, %rd280;
@%p325 bra BB47_267;

ld.u8 %rs74, [%rd286];
and.b16 %rs75, %rs74, 1;
setp.eq.b16	%p326, %rs75, 1;
mov.u64 %rd684, %rd280;
mov.u64 %rd687, %rd684;
@!%p326 bra BB47_267;
bra.uni BB47_265;

BB47_265:
ld.u64 %rd548, [%rd286];
shr.u64 %rd549, %rd548, 1;
add.s64 %rd550, %rd549, %rd284;
add.s64 %rd551, %rd550, 16;
shl.b64 %rd552, %rd551, 1;
and.b64 %rd553, %rd283, 1;
or.b64 %rd554, %rd552, %rd553;
st.u64 [%rd280], %rd554;
and.b64 %rd287, %rd551, 9223372036854775807;
add.s64 %rd555, %rd285, %rd287;
ld.shared.u64 %rd556, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p327, %rd555, %rd556;
mov.u64 %rd685, %rd280;
mov.u64 %rd687, %rd685;
@%p327 bra BB47_267;

add.s64 %rd557, %rd287, %rd285;
st.u64 [%rd557+8], %rd280;
mov.u64 %rd687, %rd280;

BB47_267:
ld.u64 %rd290, [%rd687];
shr.u64 %rd291, %rd290, 1;
add.s64 %rd292, %rd687, 16;
add.s64 %rd293, %rd292, %rd291;
ld.shared.u64 %rd558, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p328, %rd293, %rd558;
@%p328 bra BB47_271;

ld.u8 %rs76, [%rd293];
and.b16 %rs77, %rs76, 1;
setp.eq.b16	%p329, %rs77, 1;
@!%p329 bra BB47_274;
bra.uni BB47_269;

BB47_269:
ld.u64 %rd559, [%rd293];
shr.u64 %rd560, %rd559, 1;
add.s64 %rd561, %rd560, %rd291;
add.s64 %rd562, %rd561, 16;
shl.b64 %rd563, %rd562, 1;
and.b64 %rd564, %rd290, 1;
or.b64 %rd565, %rd563, %rd564;
st.u64 [%rd687], %rd565;
and.b64 %rd294, %rd562, 9223372036854775807;
add.s64 %rd566, %rd292, %rd294;
ld.shared.u64 %rd567, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p330, %rd566, %rd567;
@%p330 bra BB47_274;

add.s64 %rd568, %rd294, %rd292;
st.u64 [%rd568+8], %rd687;
bra.uni BB47_274;

BB47_273:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd39;
call.uni 
free, 
(
param0
);


	}

BB47_274:
bar.sync 0;

BB47_275:
ret;

BB47_271:
setp.lt.u64	%p331, %rd293, %rd687;
@%p331 bra BB47_274;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd687;
bra.uni BB47_274;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm5EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEENS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_SY_EEEENS2_21aligned_decompositionIlEENSP_INSQ_INSG_IljSY_SY_SY_SY_SY_SY_SY_SY_EESU_SV_SV_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_7maximumIlEEEESY_SY_SY_SY_SY_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm5EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEENS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_SY_EEEENS2_21aligned_decompositionIlEENSP_INSQ_INSG_IljSY_SY_SY_SY_SY_SY_SY_SY_EESU_SV_SV_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_7maximumIlEEEESY_SY_SY_SY_SY_EEEEEEEEvT0__param_0[112]
)
.maxntid 128, 1, 1
{
.reg .pred %p<118>;
.reg .b16 %rs<39>;
.reg .b32 %r<149>;
.reg .b64 %rd<370>;


ld.param.v2.u32 {%r43, %r44}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm5EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEENS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_SY_EEEENS2_21aligned_decompositionIlEENSP_INSQ_INSG_IljSY_SY_SY_SY_SY_SY_SY_SY_EESU_SV_SV_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_7maximumIlEEEESY_SY_SY_SY_SY_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r45, %r46}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm5EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEENS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_SY_EEEENS2_21aligned_decompositionIlEENSP_INSQ_INSG_IljSY_SY_SY_SY_SY_SY_SY_SY_EESU_SV_SV_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_7maximumIlEEEESY_SY_SY_SY_SY_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd117, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm5EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEENS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_SY_EEEENS2_21aligned_decompositionIlEENSP_INSQ_INSG_IljSY_SY_SY_SY_SY_SY_SY_SY_EESU_SV_SV_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_7maximumIlEEEESY_SY_SY_SY_SY_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd116, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm5EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEENS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_SY_EEEENS2_21aligned_decompositionIlEENSP_INSQ_INSG_IljSY_SY_SY_SY_SY_SY_SY_SY_EESU_SV_SV_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_7maximumIlEEEESY_SY_SY_SY_SY_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd115, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm5EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEENS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_SY_EEEENS2_21aligned_decompositionIlEENSP_INSQ_INSG_IljSY_SY_SY_SY_SY_SY_SY_SY_EESU_SV_SV_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_7maximumIlEEEESY_SY_SY_SY_SY_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd114, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm5EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEENS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_SY_EEEENS2_21aligned_decompositionIlEENSP_INSQ_INSG_IljSY_SY_SY_SY_SY_SY_SY_SY_EESU_SV_SV_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_7maximumIlEEEESY_SY_SY_SY_SY_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd112, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm5EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEENS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_SY_EEEENS2_21aligned_decompositionIlEENSP_INSQ_INSG_IljSY_SY_SY_SY_SY_SY_SY_SY_EESU_SV_SV_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_7maximumIlEEEESY_SY_SY_SY_SY_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd111, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm5EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEENS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_SY_EEEENS2_21aligned_decompositionIlEENSP_INSQ_INSG_IljSY_SY_SY_SY_SY_SY_SY_SY_EESU_SV_SV_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_7maximumIlEEEESY_SY_SY_SY_SY_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd110, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm5EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEENS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_SY_EEEENS2_21aligned_decompositionIlEENSP_INSQ_INSG_IljSY_SY_SY_SY_SY_SY_SY_SY_EESU_SV_SV_EEEENS0_6detail7generic6detail22segmented_scan_functorIljNS_7maximumIlEEEESY_SY_SY_SY_SY_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p5, %r1, 0;
mov.u64 %rd118, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd119, %rd118;
setp.eq.s64	%p6, %rd119, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB48_2;

cvt.s64.s32	%rd120, %r45;
mov.u32 %r49, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r49;
mov.u64 %rd121, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd122, %rd121;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd122;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd120;

BB48_2:
cvta.to.global.u64 %rd3, %rd110;
cvta.to.global.u64 %rd4, %rd111;
mov.u32 %r50, %ctaid.x;
add.s32 %r2, %r50, %r44;
bar.sync 0;
cvt.s64.s32	%rd8, %r2;
mul.lo.s64 %rd123, %rd8, %rd114;
min.s64 %rd124, %rd116, %rd8;
add.s64 %rd125, %rd124, %rd123;
setp.lt.s64	%p8, %rd8, %rd116;
selp.u64	%rd126, 1, 0, %p8;
add.s64 %rd127, %rd126, %rd114;
add.s64 %rd128, %rd127, %rd125;
mul.lo.s64 %rd9, %rd125, %rd115;
mul.lo.s64 %rd129, %rd128, %rd115;
min.s64 %rd10, %rd129, %rd112;
shl.b64 %rd130, %rd9, 2;
add.s64 %rd131, %rd4, %rd130;
not.b64 %rd11, %rd9;
shl.b64 %rd132, %rd11, 3;
add.s64 %rd341, %rd3, %rd132;
ld.global.u64 %rd356, [%rd341];
ld.global.u32 %r139, [%rd131];
bar.sync 0;
@%p5 bra BB48_23;

ld.shared.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
mov.u64 %rd321, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd328, %rd321;
setp.eq.s64	%p10, %rd14, %rd328;
mov.u64 %rd326, %rd14;
@%p10 bra BB48_7;

mov.u64 %rd327, %rd326;

BB48_5:
mov.u64 %rd323, %rd328;
mov.u64 %rd326, %rd327;
mov.u64 %rd327, %rd323;
ld.shared.u8 %rs23, [%rd321];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p11, %rs24, 1;
not.pred %p12, %p11;
ld.shared.u64 %rd19, [%rd321];
setp.lt.u64	%p13, %rd19, 20480;
or.pred %p14, %p12, %p13;
@!%p14 bra BB48_7;
bra.uni BB48_6;

BB48_6:
shr.u64 %rd135, %rd19, 1;
add.s64 %rd136, %rd321, %rd135;
add.s64 %rd321, %rd136, 16;
add.s64 %rd137, %rd327, %rd135;
add.s64 %rd328, %rd137, 16;
setp.ne.s64	%p15, %rd328, %rd14;
mov.u64 %rd326, %rd327;
@%p15 bra BB48_5;

BB48_7:
setp.eq.s64	%p17, %rd326, %rd14;
mov.pred %p117, 0;
@%p17 bra BB48_9;

ld.u64 %rd139, [%rd326];
shr.u64 %rd140, %rd139, 1;
add.s64 %rd141, %rd326, %rd140;
add.s64 %rd332, %rd141, 16;
setp.ne.s64	%p117, %rd332, %rd14;

BB48_9:
@%p117 bra BB48_15;
bra.uni BB48_10;

BB48_15:
ld.u64 %rd30, [%rd332];
and.b64 %rd156, %rd30, -32;
setp.eq.s64	%p21, %rd156, 20480;
cvt.u16.u64	%rs38, %rd30;
@%p21 bra BB48_18;

add.s64 %rd31, %rd332, 16;
ld.u64 %rd157, [%rd332+10256];
and.b64 %rd158, %rd157, 1;
add.s64 %rd159, %rd30, -20512;
and.b64 %rd160, %rd159, -2;
or.b64 %rd161, %rd158, %rd160;
st.u64 [%rd332+10256], %rd161;
st.u64 [%rd332+10264], %rd332;
cvt.u16.u64	%rs26, %rd159;
or.b16 %rs27, %rs26, 1;
and.b64 %rd162, %rd30, 1;
or.b64 %rd163, %rd162, 20480;
st.u64 [%rd332], %rd163;
st.u8 [%rd332+10256], %rs27;
ld.u64 %rd164, [%rd332+10256];
shr.u64 %rd32, %rd164, 1;
add.s64 %rd165, %rd32, %rd31;
add.s64 %rd166, %rd165, 10256;
ld.shared.u64 %rd167, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p22, %rd166, %rd167;
cvt.u16.u64	%rs28, %rd30;
and.b16 %rs38, %rs28, 1;
@%p22 bra BB48_18;

add.s64 %rd168, %rd31, 10240;
st.u64 [%rd165+10264], %rd168;
ld.u8 %rs38, [%rd332];

BB48_18:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd332], %rs29;
bra.uni BB48_19;

BB48_10:
mov.u64 %rd143, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd144, %rd143;
sub.s64 %rd145, %rd14, %rd144;
add.s64 %rd146, %rd145, 10256;
ld.shared.u64 %rd147, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16];
setp.gt.u64	%p18, %rd146, %rd147;
mov.u64 %rd330, -1;
mov.u64 %rd331, %rd14;
@%p18 bra BB48_12;

add.s64 %rd25, %rd14, 10256;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd25;
mov.u64 %rd330, %rd25;
mov.u64 %rd331, %rd25;

BB48_12:
mov.u64 %rd26, %rd331;
setp.eq.s64	%p19, %rd330, -1;
@%p19 bra BB48_14;

mov.u64 %rd148, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd149, %rd148;
sub.s64 %rd150, %rd14, %rd149;
add.s64 %rd151, %rd148, %rd150;
ld.shared.u64 %rd152, [%rd151];
and.b64 %rd153, %rd152, 1;
or.b64 %rd154, %rd153, 20480;
st.shared.u64 [%rd151], %rd154;
st.shared.u64 [%rd151+8], %rd326;
mov.u16 %rs25, 0;
st.shared.u8 [%rd151], %rs25;

BB48_14:
mov.u64 %rd332, %rd14;
setp.eq.s64	%p20, %rd14, %rd26;
mov.u64 %rd333, 0;
@%p20 bra BB48_20;

BB48_19:
add.s64 %rd333, %rd332, 16;

BB48_20:
mov.u64 %rd334, %rd333;
setp.ne.s64	%p23, %rd333, 0;
@%p23 bra BB48_22;

mov.u64 %rd170, 10240;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd170;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd334, [retval0+0];


	}

BB48_22:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm5EEELm128EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result], %rd334;

BB48_23:
cvta.to.global.u64 %rd39, %rd117;
add.s64 %rd44, %rd110, %rd132;
mov.u64 %rd344, %rd44;
add.s64 %rd173, %rd130, %rd4;
add.s64 %rd338, %rd173, 4;
shl.b64 %rd174, %rd10, 3;
sub.s64 %rd42, %rd110, %rd174;
neg.s64 %rd175, %rd132;
sub.s64 %rd43, %rd175, %rd174;
bar.sync 0;
ld.shared.u64 %rd45, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm5EEELm128EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result];
sub.s64 %rd176, %rd44, %rd42;
setp.lt.s64	%p24, %rd176, 1;
@%p24 bra BB48_83;

shr.u64 %rd177, %rd43, 3;
neg.s64 %rd178, %rd177;
cvt.u32.u64	%r51, %rd178;
mov.u32 %r52, 128;
min.s32 %r4, %r51, %r52;
mul.wide.s32 %rd179, %r1, 16;
add.s64 %rd46, %rd45, %rd179;
mov.u32 %r148, %r139;
mov.u64 %rd365, %rd356;

BB48_25:
mov.u64 %rd47, %rd365;
mov.u32 %r5, %r148;
mov.u64 %rd342, %rd344;
mov.u64 %rd50, %rd342;
mov.u64 %rd339, %rd341;
mov.u64 %rd49, %rd339;
mov.u64 %rd336, %rd338;
mov.u64 %rd48, %rd336;
sub.s64 %rd180, %rd42, %rd50;
shr.u64 %rd181, %rd180, 3;
neg.s64 %rd182, %rd181;
cvt.u32.u64	%r53, %rd182;
mov.u32 %r54, 640;
min.s32 %r6, %r53, %r54;
setp.eq.s32	%p25, %r6, 640;
@%p25 bra BB48_40;
bra.uni BB48_26;

BB48_40:
cvt.s64.s32	%rd253, %r1;
mul.wide.s32 %rd254, %r1, 4;
add.s64 %rd255, %rd48, %rd254;
not.b64 %rd256, %rd253;
shl.b64 %rd257, %rd256, 3;
add.s64 %rd258, %rd49, %rd257;
ld.global.u64 %rd259, [%rd258];
st.u64 [%rd46], %rd259;
ld.global.u32 %r87, [%rd255];
st.u32 [%rd46+8], %r87;
ld.global.u64 %rd260, [%rd258+-1024];
st.u64 [%rd46+2048], %rd260;
ld.global.u32 %r88, [%rd255+512];
st.u32 [%rd46+2056], %r88;
ld.global.u64 %rd261, [%rd258+-2048];
st.u64 [%rd46+4096], %rd261;
ld.global.u32 %r89, [%rd255+1024];
st.u32 [%rd46+4104], %r89;
ld.global.u64 %rd262, [%rd258+-3072];
st.u64 [%rd46+6144], %rd262;
ld.global.u32 %r90, [%rd255+1536];
st.u32 [%rd46+6152], %r90;
ld.global.u64 %rd263, [%rd258+-4096];
st.u64 [%rd46+8192], %rd263;
ld.global.u32 %r91, [%rd255+2048];
st.u32 [%rd46+8200], %r91;
bra.uni BB48_41;

BB48_26:
mov.u64 %rd335, %rd45;
setp.lt.s32	%p26, %r6, 1;
mov.u64 %rd337, %rd48;
mov.u64 %rd340, %rd49;
mov.u64 %rd343, %rd50;
@%p26 bra BB48_41;

BB48_27:
mov.u64 %rd55, %rd343;
mov.u64 %rd54, %rd340;
mov.u64 %rd53, %rd337;
mul.wide.s32 %rd183, %r6, 8;
sub.s64 %rd184, %rd50, %rd183;
sub.s64 %rd185, %rd184, %rd55;
shr.s64 %rd186, %rd185, 3;
neg.s64 %rd56, %rd186;
setp.gt.s64	%p27, %rd56, 639;
@%p27 bra BB48_38;
bra.uni BB48_28;

BB48_38:
add.s32 %r80, %r1, 512;
cvt.s64.s32	%rd237, %r80;
not.b64 %rd238, %rd237;
shl.b64 %rd239, %rd238, 3;
add.s64 %rd240, %rd54, %rd239;
ld.global.u64 %rd241, [%rd240+4096];
add.s64 %rd243, %rd335, %rd179;
st.u64 [%rd243], %rd241;
mul.wide.s32 %rd244, %r1, 4;
add.s64 %rd245, %rd53, %rd244;
ld.global.u32 %r81, [%rd245];
st.u32 [%rd243+8], %r81;
ld.global.u64 %rd246, [%rd240+3072];
st.u64 [%rd243+2048], %rd246;
ld.global.u32 %r82, [%rd245+512];
st.u32 [%rd243+2056], %r82;
ld.global.u64 %rd247, [%rd240+2048];
st.u64 [%rd243+4096], %rd247;
ld.global.u32 %r83, [%rd245+1024];
st.u32 [%rd243+4104], %r83;
ld.global.u64 %rd248, [%rd240+1024];
st.u64 [%rd243+6144], %rd248;
ld.global.u32 %r84, [%rd245+1536];
st.u32 [%rd243+6152], %r84;
ld.global.u64 %rd249, [%rd240];
st.u64 [%rd243+8192], %rd249;
ld.global.u32 %r85, [%rd245+2048];
st.u32 [%rd243+8200], %r85;
bra.uni BB48_39;

BB48_28:
cvt.s64.s32	%rd187, %r1;
setp.ge.s64	%p28, %rd187, %rd56;
@%p28 bra BB48_30;

add.s32 %r57, %r1, 512;
cvt.s64.s32	%rd188, %r57;
not.b64 %rd189, %rd188;
shl.b64 %rd190, %rd189, 3;
add.s64 %rd191, %rd54, %rd190;
ld.global.u64 %rd192, [%rd191+4096];
add.s64 %rd194, %rd335, %rd179;
st.u64 [%rd194], %rd192;
mul.wide.s32 %rd195, %r1, 4;
add.s64 %rd196, %rd53, %rd195;
ld.global.u32 %r58, [%rd196];
st.u32 [%rd194+8], %r58;

BB48_30:
add.s32 %r60, %r1, 128;
cvt.s64.s32	%rd197, %r60;
setp.ge.s64	%p29, %rd197, %rd56;
@%p29 bra BB48_32;

add.s32 %r62, %r1, 512;
cvt.s64.s32	%rd198, %r62;
not.b64 %rd199, %rd198;
shl.b64 %rd200, %rd199, 3;
add.s64 %rd201, %rd54, %rd200;
ld.global.u64 %rd202, [%rd201+3072];
add.s64 %rd204, %rd335, %rd179;
st.u64 [%rd204+2048], %rd202;
mul.wide.s32 %rd205, %r1, 4;
add.s64 %rd206, %rd53, %rd205;
ld.global.u32 %r63, [%rd206+512];
st.u32 [%rd204+2056], %r63;

BB48_32:
add.s32 %r65, %r1, 256;
cvt.s64.s32	%rd207, %r65;
setp.ge.s64	%p30, %rd207, %rd56;
@%p30 bra BB48_34;

add.s32 %r67, %r1, 512;
cvt.s64.s32	%rd208, %r67;
not.b64 %rd209, %rd208;
shl.b64 %rd210, %rd209, 3;
add.s64 %rd211, %rd54, %rd210;
ld.global.u64 %rd212, [%rd211+2048];
add.s64 %rd214, %rd335, %rd179;
st.u64 [%rd214+4096], %rd212;
mul.wide.s32 %rd215, %r1, 4;
add.s64 %rd216, %rd53, %rd215;
ld.global.u32 %r68, [%rd216+1024];
st.u32 [%rd214+4104], %r68;

BB48_34:
add.s32 %r70, %r1, 384;
cvt.s64.s32	%rd217, %r70;
setp.ge.s64	%p31, %rd217, %rd56;
@%p31 bra BB48_36;

add.s32 %r72, %r1, 512;
cvt.s64.s32	%rd218, %r72;
not.b64 %rd219, %rd218;
shl.b64 %rd220, %rd219, 3;
add.s64 %rd221, %rd54, %rd220;
ld.global.u64 %rd222, [%rd221+1024];
add.s64 %rd224, %rd335, %rd179;
st.u64 [%rd224+6144], %rd222;
mul.wide.s32 %rd225, %r1, 4;
add.s64 %rd226, %rd53, %rd225;
ld.global.u32 %r73, [%rd226+1536];
st.u32 [%rd224+6152], %r73;

BB48_36:
add.s32 %r75, %r1, 512;
cvt.s64.s32	%rd227, %r75;
setp.ge.s64	%p32, %rd227, %rd56;
@%p32 bra BB48_39;

not.b64 %rd229, %rd227;
shl.b64 %rd230, %rd229, 3;
add.s64 %rd231, %rd54, %rd230;
ld.global.u64 %rd232, [%rd231];
add.s64 %rd234, %rd335, %rd179;
st.u64 [%rd234+8192], %rd232;
mul.wide.s32 %rd235, %r1, 4;
add.s64 %rd236, %rd53, %rd235;
ld.global.u32 %r78, [%rd236+2048];
st.u32 [%rd234+8200], %r78;

BB48_39:
add.s64 %rd57, %rd54, -5120;
add.s64 %rd58, %rd53, 2560;
add.s64 %rd335, %rd335, 10240;
add.s64 %rd60, %rd55, -5120;
sub.s64 %rd252, %rd60, %rd184;
setp.gt.s64	%p33, %rd252, 0;
mov.u64 %rd337, %rd58;
mov.u64 %rd340, %rd57;
mov.u64 %rd343, %rd60;
@%p33 bra BB48_27;

BB48_41:
bar.sync 0;
mad.lo.s32 %r93, %r1, -5, %r6;
mov.u32 %r94, 5;
min.s32 %r95, %r93, %r94;
mov.u32 %r128, 0;
max.s32 %r8, %r95, %r128;
setp.eq.s32	%p34, %r8, 0;
mov.u64 %rd345, 0;
@%p34 bra BB48_50;

mul.lo.s32 %r97, %r1, 5;
mul.wide.s32 %rd265, %r97, 16;
add.s64 %rd266, %rd45, %rd265;
ld.u64 %rd345, [%rd266];
ld.u32 %r128, [%rd266+8];
add.s32 %r10, %r8, -1;
setp.lt.s32	%p35, %r10, 1;
@%p35 bra BB48_44;

ld.u64 %rd269, [%rd266+16];
ld.u32 %r100, [%rd266+24];
setp.eq.s32	%p36, %r100, 0;
setp.ge.s64	%p37, %rd345, %rd269;
and.pred %p38, %p36, %p37;
selp.b64	%rd345, %rd345, %rd269, %p38;
or.b32 %r128, %r100, %r128;

BB48_44:
setp.lt.s32	%p39, %r10, 2;
@%p39 bra BB48_46;

ld.u64 %rd272, [%rd266+32];
ld.u32 %r103, [%rd266+40];
setp.eq.s32	%p40, %r103, 0;
setp.ge.s64	%p41, %rd345, %rd272;
and.pred %p42, %p40, %p41;
selp.b64	%rd345, %rd345, %rd272, %p42;
or.b32 %r128, %r103, %r128;

BB48_46:
setp.lt.s32	%p43, %r10, 3;
@%p43 bra BB48_48;

ld.u64 %rd275, [%rd266+48];
ld.u32 %r106, [%rd266+56];
setp.eq.s32	%p44, %r106, 0;
setp.ge.s64	%p45, %rd345, %rd275;
and.pred %p46, %p44, %p45;
selp.b64	%rd345, %rd345, %rd275, %p46;
or.b32 %r128, %r106, %r128;

BB48_48:
setp.lt.s32	%p47, %r10, 4;
@%p47 bra BB48_50;

ld.u64 %rd278, [%rd266+64];
ld.u32 %r109, [%rd266+72];
setp.eq.s32	%p48, %r109, 0;
setp.ge.s64	%p49, %rd345, %rd278;
and.pred %p50, %p48, %p49;
selp.b64	%rd345, %rd345, %rd278, %p50;
or.b32 %r128, %r109, %r128;

BB48_50:
bar.sync 0;
@%p34 bra BB48_52;

st.u64 [%rd46], %rd345;
st.u32 [%rd46+8], %r128;

BB48_52:
setp.lt.s32	%p3, %r1, %r4;
bar.sync 0;
mov.u32 %r147, %r5;
mov.u64 %rd364, %rd47;
@!%p3 bra BB48_54;
bra.uni BB48_53;

BB48_53:
ld.u64 %rd70, [%rd46];
ld.u32 %r19, [%rd46+8];
mov.u32 %r147, %r19;
mov.u64 %rd364, %rd70;

BB48_54:
mov.u64 %rd349, %rd364;
mov.u64 %rd363, %rd349;
mov.u32 %r132, %r147;
mov.u32 %r146, %r132;
bar.sync 0;
setp.gt.s32	%p52, %r1, 0;
setp.le.s32	%p53, %r1, %r4;
and.pred %p54, %p53, %p52;
@!%p54 bra BB48_56;
bra.uni BB48_55;

BB48_55:
ld.u32 %r110, [%rd46+-8];
ld.u64 %rd279, [%rd46+-16];
setp.ge.s64	%p55, %rd279, %rd363;
setp.eq.s32	%p56, %r146, 0;
and.pred %p57, %p56, %p55;
selp.b64	%rd363, %rd279, %rd363, %p57;
or.b32 %r146, %r110, %r146;

BB48_56:
mov.u64 %rd362, %rd363;
mov.u32 %r145, %r146;
bar.sync 0;
setp.ge.s32	%p58, %r1, %r4;
@%p58 bra BB48_58;

st.u64 [%rd46], %rd362;
st.u32 [%rd46+8], %r145;

BB48_58:
bar.sync 0;
add.s32 %r111, %r1, -2;
setp.lt.s32	%p59, %r111, %r4;
setp.gt.s32	%p60, %r1, 1;
and.pred %p61, %p59, %p60;
@!%p61 bra BB48_60;
bra.uni BB48_59;

BB48_59:
ld.u32 %r112, [%rd46+-24];
ld.u64 %rd280, [%rd46+-32];
setp.ge.s64	%p62, %rd280, %rd362;
setp.eq.s32	%p63, %r145, 0;
and.pred %p64, %p63, %p62;
selp.b64	%rd362, %rd280, %rd362, %p64;
or.b32 %r145, %r112, %r145;

BB48_60:
mov.u64 %rd361, %rd362;
mov.u32 %r144, %r145;
bar.sync 0;
@%p58 bra BB48_62;

st.u64 [%rd46], %rd361;
st.u32 [%rd46+8], %r144;

BB48_62:
bar.sync 0;
add.s32 %r113, %r1, -4;
setp.lt.s32	%p66, %r113, %r4;
setp.gt.s32	%p67, %r1, 3;
and.pred %p68, %p66, %p67;
@!%p68 bra BB48_64;
bra.uni BB48_63;

BB48_63:
ld.u32 %r114, [%rd46+-56];
ld.u64 %rd281, [%rd46+-64];
setp.ge.s64	%p69, %rd281, %rd361;
setp.eq.s32	%p70, %r144, 0;
and.pred %p71, %p70, %p69;
selp.b64	%rd361, %rd281, %rd361, %p71;
or.b32 %r144, %r114, %r144;

BB48_64:
mov.u64 %rd360, %rd361;
mov.u32 %r143, %r144;
bar.sync 0;
@%p58 bra BB48_66;

st.u64 [%rd46], %rd360;
st.u32 [%rd46+8], %r143;

BB48_66:
bar.sync 0;
add.s32 %r115, %r1, -8;
setp.lt.s32	%p73, %r115, %r4;
setp.gt.s32	%p74, %r1, 7;
and.pred %p75, %p73, %p74;
@!%p75 bra BB48_68;
bra.uni BB48_67;

BB48_67:
ld.u32 %r116, [%rd46+-120];
ld.u64 %rd282, [%rd46+-128];
setp.ge.s64	%p76, %rd282, %rd360;
setp.eq.s32	%p77, %r143, 0;
and.pred %p78, %p77, %p76;
selp.b64	%rd360, %rd282, %rd360, %p78;
or.b32 %r143, %r116, %r143;

BB48_68:
mov.u64 %rd359, %rd360;
mov.u32 %r142, %r143;
bar.sync 0;
@%p58 bra BB48_70;

st.u64 [%rd46], %rd359;
st.u32 [%rd46+8], %r142;

BB48_70:
bar.sync 0;
add.s32 %r117, %r1, -16;
setp.lt.s32	%p80, %r117, %r4;
setp.gt.s32	%p81, %r1, 15;
and.pred %p82, %p80, %p81;
@!%p82 bra BB48_72;
bra.uni BB48_71;

BB48_71:
ld.u32 %r118, [%rd46+-248];
ld.u64 %rd283, [%rd46+-256];
setp.ge.s64	%p83, %rd283, %rd359;
setp.eq.s32	%p84, %r142, 0;
and.pred %p85, %p84, %p83;
selp.b64	%rd359, %rd283, %rd359, %p85;
or.b32 %r142, %r118, %r142;

BB48_72:
mov.u64 %rd358, %rd359;
mov.u32 %r141, %r142;
bar.sync 0;
@%p58 bra BB48_74;

st.u64 [%rd46], %rd358;
st.u32 [%rd46+8], %r141;

BB48_74:
bar.sync 0;
add.s32 %r119, %r1, -32;
setp.lt.s32	%p87, %r119, %r4;
setp.gt.s32	%p88, %r1, 31;
and.pred %p89, %p87, %p88;
@!%p89 bra BB48_76;
bra.uni BB48_75;

BB48_75:
ld.u32 %r120, [%rd46+-504];
ld.u64 %rd284, [%rd46+-512];
setp.ge.s64	%p90, %rd284, %rd358;
setp.eq.s32	%p91, %r141, 0;
and.pred %p92, %p91, %p90;
selp.b64	%rd358, %rd284, %rd358, %p92;
or.b32 %r141, %r120, %r141;

BB48_76:
mov.u64 %rd357, %rd358;
mov.u32 %r140, %r141;
bar.sync 0;
@%p58 bra BB48_78;

st.u64 [%rd46], %rd357;
st.u32 [%rd46+8], %r140;

BB48_78:
bar.sync 0;
add.s32 %r121, %r1, -64;
setp.lt.s32	%p94, %r121, %r4;
setp.gt.s32	%p95, %r1, 63;
and.pred %p96, %p94, %p95;
@!%p96 bra BB48_80;
bra.uni BB48_79;

BB48_79:
ld.u32 %r122, [%rd46+-1016];
ld.u64 %rd285, [%rd46+-1024];
setp.ge.s64	%p97, %rd285, %rd357;
setp.eq.s32	%p98, %r140, 0;
and.pred %p99, %p98, %p97;
selp.b64	%rd357, %rd285, %rd357, %p99;
or.b32 %r140, %r122, %r140;

BB48_80:
bar.sync 0;
@%p58 bra BB48_82;

st.u64 [%rd46], %rd357;
st.u32 [%rd46+8], %r140;

BB48_82:
bar.sync 0;
add.s32 %r123, %r4, -1;
mul.wide.s32 %rd286, %r123, 16;
add.s64 %rd287, %rd45, %rd286;
ld.u64 %rd288, [%rd287];
ld.u32 %r124, [%rd287+8];
setp.eq.s32	%p101, %r124, 0;
setp.ge.s64	%p102, %rd47, %rd288;
and.pred %p103, %p101, %p102;
selp.b64	%rd365, %rd47, %rd288, %p103;
or.b32 %r148, %r124, %r5;
bar.sync 0;
add.s64 %rd341, %rd49, -5120;
add.s64 %rd338, %rd48, 2560;
add.s64 %rd344, %rd50, -5120;
sub.s64 %rd289, %rd344, %rd42;
setp.gt.s64	%p104, %rd289, 0;
mov.u32 %r139, %r148;
mov.u64 %rd356, %rd365;
@%p104 bra BB48_25;

BB48_83:
@%p5 bra BB48_99;


	{ 
.reg .pred p; 
isspacep.shared p, %rd45; 
selp.u32 %r126, 1, 0, p; 
} 


	setp.eq.s32	%p106, %r126, 0;
@%p106 bra BB48_98;

mov.u64 %rd291, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd292, %rd291;
sub.s64 %rd92, %rd45, %rd292;
setp.eq.s64	%p107, %rd45, 0;
@%p107 bra BB48_99;

add.s64 %rd293, %rd92, -16;
add.s64 %rd295, %rd291, %rd293;
add.s64 %rd94, %rd292, %rd293;
ld.shared.u8 %rs30, [%rd295];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd295], %rs31;
ld.shared.u64 %rd95, [%rd295+8];
setp.eq.s64	%p108, %rd95, 0;
mov.u64 %rd369, %rd94;
@%p108 bra BB48_92;

mov.u64 %rd96, %rd94;
ld.u8 %rs32, [%rd95];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p109, %rs33, 1;
mov.u64 %rd369, %rd96;
@!%p109 bra BB48_92;
bra.uni BB48_88;

BB48_88:
ld.u64 %rd98, [%rd95];
shr.u64 %rd99, %rd98, 1;
add.s64 %rd100, %rd95, 16;
add.s64 %rd101, %rd100, %rd99;
ld.shared.u64 %rd297, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p110, %rd101, %rd297;
mov.u64 %rd369, %rd95;
@%p110 bra BB48_92;

ld.u8 %rs34, [%rd101];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p111, %rs35, 1;
mov.u64 %rd366, %rd95;
mov.u64 %rd369, %rd366;
@!%p111 bra BB48_92;
bra.uni BB48_90;

BB48_90:
ld.u64 %rd298, [%rd101];
shr.u64 %rd299, %rd298, 1;
add.s64 %rd300, %rd299, %rd99;
add.s64 %rd301, %rd300, 16;
shl.b64 %rd302, %rd301, 1;
and.b64 %rd303, %rd98, 1;
or.b64 %rd304, %rd302, %rd303;
st.u64 [%rd95], %rd304;
and.b64 %rd102, %rd301, 9223372036854775807;
add.s64 %rd305, %rd100, %rd102;
ld.shared.u64 %rd306, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p112, %rd305, %rd306;
mov.u64 %rd367, %rd95;
mov.u64 %rd369, %rd367;
@%p112 bra BB48_92;

add.s64 %rd307, %rd102, %rd100;
st.u64 [%rd307+8], %rd95;
mov.u64 %rd369, %rd95;

BB48_92:
ld.u64 %rd105, [%rd369];
shr.u64 %rd106, %rd105, 1;
add.s64 %rd107, %rd369, 16;
add.s64 %rd108, %rd107, %rd106;
ld.shared.u64 %rd308, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p113, %rd108, %rd308;
@%p113 bra BB48_96;

ld.u8 %rs36, [%rd108];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p114, %rs37, 1;
@!%p114 bra BB48_99;
bra.uni BB48_94;

BB48_94:
ld.u64 %rd309, [%rd108];
shr.u64 %rd310, %rd309, 1;
add.s64 %rd311, %rd310, %rd106;
add.s64 %rd312, %rd311, 16;
shl.b64 %rd313, %rd312, 1;
and.b64 %rd314, %rd105, 1;
or.b64 %rd315, %rd313, %rd314;
st.u64 [%rd369], %rd315;
and.b64 %rd109, %rd312, 9223372036854775807;
add.s64 %rd316, %rd107, %rd109;
ld.shared.u64 %rd317, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p115, %rd316, %rd317;
@%p115 bra BB48_99;

add.s64 %rd318, %rd109, %rd107;
st.u64 [%rd318+8], %rd369;
bra.uni BB48_99;

BB48_98:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd45;
call.uni 
free, 
(
param0
);


	}

BB48_99:
setp.eq.s32	%p4, %r1, 0;
bar.sync 0;
@!%p4 bra BB48_101;
bra.uni BB48_100;

BB48_100:
shl.b64 %rd319, %rd8, 4;
add.s64 %rd320, %rd39, %rd319;
st.global.u64 [%rd320], %rd356;
st.global.u32 [%rd320+8], %r139;

BB48_101:
ret;

BB48_96:
setp.lt.u64	%p116, %rd108, %rd369;
@%p116 bra BB48_99;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd369;
bra.uni BB48_99;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEElSU_NS0_6detail7generic6detail22segmented_scan_functorIljNS_7maximumIlEEEESM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEElSU_NS0_6detail7generic6detail22segmented_scan_functorIljNS_7maximumIlEEEESM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[72]
)
.maxntid 128, 1, 1
{
.local .align 8 .b8 __local_depot49[48];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<311>;
.reg .b16 %rs<79>;
.reg .b32 %r<321>;
.reg .b64 %rd<612>;


mov.u64 %rd611, __local_depot49;
cvta.local.u64 %SP, %rd611;
ld.param.v2.u32 {%r131, %r132}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEElSU_NS0_6detail7generic6detail22segmented_scan_functorIljNS_7maximumIlEEEESM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd271, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEElSU_NS0_6detail7generic6detail22segmented_scan_functorIljNS_7maximumIlEEEESM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd270, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEElSU_NS0_6detail7generic6detail22segmented_scan_functorIljNS_7maximumIlEEEESM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IljNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEElSU_NS0_6detail7generic6detail22segmented_scan_functorIljNS_7maximumIlEEEESM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p22, %r1, 0;
mov.u64 %rd272, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd273, %rd272;
setp.eq.s64	%p23, %rd273, 0;
or.pred %p24, %p22, %p23;
@%p24 bra BB49_2;

cvt.s64.s32	%rd274, %r131;
mov.u32 %r135, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r135;
mov.u64 %rd275, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd276, %rd275;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd276;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd274;

BB49_2:
bar.sync 0;
bfe.s64 %rd277, %rd270, 0, 60;
setp.lt.s64	%p25, %rd277, 1;
@%p25 bra BB49_264;

ld.global.u64 %rd602, [%rd2];
ld.global.u32 %r318, [%rd2+8];
bar.sync 0;
@%p22 bra BB49_5;

cvta.to.global.u64 %rd278, %rd271;
st.global.u64 [%rd278], %rd602;
st.global.u32 [%rd278+8], %r318;

BB49_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB49_26;
bra.uni BB49_6;

BB49_6:
ld.shared.u64 %rd6, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
mov.u64 %rd509, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd516, %rd509;
setp.eq.s64	%p27, %rd6, %rd516;
mov.u64 %rd514, %rd6;
@%p27 bra BB49_10;

mov.u64 %rd515, %rd514;

BB49_8:
mov.u64 %rd511, %rd516;
mov.u64 %rd514, %rd515;
mov.u64 %rd515, %rd511;
ld.shared.u8 %rs47, [%rd509];
and.b16 %rs48, %rs47, 1;
setp.eq.b16	%p28, %rs48, 1;
not.pred %p29, %p28;
ld.shared.u64 %rd11, [%rd509];
setp.lt.u64	%p30, %rd11, 12288;
or.pred %p31, %p29, %p30;
@!%p31 bra BB49_10;
bra.uni BB49_9;

BB49_9:
shr.u64 %rd281, %rd11, 1;
add.s64 %rd282, %rd509, %rd281;
add.s64 %rd509, %rd282, 16;
add.s64 %rd283, %rd515, %rd281;
add.s64 %rd516, %rd283, 16;
setp.ne.s64	%p32, %rd516, %rd6;
mov.u64 %rd514, %rd515;
@%p32 bra BB49_8;

BB49_10:
setp.eq.s64	%p34, %rd514, %rd6;
mov.pred %p310, 0;
@%p34 bra BB49_12;

ld.u64 %rd285, [%rd514];
shr.u64 %rd286, %rd285, 1;
add.s64 %rd287, %rd514, %rd286;
add.s64 %rd520, %rd287, 16;
setp.ne.s64	%p310, %rd520, %rd6;

BB49_12:
@%p310 bra BB49_18;
bra.uni BB49_13;

BB49_18:
ld.u64 %rd22, [%rd520];
and.b64 %rd302, %rd22, -32;
setp.eq.s64	%p38, %rd302, 12288;
cvt.u16.u64	%rs78, %rd22;
@%p38 bra BB49_21;

add.s64 %rd23, %rd520, 16;
ld.u64 %rd303, [%rd520+6160];
and.b64 %rd304, %rd303, 1;
add.s64 %rd305, %rd22, -12320;
and.b64 %rd306, %rd305, -2;
or.b64 %rd307, %rd304, %rd306;
st.u64 [%rd520+6160], %rd307;
st.u64 [%rd520+6168], %rd520;
cvt.u16.u64	%rs50, %rd305;
or.b16 %rs51, %rs50, 1;
and.b64 %rd308, %rd22, 1;
or.b64 %rd309, %rd308, 12288;
st.u64 [%rd520], %rd309;
st.u8 [%rd520+6160], %rs51;
ld.u64 %rd310, [%rd520+6160];
shr.u64 %rd24, %rd310, 1;
add.s64 %rd311, %rd24, %rd23;
add.s64 %rd312, %rd311, 6160;
ld.shared.u64 %rd313, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p39, %rd312, %rd313;
cvt.u16.u64	%rs52, %rd22;
and.b16 %rs78, %rs52, 1;
@%p39 bra BB49_21;

add.s64 %rd314, %rd23, 6144;
st.u64 [%rd311+6168], %rd314;
ld.u8 %rs78, [%rd520];

BB49_21:
and.b16 %rs53, %rs78, 254;
st.u8 [%rd520], %rs53;
bra.uni BB49_22;

BB49_13:
mov.u64 %rd289, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd290, %rd289;
sub.s64 %rd291, %rd6, %rd290;
add.s64 %rd292, %rd291, 6160;
ld.shared.u64 %rd293, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16];
setp.gt.u64	%p35, %rd292, %rd293;
mov.u64 %rd518, -1;
mov.u64 %rd519, %rd6;
@%p35 bra BB49_15;

add.s64 %rd17, %rd6, 6160;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd17;
mov.u64 %rd518, %rd17;
mov.u64 %rd519, %rd17;

BB49_15:
mov.u64 %rd18, %rd519;
setp.eq.s64	%p36, %rd518, -1;
@%p36 bra BB49_17;

mov.u64 %rd294, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd295, %rd294;
sub.s64 %rd296, %rd6, %rd295;
add.s64 %rd297, %rd294, %rd296;
ld.shared.u64 %rd298, [%rd297];
and.b64 %rd299, %rd298, 1;
or.b64 %rd300, %rd299, 12288;
st.shared.u64 [%rd297], %rd300;
st.shared.u64 [%rd297+8], %rd514;
mov.u16 %rs49, 0;
st.shared.u8 [%rd297], %rs49;

BB49_17:
mov.u64 %rd520, %rd6;
setp.eq.s64	%p37, %rd6, %rd18;
mov.u64 %rd521, 0;
@%p37 bra BB49_23;

BB49_22:
add.s64 %rd521, %rd520, 16;

BB49_23:
mov.u64 %rd522, %rd521;
setp.ne.s64	%p40, %rd521, 0;
@%p40 bra BB49_25;

mov.u64 %rd316, 6144;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd316;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd522, [retval0+0];


	}

BB49_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm128EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result], %rd522;

BB49_26:
cvta.to.global.u64 %rd317, %rd271;
shl.b64 %rd318, %rd270, 4;
add.s64 %rd31, %rd1, %rd318;
add.s64 %rd557, %rd2, 16;
add.s64 %rd550, %rd1, 16;
add.s64 %rd541, %rd317, 16;
bar.sync 0;
ld.shared.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm128EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r136, 1, 0, p; 
} 


	setp.eq.s32	%p41, %r136, 0;
mov.u64 %rd321, 16;
sub.s64 %rd36, %rd321, %rd318;
add.u64 %rd322, %SP, 0;
cvta.to.local.u64 %rd37, %rd322;
@%p41 bra BB49_137;

setp.gt.s64	%p42, %rd36, -1;
@%p42 bra BB49_247;

mov.u64 %rd323, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd324, %rd323;
sub.s64 %rd325, %rd35, %rd324;
add.s64 %rd39, %rd323, %rd325;
mov.u64 %rd523, %rd550;
cvt.s64.s32	%rd42, %r1;
mul.wide.s32 %rd43, %r1, -3;
mul.lo.s32 %r137, %r1, 3;
mul.wide.s32 %rd326, %r1, 16;
add.s64 %rd44, %rd39, %rd326;
mul.wide.s32 %rd328, %r137, 16;
add.s64 %rd46, %rd39, %rd328;
add.s64 %rd47, %rd37, 16;
add.s32 %r138, %r1, 128;
cvt.s64.s32	%rd48, %r138;
add.s32 %r139, %r1, 256;
cvt.s64.s32	%rd49, %r139;
add.s32 %r3, %r1, -2;

BB49_29:
mov.u32 %r4, %r318;
mov.u64 %rd51, %rd602;
mov.u64 %rd552, %rd557;
mov.u64 %rd54, %rd552;
mov.u64 %rd545, %rd550;
mov.u64 %rd53, %rd545;
mov.u64 %rd538, %rd541;
mov.u64 %rd52, %rd538;
mov.u64 %rd50, %rd523;
sub.s64 %rd329, %rd31, %rd50;
shr.u64 %rd330, %rd329, 4;
cvt.u32.u64	%r140, %rd330;
mov.u32 %r141, 384;
min.s32 %r5, %r140, %r141;
setp.eq.s32	%p43, %r5, 384;
@%p43 bra BB49_41;
bra.uni BB49_30;

BB49_41:
shl.b64 %rd341, %rd42, 4;
add.s64 %rd342, %rd54, %rd341;
ld.global.u32 %r148, [%rd342+8];
ld.global.u64 %rd343, [%rd342];
ld.global.u32 %r149, [%rd342+2056];
ld.global.u64 %rd344, [%rd342+2048];
ld.global.u32 %r150, [%rd342+4104];
ld.global.u64 %rd345, [%rd342+4096];
st.shared.u64 [%rd44], %rd343;
st.shared.u64 [%rd44+2048], %rd344;
st.shared.u64 [%rd44+4096], %rd345;
st.shared.u32 [%rd44+8], %r148;
st.shared.u32 [%rd44+2056], %r149;
st.shared.u32 [%rd44+4104], %r150;
mov.u64 %rd526, 384;
bra.uni BB49_42;

BB49_30:
cvt.s64.s32	%rd526, %r5;
setp.lt.s32	%p44, %r5, 1;
@%p44 bra BB49_42;

shl.b64 %rd331, %rd526, 4;
add.s64 %rd56, %rd53, %rd331;
mov.u64 %rd525, %rd39;
mov.u64 %rd524, %rd53;
mov.u64 %rd549, %rd53;
mov.u64 %rd556, %rd54;

BB49_32:
mov.u64 %rd62, %rd556;
mov.u64 %rd61, %rd549;
mov.u64 %rd59, %rd524;
sub.s64 %rd63, %rd56, %rd59;
setp.gt.s64	%p45, %rd63, 6128;
shl.b64 %rd332, %rd42, 4;
add.s64 %rd64, %rd62, %rd332;
add.s64 %rd65, %rd525, %rd332;
@%p45 bra BB49_39;
bra.uni BB49_33;

BB49_39:
ld.global.u32 %r145, [%rd64+8];
ld.global.u64 %rd336, [%rd64];
ld.global.u32 %r146, [%rd64+2056];
ld.global.u64 %rd337, [%rd64+2048];
ld.global.u32 %r147, [%rd64+4104];
ld.global.u64 %rd338, [%rd64+4096];
st.shared.u64 [%rd65], %rd336;
st.shared.u64 [%rd65+2048], %rd337;
st.shared.u64 [%rd65+4096], %rd338;
st.shared.u32 [%rd65+8], %r145;
st.shared.u32 [%rd65+2056], %r146;
st.shared.u32 [%rd65+4104], %r147;
bra.uni BB49_40;

BB49_33:
shr.s64 %rd66, %rd63, 4;
setp.ge.s64	%p46, %rd42, %rd66;
@%p46 bra BB49_35;

ld.global.u32 %r142, [%rd64+8];
ld.global.u64 %rd333, [%rd64];
st.shared.u64 [%rd65], %rd333;
st.shared.u32 [%rd65+8], %r142;

BB49_35:
setp.ge.s64	%p47, %rd48, %rd66;
@%p47 bra BB49_37;

ld.global.u32 %r143, [%rd64+2056];
ld.global.u64 %rd334, [%rd64+2048];
st.shared.u64 [%rd65+2048], %rd334;
st.shared.u32 [%rd65+2056], %r143;

BB49_37:
setp.ge.s64	%p48, %rd49, %rd66;
@%p48 bra BB49_40;

ld.global.u32 %r144, [%rd64+4104];
ld.global.u64 %rd335, [%rd64+4096];
st.shared.u64 [%rd65+4096], %rd335;
st.shared.u32 [%rd65+4104], %r144;

BB49_40:
add.s64 %rd67, %rd62, 6144;
add.s64 %rd525, %rd525, 6144;
add.s64 %rd524, %rd61, 6144;
mov.u64 %rd69, %rd524;
sub.s64 %rd339, %rd524, %rd56;
setp.lt.s64	%p49, %rd339, 0;
mov.u64 %rd549, %rd69;
mov.u64 %rd556, %rd67;
@%p49 bra BB49_32;

BB49_42:
bar.sync 0;
shl.b64 %rd346, %rd526, 4;
add.s64 %rd72, %rd35, %rd346;
and.b64 %rd347, %rd526, 1152921504606846975;
mov.u64 %rd533, 0;
st.local.u64 [%rd37], %rd533;
st.local.u64 [%rd37+16], %rd533;
st.local.u64 [%rd37+32], %rd533;
mov.u32 %r276, 0;
st.local.u32 [%rd37+8], %r276;
st.local.u32 [%rd37+24], %r276;
st.local.u32 [%rd37+40], %r276;
cvt.u32.u64	%r6, %rd526;
add.s64 %rd349, %rd347, %rd43;
cvt.u32.u64	%r152, %rd349;
mov.u32 %r153, 3;
min.s32 %r7, %r152, %r153;
max.s32 %r8, %r7, %r276;
setp.gt.u32	%p50, %r8, 2;
@%p50 bra BB49_49;
bra.uni BB49_43;

BB49_49:
ld.shared.u64 %rd354, [%rd46];
ld.shared.u64 %rd355, [%rd46+16];
ld.shared.u64 %rd356, [%rd46+32];
st.local.u64 [%rd37], %rd354;
st.local.u64 [%rd37+16], %rd355;
st.local.u64 [%rd37+32], %rd356;
ld.shared.u32 %r157, [%rd46+8];
ld.shared.u32 %r158, [%rd46+24];
ld.shared.u32 %r159, [%rd46+40];
st.local.u32 [%rd37+8], %r157;
st.local.u32 [%rd37+24], %r158;
st.local.u32 [%rd37+40], %r159;
bra.uni BB49_50;

BB49_43:
setp.lt.s32	%p51, %r7, 1;
mov.u64 %rd529, %rd37;
@%p51 bra BB49_45;

ld.shared.u64 %rd351, [%rd46];
st.local.u64 [%rd37], %rd351;
ld.shared.u32 %r154, [%rd46+8];
st.local.u32 [%rd37+8], %r154;
mov.u64 %rd529, %rd47;

BB49_45:
mov.u64 %rd527, %rd529;
mov.u64 %rd528, %rd527;
setp.lt.s32	%p52, %r8, 2;
@%p52 bra BB49_47;

ld.shared.u64 %rd352, [%rd46+16];
st.local.u64 [%rd528], %rd352;
ld.shared.u32 %r155, [%rd46+24];
st.local.u32 [%rd528+8], %r155;
add.s64 %rd528, %rd528, 16;

BB49_47:
setp.lt.s32	%p53, %r8, 3;
@%p53 bra BB49_50;

ld.shared.u64 %rd353, [%rd46+32];
st.local.u64 [%rd528], %rd353;
ld.shared.u32 %r156, [%rd46+40];
st.local.u32 [%rd528+8], %r156;

BB49_50:
setp.eq.s32	%p54, %r8, 0;
@%p54 bra BB49_55;

ld.local.u64 %rd533, [%rd37];
ld.local.u32 %r276, [%rd37+8];
mul.wide.u32 %rd358, %r8, 16;
add.s64 %rd359, %rd358, 68719476720;
shr.u64 %rd360, %rd359, 4;
cvt.u32.u64	%r10, %rd360;
setp.lt.s32	%p55, %r10, 1;
@%p55 bra BB49_53;

ld.local.u64 %rd361, [%rd37+16];
ld.local.u32 %r161, [%rd37+24];
setp.eq.s32	%p56, %r161, 0;
setp.ge.s64	%p57, %rd533, %rd361;
and.pred %p58, %p56, %p57;
selp.b64	%rd533, %rd533, %rd361, %p58;
or.b32 %r276, %r161, %r276;

BB49_53:
setp.lt.s32	%p59, %r10, 2;
@%p59 bra BB49_55;

ld.local.u64 %rd362, [%rd37+32];
ld.local.u32 %r162, [%rd37+40];
setp.eq.s32	%p60, %r162, 0;
setp.ge.s64	%p61, %rd533, %rd362;
and.pred %p62, %p60, %p61;
selp.b64	%rd533, %rd533, %rd362, %p62;
or.b32 %r276, %r162, %r276;

BB49_55:
bar.sync 0;
@%p54 bra BB49_57;

st.shared.u64 [%rd44], %rd533;
st.shared.u32 [%rd44+8], %r276;

BB49_57:
bar.sync 0;
setp.gt.s32	%p64, %r6, 383;
mov.u32 %r272, 128;
@%p64 bra BB49_59;

add.s32 %r164, %r6, 2;
mul.hi.s32 %r165, %r164, 1431655766;
shr.u32 %r166, %r165, 31;
add.s32 %r272, %r165, %r166;

BB49_59:
setp.eq.s32	%p65, %r272, 128;
@%p65 bra BB49_97;
bra.uni BB49_60;

BB49_97:
@%p22 bra BB49_99;

ld.shared.u64 %rd374, [%rd39];
ld.shared.u32 %r182, [%rd39+8];
setp.eq.s32	%p119, %r182, 0;
setp.ge.s64	%p120, %rd51, %rd374;
and.pred %p121, %p119, %p120;
selp.b64	%rd375, %rd51, %rd374, %p121;
or.b32 %r183, %r182, %r4;
st.shared.u64 [%rd39], %rd375;
st.shared.u32 [%rd39+8], %r183;

BB49_99:
setp.lt.s32	%p11, %r1, 1;
ld.shared.u64 %rd531, [%rd44];
ld.shared.u32 %r274, [%rd44+8];
bar.sync 0;
@%p11 bra BB49_101;

ld.shared.u32 %r184, [%rd44+-8];
ld.shared.u64 %rd376, [%rd44+-16];
setp.ge.s64	%p122, %rd376, %rd531;
setp.eq.s32	%p123, %r274, 0;
and.pred %p124, %p123, %p122;
selp.b64	%rd531, %rd376, %rd531, %p124;
or.b32 %r274, %r184, %r274;

BB49_101:
bar.sync 0;
st.shared.u64 [%rd44], %rd531;
st.shared.u32 [%rd44+8], %r274;
bar.sync 0;
setp.lt.s32	%p125, %r1, 2;
@%p125 bra BB49_103;

ld.shared.u32 %r185, [%rd44+-24];
ld.shared.u64 %rd377, [%rd44+-32];
setp.ge.s64	%p126, %rd377, %rd531;
setp.eq.s32	%p127, %r274, 0;
and.pred %p128, %p127, %p126;
selp.b64	%rd531, %rd377, %rd531, %p128;
or.b32 %r274, %r185, %r274;

BB49_103:
bar.sync 0;
st.shared.u64 [%rd44], %rd531;
st.shared.u32 [%rd44+8], %r274;
bar.sync 0;
setp.lt.s32	%p129, %r1, 4;
@%p129 bra BB49_105;

ld.shared.u32 %r186, [%rd44+-56];
ld.shared.u64 %rd378, [%rd44+-64];
setp.ge.s64	%p130, %rd378, %rd531;
setp.eq.s32	%p131, %r274, 0;
and.pred %p132, %p131, %p130;
selp.b64	%rd531, %rd378, %rd531, %p132;
or.b32 %r274, %r186, %r274;

BB49_105:
bar.sync 0;
st.shared.u64 [%rd44], %rd531;
st.shared.u32 [%rd44+8], %r274;
bar.sync 0;
setp.lt.s32	%p133, %r1, 8;
@%p133 bra BB49_107;

ld.shared.u32 %r187, [%rd44+-120];
ld.shared.u64 %rd379, [%rd44+-128];
setp.ge.s64	%p134, %rd379, %rd531;
setp.eq.s32	%p135, %r274, 0;
and.pred %p136, %p135, %p134;
selp.b64	%rd531, %rd379, %rd531, %p136;
or.b32 %r274, %r187, %r274;

BB49_107:
bar.sync 0;
st.shared.u64 [%rd44], %rd531;
st.shared.u32 [%rd44+8], %r274;
bar.sync 0;
setp.lt.s32	%p137, %r1, 16;
@%p137 bra BB49_109;

ld.shared.u32 %r188, [%rd44+-248];
ld.shared.u64 %rd380, [%rd44+-256];
setp.ge.s64	%p138, %rd380, %rd531;
setp.eq.s32	%p139, %r274, 0;
and.pred %p140, %p139, %p138;
selp.b64	%rd531, %rd380, %rd531, %p140;
or.b32 %r274, %r188, %r274;

BB49_109:
bar.sync 0;
st.shared.u64 [%rd44], %rd531;
st.shared.u32 [%rd44+8], %r274;
bar.sync 0;
setp.lt.s32	%p141, %r1, 32;
@%p141 bra BB49_111;

ld.shared.u32 %r189, [%rd44+-504];
ld.shared.u64 %rd381, [%rd44+-512];
setp.ge.s64	%p142, %rd381, %rd531;
setp.eq.s32	%p143, %r274, 0;
and.pred %p144, %p143, %p142;
selp.b64	%rd531, %rd381, %rd531, %p144;
or.b32 %r274, %r189, %r274;

BB49_111:
bar.sync 0;
st.shared.u64 [%rd44], %rd531;
st.shared.u32 [%rd44+8], %r274;
bar.sync 0;
setp.lt.s32	%p145, %r1, 64;
@%p145 bra BB49_113;

ld.shared.u32 %r190, [%rd44+-1016];
ld.shared.u64 %rd382, [%rd44+-1024];
setp.ge.s64	%p146, %rd382, %rd531;
setp.eq.s32	%p147, %r274, 0;
and.pred %p148, %p147, %p146;
selp.b64	%rd531, %rd382, %rd531, %p148;
or.b32 %r274, %r190, %r274;

BB49_113:
bar.sync 0;
st.shared.u64 [%rd44], %rd531;
st.shared.u32 [%rd44+8], %r274;
bar.sync 0;
ld.shared.u32 %r275, [%rd39+2040];
ld.shared.u64 %rd532, [%rd39+2032];
ld.shared.v4.u8 {%rs58, %rs59, %rs60, %rs61}, [%rd39+2044];
mov.u16 %rs12, %rs61;
mov.u16 %rs11, %rs60;
mov.u16 %rs10, %rs59;
mov.u16 %rs9, %rs58;
mov.u64 %rd593, %rd51;
mov.u32 %r309, %r4;
@%p1 bra BB49_115;

ld.shared.u64 %rd593, [%rd44+-16];
ld.shared.u32 %r309, [%rd44+-8];

BB49_115:
bar.sync 0;
st.shared.u64 [%rd44], %rd593;
st.shared.u32 [%rd44+8], %r309;
bar.sync 0;
bra.uni BB49_116;

BB49_60:
@%p22 bra BB49_62;

ld.shared.u64 %rd363, [%rd39];
ld.shared.u32 %r167, [%rd39+8];
setp.eq.s32	%p67, %r167, 0;
setp.ge.s64	%p68, %rd51, %rd363;
and.pred %p69, %p67, %p68;
selp.b64	%rd364, %rd51, %rd363, %p69;
or.b32 %r168, %r167, %r4;
st.shared.u64 [%rd39], %rd364;
st.shared.u32 [%rd39+8], %r168;

BB49_62:
setp.ge.s32	%p70, %r1, %r272;
mov.u64 %rd601, %rd51;
mov.u32 %r317, %r4;
@%p70 bra BB49_64;

ld.shared.u64 %rd83, [%rd44];
ld.shared.u32 %r17, [%rd44+8];
mov.u64 %rd601, %rd83;
mov.u32 %r317, %r17;

BB49_64:
mov.u32 %r283, %r317;
mov.u32 %r316, %r283;
mov.u64 %rd567, %rd601;
mov.u64 %rd600, %rd567;
bar.sync 0;
setp.le.s32	%p71, %r1, %r272;
setp.gt.s32	%p72, %r1, 0;
and.pred %p73, %p71, %p72;
@!%p73 bra BB49_66;
bra.uni BB49_65;

BB49_65:
ld.shared.u32 %r169, [%rd44+-8];
ld.shared.u64 %rd365, [%rd44+-16];
setp.ge.s64	%p74, %rd365, %rd600;
setp.eq.s32	%p75, %r316, 0;
and.pred %p76, %p75, %p74;
selp.b64	%rd600, %rd365, %rd600, %p76;
or.b32 %r316, %r169, %r316;

BB49_66:
mov.u32 %r315, %r316;
mov.u64 %rd599, %rd600;
bar.sync 0;
@%p70 bra BB49_68;

st.shared.u64 [%rd44], %rd599;
st.shared.u32 [%rd44+8], %r315;

BB49_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
setp.lt.s32	%p78, %r3, %r272;
and.pred %p79, %p78, %p4;
@!%p79 bra BB49_70;
bra.uni BB49_69;

BB49_69:
ld.shared.u32 %r170, [%rd44+-24];
ld.shared.u64 %rd366, [%rd44+-32];
setp.ge.s64	%p80, %rd366, %rd599;
setp.eq.s32	%p81, %r315, 0;
and.pred %p82, %p81, %p80;
selp.b64	%rd599, %rd366, %rd599, %p82;
or.b32 %r315, %r170, %r315;

BB49_70:
mov.u32 %r314, %r315;
mov.u64 %rd598, %rd599;
bar.sync 0;
@%p70 bra BB49_72;

st.shared.u64 [%rd44], %rd598;
st.shared.u32 [%rd44+8], %r314;

BB49_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r171, %r3, -2;
setp.lt.s32	%p84, %r171, %r272;
and.pred %p85, %p84, %p5;
@!%p85 bra BB49_74;
bra.uni BB49_73;

BB49_73:
ld.shared.u32 %r172, [%rd44+-56];
ld.shared.u64 %rd367, [%rd44+-64];
setp.ge.s64	%p86, %rd367, %rd598;
setp.eq.s32	%p87, %r314, 0;
and.pred %p88, %p87, %p86;
selp.b64	%rd598, %rd367, %rd598, %p88;
or.b32 %r314, %r172, %r314;

BB49_74:
mov.u32 %r313, %r314;
mov.u64 %rd597, %rd598;
bar.sync 0;
@%p70 bra BB49_76;

st.shared.u64 [%rd44], %rd597;
st.shared.u32 [%rd44+8], %r313;

BB49_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r173, %r3, -6;
setp.lt.s32	%p90, %r173, %r272;
and.pred %p91, %p90, %p6;
@!%p91 bra BB49_78;
bra.uni BB49_77;

BB49_77:
ld.shared.u32 %r174, [%rd44+-120];
ld.shared.u64 %rd368, [%rd44+-128];
setp.ge.s64	%p92, %rd368, %rd597;
setp.eq.s32	%p93, %r313, 0;
and.pred %p94, %p93, %p92;
selp.b64	%rd597, %rd368, %rd597, %p94;
or.b32 %r313, %r174, %r313;

BB49_78:
mov.u32 %r312, %r313;
mov.u64 %rd596, %rd597;
bar.sync 0;
@%p70 bra BB49_80;

st.shared.u64 [%rd44], %rd596;
st.shared.u32 [%rd44+8], %r312;

BB49_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r175, %r3, -14;
setp.lt.s32	%p96, %r175, %r272;
and.pred %p97, %p96, %p7;
@!%p97 bra BB49_82;
bra.uni BB49_81;

BB49_81:
ld.shared.u32 %r176, [%rd44+-248];
ld.shared.u64 %rd369, [%rd44+-256];
setp.ge.s64	%p98, %rd369, %rd596;
setp.eq.s32	%p99, %r312, 0;
and.pred %p100, %p99, %p98;
selp.b64	%rd596, %rd369, %rd596, %p100;
or.b32 %r312, %r176, %r312;

BB49_82:
mov.u32 %r311, %r312;
mov.u64 %rd595, %rd596;
bar.sync 0;
@%p70 bra BB49_84;

st.shared.u64 [%rd44], %rd595;
st.shared.u32 [%rd44+8], %r311;

BB49_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r177, %r3, -30;
setp.lt.s32	%p102, %r177, %r272;
and.pred %p103, %p102, %p8;
@!%p103 bra BB49_86;
bra.uni BB49_85;

BB49_85:
ld.shared.u32 %r178, [%rd44+-504];
ld.shared.u64 %rd370, [%rd44+-512];
setp.ge.s64	%p104, %rd370, %rd595;
setp.eq.s32	%p105, %r311, 0;
and.pred %p106, %p105, %p104;
selp.b64	%rd595, %rd370, %rd595, %p106;
or.b32 %r311, %r178, %r311;

BB49_86:
mov.u32 %r310, %r311;
mov.u64 %rd594, %rd595;
bar.sync 0;
@%p70 bra BB49_88;

st.shared.u64 [%rd44], %rd594;
st.shared.u32 [%rd44+8], %r310;

BB49_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r179, %r3, -62;
setp.lt.s32	%p108, %r179, %r272;
and.pred %p109, %p108, %p9;
@!%p109 bra BB49_90;
bra.uni BB49_89;

BB49_89:
ld.shared.u32 %r180, [%rd44+-1016];
ld.shared.u64 %rd371, [%rd44+-1024];
setp.ge.s64	%p110, %rd371, %rd594;
setp.eq.s32	%p111, %r310, 0;
and.pred %p112, %p111, %p110;
selp.b64	%rd594, %rd371, %rd594, %p112;
or.b32 %r310, %r180, %r310;

BB49_90:
bar.sync 0;
@%p70 bra BB49_92;

st.shared.u64 [%rd44], %rd594;
st.shared.u32 [%rd44+8], %r310;

BB49_92:
setp.lt.s32	%p10, %r1, %r272;
bar.sync 0;
add.s32 %r181, %r272, -1;
mul.wide.s32 %rd372, %r181, 16;
add.s64 %rd373, %rd39, %rd372;
ld.shared.u32 %r275, [%rd373+8];
ld.shared.u64 %rd532, [%rd373];
ld.shared.v4.u8 {%rs54, %rs55, %rs56, %rs57}, [%rd373+12];
mov.u16 %rs8, %rs57;
mov.u16 %rs7, %rs56;
mov.u16 %rs6, %rs55;
mov.u16 %rs5, %rs54;
not.pred %p114, %p10;
or.pred %p116, %p1, %p114;
selp.b64	%rd530, %rd51, %rd594, %p10;
selp.b32	%r273, %r4, %r310, %p10;
@%p116 bra BB49_94;

ld.shared.u64 %rd530, [%rd44+-16];
ld.shared.u32 %r273, [%rd44+-8];

BB49_94:
bar.sync 0;
@%p70 bra BB49_96;

st.shared.u64 [%rd44], %rd530;
st.shared.u32 [%rd44+8], %r273;

BB49_96:
bar.sync 0;

BB49_116:
@%p54 bra BB49_118;

ld.shared.u64 %rd533, [%rd44];
ld.shared.u32 %r276, [%rd44+8];

BB49_118:
bar.sync 0;
mul.wide.s32 %rd383, %r8, 16;
add.s64 %rd124, %rd37, %rd383;
setp.ge.u64	%p151, %rd37, %rd124;
@%p151 bra BB49_120;

ld.local.u64 %rd384, [%rd37];
ld.local.u32 %r191, [%rd37+8];
setp.eq.s32	%p152, %r191, 0;
setp.ge.s64	%p153, %rd533, %rd384;
and.pred %p154, %p152, %p153;
selp.b64	%rd533, %rd533, %rd384, %p154;
or.b32 %r276, %r191, %r276;
st.shared.u64 [%rd46], %rd533;
st.shared.u32 [%rd46+8], %r276;

BB49_120:
setp.ge.u64	%p155, %rd47, %rd124;
@%p155 bra BB49_122;

ld.local.u64 %rd385, [%rd37+16];
ld.local.u32 %r192, [%rd37+24];
setp.eq.s32	%p156, %r192, 0;
setp.ge.s64	%p157, %rd533, %rd385;
and.pred %p158, %p156, %p157;
selp.b64	%rd533, %rd533, %rd385, %p158;
or.b32 %r276, %r192, %r276;
st.shared.u64 [%rd46+16], %rd533;
st.shared.u32 [%rd46+24], %r276;

BB49_122:
add.s64 %rd386, %rd47, 16;
setp.ge.u64	%p159, %rd386, %rd124;
@%p159 bra BB49_124;

ld.local.u64 %rd387, [%rd37+32];
ld.local.u32 %r193, [%rd37+40];
setp.eq.s32	%p160, %r193, 0;
setp.ge.s64	%p161, %rd533, %rd387;
and.pred %p162, %p160, %p161;
selp.b64	%rd388, %rd533, %rd387, %p162;
or.b32 %r194, %r193, %r276;
st.shared.u64 [%rd46+32], %rd388;
st.shared.u32 [%rd46+40], %r194;

BB49_124:
bar.sync 0;
@%p43 bra BB49_135;
bra.uni BB49_125;

BB49_135:
ld.shared.u64 %rd397, [%rd44];
shl.b64 %rd398, %rd42, 4;
add.s64 %rd399, %rd52, %rd398;
ld.shared.u64 %rd400, [%rd44+2048];
ld.shared.u64 %rd401, [%rd44+4096];
st.global.u64 [%rd399], %rd397;
st.global.u64 [%rd399+2048], %rd400;
st.global.u64 [%rd399+4096], %rd401;
ld.shared.u32 %r201, [%rd44+8];
ld.shared.u32 %r202, [%rd44+2056];
ld.shared.u32 %r203, [%rd44+4104];
st.global.u32 [%rd399+8], %r201;
st.global.u32 [%rd399+2056], %r202;
st.global.u32 [%rd399+4104], %r203;
bra.uni BB49_136;

BB49_125:
add.s64 %rd129, %rd39, %rd346;
mov.u64 %rd535, %rd35;
mov.u64 %rd534, %rd39;
setp.ge.u64	%p163, %rd39, %rd129;
mov.u64 %rd540, %rd52;
@%p163 bra BB49_136;

BB49_126:
mov.u64 %rd134, %rd540;
sub.s64 %rd135, %rd72, %rd535;
setp.gt.s64	%p164, %rd135, 6128;
shl.b64 %rd390, %rd42, 4;
add.s64 %rd136, %rd534, %rd390;
add.s64 %rd137, %rd134, %rd390;
@%p164 bra BB49_133;
bra.uni BB49_127;

BB49_133:
ld.shared.u64 %rd394, [%rd136];
ld.shared.u64 %rd395, [%rd136+2048];
ld.shared.u64 %rd396, [%rd136+4096];
st.global.u64 [%rd137], %rd394;
st.global.u64 [%rd137+2048], %rd395;
st.global.u64 [%rd137+4096], %rd396;
ld.shared.u32 %r198, [%rd136+8];
ld.shared.u32 %r199, [%rd136+2056];
ld.shared.u32 %r200, [%rd136+4104];
st.global.u32 [%rd137+8], %r198;
st.global.u32 [%rd137+2056], %r199;
st.global.u32 [%rd137+4104], %r200;
bra.uni BB49_134;

BB49_127:
shr.s64 %rd138, %rd135, 4;
setp.ge.s64	%p165, %rd42, %rd138;
@%p165 bra BB49_129;

ld.shared.u64 %rd391, [%rd136];
st.global.u64 [%rd137], %rd391;
ld.shared.u32 %r195, [%rd136+8];
st.global.u32 [%rd137+8], %r195;

BB49_129:
setp.ge.s64	%p166, %rd48, %rd138;
@%p166 bra BB49_131;

ld.shared.u64 %rd392, [%rd136+2048];
st.global.u64 [%rd137+2048], %rd392;
ld.shared.u32 %r196, [%rd136+2056];
st.global.u32 [%rd137+2056], %r196;

BB49_131:
setp.ge.s64	%p167, %rd49, %rd138;
@%p167 bra BB49_134;

ld.shared.u64 %rd393, [%rd136+4096];
st.global.u64 [%rd137+4096], %rd393;
ld.shared.u32 %r197, [%rd136+4104];
st.global.u32 [%rd137+4104], %r197;

BB49_134:
add.s64 %rd534, %rd534, 6144;
add.s64 %rd535, %rd535, 6144;
add.s64 %rd141, %rd134, 6144;
setp.lt.u64	%p168, %rd534, %rd129;
mov.u64 %rd540, %rd141;
@%p168 bra BB49_126;

BB49_136:
mov.u64 %rd602, %rd532;
mov.u32 %r318, %r275;
bar.sync 0;
add.s64 %rd557, %rd54, 6144;
add.s64 %rd541, %rd52, 6144;
add.s64 %rd523, %rd53, 6144;
mov.u64 %rd550, %rd523;
sub.s64 %rd402, %rd523, %rd31;
setp.lt.s64	%p169, %rd402, 0;
@%p169 bra BB49_29;
bra.uni BB49_247;

BB49_137:
setp.gt.s64	%p170, %rd36, -1;
@%p170 bra BB49_247;

mov.u64 %rd536, %rd550;
cvt.s64.s32	%rd149, %r1;
mul.wide.s32 %rd150, %r1, -3;
mul.lo.s32 %r204, %r1, 3;
mul.wide.s32 %rd157, %r1, 16;
add.s64 %rd151, %rd35, %rd157;
cvta.to.local.u64 %rd152, %rd322;
mul.wide.s32 %rd404, %r204, 16;
add.s64 %rd153, %rd35, %rd404;
add.s64 %rd154, %rd152, 16;
add.s32 %r205, %r1, 128;
cvt.s64.s32	%rd155, %r205;
add.s32 %r206, %r1, 256;
cvt.s64.s32	%rd156, %r206;
add.s32 %r63, %r1, -2;
mov.u64 %rd539, %rd541;
mov.u64 %rd548, %rd550;
mov.u64 %rd555, %rd557;
mov.u64 %rd592, %rd602;
mov.u32 %r308, %r318;

BB49_139:
mov.u32 %r64, %r308;
mov.u64 %rd162, %rd592;
mov.u64 %rd553, %rd555;
mov.u64 %rd160, %rd553;
mov.u64 %rd546, %rd548;
mov.u64 %rd159, %rd546;
mov.u64 %rd158, %rd536;
sub.s64 %rd405, %rd31, %rd158;
shr.u64 %rd406, %rd405, 4;
cvt.u32.u64	%r207, %rd406;
mov.u32 %r208, 384;
min.s32 %r65, %r207, %r208;
setp.eq.s32	%p171, %r65, 384;
@%p171 bra BB49_151;
bra.uni BB49_140;

BB49_151:
shl.b64 %rd417, %rd149, 4;
add.s64 %rd418, %rd160, %rd417;
ld.global.u32 %r215, [%rd418+8];
ld.global.u64 %rd419, [%rd418];
st.u64 [%rd151], %rd419;
st.u32 [%rd151+8], %r215;
ld.global.u32 %r216, [%rd418+2056];
ld.global.u64 %rd420, [%rd418+2048];
st.u64 [%rd151+2048], %rd420;
st.u32 [%rd151+2056], %r216;
ld.global.u32 %r217, [%rd418+4104];
ld.global.u64 %rd421, [%rd418+4096];
st.u64 [%rd151+4096], %rd421;
st.u32 [%rd151+4104], %r217;
mov.u64 %rd558, 384;
bra.uni BB49_152;

BB49_140:
cvt.s64.s32	%rd558, %r65;
setp.lt.s32	%p172, %r65, 1;
@%p172 bra BB49_152;

shl.b64 %rd407, %rd558, 4;
add.s64 %rd164, %rd159, %rd407;
mov.u64 %rd543, %rd35;
mov.u64 %rd542, %rd159;
mov.u64 %rd547, %rd159;
mov.u64 %rd554, %rd160;

BB49_142:
mov.u64 %rd170, %rd554;
mov.u64 %rd169, %rd547;
mov.u64 %rd167, %rd542;
sub.s64 %rd171, %rd164, %rd167;
setp.gt.s64	%p173, %rd171, 6128;
shl.b64 %rd408, %rd149, 4;
add.s64 %rd172, %rd170, %rd408;
add.s64 %rd173, %rd543, %rd408;
@%p173 bra BB49_149;
bra.uni BB49_143;

BB49_149:
ld.global.u32 %r212, [%rd172+8];
ld.global.u64 %rd412, [%rd172];
st.u64 [%rd173], %rd412;
st.u32 [%rd173+8], %r212;
ld.global.u32 %r213, [%rd172+2056];
ld.global.u64 %rd413, [%rd172+2048];
st.u64 [%rd173+2048], %rd413;
st.u32 [%rd173+2056], %r213;
ld.global.u32 %r214, [%rd172+4104];
ld.global.u64 %rd414, [%rd172+4096];
st.u64 [%rd173+4096], %rd414;
st.u32 [%rd173+4104], %r214;
bra.uni BB49_150;

BB49_143:
shr.s64 %rd174, %rd171, 4;
setp.ge.s64	%p174, %rd149, %rd174;
@%p174 bra BB49_145;

ld.global.u32 %r209, [%rd172+8];
ld.global.u64 %rd409, [%rd172];
st.u64 [%rd173], %rd409;
st.u32 [%rd173+8], %r209;

BB49_145:
setp.ge.s64	%p175, %rd155, %rd174;
@%p175 bra BB49_147;

ld.global.u32 %r210, [%rd172+2056];
ld.global.u64 %rd410, [%rd172+2048];
st.u64 [%rd173+2048], %rd410;
st.u32 [%rd173+2056], %r210;

BB49_147:
setp.ge.s64	%p176, %rd156, %rd174;
@%p176 bra BB49_150;

ld.global.u32 %r211, [%rd172+4104];
ld.global.u64 %rd411, [%rd172+4096];
st.u64 [%rd173+4096], %rd411;
st.u32 [%rd173+4104], %r211;

BB49_150:
add.s64 %rd175, %rd170, 6144;
add.s64 %rd543, %rd543, 6144;
add.s64 %rd542, %rd169, 6144;
mov.u64 %rd177, %rd542;
sub.s64 %rd415, %rd542, %rd164;
setp.lt.s64	%p177, %rd415, 0;
mov.u64 %rd547, %rd177;
mov.u64 %rd554, %rd175;
@%p177 bra BB49_142;

BB49_152:
bar.sync 0;
shl.b64 %rd422, %rd558, 4;
add.s64 %rd180, %rd35, %rd422;
and.b64 %rd423, %rd558, 1152921504606846975;
mov.u64 %rd604, 0;
st.local.u64 [%rd37], %rd604;
st.local.u64 [%rd37+16], %rd604;
st.local.u64 [%rd37+32], %rd604;
mov.u32 %r320, 0;
st.local.u32 [%rd37+8], %r320;
st.local.u32 [%rd37+24], %r320;
st.local.u32 [%rd37+40], %r320;
cvt.u32.u64	%r66, %rd558;
add.s64 %rd425, %rd423, %rd150;
cvt.u32.u64	%r219, %rd425;
mov.u32 %r220, 3;
min.s32 %r67, %r219, %r220;
max.s32 %r68, %r67, %r320;
setp.gt.u32	%p178, %r68, 2;
@%p178 bra BB49_159;
bra.uni BB49_153;

BB49_159:
ld.u64 %rd430, [%rd153];
st.local.u64 [%rd37], %rd430;
ld.u32 %r224, [%rd153+8];
st.local.u32 [%rd37+8], %r224;
ld.u64 %rd431, [%rd153+16];
st.local.u64 [%rd37+16], %rd431;
ld.u32 %r225, [%rd153+24];
st.local.u32 [%rd37+24], %r225;
ld.u64 %rd432, [%rd153+32];
st.local.u64 [%rd37+32], %rd432;
ld.u32 %r226, [%rd153+40];
st.local.u32 [%rd37+40], %r226;
bra.uni BB49_160;

BB49_153:
setp.lt.s32	%p179, %r67, 1;
mov.u64 %rd561, %rd152;
@%p179 bra BB49_155;

ld.u64 %rd427, [%rd153];
st.local.u64 [%rd37], %rd427;
ld.u32 %r221, [%rd153+8];
st.local.u32 [%rd37+8], %r221;
mov.u64 %rd561, %rd154;

BB49_155:
mov.u64 %rd559, %rd561;
mov.u64 %rd560, %rd559;
setp.lt.s32	%p180, %r68, 2;
@%p180 bra BB49_157;

ld.u64 %rd428, [%rd153+16];
st.local.u64 [%rd560], %rd428;
ld.u32 %r222, [%rd153+24];
st.local.u32 [%rd560+8], %r222;
add.s64 %rd560, %rd560, 16;

BB49_157:
setp.lt.s32	%p181, %r68, 3;
@%p181 bra BB49_160;

ld.u64 %rd429, [%rd153+32];
st.local.u64 [%rd560], %rd429;
ld.u32 %r223, [%rd153+40];
st.local.u32 [%rd560+8], %r223;

BB49_160:
setp.eq.s32	%p182, %r68, 0;
@%p182 bra BB49_165;

ld.local.u64 %rd604, [%rd152];
ld.local.u32 %r320, [%rd152+8];
mul.wide.u32 %rd434, %r68, 16;
add.s64 %rd435, %rd434, 68719476720;
shr.u64 %rd436, %rd435, 4;
cvt.u32.u64	%r70, %rd436;
setp.lt.s32	%p183, %r70, 1;
@%p183 bra BB49_163;

ld.local.u64 %rd437, [%rd37+16];
ld.local.u32 %r228, [%rd37+24];
setp.eq.s32	%p184, %r228, 0;
setp.ge.s64	%p185, %rd604, %rd437;
and.pred %p186, %p184, %p185;
selp.b64	%rd604, %rd604, %rd437, %p186;
or.b32 %r320, %r228, %r320;

BB49_163:
setp.lt.s32	%p187, %r70, 2;
@%p187 bra BB49_165;

ld.local.u64 %rd438, [%rd37+32];
ld.local.u32 %r229, [%rd37+40];
setp.eq.s32	%p188, %r229, 0;
setp.ge.s64	%p189, %rd604, %rd438;
and.pred %p190, %p188, %p189;
selp.b64	%rd604, %rd604, %rd438, %p190;
or.b32 %r320, %r229, %r320;

BB49_165:
bar.sync 0;
@%p182 bra BB49_167;

st.u64 [%rd151], %rd604;
st.u32 [%rd151+8], %r320;

BB49_167:
bar.sync 0;
setp.gt.s32	%p192, %r66, 383;
mov.u32 %r277, 128;
@%p192 bra BB49_169;

add.s32 %r231, %r66, 2;
mul.hi.s32 %r232, %r231, 1431655766;
shr.u32 %r233, %r232, 31;
add.s32 %r277, %r232, %r233;

BB49_169:
setp.eq.s32	%p193, %r277, 128;
@%p193 bra BB49_207;
bra.uni BB49_170;

BB49_207:
@%p22 bra BB49_209;

ld.u64 %rd450, [%rd35];
ld.u32 %r249, [%rd35+8];
setp.eq.s32	%p247, %r249, 0;
setp.ge.s64	%p248, %rd162, %rd450;
and.pred %p249, %p247, %p248;
selp.b64	%rd451, %rd162, %rd450, %p249;
or.b32 %r250, %r249, %r64;
st.u64 [%rd35], %rd451;
st.u32 [%rd35+8], %r250;

BB49_209:
setp.lt.s32	%p20, %r1, 1;
ld.u64 %rd563, [%rd151];
ld.u32 %r279, [%rd151+8];
bar.sync 0;
@%p20 bra BB49_211;

ld.u32 %r251, [%rd151+-8];
ld.u64 %rd452, [%rd151+-16];
setp.ge.s64	%p250, %rd452, %rd563;
setp.eq.s32	%p251, %r279, 0;
and.pred %p252, %p251, %p250;
selp.b64	%rd563, %rd452, %rd563, %p252;
or.b32 %r279, %r251, %r279;

BB49_211:
bar.sync 0;
st.u64 [%rd151], %rd563;
st.u32 [%rd151+8], %r279;
bar.sync 0;
setp.lt.s32	%p253, %r1, 2;
@%p253 bra BB49_213;

ld.u32 %r252, [%rd151+-24];
ld.u64 %rd453, [%rd151+-32];
setp.ge.s64	%p254, %rd453, %rd563;
setp.eq.s32	%p255, %r279, 0;
and.pred %p256, %p255, %p254;
selp.b64	%rd563, %rd453, %rd563, %p256;
or.b32 %r279, %r252, %r279;

BB49_213:
bar.sync 0;
st.u64 [%rd151], %rd563;
st.u32 [%rd151+8], %r279;
bar.sync 0;
setp.lt.s32	%p257, %r1, 4;
@%p257 bra BB49_215;

ld.u32 %r253, [%rd151+-56];
ld.u64 %rd454, [%rd151+-64];
setp.ge.s64	%p258, %rd454, %rd563;
setp.eq.s32	%p259, %r279, 0;
and.pred %p260, %p259, %p258;
selp.b64	%rd563, %rd454, %rd563, %p260;
or.b32 %r279, %r253, %r279;

BB49_215:
bar.sync 0;
st.u64 [%rd151], %rd563;
st.u32 [%rd151+8], %r279;
bar.sync 0;
setp.lt.s32	%p261, %r1, 8;
@%p261 bra BB49_217;

ld.u32 %r254, [%rd151+-120];
ld.u64 %rd455, [%rd151+-128];
setp.ge.s64	%p262, %rd455, %rd563;
setp.eq.s32	%p263, %r279, 0;
and.pred %p264, %p263, %p262;
selp.b64	%rd563, %rd455, %rd563, %p264;
or.b32 %r279, %r254, %r279;

BB49_217:
bar.sync 0;
st.u64 [%rd151], %rd563;
st.u32 [%rd151+8], %r279;
bar.sync 0;
setp.lt.s32	%p265, %r1, 16;
@%p265 bra BB49_219;

ld.u32 %r255, [%rd151+-248];
ld.u64 %rd456, [%rd151+-256];
setp.ge.s64	%p266, %rd456, %rd563;
setp.eq.s32	%p267, %r279, 0;
and.pred %p268, %p267, %p266;
selp.b64	%rd563, %rd456, %rd563, %p268;
or.b32 %r279, %r255, %r279;

BB49_219:
bar.sync 0;
st.u64 [%rd151], %rd563;
st.u32 [%rd151+8], %r279;
bar.sync 0;
setp.lt.s32	%p269, %r1, 32;
@%p269 bra BB49_221;

ld.u32 %r256, [%rd151+-504];
ld.u64 %rd457, [%rd151+-512];
setp.ge.s64	%p270, %rd457, %rd563;
setp.eq.s32	%p271, %r279, 0;
and.pred %p272, %p271, %p270;
selp.b64	%rd563, %rd457, %rd563, %p272;
or.b32 %r279, %r256, %r279;

BB49_221:
bar.sync 0;
st.u64 [%rd151], %rd563;
st.u32 [%rd151+8], %r279;
bar.sync 0;
setp.lt.s32	%p273, %r1, 64;
@%p273 bra BB49_223;

ld.u32 %r257, [%rd151+-1016];
ld.u64 %rd458, [%rd151+-1024];
setp.ge.s64	%p274, %rd458, %rd563;
setp.eq.s32	%p275, %r279, 0;
and.pred %p276, %p275, %p274;
selp.b64	%rd563, %rd458, %rd563, %p276;
or.b32 %r279, %r257, %r279;

BB49_223:
bar.sync 0;
st.u64 [%rd151], %rd563;
st.u32 [%rd151+8], %r279;
bar.sync 0;
ld.u32 %r319, [%rd35+2040];
ld.u64 %rd603, [%rd35+2032];
ld.v4.u8 {%rs66, %rs67, %rs68, %rs69}, [%rd35+2044];
mov.u16 %rs24, %rs69;
mov.u16 %rs23, %rs68;
mov.u16 %rs22, %rs67;
mov.u16 %rs21, %rs66;
mov.u64 %rd583, %rd162;
mov.u32 %r299, %r64;
@%p1 bra BB49_225;

ld.u64 %rd583, [%rd151+-16];
ld.u32 %r299, [%rd151+-8];

BB49_225:
bar.sync 0;
st.u64 [%rd151], %rd583;
st.u32 [%rd151+8], %r299;
bar.sync 0;
bra.uni BB49_226;

BB49_170:
@%p22 bra BB49_172;

ld.u64 %rd439, [%rd35];
ld.u32 %r234, [%rd35+8];
setp.eq.s32	%p195, %r234, 0;
setp.ge.s64	%p196, %rd162, %rd439;
and.pred %p197, %p195, %p196;
selp.b64	%rd440, %rd162, %rd439, %p197;
or.b32 %r235, %r234, %r64;
st.u64 [%rd35], %rd440;
st.u32 [%rd35+8], %r235;

BB49_172:
setp.ge.s32	%p198, %r1, %r277;
mov.u64 %rd591, %rd162;
mov.u32 %r307, %r64;
@%p198 bra BB49_174;

ld.u64 %rd191, [%rd151];
ld.u32 %r77, [%rd151+8];
mov.u64 %rd591, %rd191;
mov.u32 %r307, %r77;

BB49_174:
mov.u32 %r292, %r307;
mov.u32 %r306, %r292;
mov.u64 %rd576, %rd591;
mov.u64 %rd590, %rd576;
bar.sync 0;
setp.le.s32	%p199, %r1, %r277;
setp.gt.s32	%p200, %r1, 0;
and.pred %p201, %p199, %p200;
@!%p201 bra BB49_176;
bra.uni BB49_175;

BB49_175:
ld.u32 %r236, [%rd151+-8];
ld.u64 %rd441, [%rd151+-16];
setp.ge.s64	%p202, %rd441, %rd590;
setp.eq.s32	%p203, %r306, 0;
and.pred %p204, %p203, %p202;
selp.b64	%rd590, %rd441, %rd590, %p204;
or.b32 %r306, %r236, %r306;

BB49_176:
mov.u32 %r305, %r306;
mov.u64 %rd589, %rd590;
bar.sync 0;
@%p198 bra BB49_178;

st.u64 [%rd151], %rd589;
st.u32 [%rd151+8], %r305;

BB49_178:
setp.gt.s32	%p13, %r1, 1;
bar.sync 0;
setp.lt.s32	%p206, %r63, %r277;
and.pred %p207, %p206, %p13;
@!%p207 bra BB49_180;
bra.uni BB49_179;

BB49_179:
ld.u32 %r237, [%rd151+-24];
ld.u64 %rd442, [%rd151+-32];
setp.ge.s64	%p208, %rd442, %rd589;
setp.eq.s32	%p209, %r305, 0;
and.pred %p210, %p209, %p208;
selp.b64	%rd589, %rd442, %rd589, %p210;
or.b32 %r305, %r237, %r305;

BB49_180:
mov.u32 %r304, %r305;
mov.u64 %rd588, %rd589;
bar.sync 0;
@%p198 bra BB49_182;

st.u64 [%rd151], %rd588;
st.u32 [%rd151+8], %r304;

BB49_182:
setp.gt.s32	%p14, %r1, 3;
bar.sync 0;
add.s32 %r238, %r63, -2;
setp.lt.s32	%p212, %r238, %r277;
and.pred %p213, %p212, %p14;
@!%p213 bra BB49_184;
bra.uni BB49_183;

BB49_183:
ld.u32 %r239, [%rd151+-56];
ld.u64 %rd443, [%rd151+-64];
setp.ge.s64	%p214, %rd443, %rd588;
setp.eq.s32	%p215, %r304, 0;
and.pred %p216, %p215, %p214;
selp.b64	%rd588, %rd443, %rd588, %p216;
or.b32 %r304, %r239, %r304;

BB49_184:
mov.u32 %r303, %r304;
mov.u64 %rd587, %rd588;
bar.sync 0;
@%p198 bra BB49_186;

st.u64 [%rd151], %rd587;
st.u32 [%rd151+8], %r303;

BB49_186:
setp.gt.s32	%p15, %r1, 7;
bar.sync 0;
add.s32 %r240, %r63, -6;
setp.lt.s32	%p218, %r240, %r277;
and.pred %p219, %p218, %p15;
@!%p219 bra BB49_188;
bra.uni BB49_187;

BB49_187:
ld.u32 %r241, [%rd151+-120];
ld.u64 %rd444, [%rd151+-128];
setp.ge.s64	%p220, %rd444, %rd587;
setp.eq.s32	%p221, %r303, 0;
and.pred %p222, %p221, %p220;
selp.b64	%rd587, %rd444, %rd587, %p222;
or.b32 %r303, %r241, %r303;

BB49_188:
mov.u32 %r302, %r303;
mov.u64 %rd586, %rd587;
bar.sync 0;
@%p198 bra BB49_190;

st.u64 [%rd151], %rd586;
st.u32 [%rd151+8], %r302;

BB49_190:
setp.gt.s32	%p16, %r1, 15;
bar.sync 0;
add.s32 %r242, %r63, -14;
setp.lt.s32	%p224, %r242, %r277;
and.pred %p225, %p224, %p16;
@!%p225 bra BB49_192;
bra.uni BB49_191;

BB49_191:
ld.u32 %r243, [%rd151+-248];
ld.u64 %rd445, [%rd151+-256];
setp.ge.s64	%p226, %rd445, %rd586;
setp.eq.s32	%p227, %r302, 0;
and.pred %p228, %p227, %p226;
selp.b64	%rd586, %rd445, %rd586, %p228;
or.b32 %r302, %r243, %r302;

BB49_192:
mov.u32 %r301, %r302;
mov.u64 %rd585, %rd586;
bar.sync 0;
@%p198 bra BB49_194;

st.u64 [%rd151], %rd585;
st.u32 [%rd151+8], %r301;

BB49_194:
setp.gt.s32	%p17, %r1, 31;
bar.sync 0;
add.s32 %r244, %r63, -30;
setp.lt.s32	%p230, %r244, %r277;
and.pred %p231, %p230, %p17;
@!%p231 bra BB49_196;
bra.uni BB49_195;

BB49_195:
ld.u32 %r245, [%rd151+-504];
ld.u64 %rd446, [%rd151+-512];
setp.ge.s64	%p232, %rd446, %rd585;
setp.eq.s32	%p233, %r301, 0;
and.pred %p234, %p233, %p232;
selp.b64	%rd585, %rd446, %rd585, %p234;
or.b32 %r301, %r245, %r301;

BB49_196:
mov.u32 %r300, %r301;
mov.u64 %rd584, %rd585;
bar.sync 0;
@%p198 bra BB49_198;

st.u64 [%rd151], %rd584;
st.u32 [%rd151+8], %r300;

BB49_198:
setp.gt.s32	%p18, %r1, 63;
bar.sync 0;
add.s32 %r246, %r63, -62;
setp.lt.s32	%p236, %r246, %r277;
and.pred %p237, %p236, %p18;
@!%p237 bra BB49_200;
bra.uni BB49_199;

BB49_199:
ld.u32 %r247, [%rd151+-1016];
ld.u64 %rd447, [%rd151+-1024];
setp.ge.s64	%p238, %rd447, %rd584;
setp.eq.s32	%p239, %r300, 0;
and.pred %p240, %p239, %p238;
selp.b64	%rd584, %rd447, %rd584, %p240;
or.b32 %r300, %r247, %r300;

BB49_200:
bar.sync 0;
@%p198 bra BB49_202;

st.u64 [%rd151], %rd584;
st.u32 [%rd151+8], %r300;

BB49_202:
setp.lt.s32	%p19, %r1, %r277;
bar.sync 0;
add.s32 %r248, %r277, -1;
mul.wide.s32 %rd448, %r248, 16;
add.s64 %rd449, %rd35, %rd448;
ld.u32 %r319, [%rd449+8];
ld.u64 %rd603, [%rd449];
ld.v4.u8 {%rs62, %rs63, %rs64, %rs65}, [%rd449+12];
mov.u16 %rs20, %rs65;
mov.u16 %rs19, %rs64;
mov.u16 %rs18, %rs63;
mov.u16 %rs17, %rs62;
not.pred %p242, %p19;
or.pred %p244, %p1, %p242;
selp.b64	%rd562, %rd162, %rd584, %p19;
selp.b32	%r278, %r64, %r300, %p19;
@%p244 bra BB49_204;

ld.u64 %rd562, [%rd151+-16];
ld.u32 %r278, [%rd151+-8];

BB49_204:
bar.sync 0;
@%p198 bra BB49_206;

st.u64 [%rd151], %rd562;
st.u32 [%rd151+8], %r278;

BB49_206:
bar.sync 0;

BB49_226:
@%p182 bra BB49_228;

ld.u64 %rd604, [%rd151];
ld.u32 %r320, [%rd151+8];

BB49_228:
bar.sync 0;
mul.wide.s32 %rd459, %r68, 16;
add.s64 %rd232, %rd37, %rd459;
setp.ge.u64	%p279, %rd37, %rd232;
@%p279 bra BB49_230;

ld.local.u64 %rd460, [%rd37];
ld.local.u32 %r258, [%rd37+8];
setp.eq.s32	%p280, %r258, 0;
setp.ge.s64	%p281, %rd604, %rd460;
and.pred %p282, %p280, %p281;
selp.b64	%rd604, %rd604, %rd460, %p282;
or.b32 %r320, %r258, %r320;
st.u64 [%rd153], %rd604;
st.u32 [%rd153+8], %r320;

BB49_230:
setp.ge.u64	%p283, %rd154, %rd232;
@%p283 bra BB49_232;

ld.local.u64 %rd461, [%rd37+16];
ld.local.u32 %r259, [%rd37+24];
setp.eq.s32	%p284, %r259, 0;
setp.ge.s64	%p285, %rd604, %rd461;
and.pred %p286, %p284, %p285;
selp.b64	%rd604, %rd604, %rd461, %p286;
or.b32 %r320, %r259, %r320;
st.u64 [%rd153+16], %rd604;
st.u32 [%rd153+24], %r320;

BB49_232:
add.s64 %rd462, %rd154, 16;
setp.ge.u64	%p287, %rd462, %rd232;
@%p287 bra BB49_234;

ld.local.u64 %rd463, [%rd37+32];
ld.local.u32 %r260, [%rd37+40];
setp.eq.s32	%p288, %r260, 0;
setp.ge.s64	%p289, %rd604, %rd463;
and.pred %p290, %p288, %p289;
selp.b64	%rd464, %rd604, %rd463, %p290;
or.b32 %r261, %r260, %r320;
st.u64 [%rd153+32], %rd464;
st.u32 [%rd153+40], %r261;

BB49_234:
bar.sync 0;
@%p171 bra BB49_245;
bra.uni BB49_235;

BB49_245:
ld.u64 %rd474, [%rd151];
shl.b64 %rd475, %rd149, 4;
add.s64 %rd476, %rd539, %rd475;
st.global.u64 [%rd476], %rd474;
ld.u32 %r268, [%rd151+8];
st.global.u32 [%rd476+8], %r268;
ld.u64 %rd477, [%rd151+2048];
st.global.u64 [%rd476+2048], %rd477;
ld.u32 %r269, [%rd151+2056];
st.global.u32 [%rd476+2056], %r269;
ld.u64 %rd478, [%rd151+4096];
st.global.u64 [%rd476+4096], %rd478;
ld.u32 %r270, [%rd151+4104];
st.global.u32 [%rd476+4104], %r270;
bra.uni BB49_246;

BB49_235:
mov.u64 %rd605, 0;
setp.ge.u64	%p291, %rd35, %rd180;
mov.u64 %rd606, %rd157;
@%p291 bra BB49_246;

BB49_236:
mov.u64 %rd238, %rd606;
add.s64 %rd466, %rd35, %rd605;
sub.s64 %rd239, %rd180, %rd466;
setp.gt.s64	%p292, %rd239, 6128;
add.s64 %rd240, %rd35, %rd238;
add.s64 %rd241, %rd539, %rd238;
@%p292 bra BB49_243;
bra.uni BB49_237;

BB49_243:
ld.u64 %rd470, [%rd240];
st.global.u64 [%rd241], %rd470;
ld.u32 %r265, [%rd240+8];
st.global.u32 [%rd241+8], %r265;
ld.u64 %rd471, [%rd240+2048];
st.global.u64 [%rd241+2048], %rd471;
ld.u32 %r266, [%rd240+2056];
st.global.u32 [%rd241+2056], %r266;
ld.u64 %rd472, [%rd240+4096];
st.global.u64 [%rd241+4096], %rd472;
ld.u32 %r267, [%rd240+4104];
st.global.u32 [%rd241+4104], %r267;
bra.uni BB49_244;

BB49_237:
shr.s64 %rd242, %rd239, 4;
setp.ge.s64	%p293, %rd149, %rd242;
@%p293 bra BB49_239;

ld.u64 %rd467, [%rd240];
st.global.u64 [%rd241], %rd467;
ld.u32 %r262, [%rd240+8];
st.global.u32 [%rd241+8], %r262;

BB49_239:
setp.ge.s64	%p294, %rd155, %rd242;
@%p294 bra BB49_241;

ld.u64 %rd468, [%rd240+2048];
st.global.u64 [%rd241+2048], %rd468;
ld.u32 %r263, [%rd240+2056];
st.global.u32 [%rd241+2056], %r263;

BB49_241:
setp.ge.s64	%p295, %rd156, %rd242;
@%p295 bra BB49_244;

ld.u64 %rd469, [%rd240+4096];
st.global.u64 [%rd241+4096], %rd469;
ld.u32 %r264, [%rd240+4104];
st.global.u32 [%rd241+4104], %r264;

BB49_244:
add.s64 %rd243, %rd238, 6144;
add.s64 %rd605, %rd605, 6144;
add.s64 %rd473, %rd35, %rd605;
setp.lt.u64	%p296, %rd473, %rd180;
mov.u64 %rd606, %rd243;
@%p296 bra BB49_236;

BB49_246:
mov.u64 %rd592, %rd603;
mov.u32 %r308, %r319;
bar.sync 0;
add.s64 %rd555, %rd160, 6144;
add.s64 %rd539, %rd539, 6144;
add.s64 %rd536, %rd159, 6144;
mov.u64 %rd548, %rd536;
sub.s64 %rd479, %rd536, %rd31;
setp.lt.s64	%p297, %rd479, 0;
@%p297 bra BB49_139;

BB49_247:
@%p22 bra BB49_263;


	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r271, 1, 0, p; 
} 


	setp.eq.s32	%p299, %r271, 0;
@%p299 bra BB49_262;

mov.u64 %rd481, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd482, %rd481;
sub.s64 %rd251, %rd35, %rd482;
setp.eq.s64	%p300, %rd35, 0;
@%p300 bra BB49_263;

add.s64 %rd483, %rd251, -16;
add.s64 %rd485, %rd481, %rd483;
add.s64 %rd253, %rd482, %rd483;
ld.shared.u8 %rs70, [%rd485];
or.b16 %rs71, %rs70, 1;
st.shared.u8 [%rd485], %rs71;
ld.shared.u64 %rd254, [%rd485+8];
setp.eq.s64	%p301, %rd254, 0;
mov.u64 %rd610, %rd253;
@%p301 bra BB49_256;

mov.u64 %rd255, %rd253;
ld.u8 %rs72, [%rd254];
and.b16 %rs73, %rs72, 1;
setp.eq.b16	%p302, %rs73, 1;
mov.u64 %rd610, %rd255;
@!%p302 bra BB49_256;
bra.uni BB49_252;

BB49_252:
ld.u64 %rd257, [%rd254];
shr.u64 %rd258, %rd257, 1;
add.s64 %rd259, %rd254, 16;
add.s64 %rd260, %rd259, %rd258;
ld.shared.u64 %rd487, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p303, %rd260, %rd487;
mov.u64 %rd610, %rd254;
@%p303 bra BB49_256;

ld.u8 %rs74, [%rd260];
and.b16 %rs75, %rs74, 1;
setp.eq.b16	%p304, %rs75, 1;
mov.u64 %rd607, %rd254;
mov.u64 %rd610, %rd607;
@!%p304 bra BB49_256;
bra.uni BB49_254;

BB49_254:
ld.u64 %rd488, [%rd260];
shr.u64 %rd489, %rd488, 1;
add.s64 %rd490, %rd489, %rd258;
add.s64 %rd491, %rd490, 16;
shl.b64 %rd492, %rd491, 1;
and.b64 %rd493, %rd257, 1;
or.b64 %rd494, %rd492, %rd493;
st.u64 [%rd254], %rd494;
and.b64 %rd261, %rd491, 9223372036854775807;
add.s64 %rd495, %rd259, %rd261;
ld.shared.u64 %rd496, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p305, %rd495, %rd496;
mov.u64 %rd608, %rd254;
mov.u64 %rd610, %rd608;
@%p305 bra BB49_256;

add.s64 %rd497, %rd261, %rd259;
st.u64 [%rd497+8], %rd254;
mov.u64 %rd610, %rd254;

BB49_256:
ld.u64 %rd264, [%rd610];
shr.u64 %rd265, %rd264, 1;
add.s64 %rd266, %rd610, 16;
add.s64 %rd267, %rd266, %rd265;
ld.shared.u64 %rd498, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p306, %rd267, %rd498;
@%p306 bra BB49_260;

ld.u8 %rs76, [%rd267];
and.b16 %rs77, %rs76, 1;
setp.eq.b16	%p307, %rs77, 1;
@!%p307 bra BB49_263;
bra.uni BB49_258;

BB49_258:
ld.u64 %rd499, [%rd267];
shr.u64 %rd500, %rd499, 1;
add.s64 %rd501, %rd500, %rd265;
add.s64 %rd502, %rd501, 16;
shl.b64 %rd503, %rd502, 1;
and.b64 %rd504, %rd264, 1;
or.b64 %rd505, %rd503, %rd504;
st.u64 [%rd610], %rd505;
and.b64 %rd268, %rd502, 9223372036854775807;
add.s64 %rd506, %rd266, %rd268;
ld.shared.u64 %rd507, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p308, %rd506, %rd507;
@%p308 bra BB49_263;

add.s64 %rd508, %rd268, %rd266;
st.u64 [%rd508+8], %rd610;
bra.uni BB49_263;

BB49_262:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
call.uni 
free, 
(
param0
);


	}

BB49_263:
bar.sync 0;

BB49_264:
ret;

BB49_260:
setp.lt.u64	%p309, %rd267, %rd610;
@%p309 bra BB49_263;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd610;
bra.uni BB49_263;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm5EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEENS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_SY_EEEENS2_21aligned_decompositionIlEENSP_INSQ_INSG_IljSY_SY_SY_SY_SY_SY_SY_SY_EESU_SV_SV_EEEES10_NS0_6detail7generic6detail22segmented_scan_functorIljNS_7maximumIlEEEESY_SY_SY_SY_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm5EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEENS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_SY_EEEENS2_21aligned_decompositionIlEENSP_INSQ_INSG_IljSY_SY_SY_SY_SY_SY_SY_SY_EESU_SV_SV_EEEES10_NS0_6detail7generic6detail22segmented_scan_functorIljNS_7maximumIlEEEESY_SY_SY_SY_EEEEEEEEvT0__param_0[128]
)
.maxntid 128, 1, 1
{
.local .align 8 .b8 __local_depot50[80];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<706>;
.reg .b16 %rs<129>;
.reg .b32 %r<744>;
.reg .b64 %rd<1475>;


mov.u64 %rd1474, __local_depot50;
cvta.local.u64 %SP, %rd1474;
mov.u64 %rd1, _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm5EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEENS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_SY_EEEENS2_21aligned_decompositionIlEENSP_INSQ_INSG_IljSY_SY_SY_SY_SY_SY_SY_SY_EESU_SV_SV_EEEES10_NS0_6detail7generic6detail22segmented_scan_functorIljNS_7maximumIlEEEESY_SY_SY_SY_EEEEEEEEvT0__param_0;
add.u64 %rd620, %SP, 0;
cvta.to.local.u64 %rd2, %rd620;
ld.param.u64 %rd621, [%rd1+24];
cvta.to.global.u64 %rd3, %rd621;
ld.param.u64 %rd622, [%rd1+80];
cvta.to.global.u64 %rd4, %rd622;
ld.param.u64 %rd623, [%rd1+88];
cvta.to.global.u64 %rd5, %rd623;
mov.u32 %r278, %ctaid.x;
ld.param.u32 %r279, [%rd1+124];
add.s32 %r1, %r278, %r279;
mov.u32 %r2, %tid.x;
setp.ne.s32	%p42, %r2, 0;
mov.u64 %rd624, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd625, %rd624;
setp.eq.s64	%p43, %rd625, 0;
or.pred %p44, %p42, %p43;
@%p44 bra BB50_2;

ld.param.s32 %rd626, [%rd1+112];
mov.u32 %r280, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r280;
mov.u64 %rd627, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd628, %rd627;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd628;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd626;

BB50_2:
ld.param.u64 %rd6, [%rd1+16];
ld.param.u64 %rd7, [%rd1+32];
ld.param.u64 %rd8, [%rd1+48];
ld.param.u64 %rd9, [%rd1+56];
ld.param.u64 %rd10, [%rd1+64];
bar.sync 0;
cvt.s64.s32	%rd629, %r1;
mul.lo.s64 %rd630, %rd629, %rd8;
min.s64 %rd631, %rd10, %rd629;
add.s64 %rd632, %rd631, %rd630;
setp.lt.s64	%p45, %rd629, %rd10;
selp.u64	%rd633, 1, 0, %p45;
add.s64 %rd634, %rd633, %rd8;
add.s64 %rd635, %rd634, %rd632;
mul.lo.s64 %rd11, %rd632, %rd9;
mul.lo.s64 %rd636, %rd635, %rd9;
min.s64 %rd637, %rd636, %rd7;
shl.b64 %rd638, %rd637, 3;
sub.s64 %rd12, %rd6, %rd638;
neg.s64 %rd13, %rd11;
shl.b64 %rd639, %rd11, 3;
sub.s64 %rd1282, %rd6, %rd639;
shl.b64 %rd640, %rd11, 2;
add.s64 %rd1268, %rd3, %rd640;
add.s64 %rd1341, %rd5, %rd640;
setp.eq.s32	%p46, %r1, 0;
@%p46 bra BB50_300;

mov.u64 %rd1230, _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm5EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_16reverse_iteratorINS_10device_ptrIlEEEENS_6detail15normal_iteratorINS_7pointerIjNSO_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESV_EEEENS_9null_typeESY_SY_SY_SY_SY_SY_SY_EEEENS2_21aligned_decompositionIlEENSP_INSQ_INSG_IljSY_SY_SY_SY_SY_SY_SY_SY_EESU_SV_SV_EEEES10_NS0_6detail7generic6detail22segmented_scan_functorIljNS_7maximumIlEEEESY_SY_SY_SY_EEEEEEEEvT0__param_0;
ld.param.u64 %rd641, [%rd1230+72];
cvta.to.global.u64 %rd642, %rd641;
cvta.to.global.u64 %rd643, %rd6;
shl.b64 %rd644, %rd13, 3;
add.s64 %rd1275, %rd643, %rd644;
add.s64 %rd1348, %rd4, %rd644;
add.s32 %r281, %r1, -1;
mul.wide.s32 %rd645, %r281, 16;
add.s64 %rd646, %rd642, %rd645;
ld.global.u32 %r3, [%rd646+8];
ld.global.u64 %rd20, [%rd646];
bar.sync 0;
@%p42 bra BB50_24;

ld.shared.u64 %rd21, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
mov.u64 %rd1232, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd1239, %rd1232;
setp.eq.s64	%p48, %rd21, %rd1239;
mov.u64 %rd1237, %rd21;
@%p48 bra BB50_8;

mov.u64 %rd1238, %rd1237;

BB50_6:
mov.u64 %rd1234, %rd1239;
mov.u64 %rd1237, %rd1238;
mov.u64 %rd1238, %rd1234;
ld.shared.u8 %rs65, [%rd1232];
and.b16 %rs66, %rs65, 1;
setp.eq.b16	%p49, %rs66, 1;
not.pred %p50, %p49;
ld.shared.u64 %rd26, [%rd1232];
setp.lt.u64	%p51, %rd26, 20480;
or.pred %p52, %p50, %p51;
@!%p52 bra BB50_8;
bra.uni BB50_7;

BB50_7:
shr.u64 %rd649, %rd26, 1;
add.s64 %rd650, %rd1232, %rd649;
add.s64 %rd1232, %rd650, 16;
add.s64 %rd651, %rd1238, %rd649;
add.s64 %rd1239, %rd651, 16;
setp.ne.s64	%p53, %rd1239, %rd21;
mov.u64 %rd1237, %rd1238;
@%p53 bra BB50_6;

BB50_8:
setp.eq.s64	%p55, %rd1237, %rd21;
mov.pred %p704, 0;
@%p55 bra BB50_10;

ld.u64 %rd653, [%rd1237];
shr.u64 %rd654, %rd653, 1;
add.s64 %rd655, %rd1237, %rd654;
add.s64 %rd1243, %rd655, 16;
setp.ne.s64	%p704, %rd1243, %rd21;

BB50_10:
@%p704 bra BB50_16;
bra.uni BB50_11;

BB50_16:
ld.u64 %rd37, [%rd1243];
and.b64 %rd670, %rd37, -32;
setp.eq.s64	%p59, %rd670, 20480;
cvt.u16.u64	%rs127, %rd37;
@%p59 bra BB50_19;

add.s64 %rd38, %rd1243, 16;
ld.u64 %rd671, [%rd1243+10256];
and.b64 %rd672, %rd671, 1;
add.s64 %rd673, %rd37, -20512;
and.b64 %rd674, %rd673, -2;
or.b64 %rd675, %rd672, %rd674;
st.u64 [%rd1243+10256], %rd675;
st.u64 [%rd1243+10264], %rd1243;
cvt.u16.u64	%rs68, %rd673;
or.b16 %rs69, %rs68, 1;
and.b64 %rd676, %rd37, 1;
or.b64 %rd677, %rd676, 20480;
st.u64 [%rd1243], %rd677;
st.u8 [%rd1243+10256], %rs69;
ld.u64 %rd678, [%rd1243+10256];
shr.u64 %rd39, %rd678, 1;
add.s64 %rd679, %rd39, %rd38;
add.s64 %rd680, %rd679, 10256;
ld.shared.u64 %rd681, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p60, %rd680, %rd681;
cvt.u16.u64	%rs70, %rd37;
and.b16 %rs127, %rs70, 1;
@%p60 bra BB50_19;

add.s64 %rd682, %rd38, 10240;
st.u64 [%rd679+10264], %rd682;
ld.u8 %rs127, [%rd1243];

BB50_19:
and.b16 %rs71, %rs127, 254;
st.u8 [%rd1243], %rs71;
bra.uni BB50_20;

BB50_300:
sub.s64 %rd935, %rd1282, %rd12;
setp.lt.s64	%p375, %rd935, 1;
@%p375 bra BB50_600;

not.b64 %rd317, %rd11;
cvta.to.global.u64 %rd936, %rd6;
shl.b64 %rd937, %rd317, 3;
add.s64 %rd1396, %rd936, %rd937;
ld.global.u64 %rd1452, [%rd1396];
ld.global.u32 %r741, [%rd1268];
bar.sync 0;
add.s64 %rd1469, %rd4, %rd937;
@%p42 bra BB50_303;

st.global.u64 [%rd1469], %rd1452;
st.global.u32 [%rd1341], %r741;

BB50_303:
shl.b64 %rd1231, %rd11, 2;
setp.eq.s32	%p21, %r2, 0;
add.s64 %rd1403, %rd6, %rd937;
add.s64 %rd941, %rd1231, 4;
add.s64 %rd1389, %rd3, %rd941;
add.s64 %rd1462, %rd5, %rd941;
bar.sync 0;
@!%p21 bra BB50_324;
bra.uni BB50_304;

BB50_304:
ld.shared.u64 %rd324, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
mov.u64 %rd1353, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd1360, %rd1353;
setp.eq.s64	%p377, %rd324, %rd1360;
mov.u64 %rd1358, %rd324;
@%p377 bra BB50_308;

mov.u64 %rd1359, %rd1358;

BB50_306:
mov.u64 %rd1355, %rd1360;
mov.u64 %rd1358, %rd1359;
mov.u64 %rd1359, %rd1355;
ld.shared.u8 %rs96, [%rd1353];
and.b16 %rs97, %rs96, 1;
setp.eq.b16	%p378, %rs97, 1;
not.pred %p379, %p378;
ld.shared.u64 %rd329, [%rd1353];
setp.lt.u64	%p380, %rd329, 20480;
or.pred %p381, %p379, %p380;
@!%p381 bra BB50_308;
bra.uni BB50_307;

BB50_307:
shr.u64 %rd944, %rd329, 1;
add.s64 %rd945, %rd1353, %rd944;
add.s64 %rd1353, %rd945, 16;
add.s64 %rd946, %rd1359, %rd944;
add.s64 %rd1360, %rd946, 16;
setp.ne.s64	%p382, %rd1360, %rd324;
mov.u64 %rd1358, %rd1359;
@%p382 bra BB50_306;

BB50_308:
setp.eq.s64	%p384, %rd1358, %rd324;
mov.pred %p705, 0;
@%p384 bra BB50_310;

ld.u64 %rd948, [%rd1358];
shr.u64 %rd949, %rd948, 1;
add.s64 %rd950, %rd1358, %rd949;
add.s64 %rd1364, %rd950, 16;
setp.ne.s64	%p705, %rd1364, %rd324;

BB50_310:
@%p705 bra BB50_316;
bra.uni BB50_311;

BB50_316:
ld.u64 %rd340, [%rd1364];
and.b64 %rd965, %rd340, -32;
setp.eq.s64	%p388, %rd965, 20480;
cvt.u16.u64	%rs128, %rd340;
@%p388 bra BB50_319;

add.s64 %rd341, %rd1364, 16;
ld.u64 %rd966, [%rd1364+10256];
and.b64 %rd967, %rd966, 1;
add.s64 %rd968, %rd340, -20512;
and.b64 %rd969, %rd968, -2;
or.b64 %rd970, %rd967, %rd969;
st.u64 [%rd1364+10256], %rd970;
st.u64 [%rd1364+10264], %rd1364;
cvt.u16.u64	%rs99, %rd968;
or.b16 %rs100, %rs99, 1;
and.b64 %rd971, %rd340, 1;
or.b64 %rd972, %rd971, 20480;
st.u64 [%rd1364], %rd972;
st.u8 [%rd1364+10256], %rs100;
ld.u64 %rd973, [%rd1364+10256];
shr.u64 %rd342, %rd973, 1;
add.s64 %rd974, %rd342, %rd341;
add.s64 %rd975, %rd974, 10256;
ld.shared.u64 %rd976, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p389, %rd975, %rd976;
cvt.u16.u64	%rs101, %rd340;
and.b16 %rs128, %rs101, 1;
@%p389 bra BB50_319;

add.s64 %rd977, %rd341, 10240;
st.u64 [%rd974+10264], %rd977;
ld.u8 %rs128, [%rd1364];

BB50_319:
and.b16 %rs102, %rs128, 254;
st.u8 [%rd1364], %rs102;
bra.uni BB50_320;

BB50_11:
mov.u64 %rd657, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd658, %rd657;
sub.s64 %rd659, %rd21, %rd658;
add.s64 %rd660, %rd659, 10256;
ld.shared.u64 %rd661, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16];
setp.gt.u64	%p56, %rd660, %rd661;
mov.u64 %rd1241, -1;
mov.u64 %rd1242, %rd21;
@%p56 bra BB50_13;

add.s64 %rd32, %rd21, 10256;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd32;
mov.u64 %rd1241, %rd32;
mov.u64 %rd1242, %rd32;

BB50_13:
mov.u64 %rd33, %rd1242;
setp.eq.s64	%p57, %rd1241, -1;
@%p57 bra BB50_15;

mov.u64 %rd662, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd663, %rd662;
sub.s64 %rd664, %rd21, %rd663;
add.s64 %rd665, %rd662, %rd664;
ld.shared.u64 %rd666, [%rd665];
and.b64 %rd667, %rd666, 1;
or.b64 %rd668, %rd667, 20480;
st.shared.u64 [%rd665], %rd668;
st.shared.u64 [%rd665+8], %rd1237;
mov.u16 %rs67, 0;
st.shared.u8 [%rd665], %rs67;

BB50_15:
mov.u64 %rd1243, %rd21;
setp.eq.s64	%p58, %rd21, %rd33;
mov.u64 %rd1244, 0;
@%p58 bra BB50_21;

BB50_20:
add.s64 %rd1244, %rd1243, 16;

BB50_21:
mov.u64 %rd1245, %rd1244;
setp.ne.s64	%p61, %rd1244, 0;
@%p61 bra BB50_23;

mov.u64 %rd684, 10240;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd684;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd1245, [retval0+0];


	}

BB50_23:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm5EEELm128EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result], %rd1245;

BB50_24:
bar.sync 0;
ld.shared.u64 %rd46, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm5EEELm128EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd46; 
selp.u32 %r282, 1, 0, p; 
} 


	setp.eq.s32	%p62, %r282, 0;
mov.u64 %rd1331, %rd20;
mov.u32 %r692, %r3;
sub.s64 %rd48, %rd1282, %rd12;
@%p62 bra BB50_154;

setp.lt.s64	%p63, %rd48, 1;
@%p63 bra BB50_283;

mov.u64 %rd686, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd687, %rd686;
sub.s64 %rd688, %rd46, %rd687;
add.s64 %rd49, %rd686, %rd688;
cvt.s64.s32	%rd51, %r2;
mul.wide.s32 %rd52, %r2, -5;
mul.lo.s32 %r283, %r2, 5;
mul.wide.s32 %rd689, %r2, 16;
add.s64 %rd53, %rd49, %rd689;
not.b64 %rd55, %rd51;
mul.wide.s32 %rd691, %r283, 16;
add.s64 %rd56, %rd49, %rd691;
add.s64 %rd57, %rd2, 16;
add.s32 %r284, %r2, 512;
cvt.s64.s32	%rd62, %r284;
not.b64 %rd58, %rd62;
add.s32 %r285, %r2, 128;
cvt.s64.s32	%rd59, %r285;
add.s32 %r286, %r2, 256;
cvt.s64.s32	%rd60, %r286;
add.s32 %r287, %r2, 384;
cvt.s64.s32	%rd61, %r287;
add.s32 %r5, %r2, -2;

BB50_27:
mov.u64 %rd1343, %rd1348;
mov.u64 %rd64, %rd1343;
mov.u64 %rd1336, %rd1341;
mov.u64 %rd65, %rd1336;
mov.u32 %r6, %r692;
mov.u64 %rd63, %rd1331;
mov.u64 %rd1277, %rd1282;
mov.u64 %rd67, %rd1277;
mov.u64 %rd1270, %rd1275;
mov.u64 %rd66, %rd1270;
mov.u64 %rd1263, %rd1268;
mov.u64 %rd68, %rd1263;
sub.s64 %rd692, %rd12, %rd67;
shr.u64 %rd693, %rd692, 3;
neg.s64 %rd694, %rd693;
cvt.u32.u64	%r288, %rd694;
mov.u32 %r289, 640;
min.s32 %r7, %r288, %r289;
setp.eq.s32	%p64, %r7, 640;
@%p64 bra BB50_42;
bra.uni BB50_28;

BB50_42:
shl.b64 %rd713, %rd51, 2;
add.s64 %rd714, %rd68, %rd713;
shl.b64 %rd715, %rd55, 3;
add.s64 %rd716, %rd66, %rd715;
ld.global.u64 %rd717, [%rd716];
ld.global.u64 %rd718, [%rd716+-1024];
ld.global.u64 %rd719, [%rd716+-2048];
ld.global.u64 %rd720, [%rd716+-3072];
ld.global.u64 %rd721, [%rd716+-4096];
st.shared.u64 [%rd53], %rd717;
st.shared.u64 [%rd53+2048], %rd718;
st.shared.u64 [%rd53+4096], %rd719;
st.shared.u64 [%rd53+6144], %rd720;
st.shared.u64 [%rd53+8192], %rd721;
ld.global.u32 %r300, [%rd714];
ld.global.u32 %r301, [%rd714+512];
ld.global.u32 %r302, [%rd714+1024];
ld.global.u32 %r303, [%rd714+1536];
ld.global.u32 %r304, [%rd714+2048];
st.shared.u32 [%rd53+8], %r300;
st.shared.u32 [%rd53+2056], %r301;
st.shared.u32 [%rd53+4104], %r302;
st.shared.u32 [%rd53+6152], %r303;
st.shared.u32 [%rd53+8200], %r304;
mov.u64 %rd1247, 640;
bra.uni BB50_43;

BB50_28:
mov.u64 %rd1246, %rd49;
cvt.s64.s32	%rd1247, %r7;
mul.wide.s32 %rd695, %r7, 8;
sub.s64 %rd71, %rd67, %rd695;
setp.lt.s32	%p65, %r7, 1;
mov.u64 %rd1267, %rd68;
mov.u64 %rd1274, %rd66;
mov.u64 %rd1281, %rd67;
@%p65 bra BB50_43;

BB50_29:
mov.u64 %rd74, %rd1281;
mov.u64 %rd73, %rd1274;
mov.u64 %rd75, %rd1267;
sub.s64 %rd696, %rd71, %rd74;
shr.s64 %rd697, %rd696, 3;
neg.s64 %rd76, %rd697;
setp.gt.s64	%p66, %rd76, 639;
shl.b64 %rd698, %rd58, 3;
add.s64 %rd77, %rd73, %rd698;
shl.b64 %rd699, %rd51, 4;
add.s64 %rd78, %rd1246, %rd699;
shl.b64 %rd700, %rd51, 2;
add.s64 %rd79, %rd75, %rd700;
@%p66 bra BB50_40;
bra.uni BB50_30;

BB50_40:
ld.global.u64 %rd706, [%rd77+4096];
ld.global.u64 %rd707, [%rd77+3072];
ld.global.u64 %rd708, [%rd77+2048];
ld.global.u64 %rd709, [%rd77+1024];
ld.global.u64 %rd710, [%rd77];
st.shared.u64 [%rd78], %rd706;
st.shared.u64 [%rd78+2048], %rd707;
st.shared.u64 [%rd78+4096], %rd708;
st.shared.u64 [%rd78+6144], %rd709;
st.shared.u64 [%rd78+8192], %rd710;
ld.global.u32 %r295, [%rd79];
ld.global.u32 %r296, [%rd79+512];
ld.global.u32 %r297, [%rd79+1024];
ld.global.u32 %r298, [%rd79+1536];
ld.global.u32 %r299, [%rd79+2048];
st.shared.u32 [%rd78+8], %r295;
st.shared.u32 [%rd78+2056], %r296;
st.shared.u32 [%rd78+4104], %r297;
st.shared.u32 [%rd78+6152], %r298;
st.shared.u32 [%rd78+8200], %r299;
bra.uni BB50_41;

BB50_30:
setp.ge.s64	%p67, %rd51, %rd76;
@%p67 bra BB50_32;

ld.global.u64 %rd701, [%rd77+4096];
st.shared.u64 [%rd78], %rd701;
ld.global.u32 %r290, [%rd79];
st.shared.u32 [%rd78+8], %r290;

BB50_32:
setp.ge.s64	%p68, %rd59, %rd76;
@%p68 bra BB50_34;

ld.global.u64 %rd702, [%rd77+3072];
st.shared.u64 [%rd78+2048], %rd702;
ld.global.u32 %r291, [%rd79+512];
st.shared.u32 [%rd78+2056], %r291;

BB50_34:
setp.ge.s64	%p69, %rd60, %rd76;
@%p69 bra BB50_36;

ld.global.u64 %rd703, [%rd77+2048];
st.shared.u64 [%rd78+4096], %rd703;
ld.global.u32 %r292, [%rd79+1024];
st.shared.u32 [%rd78+4104], %r292;

BB50_36:
setp.ge.s64	%p70, %rd61, %rd76;
@%p70 bra BB50_38;

ld.global.u64 %rd704, [%rd77+1024];
st.shared.u64 [%rd78+6144], %rd704;
ld.global.u32 %r293, [%rd79+1536];
st.shared.u32 [%rd78+6152], %r293;

BB50_38:
setp.ge.s64	%p71, %rd62, %rd76;
@%p71 bra BB50_41;

ld.global.u64 %rd705, [%rd77];
st.shared.u64 [%rd78+8192], %rd705;
ld.global.u32 %r294, [%rd79+2048];
st.shared.u32 [%rd78+8200], %r294;

BB50_41:
add.s64 %rd80, %rd73, -5120;
add.s64 %rd81, %rd75, 2560;
add.s64 %rd1246, %rd1246, 10240;
add.s64 %rd83, %rd74, -5120;
sub.s64 %rd711, %rd83, %rd71;
setp.gt.s64	%p72, %rd711, 0;
mov.u64 %rd1267, %rd81;
mov.u64 %rd1274, %rd80;
mov.u64 %rd1281, %rd83;
@%p72 bra BB50_29;

BB50_43:
bar.sync 0;
shl.b64 %rd722, %rd1247, 4;
add.s64 %rd85, %rd46, %rd722;
and.b64 %rd723, %rd1247, 1152921504606846975;
mov.u64 %rd1258, 0;
st.local.u64 [%rd2], %rd1258;
st.local.u64 [%rd2+16], %rd1258;
st.local.u64 [%rd2+32], %rd1258;
st.local.u64 [%rd2+48], %rd1258;
st.local.u64 [%rd2+64], %rd1258;
mov.u32 %r650, 0;
st.local.u32 [%rd2+8], %r650;
st.local.u32 [%rd2+24], %r650;
st.local.u32 [%rd2+40], %r650;
st.local.u32 [%rd2+56], %r650;
st.local.u32 [%rd2+72], %r650;
cvt.u32.u64	%r8, %rd1247;
add.s64 %rd725, %rd723, %rd52;
cvt.u32.u64	%r306, %rd725;
mov.u32 %r307, 5;
min.s32 %r9, %r306, %r307;
max.s32 %r10, %r9, %r650;
setp.gt.u32	%p73, %r10, 4;
@%p73 bra BB50_54;
bra.uni BB50_44;

BB50_54:
ld.shared.u64 %rd731, [%rd56];
ld.shared.u64 %rd732, [%rd56+16];
ld.shared.u64 %rd733, [%rd56+32];
ld.shared.u64 %rd734, [%rd56+48];
ld.shared.u64 %rd735, [%rd56+64];
st.local.u64 [%rd2], %rd731;
st.local.u64 [%rd2+16], %rd732;
st.local.u64 [%rd2+32], %rd733;
st.local.u64 [%rd2+48], %rd734;
st.local.u64 [%rd2+64], %rd735;
ld.shared.u32 %r313, [%rd56+8];
ld.shared.u32 %r314, [%rd56+24];
ld.shared.u32 %r315, [%rd56+40];
ld.shared.u32 %r316, [%rd56+56];
ld.shared.u32 %r317, [%rd56+72];
st.local.u32 [%rd2+8], %r313;
st.local.u32 [%rd2+24], %r314;
st.local.u32 [%rd2+40], %r315;
st.local.u32 [%rd2+56], %r316;
st.local.u32 [%rd2+72], %r317;
bra.uni BB50_55;

BB50_44:
mov.u64 %rd86, %rd2;
setp.lt.s32	%p74, %r9, 1;
mov.u64 %rd1254, %rd86;
@%p74 bra BB50_46;

ld.shared.u64 %rd726, [%rd56];
st.local.u64 [%rd2], %rd726;
ld.shared.u32 %r308, [%rd56+8];
st.local.u32 [%rd2+8], %r308;
mov.u64 %rd1254, %rd57;

BB50_46:
mov.u64 %rd1248, %rd1254;
mov.u64 %rd1253, %rd1248;
setp.lt.s32	%p75, %r10, 2;
@%p75 bra BB50_48;

ld.shared.u64 %rd727, [%rd56+16];
st.local.u64 [%rd1253], %rd727;
ld.shared.u32 %r309, [%rd56+24];
st.local.u32 [%rd1253+8], %r309;
add.s64 %rd1253, %rd1253, 16;

BB50_48:
mov.u64 %rd1252, %rd1253;
setp.lt.s32	%p76, %r10, 3;
@%p76 bra BB50_50;

ld.shared.u64 %rd728, [%rd56+32];
st.local.u64 [%rd1252], %rd728;
ld.shared.u32 %r310, [%rd56+40];
st.local.u32 [%rd1252+8], %r310;
add.s64 %rd1252, %rd1252, 16;

BB50_50:
mov.u64 %rd1251, %rd1252;
setp.lt.s32	%p77, %r10, 4;
@%p77 bra BB50_52;

ld.shared.u64 %rd729, [%rd56+48];
st.local.u64 [%rd1251], %rd729;
ld.shared.u32 %r311, [%rd56+56];
st.local.u32 [%rd1251+8], %r311;
add.s64 %rd1251, %rd1251, 16;

BB50_52:
setp.lt.s32	%p78, %r10, 5;
@%p78 bra BB50_55;

ld.shared.u64 %rd730, [%rd56+64];
st.local.u64 [%rd1251], %rd730;
ld.shared.u32 %r312, [%rd56+72];
st.local.u32 [%rd1251+8], %r312;

BB50_55:
setp.eq.s32	%p79, %r10, 0;
@%p79 bra BB50_64;

ld.local.u64 %rd1258, [%rd2];
ld.local.u32 %r650, [%rd2+8];
mul.wide.u32 %rd737, %r10, 16;
add.s64 %rd738, %rd737, 68719476720;
shr.u64 %rd739, %rd738, 4;
cvt.u32.u64	%r12, %rd739;
setp.lt.s32	%p80, %r12, 1;
@%p80 bra BB50_58;

ld.local.u64 %rd740, [%rd2+16];
ld.local.u32 %r319, [%rd2+24];
setp.eq.s32	%p81, %r319, 0;
setp.ge.s64	%p82, %rd1258, %rd740;
and.pred %p83, %p81, %p82;
selp.b64	%rd1258, %rd1258, %rd740, %p83;
or.b32 %r650, %r319, %r650;

BB50_58:
setp.lt.s32	%p84, %r12, 2;
@%p84 bra BB50_60;

ld.local.u64 %rd741, [%rd2+32];
ld.local.u32 %r320, [%rd2+40];
setp.eq.s32	%p85, %r320, 0;
setp.ge.s64	%p86, %rd1258, %rd741;
and.pred %p87, %p85, %p86;
selp.b64	%rd1258, %rd1258, %rd741, %p87;
or.b32 %r650, %r320, %r650;

BB50_60:
setp.lt.s32	%p88, %r12, 3;
@%p88 bra BB50_62;

ld.local.u64 %rd742, [%rd2+48];
ld.local.u32 %r321, [%rd2+56];
setp.eq.s32	%p89, %r321, 0;
setp.ge.s64	%p90, %rd1258, %rd742;
and.pred %p91, %p89, %p90;
selp.b64	%rd1258, %rd1258, %rd742, %p91;
or.b32 %r650, %r321, %r650;

BB50_62:
setp.lt.s32	%p92, %r12, 4;
@%p92 bra BB50_64;

ld.local.u64 %rd743, [%rd2+64];
ld.local.u32 %r322, [%rd2+72];
setp.eq.s32	%p93, %r322, 0;
setp.ge.s64	%p94, %rd1258, %rd743;
and.pred %p95, %p93, %p94;
selp.b64	%rd1258, %rd1258, %rd743, %p95;
or.b32 %r650, %r322, %r650;

BB50_64:
bar.sync 0;
@%p79 bra BB50_66;

st.shared.u64 [%rd53], %rd1258;
st.shared.u32 [%rd53+8], %r650;

BB50_66:
bar.sync 0;
setp.gt.s32	%p97, %r8, 639;
mov.u32 %r646, 128;
@%p97 bra BB50_68;

add.s32 %r324, %r8, 4;
mul.hi.s32 %r325, %r324, 1717986919;
shr.u32 %r326, %r325, 31;
shr.s32 %r327, %r325, 1;
add.s32 %r646, %r327, %r326;

BB50_68:
setp.eq.s32	%p98, %r646, 128;
@%p98 bra BB50_106;
bra.uni BB50_69;

BB50_106:
@%p42 bra BB50_108;

ld.shared.u64 %rd755, [%rd49];
ld.shared.u32 %r343, [%rd49+8];
setp.eq.s32	%p152, %r343, 0;
setp.ge.s64	%p153, %rd63, %rd755;
and.pred %p154, %p152, %p153;
selp.b64	%rd756, %rd63, %rd755, %p154;
or.b32 %r344, %r343, %r6;
st.shared.u64 [%rd49], %rd756;
st.shared.u32 [%rd49+8], %r344;

BB50_108:
setp.lt.s32	%p10, %r2, 1;
ld.shared.u64 %rd1256, [%rd53];
ld.shared.u32 %r648, [%rd53+8];
bar.sync 0;
@%p10 bra BB50_110;

ld.shared.u32 %r345, [%rd53+-8];
ld.shared.u64 %rd757, [%rd53+-16];
setp.ge.s64	%p155, %rd757, %rd1256;
setp.eq.s32	%p156, %r648, 0;
and.pred %p157, %p156, %p155;
selp.b64	%rd1256, %rd757, %rd1256, %p157;
or.b32 %r648, %r345, %r648;

BB50_110:
bar.sync 0;
st.shared.u64 [%rd53], %rd1256;
st.shared.u32 [%rd53+8], %r648;
bar.sync 0;
setp.lt.s32	%p158, %r2, 2;
@%p158 bra BB50_112;

ld.shared.u32 %r346, [%rd53+-24];
ld.shared.u64 %rd758, [%rd53+-32];
setp.ge.s64	%p159, %rd758, %rd1256;
setp.eq.s32	%p160, %r648, 0;
and.pred %p161, %p160, %p159;
selp.b64	%rd1256, %rd758, %rd1256, %p161;
or.b32 %r648, %r346, %r648;

BB50_112:
bar.sync 0;
st.shared.u64 [%rd53], %rd1256;
st.shared.u32 [%rd53+8], %r648;
bar.sync 0;
setp.lt.s32	%p162, %r2, 4;
@%p162 bra BB50_114;

ld.shared.u32 %r347, [%rd53+-56];
ld.shared.u64 %rd759, [%rd53+-64];
setp.ge.s64	%p163, %rd759, %rd1256;
setp.eq.s32	%p164, %r648, 0;
and.pred %p165, %p164, %p163;
selp.b64	%rd1256, %rd759, %rd1256, %p165;
or.b32 %r648, %r347, %r648;

BB50_114:
bar.sync 0;
st.shared.u64 [%rd53], %rd1256;
st.shared.u32 [%rd53+8], %r648;
bar.sync 0;
setp.lt.s32	%p166, %r2, 8;
@%p166 bra BB50_116;

ld.shared.u32 %r348, [%rd53+-120];
ld.shared.u64 %rd760, [%rd53+-128];
setp.ge.s64	%p167, %rd760, %rd1256;
setp.eq.s32	%p168, %r648, 0;
and.pred %p169, %p168, %p167;
selp.b64	%rd1256, %rd760, %rd1256, %p169;
or.b32 %r648, %r348, %r648;

BB50_116:
bar.sync 0;
st.shared.u64 [%rd53], %rd1256;
st.shared.u32 [%rd53+8], %r648;
bar.sync 0;
setp.lt.s32	%p170, %r2, 16;
@%p170 bra BB50_118;

ld.shared.u32 %r349, [%rd53+-248];
ld.shared.u64 %rd761, [%rd53+-256];
setp.ge.s64	%p171, %rd761, %rd1256;
setp.eq.s32	%p172, %r648, 0;
and.pred %p173, %p172, %p171;
selp.b64	%rd1256, %rd761, %rd1256, %p173;
or.b32 %r648, %r349, %r648;

BB50_118:
bar.sync 0;
st.shared.u64 [%rd53], %rd1256;
st.shared.u32 [%rd53+8], %r648;
bar.sync 0;
setp.lt.s32	%p174, %r2, 32;
@%p174 bra BB50_120;

ld.shared.u32 %r350, [%rd53+-504];
ld.shared.u64 %rd762, [%rd53+-512];
setp.ge.s64	%p175, %rd762, %rd1256;
setp.eq.s32	%p176, %r648, 0;
and.pred %p177, %p176, %p175;
selp.b64	%rd1256, %rd762, %rd1256, %p177;
or.b32 %r648, %r350, %r648;

BB50_120:
bar.sync 0;
st.shared.u64 [%rd53], %rd1256;
st.shared.u32 [%rd53+8], %r648;
bar.sync 0;
setp.lt.s32	%p178, %r2, 64;
@%p178 bra BB50_122;

ld.shared.u32 %r351, [%rd53+-1016];
ld.shared.u64 %rd763, [%rd53+-1024];
setp.ge.s64	%p179, %rd763, %rd1256;
setp.eq.s32	%p180, %r648, 0;
and.pred %p181, %p180, %p179;
selp.b64	%rd1256, %rd763, %rd1256, %p181;
or.b32 %r648, %r351, %r648;

BB50_122:
bar.sync 0;
st.shared.u64 [%rd53], %rd1256;
st.shared.u32 [%rd53+8], %r648;
bar.sync 0;
ld.shared.u32 %r649, [%rd49+2040];
ld.shared.u64 %rd1257, [%rd49+2032];
ld.shared.v4.u8 {%rs76, %rs77, %rs78, %rs79}, [%rd49+2044];
mov.u16 %rs16, %rs79;
mov.u16 %rs15, %rs78;
mov.u16 %rs14, %rs77;
mov.u16 %rs13, %rs76;
setp.eq.s32	%p182, %r2, 0;
mov.u64 %rd1322, %rd63;
mov.u32 %r683, %r6;
@%p182 bra BB50_124;

ld.shared.u64 %rd1322, [%rd53+-16];
ld.shared.u32 %r683, [%rd53+-8];

BB50_124:
bar.sync 0;
st.shared.u64 [%rd53], %rd1322;
st.shared.u32 [%rd53+8], %r683;
bar.sync 0;
bra.uni BB50_125;

BB50_69:
@%p42 bra BB50_71;

ld.shared.u64 %rd744, [%rd49];
ld.shared.u32 %r328, [%rd49+8];
setp.eq.s32	%p100, %r328, 0;
setp.ge.s64	%p101, %rd63, %rd744;
and.pred %p102, %p100, %p101;
selp.b64	%rd745, %rd63, %rd744, %p102;
or.b32 %r329, %r328, %r6;
st.shared.u64 [%rd49], %rd745;
st.shared.u32 [%rd49+8], %r329;

BB50_71:
setp.ge.s32	%p103, %r2, %r646;
mov.u64 %rd1330, %rd63;
mov.u32 %r691, %r6;
@%p103 bra BB50_73;

ld.shared.u64 %rd104, [%rd53];
ld.shared.u32 %r23, [%rd53+8];
mov.u64 %rd1330, %rd104;
mov.u32 %r691, %r23;

BB50_73:
mov.u32 %r657, %r691;
mov.u32 %r690, %r657;
mov.u64 %rd1296, %rd1330;
mov.u64 %rd1329, %rd1296;
bar.sync 0;
setp.le.s32	%p104, %r2, %r646;
setp.gt.s32	%p105, %r2, 0;
and.pred %p106, %p104, %p105;
@!%p106 bra BB50_75;
bra.uni BB50_74;

BB50_74:
ld.shared.u32 %r330, [%rd53+-8];
ld.shared.u64 %rd746, [%rd53+-16];
setp.ge.s64	%p107, %rd746, %rd1329;
setp.eq.s32	%p108, %r690, 0;
and.pred %p109, %p108, %p107;
selp.b64	%rd1329, %rd746, %rd1329, %p109;
or.b32 %r690, %r330, %r690;

BB50_75:
mov.u32 %r689, %r690;
mov.u64 %rd1328, %rd1329;
bar.sync 0;
@%p103 bra BB50_77;

st.shared.u64 [%rd53], %rd1328;
st.shared.u32 [%rd53+8], %r689;

BB50_77:
setp.gt.s32	%p3, %r2, 1;
bar.sync 0;
setp.lt.s32	%p111, %r5, %r646;
and.pred %p112, %p111, %p3;
@!%p112 bra BB50_79;
bra.uni BB50_78;

BB50_78:
ld.shared.u32 %r331, [%rd53+-24];
ld.shared.u64 %rd747, [%rd53+-32];
setp.ge.s64	%p113, %rd747, %rd1328;
setp.eq.s32	%p114, %r689, 0;
and.pred %p115, %p114, %p113;
selp.b64	%rd1328, %rd747, %rd1328, %p115;
or.b32 %r689, %r331, %r689;

BB50_79:
mov.u32 %r688, %r689;
mov.u64 %rd1327, %rd1328;
bar.sync 0;
@%p103 bra BB50_81;

st.shared.u64 [%rd53], %rd1327;
st.shared.u32 [%rd53+8], %r688;

BB50_81:
setp.gt.s32	%p4, %r2, 3;
bar.sync 0;
add.s32 %r332, %r5, -2;
setp.lt.s32	%p117, %r332, %r646;
and.pred %p118, %p117, %p4;
@!%p118 bra BB50_83;
bra.uni BB50_82;

BB50_82:
ld.shared.u32 %r333, [%rd53+-56];
ld.shared.u64 %rd748, [%rd53+-64];
setp.ge.s64	%p119, %rd748, %rd1327;
setp.eq.s32	%p120, %r688, 0;
and.pred %p121, %p120, %p119;
selp.b64	%rd1327, %rd748, %rd1327, %p121;
or.b32 %r688, %r333, %r688;

BB50_83:
mov.u32 %r687, %r688;
mov.u64 %rd1326, %rd1327;
bar.sync 0;
@%p103 bra BB50_85;

st.shared.u64 [%rd53], %rd1326;
st.shared.u32 [%rd53+8], %r687;

BB50_85:
setp.gt.s32	%p5, %r2, 7;
bar.sync 0;
add.s32 %r334, %r5, -6;
setp.lt.s32	%p123, %r334, %r646;
and.pred %p124, %p123, %p5;
@!%p124 bra BB50_87;
bra.uni BB50_86;

BB50_86:
ld.shared.u32 %r335, [%rd53+-120];
ld.shared.u64 %rd749, [%rd53+-128];
setp.ge.s64	%p125, %rd749, %rd1326;
setp.eq.s32	%p126, %r687, 0;
and.pred %p127, %p126, %p125;
selp.b64	%rd1326, %rd749, %rd1326, %p127;
or.b32 %r687, %r335, %r687;

BB50_87:
mov.u32 %r686, %r687;
mov.u64 %rd1325, %rd1326;
bar.sync 0;
@%p103 bra BB50_89;

st.shared.u64 [%rd53], %rd1325;
st.shared.u32 [%rd53+8], %r686;

BB50_89:
setp.gt.s32	%p6, %r2, 15;
bar.sync 0;
add.s32 %r336, %r5, -14;
setp.lt.s32	%p129, %r336, %r646;
and.pred %p130, %p129, %p6;
@!%p130 bra BB50_91;
bra.uni BB50_90;

BB50_90:
ld.shared.u32 %r337, [%rd53+-248];
ld.shared.u64 %rd750, [%rd53+-256];
setp.ge.s64	%p131, %rd750, %rd1325;
setp.eq.s32	%p132, %r686, 0;
and.pred %p133, %p132, %p131;
selp.b64	%rd1325, %rd750, %rd1325, %p133;
or.b32 %r686, %r337, %r686;

BB50_91:
mov.u32 %r685, %r686;
mov.u64 %rd1324, %rd1325;
bar.sync 0;
@%p103 bra BB50_93;

st.shared.u64 [%rd53], %rd1324;
st.shared.u32 [%rd53+8], %r685;

BB50_93:
setp.gt.s32	%p7, %r2, 31;
bar.sync 0;
add.s32 %r338, %r5, -30;
setp.lt.s32	%p135, %r338, %r646;
and.pred %p136, %p135, %p7;
@!%p136 bra BB50_95;
bra.uni BB50_94;

BB50_94:
ld.shared.u32 %r339, [%rd53+-504];
ld.shared.u64 %rd751, [%rd53+-512];
setp.ge.s64	%p137, %rd751, %rd1324;
setp.eq.s32	%p138, %r685, 0;
and.pred %p139, %p138, %p137;
selp.b64	%rd1324, %rd751, %rd1324, %p139;
or.b32 %r685, %r339, %r685;

BB50_95:
mov.u32 %r684, %r685;
mov.u64 %rd1323, %rd1324;
bar.sync 0;
@%p103 bra BB50_97;

st.shared.u64 [%rd53], %rd1323;
st.shared.u32 [%rd53+8], %r684;

BB50_97:
setp.gt.s32	%p8, %r2, 63;
bar.sync 0;
add.s32 %r340, %r5, -62;
setp.lt.s32	%p141, %r340, %r646;
and.pred %p142, %p141, %p8;
@!%p142 bra BB50_99;
bra.uni BB50_98;

BB50_98:
ld.shared.u32 %r341, [%rd53+-1016];
ld.shared.u64 %rd752, [%rd53+-1024];
setp.ge.s64	%p143, %rd752, %rd1323;
setp.eq.s32	%p144, %r684, 0;
and.pred %p145, %p144, %p143;
selp.b64	%rd1323, %rd752, %rd1323, %p145;
or.b32 %r684, %r341, %r684;

BB50_99:
bar.sync 0;
@%p103 bra BB50_101;

st.shared.u64 [%rd53], %rd1323;
st.shared.u32 [%rd53+8], %r684;

BB50_101:
setp.lt.s32	%p9, %r2, %r646;
bar.sync 0;
add.s32 %r342, %r646, -1;
mul.wide.s32 %rd753, %r342, 16;
add.s64 %rd754, %rd49, %rd753;
ld.shared.u32 %r649, [%rd754+8];
ld.shared.u64 %rd1257, [%rd754];
ld.shared.v4.u8 {%rs72, %rs73, %rs74, %rs75}, [%rd754+12];
mov.u16 %rs12, %rs75;
mov.u16 %rs11, %rs74;
mov.u16 %rs10, %rs73;
mov.u16 %rs9, %rs72;
not.pred %p147, %p9;
setp.eq.s32	%p148, %r2, 0;
or.pred %p149, %p148, %p147;
selp.b64	%rd1255, %rd63, %rd1323, %p9;
selp.b32	%r647, %r6, %r684, %p9;
@%p149 bra BB50_103;

ld.shared.u64 %rd1255, [%rd53+-16];
ld.shared.u32 %r647, [%rd53+-8];

BB50_103:
bar.sync 0;
@%p103 bra BB50_105;

st.shared.u64 [%rd53], %rd1255;
st.shared.u32 [%rd53+8], %r647;

BB50_105:
bar.sync 0;

BB50_125:
@%p79 bra BB50_127;

ld.shared.u64 %rd1258, [%rd53];
ld.shared.u32 %r650, [%rd53+8];

BB50_127:
bar.sync 0;
mul.wide.s32 %rd764, %r10, 16;
add.s64 %rd145, %rd2, %rd764;
setp.ge.u64	%p184, %rd2, %rd145;
@%p184 bra BB50_129;

ld.local.u64 %rd765, [%rd2];
ld.local.u32 %r352, [%rd2+8];
setp.eq.s32	%p185, %r352, 0;
setp.ge.s64	%p186, %rd1258, %rd765;
and.pred %p187, %p185, %p186;
selp.b64	%rd1258, %rd1258, %rd765, %p187;
or.b32 %r650, %r352, %r650;
st.shared.u64 [%rd56], %rd1258;
st.shared.u32 [%rd56+8], %r650;

BB50_129:
setp.ge.u64	%p188, %rd57, %rd145;
@%p188 bra BB50_131;

ld.local.u64 %rd766, [%rd2+16];
ld.local.u32 %r353, [%rd2+24];
setp.eq.s32	%p189, %r353, 0;
setp.ge.s64	%p190, %rd1258, %rd766;
and.pred %p191, %p189, %p190;
selp.b64	%rd1258, %rd1258, %rd766, %p191;
or.b32 %r650, %r353, %r650;
st.shared.u64 [%rd56+16], %rd1258;
st.shared.u32 [%rd56+24], %r650;

BB50_131:
add.s64 %rd767, %rd57, 16;
setp.ge.u64	%p192, %rd767, %rd145;
@%p192 bra BB50_133;

ld.local.u64 %rd768, [%rd2+32];
ld.local.u32 %r354, [%rd2+40];
setp.eq.s32	%p193, %r354, 0;
setp.ge.s64	%p194, %rd1258, %rd768;
and.pred %p195, %p193, %p194;
selp.b64	%rd1258, %rd1258, %rd768, %p195;
or.b32 %r650, %r354, %r650;
st.shared.u64 [%rd56+32], %rd1258;
st.shared.u32 [%rd56+40], %r650;

BB50_133:
add.s64 %rd769, %rd57, 32;
setp.ge.u64	%p196, %rd769, %rd145;
@%p196 bra BB50_135;

ld.local.u64 %rd770, [%rd2+48];
ld.local.u32 %r355, [%rd2+56];
setp.eq.s32	%p197, %r355, 0;
setp.ge.s64	%p198, %rd1258, %rd770;
and.pred %p199, %p197, %p198;
selp.b64	%rd1258, %rd1258, %rd770, %p199;
or.b32 %r650, %r355, %r650;
st.shared.u64 [%rd56+48], %rd1258;
st.shared.u32 [%rd56+56], %r650;

BB50_135:
add.s64 %rd771, %rd57, 48;
setp.ge.u64	%p200, %rd771, %rd145;
@%p200 bra BB50_137;

ld.local.u64 %rd772, [%rd2+64];
ld.local.u32 %r356, [%rd2+72];
setp.eq.s32	%p201, %r356, 0;
setp.ge.s64	%p202, %rd1258, %rd772;
and.pred %p203, %p201, %p202;
selp.b64	%rd773, %rd1258, %rd772, %p203;
or.b32 %r357, %r356, %r650;
st.shared.u64 [%rd56+64], %rd773;
st.shared.u32 [%rd56+72], %r357;

BB50_137:
bar.sync 0;
@%p64 bra BB50_152;
bra.uni BB50_138;

BB50_152:
shl.b64 %rd788, %rd51, 2;
add.s64 %rd789, %rd65, %rd788;
ld.shared.u64 %rd790, [%rd53];
shl.b64 %rd791, %rd55, 3;
add.s64 %rd792, %rd64, %rd791;
ld.shared.u64 %rd793, [%rd53+2048];
ld.shared.u64 %rd794, [%rd53+4096];
ld.shared.u64 %rd795, [%rd53+6144];
ld.shared.u64 %rd796, [%rd53+8192];
st.global.u64 [%rd792], %rd790;
ld.shared.u32 %r368, [%rd53+8];
ld.shared.u32 %r369, [%rd53+2056];
ld.shared.u32 %r370, [%rd53+4104];
ld.shared.u32 %r371, [%rd53+6152];
ld.shared.u32 %r372, [%rd53+8200];
st.global.u32 [%rd789], %r368;
st.global.u64 [%rd792+-1024], %rd793;
st.global.u32 [%rd789+512], %r369;
st.global.u64 [%rd792+-2048], %rd794;
st.global.u32 [%rd789+1024], %r370;
st.global.u64 [%rd792+-3072], %rd795;
st.global.u32 [%rd789+1536], %r371;
st.global.u64 [%rd792+-4096], %rd796;
st.global.u32 [%rd789+2048], %r372;
bra.uni BB50_153;

BB50_138:
add.s64 %rd154, %rd49, %rd722;
mov.u64 %rd1260, %rd46;
mov.u64 %rd1259, %rd49;
setp.ge.u64	%p204, %rd49, %rd154;
mov.u64 %rd1340, %rd65;
mov.u64 %rd1347, %rd64;
@%p204 bra BB50_153;

BB50_139:
mov.u64 %rd159, %rd1347;
mov.u64 %rd160, %rd1340;
sub.s64 %rd161, %rd85, %rd1260;
setp.gt.s64	%p205, %rd161, 10224;
shl.b64 %rd775, %rd51, 4;
add.s64 %rd162, %rd1259, %rd775;
shl.b64 %rd776, %rd58, 3;
add.s64 %rd163, %rd159, %rd776;
shl.b64 %rd777, %rd51, 2;
add.s64 %rd164, %rd160, %rd777;
@%p205 bra BB50_150;
bra.uni BB50_140;

BB50_150:
ld.shared.u64 %rd783, [%rd162];
ld.shared.u64 %rd784, [%rd162+2048];
ld.shared.u64 %rd785, [%rd162+4096];
ld.shared.u64 %rd786, [%rd162+6144];
ld.shared.u64 %rd787, [%rd162+8192];
st.global.u64 [%rd163+4096], %rd783;
ld.shared.u32 %r363, [%rd162+8];
ld.shared.u32 %r364, [%rd162+2056];
ld.shared.u32 %r365, [%rd162+4104];
ld.shared.u32 %r366, [%rd162+6152];
ld.shared.u32 %r367, [%rd162+8200];
st.global.u32 [%rd164], %r363;
st.global.u64 [%rd163+3072], %rd784;
st.global.u32 [%rd164+512], %r364;
st.global.u64 [%rd163+2048], %rd785;
st.global.u32 [%rd164+1024], %r365;
st.global.u64 [%rd163+1024], %rd786;
st.global.u32 [%rd164+1536], %r366;
st.global.u64 [%rd163], %rd787;
st.global.u32 [%rd164+2048], %r367;
bra.uni BB50_151;

BB50_140:
shr.s64 %rd165, %rd161, 4;
setp.ge.s64	%p206, %rd51, %rd165;
@%p206 bra BB50_142;

ld.shared.u64 %rd778, [%rd162];
st.global.u64 [%rd163+4096], %rd778;
ld.shared.u32 %r358, [%rd162+8];
st.global.u32 [%rd164], %r358;

BB50_142:
setp.ge.s64	%p207, %rd59, %rd165;
@%p207 bra BB50_144;

ld.shared.u64 %rd779, [%rd162+2048];
st.global.u64 [%rd163+3072], %rd779;
ld.shared.u32 %r359, [%rd162+2056];
st.global.u32 [%rd164+512], %r359;

BB50_144:
setp.ge.s64	%p208, %rd60, %rd165;
@%p208 bra BB50_146;

ld.shared.u64 %rd780, [%rd162+4096];
st.global.u64 [%rd163+2048], %rd780;
ld.shared.u32 %r360, [%rd162+4104];
st.global.u32 [%rd164+1024], %r360;

BB50_146:
setp.ge.s64	%p209, %rd61, %rd165;
@%p209 bra BB50_148;

ld.shared.u64 %rd781, [%rd162+6144];
st.global.u64 [%rd163+1024], %rd781;
ld.shared.u32 %r361, [%rd162+6152];
st.global.u32 [%rd164+1536], %r361;

BB50_148:
setp.ge.s64	%p210, %rd62, %rd165;
@%p210 bra BB50_151;

ld.shared.u64 %rd782, [%rd162+8192];
st.global.u64 [%rd163], %rd782;
ld.shared.u32 %r362, [%rd162+8200];
st.global.u32 [%rd164+2048], %r362;

BB50_151:
add.s64 %rd1259, %rd1259, 10240;
add.s64 %rd1260, %rd1260, 10240;
add.s64 %rd168, %rd159, -5120;
add.s64 %rd169, %rd160, 2560;
setp.lt.u64	%p211, %rd1259, %rd154;
mov.u64 %rd1340, %rd169;
mov.u64 %rd1347, %rd168;
@%p211 bra BB50_139;

BB50_153:
mov.u64 %rd1331, %rd1257;
mov.u32 %r692, %r649;
bar.sync 0;
add.s64 %rd1275, %rd66, -5120;
add.s64 %rd1268, %rd68, 2560;
add.s64 %rd1348, %rd64, -5120;
add.s64 %rd1341, %rd65, 2560;
add.s64 %rd1282, %rd67, -5120;
sub.s64 %rd797, %rd1282, %rd12;
setp.gt.s64	%p212, %rd797, 0;
@%p212 bra BB50_27;
bra.uni BB50_283;

BB50_154:
setp.lt.s64	%p213, %rd48, 1;
@%p213 bra BB50_283;

cvt.s64.s32	%rd177, %r2;
mul.wide.s32 %rd178, %r2, -5;
mul.lo.s32 %r373, %r2, 5;
mul.wide.s32 %rd798, %r2, 16;
add.s64 %rd179, %rd46, %rd798;
not.b64 %rd181, %rd177;
mul.wide.s32 %rd800, %r373, 16;
add.s64 %rd182, %rd46, %rd800;
add.s64 %rd183, %rd2, 16;
add.s32 %r374, %r2, 512;
cvt.s64.s32	%rd188, %r374;
not.b64 %rd184, %rd188;
add.s32 %r375, %r2, 128;
cvt.s64.s32	%rd185, %r375;
add.s32 %r376, %r2, 256;
cvt.s64.s32	%rd186, %r376;
add.s32 %r377, %r2, 384;
cvt.s64.s32	%rd187, %r377;
add.s32 %r73, %r2, -2;
mov.u64 %rd1266, %rd1268;
mov.u64 %rd1273, %rd1275;
mov.u64 %rd1280, %rd1282;
mov.u64 %rd1321, %rd1331;
mov.u32 %r682, %r692;
mov.u64 %rd1339, %rd1341;
mov.u64 %rd1346, %rd1348;

BB50_156:
mov.u64 %rd1344, %rd1346;
mov.u64 %rd190, %rd1344;
mov.u64 %rd1337, %rd1339;
mov.u64 %rd189, %rd1337;
mov.u32 %r74, %r682;
mov.u64 %rd191, %rd1321;
mov.u64 %rd1278, %rd1280;
mov.u64 %rd193, %rd1278;
mov.u64 %rd1271, %rd1273;
mov.u64 %rd192, %rd1271;
mov.u64 %rd1264, %rd1266;
mov.u64 %rd194, %rd1264;
sub.s64 %rd801, %rd12, %rd193;
shr.u64 %rd802, %rd801, 3;
neg.s64 %rd803, %rd802;
cvt.u32.u64	%r378, %rd803;
mov.u32 %r379, 640;
min.s32 %r75, %r378, %r379;
setp.eq.s32	%p214, %r75, 640;
@%p214 bra BB50_171;
bra.uni BB50_157;

BB50_171:
shl.b64 %rd822, %rd177, 2;
add.s64 %rd823, %rd194, %rd822;
shl.b64 %rd824, %rd181, 3;
add.s64 %rd825, %rd192, %rd824;
ld.global.u64 %rd826, [%rd825];
st.u64 [%rd179], %rd826;
ld.global.u32 %r390, [%rd823];
st.u32 [%rd179+8], %r390;
ld.global.u64 %rd827, [%rd825+-1024];
st.u64 [%rd179+2048], %rd827;
ld.global.u32 %r391, [%rd823+512];
st.u32 [%rd179+2056], %r391;
ld.global.u64 %rd828, [%rd825+-2048];
st.u64 [%rd179+4096], %rd828;
ld.global.u32 %r392, [%rd823+1024];
st.u32 [%rd179+4104], %r392;
ld.global.u64 %rd829, [%rd825+-3072];
st.u64 [%rd179+6144], %rd829;
ld.global.u32 %r393, [%rd823+1536];
st.u32 [%rd179+6152], %r393;
ld.global.u64 %rd830, [%rd825+-4096];
st.u64 [%rd179+8192], %rd830;
ld.global.u32 %r394, [%rd823+2048];
st.u32 [%rd179+8200], %r394;
mov.u64 %rd1283, 640;
bra.uni BB50_172;

BB50_157:
mov.u64 %rd1261, %rd46;
cvt.s64.s32	%rd1283, %r75;
mul.wide.s32 %rd804, %r75, 8;
sub.s64 %rd197, %rd193, %rd804;
setp.lt.s32	%p215, %r75, 1;
mov.u64 %rd1265, %rd194;
mov.u64 %rd1272, %rd192;
mov.u64 %rd1279, %rd193;
@%p215 bra BB50_172;

BB50_158:
mov.u64 %rd201, %rd1279;
mov.u64 %rd200, %rd1272;
mov.u64 %rd199, %rd1265;
sub.s64 %rd805, %rd197, %rd201;
shr.s64 %rd806, %rd805, 3;
neg.s64 %rd202, %rd806;
setp.gt.s64	%p216, %rd202, 639;
shl.b64 %rd807, %rd184, 3;
add.s64 %rd203, %rd200, %rd807;
shl.b64 %rd808, %rd177, 4;
add.s64 %rd204, %rd1261, %rd808;
shl.b64 %rd809, %rd177, 2;
add.s64 %rd205, %rd199, %rd809;
@%p216 bra BB50_169;
bra.uni BB50_159;

BB50_169:
ld.global.u64 %rd815, [%rd203+4096];
st.u64 [%rd204], %rd815;
ld.global.u32 %r385, [%rd205];
st.u32 [%rd204+8], %r385;
ld.global.u64 %rd816, [%rd203+3072];
st.u64 [%rd204+2048], %rd816;
ld.global.u32 %r386, [%rd205+512];
st.u32 [%rd204+2056], %r386;
ld.global.u64 %rd817, [%rd203+2048];
st.u64 [%rd204+4096], %rd817;
ld.global.u32 %r387, [%rd205+1024];
st.u32 [%rd204+4104], %r387;
ld.global.u64 %rd818, [%rd203+1024];
st.u64 [%rd204+6144], %rd818;
ld.global.u32 %r388, [%rd205+1536];
st.u32 [%rd204+6152], %r388;
ld.global.u64 %rd819, [%rd203];
st.u64 [%rd204+8192], %rd819;
ld.global.u32 %r389, [%rd205+2048];
st.u32 [%rd204+8200], %r389;
bra.uni BB50_170;

BB50_159:
setp.ge.s64	%p217, %rd177, %rd202;
@%p217 bra BB50_161;

ld.global.u64 %rd810, [%rd203+4096];
st.u64 [%rd204], %rd810;
ld.global.u32 %r380, [%rd205];
st.u32 [%rd204+8], %r380;

BB50_161:
setp.ge.s64	%p218, %rd185, %rd202;
@%p218 bra BB50_163;

ld.global.u64 %rd811, [%rd203+3072];
st.u64 [%rd204+2048], %rd811;
ld.global.u32 %r381, [%rd205+512];
st.u32 [%rd204+2056], %r381;

BB50_163:
setp.ge.s64	%p219, %rd186, %rd202;
@%p219 bra BB50_165;

ld.global.u64 %rd812, [%rd203+2048];
st.u64 [%rd204+4096], %rd812;
ld.global.u32 %r382, [%rd205+1024];
st.u32 [%rd204+4104], %r382;

BB50_165:
setp.ge.s64	%p220, %rd187, %rd202;
@%p220 bra BB50_167;

ld.global.u64 %rd813, [%rd203+1024];
st.u64 [%rd204+6144], %rd813;
ld.global.u32 %r383, [%rd205+1536];
st.u32 [%rd204+6152], %r383;

BB50_167:
setp.ge.s64	%p221, %rd188, %rd202;
@%p221 bra BB50_170;

ld.global.u64 %rd814, [%rd203];
st.u64 [%rd204+8192], %rd814;
ld.global.u32 %r384, [%rd205+2048];
st.u32 [%rd204+8200], %r384;

BB50_170:
add.s64 %rd206, %rd200, -5120;
add.s64 %rd207, %rd199, 2560;
add.s64 %rd1261, %rd1261, 10240;
add.s64 %rd209, %rd201, -5120;
sub.s64 %rd820, %rd209, %rd197;
setp.gt.s64	%p222, %rd820, 0;
mov.u64 %rd1265, %rd207;
mov.u64 %rd1272, %rd206;
mov.u64 %rd1279, %rd209;
@%p222 bra BB50_158;

BB50_172:
bar.sync 0;
shl.b64 %rd831, %rd1283, 4;
add.s64 %rd211, %rd46, %rd831;
and.b64 %rd832, %rd1283, 1152921504606846975;
mov.u64 %rd1333, 0;
st.local.u64 [%rd2], %rd1333;
st.local.u64 [%rd2+16], %rd1333;
st.local.u64 [%rd2+32], %rd1333;
st.local.u64 [%rd2+48], %rd1333;
st.local.u64 [%rd2+64], %rd1333;
mov.u32 %r694, 0;
st.local.u32 [%rd2+8], %r694;
st.local.u32 [%rd2+24], %r694;
st.local.u32 [%rd2+40], %r694;
st.local.u32 [%rd2+56], %r694;
st.local.u32 [%rd2+72], %r694;
cvt.u32.u64	%r76, %rd1283;
add.s64 %rd834, %rd832, %rd178;
cvt.u32.u64	%r396, %rd834;
mov.u32 %r397, 5;
min.s32 %r77, %r396, %r397;
max.s32 %r78, %r77, %r694;
setp.gt.u32	%p223, %r78, 4;
@%p223 bra BB50_183;
bra.uni BB50_173;

BB50_183:
ld.u64 %rd840, [%rd182];
st.local.u64 [%rd2], %rd840;
ld.u32 %r403, [%rd182+8];
st.local.u32 [%rd2+8], %r403;
ld.u64 %rd841, [%rd182+16];
st.local.u64 [%rd2+16], %rd841;
ld.u32 %r404, [%rd182+24];
st.local.u32 [%rd2+24], %r404;
ld.u64 %rd842, [%rd182+32];
st.local.u64 [%rd2+32], %rd842;
ld.u32 %r405, [%rd182+40];
st.local.u32 [%rd2+40], %r405;
ld.u64 %rd843, [%rd182+48];
st.local.u64 [%rd2+48], %rd843;
ld.u32 %r406, [%rd182+56];
st.local.u32 [%rd2+56], %r406;
ld.u64 %rd844, [%rd182+64];
st.local.u64 [%rd2+64], %rd844;
ld.u32 %r407, [%rd182+72];
st.local.u32 [%rd2+72], %r407;
bra.uni BB50_184;

BB50_173:
mov.u64 %rd212, %rd2;
setp.lt.s32	%p224, %r77, 1;
mov.u64 %rd1290, %rd212;
@%p224 bra BB50_175;

ld.u64 %rd835, [%rd182];
st.local.u64 [%rd2], %rd835;
ld.u32 %r398, [%rd182+8];
st.local.u32 [%rd2+8], %r398;
mov.u64 %rd1290, %rd183;

BB50_175:
mov.u64 %rd1284, %rd1290;
mov.u64 %rd1289, %rd1284;
setp.lt.s32	%p225, %r78, 2;
@%p225 bra BB50_177;

ld.u64 %rd836, [%rd182+16];
st.local.u64 [%rd1289], %rd836;
ld.u32 %r399, [%rd182+24];
st.local.u32 [%rd1289+8], %r399;
add.s64 %rd1289, %rd1289, 16;

BB50_177:
mov.u64 %rd1288, %rd1289;
setp.lt.s32	%p226, %r78, 3;
@%p226 bra BB50_179;

ld.u64 %rd837, [%rd182+32];
st.local.u64 [%rd1288], %rd837;
ld.u32 %r400, [%rd182+40];
st.local.u32 [%rd1288+8], %r400;
add.s64 %rd1288, %rd1288, 16;

BB50_179:
mov.u64 %rd1287, %rd1288;
setp.lt.s32	%p227, %r78, 4;
@%p227 bra BB50_181;

ld.u64 %rd838, [%rd182+48];
st.local.u64 [%rd1287], %rd838;
ld.u32 %r401, [%rd182+56];
st.local.u32 [%rd1287+8], %r401;
add.s64 %rd1287, %rd1287, 16;

BB50_181:
setp.lt.s32	%p228, %r78, 5;
@%p228 bra BB50_184;

ld.u64 %rd839, [%rd182+64];
st.local.u64 [%rd1287], %rd839;
ld.u32 %r402, [%rd182+72];
st.local.u32 [%rd1287+8], %r402;

BB50_184:
setp.eq.s32	%p229, %r78, 0;
@%p229 bra BB50_193;

ld.local.u64 %rd1333, [%rd2];
ld.local.u32 %r694, [%rd2+8];
mul.wide.u32 %rd846, %r78, 16;
add.s64 %rd847, %rd846, 68719476720;
shr.u64 %rd848, %rd847, 4;
cvt.u32.u64	%r80, %rd848;
setp.lt.s32	%p230, %r80, 1;
@%p230 bra BB50_187;

ld.local.u64 %rd849, [%rd2+16];
ld.local.u32 %r409, [%rd2+24];
setp.eq.s32	%p231, %r409, 0;
setp.ge.s64	%p232, %rd1333, %rd849;
and.pred %p233, %p231, %p232;
selp.b64	%rd1333, %rd1333, %rd849, %p233;
or.b32 %r694, %r409, %r694;

BB50_187:
setp.lt.s32	%p234, %r80, 2;
@%p234 bra BB50_189;

ld.local.u64 %rd850, [%rd2+32];
ld.local.u32 %r410, [%rd2+40];
setp.eq.s32	%p235, %r410, 0;
setp.ge.s64	%p236, %rd1333, %rd850;
and.pred %p237, %p235, %p236;
selp.b64	%rd1333, %rd1333, %rd850, %p237;
or.b32 %r694, %r410, %r694;

BB50_189:
setp.lt.s32	%p238, %r80, 3;
@%p238 bra BB50_191;

ld.local.u64 %rd851, [%rd2+48];
ld.local.u32 %r411, [%rd2+56];
setp.eq.s32	%p239, %r411, 0;
setp.ge.s64	%p240, %rd1333, %rd851;
and.pred %p241, %p239, %p240;
selp.b64	%rd1333, %rd1333, %rd851, %p241;
or.b32 %r694, %r411, %r694;

BB50_191:
setp.lt.s32	%p242, %r80, 4;
@%p242 bra BB50_193;

ld.local.u64 %rd852, [%rd2+64];
ld.local.u32 %r412, [%rd2+72];
setp.eq.s32	%p243, %r412, 0;
setp.ge.s64	%p244, %rd1333, %rd852;
and.pred %p245, %p243, %p244;
selp.b64	%rd1333, %rd1333, %rd852, %p245;
or.b32 %r694, %r412, %r694;

BB50_193:
bar.sync 0;
@%p229 bra BB50_195;

st.u64 [%rd179], %rd1333;
st.u32 [%rd179+8], %r694;

BB50_195:
bar.sync 0;
setp.gt.s32	%p247, %r76, 639;
mov.u32 %r651, 128;
@%p247 bra BB50_197;

add.s32 %r414, %r76, 4;
mul.hi.s32 %r415, %r414, 1717986919;
shr.u32 %r416, %r415, 31;
shr.s32 %r417, %r415, 1;
add.s32 %r651, %r417, %r416;

BB50_197:
setp.eq.s32	%p248, %r651, 128;
@%p248 bra BB50_235;
bra.uni BB50_198;

BB50_235:
@%p42 bra BB50_237;

ld.u64 %rd864, [%rd46];
ld.u32 %r433, [%rd46+8];
setp.eq.s32	%p302, %r433, 0;
setp.ge.s64	%p303, %rd191, %rd864;
and.pred %p304, %p302, %p303;
selp.b64	%rd865, %rd191, %rd864, %p304;
or.b32 %r434, %r433, %r74;
st.u64 [%rd46], %rd865;
st.u32 [%rd46+8], %r434;

BB50_237:
setp.lt.s32	%p19, %r2, 1;
ld.u64 %rd1292, [%rd179];
ld.u32 %r653, [%rd179+8];
bar.sync 0;
@%p19 bra BB50_239;

ld.u32 %r435, [%rd179+-8];
ld.u64 %rd866, [%rd179+-16];
setp.ge.s64	%p305, %rd866, %rd1292;
setp.eq.s32	%p306, %r653, 0;
and.pred %p307, %p306, %p305;
selp.b64	%rd1292, %rd866, %rd1292, %p307;
or.b32 %r653, %r435, %r653;

BB50_239:
bar.sync 0;
st.u64 [%rd179], %rd1292;
st.u32 [%rd179+8], %r653;
bar.sync 0;
setp.lt.s32	%p308, %r2, 2;
@%p308 bra BB50_241;

ld.u32 %r436, [%rd179+-24];
ld.u64 %rd867, [%rd179+-32];
setp.ge.s64	%p309, %rd867, %rd1292;
setp.eq.s32	%p310, %r653, 0;
and.pred %p311, %p310, %p309;
selp.b64	%rd1292, %rd867, %rd1292, %p311;
or.b32 %r653, %r436, %r653;

BB50_241:
bar.sync 0;
st.u64 [%rd179], %rd1292;
st.u32 [%rd179+8], %r653;
bar.sync 0;
setp.lt.s32	%p312, %r2, 4;
@%p312 bra BB50_243;

ld.u32 %r437, [%rd179+-56];
ld.u64 %rd868, [%rd179+-64];
setp.ge.s64	%p313, %rd868, %rd1292;
setp.eq.s32	%p314, %r653, 0;
and.pred %p315, %p314, %p313;
selp.b64	%rd1292, %rd868, %rd1292, %p315;
or.b32 %r653, %r437, %r653;

BB50_243:
bar.sync 0;
st.u64 [%rd179], %rd1292;
st.u32 [%rd179+8], %r653;
bar.sync 0;
setp.lt.s32	%p316, %r2, 8;
@%p316 bra BB50_245;

ld.u32 %r438, [%rd179+-120];
ld.u64 %rd869, [%rd179+-128];
setp.ge.s64	%p317, %rd869, %rd1292;
setp.eq.s32	%p318, %r653, 0;
and.pred %p319, %p318, %p317;
selp.b64	%rd1292, %rd869, %rd1292, %p319;
or.b32 %r653, %r438, %r653;

BB50_245:
bar.sync 0;
st.u64 [%rd179], %rd1292;
st.u32 [%rd179+8], %r653;
bar.sync 0;
setp.lt.s32	%p320, %r2, 16;
@%p320 bra BB50_247;

ld.u32 %r439, [%rd179+-248];
ld.u64 %rd870, [%rd179+-256];
setp.ge.s64	%p321, %rd870, %rd1292;
setp.eq.s32	%p322, %r653, 0;
and.pred %p323, %p322, %p321;
selp.b64	%rd1292, %rd870, %rd1292, %p323;
or.b32 %r653, %r439, %r653;

BB50_247:
bar.sync 0;
st.u64 [%rd179], %rd1292;
st.u32 [%rd179+8], %r653;
bar.sync 0;
setp.lt.s32	%p324, %r2, 32;
@%p324 bra BB50_249;

ld.u32 %r440, [%rd179+-504];
ld.u64 %rd871, [%rd179+-512];
setp.ge.s64	%p325, %rd871, %rd1292;
setp.eq.s32	%p326, %r653, 0;
and.pred %p327, %p326, %p325;
selp.b64	%rd1292, %rd871, %rd1292, %p327;
or.b32 %r653, %r440, %r653;

BB50_249:
bar.sync 0;
st.u64 [%rd179], %rd1292;
st.u32 [%rd179+8], %r653;
bar.sync 0;
setp.lt.s32	%p328, %r2, 64;
@%p328 bra BB50_251;

ld.u32 %r441, [%rd179+-1016];
ld.u64 %rd872, [%rd179+-1024];
setp.ge.s64	%p329, %rd872, %rd1292;
setp.eq.s32	%p330, %r653, 0;
and.pred %p331, %p330, %p329;
selp.b64	%rd1292, %rd872, %rd1292, %p331;
or.b32 %r653, %r441, %r653;

BB50_251:
bar.sync 0;
st.u64 [%rd179], %rd1292;
st.u32 [%rd179+8], %r653;
bar.sync 0;
ld.u32 %r693, [%rd46+2040];
ld.u64 %rd1332, [%rd46+2032];
ld.v4.u8 {%rs84, %rs85, %rs86, %rs87}, [%rd46+2044];
mov.u16 %rs28, %rs87;
mov.u16 %rs27, %rs86;
mov.u16 %rs26, %rs85;
mov.u16 %rs25, %rs84;
setp.eq.s32	%p332, %r2, 0;
mov.u64 %rd1312, %rd191;
mov.u32 %r673, %r74;
@%p332 bra BB50_253;

ld.u64 %rd1312, [%rd179+-16];
ld.u32 %r673, [%rd179+-8];

BB50_253:
bar.sync 0;
st.u64 [%rd179], %rd1312;
st.u32 [%rd179+8], %r673;
bar.sync 0;
bra.uni BB50_254;

BB50_198:
@%p42 bra BB50_200;

ld.u64 %rd853, [%rd46];
ld.u32 %r418, [%rd46+8];
setp.eq.s32	%p250, %r418, 0;
setp.ge.s64	%p251, %rd191, %rd853;
and.pred %p252, %p250, %p251;
selp.b64	%rd854, %rd191, %rd853, %p252;
or.b32 %r419, %r418, %r74;
st.u64 [%rd46], %rd854;
st.u32 [%rd46+8], %r419;

BB50_200:
setp.ge.s32	%p253, %r2, %r651;
mov.u64 %rd1320, %rd191;
mov.u32 %r681, %r74;
@%p253 bra BB50_202;

ld.u64 %rd230, [%rd179];
ld.u32 %r91, [%rd179+8];
mov.u64 %rd1320, %rd230;
mov.u32 %r681, %r91;

BB50_202:
mov.u32 %r666, %r681;
mov.u32 %r680, %r666;
mov.u64 %rd1305, %rd1320;
mov.u64 %rd1319, %rd1305;
bar.sync 0;
setp.le.s32	%p254, %r2, %r651;
setp.gt.s32	%p255, %r2, 0;
and.pred %p256, %p254, %p255;
@!%p256 bra BB50_204;
bra.uni BB50_203;

BB50_203:
ld.u32 %r420, [%rd179+-8];
ld.u64 %rd855, [%rd179+-16];
setp.ge.s64	%p257, %rd855, %rd1319;
setp.eq.s32	%p258, %r680, 0;
and.pred %p259, %p258, %p257;
selp.b64	%rd1319, %rd855, %rd1319, %p259;
or.b32 %r680, %r420, %r680;

BB50_204:
mov.u32 %r679, %r680;
mov.u64 %rd1318, %rd1319;
bar.sync 0;
@%p253 bra BB50_206;

st.u64 [%rd179], %rd1318;
st.u32 [%rd179+8], %r679;

BB50_206:
setp.gt.s32	%p12, %r2, 1;
bar.sync 0;
setp.lt.s32	%p261, %r73, %r651;
and.pred %p262, %p261, %p12;
@!%p262 bra BB50_208;
bra.uni BB50_207;

BB50_207:
ld.u32 %r421, [%rd179+-24];
ld.u64 %rd856, [%rd179+-32];
setp.ge.s64	%p263, %rd856, %rd1318;
setp.eq.s32	%p264, %r679, 0;
and.pred %p265, %p264, %p263;
selp.b64	%rd1318, %rd856, %rd1318, %p265;
or.b32 %r679, %r421, %r679;

BB50_208:
mov.u32 %r678, %r679;
mov.u64 %rd1317, %rd1318;
bar.sync 0;
@%p253 bra BB50_210;

st.u64 [%rd179], %rd1317;
st.u32 [%rd179+8], %r678;

BB50_210:
setp.gt.s32	%p13, %r2, 3;
bar.sync 0;
add.s32 %r422, %r73, -2;
setp.lt.s32	%p267, %r422, %r651;
and.pred %p268, %p267, %p13;
@!%p268 bra BB50_212;
bra.uni BB50_211;

BB50_211:
ld.u32 %r423, [%rd179+-56];
ld.u64 %rd857, [%rd179+-64];
setp.ge.s64	%p269, %rd857, %rd1317;
setp.eq.s32	%p270, %r678, 0;
and.pred %p271, %p270, %p269;
selp.b64	%rd1317, %rd857, %rd1317, %p271;
or.b32 %r678, %r423, %r678;

BB50_212:
mov.u32 %r677, %r678;
mov.u64 %rd1316, %rd1317;
bar.sync 0;
@%p253 bra BB50_214;

st.u64 [%rd179], %rd1316;
st.u32 [%rd179+8], %r677;

BB50_214:
setp.gt.s32	%p14, %r2, 7;
bar.sync 0;
add.s32 %r424, %r73, -6;
setp.lt.s32	%p273, %r424, %r651;
and.pred %p274, %p273, %p14;
@!%p274 bra BB50_216;
bra.uni BB50_215;

BB50_215:
ld.u32 %r425, [%rd179+-120];
ld.u64 %rd858, [%rd179+-128];
setp.ge.s64	%p275, %rd858, %rd1316;
setp.eq.s32	%p276, %r677, 0;
and.pred %p277, %p276, %p275;
selp.b64	%rd1316, %rd858, %rd1316, %p277;
or.b32 %r677, %r425, %r677;

BB50_216:
mov.u32 %r676, %r677;
mov.u64 %rd1315, %rd1316;
bar.sync 0;
@%p253 bra BB50_218;

st.u64 [%rd179], %rd1315;
st.u32 [%rd179+8], %r676;

BB50_218:
setp.gt.s32	%p15, %r2, 15;
bar.sync 0;
add.s32 %r426, %r73, -14;
setp.lt.s32	%p279, %r426, %r651;
and.pred %p280, %p279, %p15;
@!%p280 bra BB50_220;
bra.uni BB50_219;

BB50_219:
ld.u32 %r427, [%rd179+-248];
ld.u64 %rd859, [%rd179+-256];
setp.ge.s64	%p281, %rd859, %rd1315;
setp.eq.s32	%p282, %r676, 0;
and.pred %p283, %p282, %p281;
selp.b64	%rd1315, %rd859, %rd1315, %p283;
or.b32 %r676, %r427, %r676;

BB50_220:
mov.u32 %r675, %r676;
mov.u64 %rd1314, %rd1315;
bar.sync 0;
@%p253 bra BB50_222;

st.u64 [%rd179], %rd1314;
st.u32 [%rd179+8], %r675;

BB50_222:
setp.gt.s32	%p16, %r2, 31;
bar.sync 0;
add.s32 %r428, %r73, -30;
setp.lt.s32	%p285, %r428, %r651;
and.pred %p286, %p285, %p16;
@!%p286 bra BB50_224;
bra.uni BB50_223;

BB50_223:
ld.u32 %r429, [%rd179+-504];
ld.u64 %rd860, [%rd179+-512];
setp.ge.s64	%p287, %rd860, %rd1314;
setp.eq.s32	%p288, %r675, 0;
and.pred %p289, %p288, %p287;
selp.b64	%rd1314, %rd860, %rd1314, %p289;
or.b32 %r675, %r429, %r675;

BB50_224:
mov.u32 %r674, %r675;
mov.u64 %rd1313, %rd1314;
bar.sync 0;
@%p253 bra BB50_226;

st.u64 [%rd179], %rd1313;
st.u32 [%rd179+8], %r674;

BB50_226:
setp.gt.s32	%p17, %r2, 63;
bar.sync 0;
add.s32 %r430, %r73, -62;
setp.lt.s32	%p291, %r430, %r651;
and.pred %p292, %p291, %p17;
@!%p292 bra BB50_228;
bra.uni BB50_227;

BB50_227:
ld.u32 %r431, [%rd179+-1016];
ld.u64 %rd861, [%rd179+-1024];
setp.ge.s64	%p293, %rd861, %rd1313;
setp.eq.s32	%p294, %r674, 0;
and.pred %p295, %p294, %p293;
selp.b64	%rd1313, %rd861, %rd1313, %p295;
or.b32 %r674, %r431, %r674;

BB50_228:
bar.sync 0;
@%p253 bra BB50_230;

st.u64 [%rd179], %rd1313;
st.u32 [%rd179+8], %r674;

BB50_230:
setp.lt.s32	%p18, %r2, %r651;
bar.sync 0;
add.s32 %r432, %r651, -1;
mul.wide.s32 %rd862, %r432, 16;
add.s64 %rd863, %rd46, %rd862;
ld.u32 %r693, [%rd863+8];
ld.u64 %rd1332, [%rd863];
ld.v4.u8 {%rs80, %rs81, %rs82, %rs83}, [%rd863+12];
mov.u16 %rs24, %rs83;
mov.u16 %rs23, %rs82;
mov.u16 %rs22, %rs81;
mov.u16 %rs21, %rs80;
not.pred %p297, %p18;
setp.eq.s32	%p298, %r2, 0;
or.pred %p299, %p298, %p297;
selp.b64	%rd1291, %rd191, %rd1313, %p18;
selp.b32	%r652, %r74, %r674, %p18;
@%p299 bra BB50_232;

ld.u64 %rd1291, [%rd179+-16];
ld.u32 %r652, [%rd179+-8];

BB50_232:
bar.sync 0;
@%p253 bra BB50_234;

st.u64 [%rd179], %rd1291;
st.u32 [%rd179+8], %r652;

BB50_234:
bar.sync 0;

BB50_254:
@%p229 bra BB50_256;

ld.u64 %rd1333, [%rd179];
ld.u32 %r694, [%rd179+8];

BB50_256:
bar.sync 0;
mul.wide.s32 %rd873, %r78, 16;
add.s64 %rd271, %rd2, %rd873;
setp.ge.u64	%p334, %rd2, %rd271;
@%p334 bra BB50_258;

ld.local.u64 %rd874, [%rd2];
ld.local.u32 %r442, [%rd2+8];
setp.eq.s32	%p335, %r442, 0;
setp.ge.s64	%p336, %rd1333, %rd874;
and.pred %p337, %p335, %p336;
selp.b64	%rd1333, %rd1333, %rd874, %p337;
or.b32 %r694, %r442, %r694;
st.u64 [%rd182], %rd1333;
st.u32 [%rd182+8], %r694;

BB50_258:
setp.ge.u64	%p338, %rd183, %rd271;
@%p338 bra BB50_260;

ld.local.u64 %rd875, [%rd2+16];
ld.local.u32 %r443, [%rd2+24];
setp.eq.s32	%p339, %r443, 0;
setp.ge.s64	%p340, %rd1333, %rd875;
and.pred %p341, %p339, %p340;
selp.b64	%rd1333, %rd1333, %rd875, %p341;
or.b32 %r694, %r443, %r694;
st.u64 [%rd182+16], %rd1333;
st.u32 [%rd182+24], %r694;

BB50_260:
add.s64 %rd876, %rd183, 16;
setp.ge.u64	%p342, %rd876, %rd271;
@%p342 bra BB50_262;

ld.local.u64 %rd877, [%rd2+32];
ld.local.u32 %r444, [%rd2+40];
setp.eq.s32	%p343, %r444, 0;
setp.ge.s64	%p344, %rd1333, %rd877;
and.pred %p345, %p343, %p344;
selp.b64	%rd1333, %rd1333, %rd877, %p345;
or.b32 %r694, %r444, %r694;
st.u64 [%rd182+32], %rd1333;
st.u32 [%rd182+40], %r694;

BB50_262:
add.s64 %rd878, %rd183, 32;
setp.ge.u64	%p346, %rd878, %rd271;
@%p346 bra BB50_264;

ld.local.u64 %rd879, [%rd2+48];
ld.local.u32 %r445, [%rd2+56];
setp.eq.s32	%p347, %r445, 0;
setp.ge.s64	%p348, %rd1333, %rd879;
and.pred %p349, %p347, %p348;
selp.b64	%rd1333, %rd1333, %rd879, %p349;
or.b32 %r694, %r445, %r694;
st.u64 [%rd182+48], %rd1333;
st.u32 [%rd182+56], %r694;

BB50_264:
add.s64 %rd880, %rd183, 48;
setp.ge.u64	%p350, %rd880, %rd271;
@%p350 bra BB50_266;

ld.local.u64 %rd881, [%rd2+64];
ld.local.u32 %r446, [%rd2+72];
setp.eq.s32	%p351, %r446, 0;
setp.ge.s64	%p352, %rd1333, %rd881;
and.pred %p353, %p351, %p352;
selp.b64	%rd882, %rd1333, %rd881, %p353;
or.b32 %r447, %r446, %r694;
st.u64 [%rd182+64], %rd882;
st.u32 [%rd182+72], %r447;

BB50_266:
bar.sync 0;
@%p214 bra BB50_281;
bra.uni BB50_267;

BB50_281:
shl.b64 %rd896, %rd177, 2;
add.s64 %rd897, %rd189, %rd896;
ld.u64 %rd898, [%rd179];
shl.b64 %rd899, %rd181, 3;
add.s64 %rd900, %rd190, %rd899;
st.global.u64 [%rd900], %rd898;
ld.u32 %r458, [%rd179+8];
st.global.u32 [%rd897], %r458;
ld.u64 %rd901, [%rd179+2048];
st.global.u64 [%rd900+-1024], %rd901;
ld.u32 %r459, [%rd179+2056];
st.global.u32 [%rd897+512], %r459;
ld.u64 %rd902, [%rd179+4096];
st.global.u64 [%rd900+-2048], %rd902;
ld.u32 %r460, [%rd179+4104];
st.global.u32 [%rd897+1024], %r460;
ld.u64 %rd903, [%rd179+6144];
st.global.u64 [%rd900+-3072], %rd903;
ld.u32 %r461, [%rd179+6152];
st.global.u32 [%rd897+1536], %r461;
ld.u64 %rd904, [%rd179+8192];
st.global.u64 [%rd900+-4096], %rd904;
ld.u32 %r462, [%rd179+8200];
st.global.u32 [%rd897+2048], %r462;
bra.uni BB50_282;

BB50_267:
mov.u64 %rd1334, %rd46;
setp.ge.u64	%p354, %rd46, %rd211;
mov.u64 %rd1338, %rd189;
mov.u64 %rd1345, %rd190;
@%p354 bra BB50_282;

BB50_268:
mov.u64 %rd283, %rd1345;
mov.u64 %rd282, %rd1338;
sub.s64 %rd284, %rd211, %rd1334;
setp.gt.s64	%p355, %rd284, 10224;
shl.b64 %rd883, %rd177, 4;
add.s64 %rd285, %rd1334, %rd883;
shl.b64 %rd884, %rd184, 3;
add.s64 %rd286, %rd283, %rd884;
shl.b64 %rd885, %rd177, 2;
add.s64 %rd287, %rd282, %rd885;
@%p355 bra BB50_279;
bra.uni BB50_269;

BB50_279:
ld.u64 %rd891, [%rd285];
st.global.u64 [%rd286+4096], %rd891;
ld.u32 %r453, [%rd285+8];
st.global.u32 [%rd287], %r453;
ld.u64 %rd892, [%rd285+2048];
st.global.u64 [%rd286+3072], %rd892;
ld.u32 %r454, [%rd285+2056];
st.global.u32 [%rd287+512], %r454;
ld.u64 %rd893, [%rd285+4096];
st.global.u64 [%rd286+2048], %rd893;
ld.u32 %r455, [%rd285+4104];
st.global.u32 [%rd287+1024], %r455;
ld.u64 %rd894, [%rd285+6144];
st.global.u64 [%rd286+1024], %rd894;
ld.u32 %r456, [%rd285+6152];
st.global.u32 [%rd287+1536], %r456;
ld.u64 %rd895, [%rd285+8192];
st.global.u64 [%rd286], %rd895;
ld.u32 %r457, [%rd285+8200];
st.global.u32 [%rd287+2048], %r457;
bra.uni BB50_280;

BB50_269:
shr.s64 %rd288, %rd284, 4;
setp.ge.s64	%p356, %rd177, %rd288;
@%p356 bra BB50_271;

ld.u64 %rd886, [%rd285];
st.global.u64 [%rd286+4096], %rd886;
ld.u32 %r448, [%rd285+8];
st.global.u32 [%rd287], %r448;

BB50_271:
setp.ge.s64	%p357, %rd185, %rd288;
@%p357 bra BB50_273;

ld.u64 %rd887, [%rd285+2048];
st.global.u64 [%rd286+3072], %rd887;
ld.u32 %r449, [%rd285+2056];
st.global.u32 [%rd287+512], %r449;

BB50_273:
setp.ge.s64	%p358, %rd186, %rd288;
@%p358 bra BB50_275;

ld.u64 %rd888, [%rd285+4096];
st.global.u64 [%rd286+2048], %rd888;
ld.u32 %r450, [%rd285+4104];
st.global.u32 [%rd287+1024], %r450;

BB50_275:
setp.ge.s64	%p359, %rd187, %rd288;
@%p359 bra BB50_277;

ld.u64 %rd889, [%rd285+6144];
st.global.u64 [%rd286+1024], %rd889;
ld.u32 %r451, [%rd285+6152];
st.global.u32 [%rd287+1536], %r451;

BB50_277:
setp.ge.s64	%p360, %rd188, %rd288;
@%p360 bra BB50_280;

ld.u64 %rd890, [%rd285+8192];
st.global.u64 [%rd286], %rd890;
ld.u32 %r452, [%rd285+8200];
st.global.u32 [%rd287+2048], %r452;

BB50_280:
add.s64 %rd1334, %rd1334, 10240;
add.s64 %rd290, %rd283, -5120;
add.s64 %rd291, %rd282, 2560;
setp.lt.u64	%p361, %rd1334, %rd211;
mov.u64 %rd1338, %rd291;
mov.u64 %rd1345, %rd290;
@%p361 bra BB50_268;

BB50_282:
mov.u64 %rd1321, %rd1332;
mov.u32 %r682, %r693;
bar.sync 0;
add.s64 %rd1273, %rd192, -5120;
add.s64 %rd1266, %rd194, 2560;
add.s64 %rd1346, %rd190, -5120;
add.s64 %rd1339, %rd189, 2560;
add.s64 %rd1280, %rd193, -5120;
sub.s64 %rd905, %rd1280, %rd12;
setp.gt.s64	%p362, %rd905, 0;
@%p362 bra BB50_156;

BB50_283:
@%p42 bra BB50_299;


	{ 
.reg .pred p; 
isspacep.shared p, %rd46; 
selp.u32 %r463, 1, 0, p; 
} 


	setp.eq.s32	%p364, %r463, 0;
@%p364 bra BB50_298;

mov.u64 %rd907, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd908, %rd907;
sub.s64 %rd299, %rd46, %rd908;
setp.eq.s64	%p365, %rd46, 0;
@%p365 bra BB50_299;

add.s64 %rd909, %rd299, -16;
add.s64 %rd911, %rd907, %rd909;
add.s64 %rd301, %rd908, %rd909;
ld.shared.u8 %rs88, [%rd911];
or.b16 %rs89, %rs88, 1;
st.shared.u8 [%rd911], %rs89;
ld.shared.u64 %rd302, [%rd911+8];
setp.eq.s64	%p366, %rd302, 0;
mov.u64 %rd1352, %rd301;
@%p366 bra BB50_292;

mov.u64 %rd303, %rd301;
ld.u8 %rs90, [%rd302];
and.b16 %rs91, %rs90, 1;
setp.eq.b16	%p367, %rs91, 1;
mov.u64 %rd1352, %rd303;
@!%p367 bra BB50_292;
bra.uni BB50_288;

BB50_288:
ld.u64 %rd305, [%rd302];
shr.u64 %rd306, %rd305, 1;
add.s64 %rd307, %rd302, 16;
add.s64 %rd308, %rd307, %rd306;
ld.shared.u64 %rd913, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p368, %rd308, %rd913;
mov.u64 %rd1352, %rd302;
@%p368 bra BB50_292;

ld.u8 %rs92, [%rd308];
and.b16 %rs93, %rs92, 1;
setp.eq.b16	%p369, %rs93, 1;
mov.u64 %rd1349, %rd302;
mov.u64 %rd1352, %rd1349;
@!%p369 bra BB50_292;
bra.uni BB50_290;

BB50_290:
ld.u64 %rd914, [%rd308];
shr.u64 %rd915, %rd914, 1;
add.s64 %rd916, %rd915, %rd306;
add.s64 %rd917, %rd916, 16;
shl.b64 %rd918, %rd917, 1;
and.b64 %rd919, %rd305, 1;
or.b64 %rd920, %rd918, %rd919;
st.u64 [%rd302], %rd920;
and.b64 %rd309, %rd917, 9223372036854775807;
add.s64 %rd921, %rd307, %rd309;
ld.shared.u64 %rd922, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p370, %rd921, %rd922;
mov.u64 %rd1350, %rd302;
mov.u64 %rd1352, %rd1350;
@%p370 bra BB50_292;

add.s64 %rd923, %rd309, %rd307;
st.u64 [%rd923+8], %rd302;
mov.u64 %rd1352, %rd302;

BB50_292:
ld.u64 %rd312, [%rd1352];
shr.u64 %rd313, %rd312, 1;
add.s64 %rd314, %rd1352, 16;
add.s64 %rd315, %rd314, %rd313;
ld.shared.u64 %rd924, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p371, %rd315, %rd924;
@%p371 bra BB50_296;

ld.u8 %rs94, [%rd315];
and.b16 %rs95, %rs94, 1;
setp.eq.b16	%p372, %rs95, 1;
@!%p372 bra BB50_299;
bra.uni BB50_294;

BB50_294:
ld.u64 %rd925, [%rd315];
shr.u64 %rd926, %rd925, 1;
add.s64 %rd927, %rd926, %rd313;
add.s64 %rd928, %rd927, 16;
shl.b64 %rd929, %rd928, 1;
and.b64 %rd930, %rd312, 1;
or.b64 %rd931, %rd929, %rd930;
st.u64 [%rd1352], %rd931;
and.b64 %rd316, %rd928, 9223372036854775807;
add.s64 %rd932, %rd314, %rd316;
ld.shared.u64 %rd933, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p373, %rd932, %rd933;
@%p373 bra BB50_299;

add.s64 %rd934, %rd316, %rd314;
st.u64 [%rd934+8], %rd1352;
bra.uni BB50_299;

BB50_298:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd46;
call.uni 
free, 
(
param0
);


	}

BB50_299:
bar.sync 0;
bra.uni BB50_600;

BB50_311:
mov.u64 %rd952, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd953, %rd952;
sub.s64 %rd954, %rd324, %rd953;
add.s64 %rd955, %rd954, 10256;
ld.shared.u64 %rd956, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16];
setp.gt.u64	%p385, %rd955, %rd956;
mov.u64 %rd1362, -1;
mov.u64 %rd1363, %rd324;
@%p385 bra BB50_313;

add.s64 %rd335, %rd324, 10256;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd335;
mov.u64 %rd1362, %rd335;
mov.u64 %rd1363, %rd335;

BB50_313:
mov.u64 %rd336, %rd1363;
setp.eq.s64	%p386, %rd1362, -1;
@%p386 bra BB50_315;

mov.u64 %rd957, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd958, %rd957;
sub.s64 %rd959, %rd324, %rd958;
add.s64 %rd960, %rd957, %rd959;
ld.shared.u64 %rd961, [%rd960];
and.b64 %rd962, %rd961, 1;
or.b64 %rd963, %rd962, 20480;
st.shared.u64 [%rd960], %rd963;
st.shared.u64 [%rd960+8], %rd1358;
mov.u16 %rs98, 0;
st.shared.u8 [%rd960], %rs98;

BB50_315:
mov.u64 %rd1364, %rd324;
setp.eq.s64	%p387, %rd324, %rd336;
mov.u64 %rd1365, 0;
@%p387 bra BB50_321;

BB50_320:
add.s64 %rd1365, %rd1364, 16;

BB50_321:
mov.u64 %rd1366, %rd1365;
setp.ne.s64	%p390, %rd1365, 0;
@%p390 bra BB50_323;

mov.u64 %rd979, 10240;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd979;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd1366, [retval0+0];


	}

BB50_323:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm5EEELm128EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result], %rd1366;

BB50_324:
bar.sync 0;
ld.shared.u64 %rd350, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm5EEELm128EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd350; 
selp.u32 %r464, 1, 0, p; 
} 


	setp.eq.s32	%p391, %r464, 0;
sub.s64 %rd351, %rd1403, %rd12;
@%p391 bra BB50_454;

setp.lt.s64	%p392, %rd351, 1;
@%p392 bra BB50_583;

mov.u64 %rd981, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd982, %rd981;
sub.s64 %rd983, %rd350, %rd982;
add.s64 %rd352, %rd981, %rd983;
cvt.s64.s32	%rd354, %r2;
mul.wide.s32 %rd355, %r2, -5;
mul.lo.s32 %r465, %r2, 5;
mul.wide.s32 %rd984, %r2, 16;
add.s64 %rd356, %rd352, %rd984;
not.b64 %rd358, %rd354;
mul.wide.s32 %rd986, %r465, 16;
add.s64 %rd359, %rd352, %rd986;
add.s64 %rd360, %rd2, 16;
add.s32 %r466, %r2, 512;
cvt.s64.s32	%rd365, %r466;
not.b64 %rd361, %rd365;
add.s32 %r467, %r2, 128;
cvt.s64.s32	%rd362, %r467;
add.s32 %r468, %r2, 256;
cvt.s64.s32	%rd363, %r468;
add.s32 %r469, %r2, 384;
cvt.s64.s32	%rd364, %r469;
add.s32 %r142, %r2, -2;

BB50_327:
mov.u64 %rd1464, %rd1469;
mov.u64 %rd367, %rd1464;
mov.u64 %rd1457, %rd1462;
mov.u64 %rd366, %rd1457;
mov.u32 %r143, %r741;
mov.u64 %rd368, %rd1452;
mov.u64 %rd1398, %rd1403;
mov.u64 %rd371, %rd1398;
mov.u64 %rd1391, %rd1396;
mov.u64 %rd370, %rd1391;
mov.u64 %rd1384, %rd1389;
mov.u64 %rd369, %rd1384;
sub.s64 %rd987, %rd12, %rd371;
shr.u64 %rd988, %rd987, 3;
neg.s64 %rd989, %rd988;
cvt.u32.u64	%r470, %rd989;
mov.u32 %r471, 640;
min.s32 %r144, %r470, %r471;
setp.eq.s32	%p393, %r144, 640;
@%p393 bra BB50_342;
bra.uni BB50_328;

BB50_342:
shl.b64 %rd1008, %rd354, 2;
add.s64 %rd1009, %rd369, %rd1008;
shl.b64 %rd1010, %rd358, 3;
add.s64 %rd1011, %rd370, %rd1010;
ld.global.u64 %rd1012, [%rd1011];
ld.global.u64 %rd1013, [%rd1011+-1024];
ld.global.u64 %rd1014, [%rd1011+-2048];
ld.global.u64 %rd1015, [%rd1011+-3072];
ld.global.u64 %rd1016, [%rd1011+-4096];
st.shared.u64 [%rd356], %rd1012;
st.shared.u64 [%rd356+2048], %rd1013;
st.shared.u64 [%rd356+4096], %rd1014;
st.shared.u64 [%rd356+6144], %rd1015;
st.shared.u64 [%rd356+8192], %rd1016;
ld.global.u32 %r482, [%rd1009];
ld.global.u32 %r483, [%rd1009+512];
ld.global.u32 %r484, [%rd1009+1024];
ld.global.u32 %r485, [%rd1009+1536];
ld.global.u32 %r486, [%rd1009+2048];
st.shared.u32 [%rd356+8], %r482;
st.shared.u32 [%rd356+2056], %r483;
st.shared.u32 [%rd356+4104], %r484;
st.shared.u32 [%rd356+6152], %r485;
st.shared.u32 [%rd356+8200], %r486;
mov.u64 %rd1368, 640;
bra.uni BB50_343;

BB50_328:
mov.u64 %rd1367, %rd352;
cvt.s64.s32	%rd1368, %r144;
mul.wide.s32 %rd990, %r144, 8;
sub.s64 %rd374, %rd371, %rd990;
setp.lt.s32	%p394, %r144, 1;
mov.u64 %rd1388, %rd369;
mov.u64 %rd1395, %rd370;
mov.u64 %rd1402, %rd371;
@%p394 bra BB50_343;

BB50_329:
mov.u64 %rd378, %rd1402;
mov.u64 %rd377, %rd1395;
mov.u64 %rd376, %rd1388;
sub.s64 %rd991, %rd374, %rd378;
shr.s64 %rd992, %rd991, 3;
neg.s64 %rd379, %rd992;
setp.gt.s64	%p395, %rd379, 639;
shl.b64 %rd993, %rd361, 3;
add.s64 %rd380, %rd377, %rd993;
shl.b64 %rd994, %rd354, 4;
add.s64 %rd381, %rd1367, %rd994;
shl.b64 %rd995, %rd354, 2;
add.s64 %rd382, %rd376, %rd995;
@%p395 bra BB50_340;
bra.uni BB50_330;

BB50_340:
ld.global.u64 %rd1001, [%rd380+4096];
ld.global.u64 %rd1002, [%rd380+3072];
ld.global.u64 %rd1003, [%rd380+2048];
ld.global.u64 %rd1004, [%rd380+1024];
ld.global.u64 %rd1005, [%rd380];
st.shared.u64 [%rd381], %rd1001;
st.shared.u64 [%rd381+2048], %rd1002;
st.shared.u64 [%rd381+4096], %rd1003;
st.shared.u64 [%rd381+6144], %rd1004;
st.shared.u64 [%rd381+8192], %rd1005;
ld.global.u32 %r477, [%rd382];
ld.global.u32 %r478, [%rd382+512];
ld.global.u32 %r479, [%rd382+1024];
ld.global.u32 %r480, [%rd382+1536];
ld.global.u32 %r481, [%rd382+2048];
st.shared.u32 [%rd381+8], %r477;
st.shared.u32 [%rd381+2056], %r478;
st.shared.u32 [%rd381+4104], %r479;
st.shared.u32 [%rd381+6152], %r480;
st.shared.u32 [%rd381+8200], %r481;
bra.uni BB50_341;

BB50_330:
setp.ge.s64	%p396, %rd354, %rd379;
@%p396 bra BB50_332;

ld.global.u64 %rd996, [%rd380+4096];
st.shared.u64 [%rd381], %rd996;
ld.global.u32 %r472, [%rd382];
st.shared.u32 [%rd381+8], %r472;

BB50_332:
setp.ge.s64	%p397, %rd362, %rd379;
@%p397 bra BB50_334;

ld.global.u64 %rd997, [%rd380+3072];
st.shared.u64 [%rd381+2048], %rd997;
ld.global.u32 %r473, [%rd382+512];
st.shared.u32 [%rd381+2056], %r473;

BB50_334:
setp.ge.s64	%p398, %rd363, %rd379;
@%p398 bra BB50_336;

ld.global.u64 %rd998, [%rd380+2048];
st.shared.u64 [%rd381+4096], %rd998;
ld.global.u32 %r474, [%rd382+1024];
st.shared.u32 [%rd381+4104], %r474;

BB50_336:
setp.ge.s64	%p399, %rd364, %rd379;
@%p399 bra BB50_338;

ld.global.u64 %rd999, [%rd380+1024];
st.shared.u64 [%rd381+6144], %rd999;
ld.global.u32 %r475, [%rd382+1536];
st.shared.u32 [%rd381+6152], %r475;

BB50_338:
setp.ge.s64	%p400, %rd365, %rd379;
@%p400 bra BB50_341;

ld.global.u64 %rd1000, [%rd380];
st.shared.u64 [%rd381+8192], %rd1000;
ld.global.u32 %r476, [%rd382+2048];
st.shared.u32 [%rd381+8200], %r476;

BB50_341:
add.s64 %rd383, %rd377, -5120;
add.s64 %rd384, %rd376, 2560;
add.s64 %rd1367, %rd1367, 10240;
add.s64 %rd386, %rd378, -5120;
sub.s64 %rd1006, %rd386, %rd374;
setp.gt.s64	%p401, %rd1006, 0;
mov.u64 %rd1388, %rd384;
mov.u64 %rd1395, %rd383;
mov.u64 %rd1402, %rd386;
@%p401 bra BB50_329;

BB50_343:
bar.sync 0;
shl.b64 %rd1017, %rd1368, 4;
add.s64 %rd388, %rd350, %rd1017;
and.b64 %rd1018, %rd1368, 1152921504606846975;
mov.u64 %rd1379, 0;
st.local.u64 [%rd2], %rd1379;
st.local.u64 [%rd2+16], %rd1379;
st.local.u64 [%rd2+32], %rd1379;
st.local.u64 [%rd2+48], %rd1379;
st.local.u64 [%rd2+64], %rd1379;
mov.u32 %r699, 0;
st.local.u32 [%rd2+8], %r699;
st.local.u32 [%rd2+24], %r699;
st.local.u32 [%rd2+40], %r699;
st.local.u32 [%rd2+56], %r699;
st.local.u32 [%rd2+72], %r699;
cvt.u32.u64	%r145, %rd1368;
add.s64 %rd1020, %rd1018, %rd355;
cvt.u32.u64	%r488, %rd1020;
mov.u32 %r489, 5;
min.s32 %r146, %r488, %r489;
max.s32 %r147, %r146, %r699;
setp.gt.u32	%p402, %r147, 4;
@%p402 bra BB50_354;
bra.uni BB50_344;

BB50_354:
ld.shared.u64 %rd1026, [%rd359];
ld.shared.u64 %rd1027, [%rd359+16];
ld.shared.u64 %rd1028, [%rd359+32];
ld.shared.u64 %rd1029, [%rd359+48];
ld.shared.u64 %rd1030, [%rd359+64];
st.local.u64 [%rd2], %rd1026;
st.local.u64 [%rd2+16], %rd1027;
st.local.u64 [%rd2+32], %rd1028;
st.local.u64 [%rd2+48], %rd1029;
st.local.u64 [%rd2+64], %rd1030;
ld.shared.u32 %r495, [%rd359+8];
ld.shared.u32 %r496, [%rd359+24];
ld.shared.u32 %r497, [%rd359+40];
ld.shared.u32 %r498, [%rd359+56];
ld.shared.u32 %r499, [%rd359+72];
st.local.u32 [%rd2+8], %r495;
st.local.u32 [%rd2+24], %r496;
st.local.u32 [%rd2+40], %r497;
st.local.u32 [%rd2+56], %r498;
st.local.u32 [%rd2+72], %r499;
bra.uni BB50_355;

BB50_344:
mov.u64 %rd389, %rd2;
setp.lt.s32	%p403, %r146, 1;
mov.u64 %rd1375, %rd389;
@%p403 bra BB50_346;

ld.shared.u64 %rd1021, [%rd359];
st.local.u64 [%rd2], %rd1021;
ld.shared.u32 %r490, [%rd359+8];
st.local.u32 [%rd2+8], %r490;
mov.u64 %rd1375, %rd360;

BB50_346:
mov.u64 %rd1369, %rd1375;
mov.u64 %rd1374, %rd1369;
setp.lt.s32	%p404, %r147, 2;
@%p404 bra BB50_348;

ld.shared.u64 %rd1022, [%rd359+16];
st.local.u64 [%rd1374], %rd1022;
ld.shared.u32 %r491, [%rd359+24];
st.local.u32 [%rd1374+8], %r491;
add.s64 %rd1374, %rd1374, 16;

BB50_348:
mov.u64 %rd1373, %rd1374;
setp.lt.s32	%p405, %r147, 3;
@%p405 bra BB50_350;

ld.shared.u64 %rd1023, [%rd359+32];
st.local.u64 [%rd1373], %rd1023;
ld.shared.u32 %r492, [%rd359+40];
st.local.u32 [%rd1373+8], %r492;
add.s64 %rd1373, %rd1373, 16;

BB50_350:
mov.u64 %rd1372, %rd1373;
setp.lt.s32	%p406, %r147, 4;
@%p406 bra BB50_352;

ld.shared.u64 %rd1024, [%rd359+48];
st.local.u64 [%rd1372], %rd1024;
ld.shared.u32 %r493, [%rd359+56];
st.local.u32 [%rd1372+8], %r493;
add.s64 %rd1372, %rd1372, 16;

BB50_352:
setp.lt.s32	%p407, %r147, 5;
@%p407 bra BB50_355;

ld.shared.u64 %rd1025, [%rd359+64];
st.local.u64 [%rd1372], %rd1025;
ld.shared.u32 %r494, [%rd359+72];
st.local.u32 [%rd1372+8], %r494;

BB50_355:
setp.eq.s32	%p408, %r147, 0;
@%p408 bra BB50_364;

ld.local.u64 %rd1379, [%rd2];
ld.local.u32 %r699, [%rd2+8];
mul.wide.u32 %rd1032, %r147, 16;
add.s64 %rd1033, %rd1032, 68719476720;
shr.u64 %rd1034, %rd1033, 4;
cvt.u32.u64	%r149, %rd1034;
setp.lt.s32	%p409, %r149, 1;
@%p409 bra BB50_358;

ld.local.u64 %rd1035, [%rd2+16];
ld.local.u32 %r501, [%rd2+24];
setp.eq.s32	%p410, %r501, 0;
setp.ge.s64	%p411, %rd1379, %rd1035;
and.pred %p412, %p410, %p411;
selp.b64	%rd1379, %rd1379, %rd1035, %p412;
or.b32 %r699, %r501, %r699;

BB50_358:
setp.lt.s32	%p413, %r149, 2;
@%p413 bra BB50_360;

ld.local.u64 %rd1036, [%rd2+32];
ld.local.u32 %r502, [%rd2+40];
setp.eq.s32	%p414, %r502, 0;
setp.ge.s64	%p415, %rd1379, %rd1036;
and.pred %p416, %p414, %p415;
selp.b64	%rd1379, %rd1379, %rd1036, %p416;
or.b32 %r699, %r502, %r699;

BB50_360:
setp.lt.s32	%p417, %r149, 3;
@%p417 bra BB50_362;

ld.local.u64 %rd1037, [%rd2+48];
ld.local.u32 %r503, [%rd2+56];
setp.eq.s32	%p418, %r503, 0;
setp.ge.s64	%p419, %rd1379, %rd1037;
and.pred %p420, %p418, %p419;
selp.b64	%rd1379, %rd1379, %rd1037, %p420;
or.b32 %r699, %r503, %r699;

BB50_362:
setp.lt.s32	%p421, %r149, 4;
@%p421 bra BB50_364;

ld.local.u64 %rd1038, [%rd2+64];
ld.local.u32 %r504, [%rd2+72];
setp.eq.s32	%p422, %r504, 0;
setp.ge.s64	%p423, %rd1379, %rd1038;
and.pred %p424, %p422, %p423;
selp.b64	%rd1379, %rd1379, %rd1038, %p424;
or.b32 %r699, %r504, %r699;

BB50_364:
bar.sync 0;
@%p408 bra BB50_366;

st.shared.u64 [%rd356], %rd1379;
st.shared.u32 [%rd356+8], %r699;

BB50_366:
bar.sync 0;
setp.gt.s32	%p426, %r145, 639;
mov.u32 %r695, 128;
@%p426 bra BB50_368;

add.s32 %r506, %r145, 4;
mul.hi.s32 %r507, %r506, 1717986919;
shr.u32 %r508, %r507, 31;
shr.s32 %r509, %r507, 1;
add.s32 %r695, %r509, %r508;

BB50_368:
setp.eq.s32	%p427, %r695, 128;
@%p427 bra BB50_406;
bra.uni BB50_369;

BB50_406:
@%p42 bra BB50_408;

ld.shared.u64 %rd1050, [%rd352];
ld.shared.u32 %r525, [%rd352+8];
setp.eq.s32	%p481, %r525, 0;
setp.ge.s64	%p482, %rd368, %rd1050;
and.pred %p483, %p481, %p482;
selp.b64	%rd1051, %rd368, %rd1050, %p483;
or.b32 %r526, %r525, %r143;
st.shared.u64 [%rd352], %rd1051;
st.shared.u32 [%rd352+8], %r526;

BB50_408:
setp.lt.s32	%p31, %r2, 1;
ld.shared.u64 %rd1377, [%rd356];
ld.shared.u32 %r697, [%rd356+8];
bar.sync 0;
@%p31 bra BB50_410;

ld.shared.u32 %r527, [%rd356+-8];
ld.shared.u64 %rd1052, [%rd356+-16];
setp.ge.s64	%p484, %rd1052, %rd1377;
setp.eq.s32	%p485, %r697, 0;
and.pred %p486, %p485, %p484;
selp.b64	%rd1377, %rd1052, %rd1377, %p486;
or.b32 %r697, %r527, %r697;

BB50_410:
bar.sync 0;
st.shared.u64 [%rd356], %rd1377;
st.shared.u32 [%rd356+8], %r697;
bar.sync 0;
setp.lt.s32	%p487, %r2, 2;
@%p487 bra BB50_412;

ld.shared.u32 %r528, [%rd356+-24];
ld.shared.u64 %rd1053, [%rd356+-32];
setp.ge.s64	%p488, %rd1053, %rd1377;
setp.eq.s32	%p489, %r697, 0;
and.pred %p490, %p489, %p488;
selp.b64	%rd1377, %rd1053, %rd1377, %p490;
or.b32 %r697, %r528, %r697;

BB50_412:
bar.sync 0;
st.shared.u64 [%rd356], %rd1377;
st.shared.u32 [%rd356+8], %r697;
bar.sync 0;
setp.lt.s32	%p491, %r2, 4;
@%p491 bra BB50_414;

ld.shared.u32 %r529, [%rd356+-56];
ld.shared.u64 %rd1054, [%rd356+-64];
setp.ge.s64	%p492, %rd1054, %rd1377;
setp.eq.s32	%p493, %r697, 0;
and.pred %p494, %p493, %p492;
selp.b64	%rd1377, %rd1054, %rd1377, %p494;
or.b32 %r697, %r529, %r697;

BB50_414:
bar.sync 0;
st.shared.u64 [%rd356], %rd1377;
st.shared.u32 [%rd356+8], %r697;
bar.sync 0;
setp.lt.s32	%p495, %r2, 8;
@%p495 bra BB50_416;

ld.shared.u32 %r530, [%rd356+-120];
ld.shared.u64 %rd1055, [%rd356+-128];
setp.ge.s64	%p496, %rd1055, %rd1377;
setp.eq.s32	%p497, %r697, 0;
and.pred %p498, %p497, %p496;
selp.b64	%rd1377, %rd1055, %rd1377, %p498;
or.b32 %r697, %r530, %r697;

BB50_416:
bar.sync 0;
st.shared.u64 [%rd356], %rd1377;
st.shared.u32 [%rd356+8], %r697;
bar.sync 0;
setp.lt.s32	%p499, %r2, 16;
@%p499 bra BB50_418;

ld.shared.u32 %r531, [%rd356+-248];
ld.shared.u64 %rd1056, [%rd356+-256];
setp.ge.s64	%p500, %rd1056, %rd1377;
setp.eq.s32	%p501, %r697, 0;
and.pred %p502, %p501, %p500;
selp.b64	%rd1377, %rd1056, %rd1377, %p502;
or.b32 %r697, %r531, %r697;

BB50_418:
bar.sync 0;
st.shared.u64 [%rd356], %rd1377;
st.shared.u32 [%rd356+8], %r697;
bar.sync 0;
setp.lt.s32	%p503, %r2, 32;
@%p503 bra BB50_420;

ld.shared.u32 %r532, [%rd356+-504];
ld.shared.u64 %rd1057, [%rd356+-512];
setp.ge.s64	%p504, %rd1057, %rd1377;
setp.eq.s32	%p505, %r697, 0;
and.pred %p506, %p505, %p504;
selp.b64	%rd1377, %rd1057, %rd1377, %p506;
or.b32 %r697, %r532, %r697;

BB50_420:
bar.sync 0;
st.shared.u64 [%rd356], %rd1377;
st.shared.u32 [%rd356+8], %r697;
bar.sync 0;
setp.lt.s32	%p507, %r2, 64;
@%p507 bra BB50_422;

ld.shared.u32 %r533, [%rd356+-1016];
ld.shared.u64 %rd1058, [%rd356+-1024];
setp.ge.s64	%p508, %rd1058, %rd1377;
setp.eq.s32	%p509, %r697, 0;
and.pred %p510, %p509, %p508;
selp.b64	%rd1377, %rd1058, %rd1377, %p510;
or.b32 %r697, %r533, %r697;

BB50_422:
bar.sync 0;
st.shared.u64 [%rd356], %rd1377;
st.shared.u32 [%rd356+8], %r697;
bar.sync 0;
ld.shared.u32 %r698, [%rd352+2040];
ld.shared.u64 %rd1378, [%rd352+2032];
ld.shared.v4.u8 {%rs107, %rs108, %rs109, %rs110}, [%rd352+2044];
mov.u16 %rs44, %rs110;
mov.u16 %rs43, %rs109;
mov.u16 %rs42, %rs108;
mov.u16 %rs41, %rs107;
mov.u64 %rd1443, %rd368;
mov.u32 %r732, %r143;
@%p21 bra BB50_424;

ld.shared.u64 %rd1443, [%rd356+-16];
ld.shared.u32 %r732, [%rd356+-8];

BB50_424:
bar.sync 0;
st.shared.u64 [%rd356], %rd1443;
st.shared.u32 [%rd356+8], %r732;
bar.sync 0;
bra.uni BB50_425;

BB50_369:
@%p42 bra BB50_371;

ld.shared.u64 %rd1039, [%rd352];
ld.shared.u32 %r510, [%rd352+8];
setp.eq.s32	%p429, %r510, 0;
setp.ge.s64	%p430, %rd368, %rd1039;
and.pred %p431, %p429, %p430;
selp.b64	%rd1040, %rd368, %rd1039, %p431;
or.b32 %r511, %r510, %r143;
st.shared.u64 [%rd352], %rd1040;
st.shared.u32 [%rd352+8], %r511;

BB50_371:
setp.ge.s32	%p432, %r2, %r695;
mov.u64 %rd1451, %rd368;
mov.u32 %r740, %r143;
@%p432 bra BB50_373;

ld.shared.u64 %rd407, [%rd356];
ld.shared.u32 %r160, [%rd356+8];
mov.u64 %rd1451, %rd407;
mov.u32 %r740, %r160;

BB50_373:
mov.u32 %r706, %r740;
mov.u32 %r739, %r706;
mov.u64 %rd1417, %rd1451;
mov.u64 %rd1450, %rd1417;
bar.sync 0;
setp.le.s32	%p433, %r2, %r695;
setp.gt.s32	%p434, %r2, 0;
and.pred %p435, %p433, %p434;
@!%p435 bra BB50_375;
bra.uni BB50_374;

BB50_374:
ld.shared.u32 %r512, [%rd356+-8];
ld.shared.u64 %rd1041, [%rd356+-16];
setp.ge.s64	%p436, %rd1041, %rd1450;
setp.eq.s32	%p437, %r739, 0;
and.pred %p438, %p437, %p436;
selp.b64	%rd1450, %rd1041, %rd1450, %p438;
or.b32 %r739, %r512, %r739;

BB50_375:
mov.u32 %r738, %r739;
mov.u64 %rd1449, %rd1450;
bar.sync 0;
@%p432 bra BB50_377;

st.shared.u64 [%rd356], %rd1449;
st.shared.u32 [%rd356+8], %r738;

BB50_377:
setp.gt.s32	%p24, %r2, 1;
bar.sync 0;
setp.lt.s32	%p440, %r142, %r695;
and.pred %p441, %p440, %p24;
@!%p441 bra BB50_379;
bra.uni BB50_378;

BB50_378:
ld.shared.u32 %r513, [%rd356+-24];
ld.shared.u64 %rd1042, [%rd356+-32];
setp.ge.s64	%p442, %rd1042, %rd1449;
setp.eq.s32	%p443, %r738, 0;
and.pred %p444, %p443, %p442;
selp.b64	%rd1449, %rd1042, %rd1449, %p444;
or.b32 %r738, %r513, %r738;

BB50_379:
mov.u32 %r737, %r738;
mov.u64 %rd1448, %rd1449;
bar.sync 0;
@%p432 bra BB50_381;

st.shared.u64 [%rd356], %rd1448;
st.shared.u32 [%rd356+8], %r737;

BB50_381:
setp.gt.s32	%p25, %r2, 3;
bar.sync 0;
add.s32 %r514, %r142, -2;
setp.lt.s32	%p446, %r514, %r695;
and.pred %p447, %p446, %p25;
@!%p447 bra BB50_383;
bra.uni BB50_382;

BB50_382:
ld.shared.u32 %r515, [%rd356+-56];
ld.shared.u64 %rd1043, [%rd356+-64];
setp.ge.s64	%p448, %rd1043, %rd1448;
setp.eq.s32	%p449, %r737, 0;
and.pred %p450, %p449, %p448;
selp.b64	%rd1448, %rd1043, %rd1448, %p450;
or.b32 %r737, %r515, %r737;

BB50_383:
mov.u32 %r736, %r737;
mov.u64 %rd1447, %rd1448;
bar.sync 0;
@%p432 bra BB50_385;

st.shared.u64 [%rd356], %rd1447;
st.shared.u32 [%rd356+8], %r736;

BB50_385:
setp.gt.s32	%p26, %r2, 7;
bar.sync 0;
add.s32 %r516, %r142, -6;
setp.lt.s32	%p452, %r516, %r695;
and.pred %p453, %p452, %p26;
@!%p453 bra BB50_387;
bra.uni BB50_386;

BB50_386:
ld.shared.u32 %r517, [%rd356+-120];
ld.shared.u64 %rd1044, [%rd356+-128];
setp.ge.s64	%p454, %rd1044, %rd1447;
setp.eq.s32	%p455, %r736, 0;
and.pred %p456, %p455, %p454;
selp.b64	%rd1447, %rd1044, %rd1447, %p456;
or.b32 %r736, %r517, %r736;

BB50_387:
mov.u32 %r735, %r736;
mov.u64 %rd1446, %rd1447;
bar.sync 0;
@%p432 bra BB50_389;

st.shared.u64 [%rd356], %rd1446;
st.shared.u32 [%rd356+8], %r735;

BB50_389:
setp.gt.s32	%p27, %r2, 15;
bar.sync 0;
add.s32 %r518, %r142, -14;
setp.lt.s32	%p458, %r518, %r695;
and.pred %p459, %p458, %p27;
@!%p459 bra BB50_391;
bra.uni BB50_390;

BB50_390:
ld.shared.u32 %r519, [%rd356+-248];
ld.shared.u64 %rd1045, [%rd356+-256];
setp.ge.s64	%p460, %rd1045, %rd1446;
setp.eq.s32	%p461, %r735, 0;
and.pred %p462, %p461, %p460;
selp.b64	%rd1446, %rd1045, %rd1446, %p462;
or.b32 %r735, %r519, %r735;

BB50_391:
mov.u32 %r734, %r735;
mov.u64 %rd1445, %rd1446;
bar.sync 0;
@%p432 bra BB50_393;

st.shared.u64 [%rd356], %rd1445;
st.shared.u32 [%rd356+8], %r734;

BB50_393:
setp.gt.s32	%p28, %r2, 31;
bar.sync 0;
add.s32 %r520, %r142, -30;
setp.lt.s32	%p464, %r520, %r695;
and.pred %p465, %p464, %p28;
@!%p465 bra BB50_395;
bra.uni BB50_394;

BB50_394:
ld.shared.u32 %r521, [%rd356+-504];
ld.shared.u64 %rd1046, [%rd356+-512];
setp.ge.s64	%p466, %rd1046, %rd1445;
setp.eq.s32	%p467, %r734, 0;
and.pred %p468, %p467, %p466;
selp.b64	%rd1445, %rd1046, %rd1445, %p468;
or.b32 %r734, %r521, %r734;

BB50_395:
mov.u32 %r733, %r734;
mov.u64 %rd1444, %rd1445;
bar.sync 0;
@%p432 bra BB50_397;

st.shared.u64 [%rd356], %rd1444;
st.shared.u32 [%rd356+8], %r733;

BB50_397:
setp.gt.s32	%p29, %r2, 63;
bar.sync 0;
add.s32 %r522, %r142, -62;
setp.lt.s32	%p470, %r522, %r695;
and.pred %p471, %p470, %p29;
@!%p471 bra BB50_399;
bra.uni BB50_398;

BB50_398:
ld.shared.u32 %r523, [%rd356+-1016];
ld.shared.u64 %rd1047, [%rd356+-1024];
setp.ge.s64	%p472, %rd1047, %rd1444;
setp.eq.s32	%p473, %r733, 0;
and.pred %p474, %p473, %p472;
selp.b64	%rd1444, %rd1047, %rd1444, %p474;
or.b32 %r733, %r523, %r733;

BB50_399:
bar.sync 0;
@%p432 bra BB50_401;

st.shared.u64 [%rd356], %rd1444;
st.shared.u32 [%rd356+8], %r733;

BB50_401:
setp.lt.s32	%p30, %r2, %r695;
bar.sync 0;
add.s32 %r524, %r695, -1;
mul.wide.s32 %rd1048, %r524, 16;
add.s64 %rd1049, %rd352, %rd1048;
ld.shared.u32 %r698, [%rd1049+8];
ld.shared.u64 %rd1378, [%rd1049];
ld.shared.v4.u8 {%rs103, %rs104, %rs105, %rs106}, [%rd1049+12];
mov.u16 %rs40, %rs106;
mov.u16 %rs39, %rs105;
mov.u16 %rs38, %rs104;
mov.u16 %rs37, %rs103;
not.pred %p476, %p30;
or.pred %p478, %p21, %p476;
selp.b64	%rd1376, %rd368, %rd1444, %p30;
selp.b32	%r696, %r143, %r733, %p30;
@%p478 bra BB50_403;

ld.shared.u64 %rd1376, [%rd356+-16];
ld.shared.u32 %r696, [%rd356+-8];

BB50_403:
bar.sync 0;
@%p432 bra BB50_405;

st.shared.u64 [%rd356], %rd1376;
st.shared.u32 [%rd356+8], %r696;

BB50_405:
bar.sync 0;

BB50_425:
@%p408 bra BB50_427;

ld.shared.u64 %rd1379, [%rd356];
ld.shared.u32 %r699, [%rd356+8];

BB50_427:
bar.sync 0;
mul.wide.s32 %rd1059, %r147, 16;
add.s64 %rd448, %rd2, %rd1059;
setp.ge.u64	%p513, %rd2, %rd448;
@%p513 bra BB50_429;

ld.local.u64 %rd1060, [%rd2];
ld.local.u32 %r534, [%rd2+8];
setp.eq.s32	%p514, %r534, 0;
setp.ge.s64	%p515, %rd1379, %rd1060;
and.pred %p516, %p514, %p515;
selp.b64	%rd1379, %rd1379, %rd1060, %p516;
or.b32 %r699, %r534, %r699;
st.shared.u64 [%rd359], %rd1379;
st.shared.u32 [%rd359+8], %r699;

BB50_429:
setp.ge.u64	%p517, %rd360, %rd448;
@%p517 bra BB50_431;

ld.local.u64 %rd1061, [%rd2+16];
ld.local.u32 %r535, [%rd2+24];
setp.eq.s32	%p518, %r535, 0;
setp.ge.s64	%p519, %rd1379, %rd1061;
and.pred %p520, %p518, %p519;
selp.b64	%rd1379, %rd1379, %rd1061, %p520;
or.b32 %r699, %r535, %r699;
st.shared.u64 [%rd359+16], %rd1379;
st.shared.u32 [%rd359+24], %r699;

BB50_431:
add.s64 %rd1062, %rd360, 16;
setp.ge.u64	%p521, %rd1062, %rd448;
@%p521 bra BB50_433;

ld.local.u64 %rd1063, [%rd2+32];
ld.local.u32 %r536, [%rd2+40];
setp.eq.s32	%p522, %r536, 0;
setp.ge.s64	%p523, %rd1379, %rd1063;
and.pred %p524, %p522, %p523;
selp.b64	%rd1379, %rd1379, %rd1063, %p524;
or.b32 %r699, %r536, %r699;
st.shared.u64 [%rd359+32], %rd1379;
st.shared.u32 [%rd359+40], %r699;

BB50_433:
add.s64 %rd1064, %rd360, 32;
setp.ge.u64	%p525, %rd1064, %rd448;
@%p525 bra BB50_435;

ld.local.u64 %rd1065, [%rd2+48];
ld.local.u32 %r537, [%rd2+56];
setp.eq.s32	%p526, %r537, 0;
setp.ge.s64	%p527, %rd1379, %rd1065;
and.pred %p528, %p526, %p527;
selp.b64	%rd1379, %rd1379, %rd1065, %p528;
or.b32 %r699, %r537, %r699;
st.shared.u64 [%rd359+48], %rd1379;
st.shared.u32 [%rd359+56], %r699;

BB50_435:
add.s64 %rd1066, %rd360, 48;
setp.ge.u64	%p529, %rd1066, %rd448;
@%p529 bra BB50_437;

ld.local.u64 %rd1067, [%rd2+64];
ld.local.u32 %r538, [%rd2+72];
setp.eq.s32	%p530, %r538, 0;
setp.ge.s64	%p531, %rd1379, %rd1067;
and.pred %p532, %p530, %p531;
selp.b64	%rd1068, %rd1379, %rd1067, %p532;
or.b32 %r539, %r538, %r699;
st.shared.u64 [%rd359+64], %rd1068;
st.shared.u32 [%rd359+72], %r539;

BB50_437:
bar.sync 0;
@%p393 bra BB50_452;
bra.uni BB50_438;

BB50_452:
shl.b64 %rd1083, %rd354, 2;
add.s64 %rd1084, %rd366, %rd1083;
ld.shared.u64 %rd1085, [%rd356];
shl.b64 %rd1086, %rd358, 3;
add.s64 %rd1087, %rd367, %rd1086;
ld.shared.u64 %rd1088, [%rd356+2048];
ld.shared.u64 %rd1089, [%rd356+4096];
ld.shared.u64 %rd1090, [%rd356+6144];
ld.shared.u64 %rd1091, [%rd356+8192];
st.global.u64 [%rd1087], %rd1085;
ld.shared.u32 %r550, [%rd356+8];
ld.shared.u32 %r551, [%rd356+2056];
ld.shared.u32 %r552, [%rd356+4104];
ld.shared.u32 %r553, [%rd356+6152];
ld.shared.u32 %r554, [%rd356+8200];
st.global.u32 [%rd1084], %r550;
st.global.u64 [%rd1087+-1024], %rd1088;
st.global.u32 [%rd1084+512], %r551;
st.global.u64 [%rd1087+-2048], %rd1089;
st.global.u32 [%rd1084+1024], %r552;
st.global.u64 [%rd1087+-3072], %rd1090;
st.global.u32 [%rd1084+1536], %r553;
st.global.u64 [%rd1087+-4096], %rd1091;
st.global.u32 [%rd1084+2048], %r554;
bra.uni BB50_453;

BB50_438:
add.s64 %rd457, %rd352, %rd1017;
mov.u64 %rd1381, %rd350;
mov.u64 %rd1380, %rd352;
setp.ge.u64	%p533, %rd352, %rd457;
mov.u64 %rd1461, %rd366;
mov.u64 %rd1468, %rd367;
@%p533 bra BB50_453;

BB50_439:
mov.u64 %rd463, %rd1468;
mov.u64 %rd462, %rd1461;
sub.s64 %rd464, %rd388, %rd1381;
setp.gt.s64	%p534, %rd464, 10224;
shl.b64 %rd1070, %rd354, 4;
add.s64 %rd465, %rd1380, %rd1070;
shl.b64 %rd1071, %rd361, 3;
add.s64 %rd466, %rd463, %rd1071;
shl.b64 %rd1072, %rd354, 2;
add.s64 %rd467, %rd462, %rd1072;
@%p534 bra BB50_450;
bra.uni BB50_440;

BB50_450:
ld.shared.u64 %rd1078, [%rd465];
ld.shared.u64 %rd1079, [%rd465+2048];
ld.shared.u64 %rd1080, [%rd465+4096];
ld.shared.u64 %rd1081, [%rd465+6144];
ld.shared.u64 %rd1082, [%rd465+8192];
st.global.u64 [%rd466+4096], %rd1078;
ld.shared.u32 %r545, [%rd465+8];
ld.shared.u32 %r546, [%rd465+2056];
ld.shared.u32 %r547, [%rd465+4104];
ld.shared.u32 %r548, [%rd465+6152];
ld.shared.u32 %r549, [%rd465+8200];
st.global.u32 [%rd467], %r545;
st.global.u64 [%rd466+3072], %rd1079;
st.global.u32 [%rd467+512], %r546;
st.global.u64 [%rd466+2048], %rd1080;
st.global.u32 [%rd467+1024], %r547;
st.global.u64 [%rd466+1024], %rd1081;
st.global.u32 [%rd467+1536], %r548;
st.global.u64 [%rd466], %rd1082;
st.global.u32 [%rd467+2048], %r549;
bra.uni BB50_451;

BB50_440:
shr.s64 %rd468, %rd464, 4;
setp.ge.s64	%p535, %rd354, %rd468;
@%p535 bra BB50_442;

ld.shared.u64 %rd1073, [%rd465];
st.global.u64 [%rd466+4096], %rd1073;
ld.shared.u32 %r540, [%rd465+8];
st.global.u32 [%rd467], %r540;

BB50_442:
setp.ge.s64	%p536, %rd362, %rd468;
@%p536 bra BB50_444;

ld.shared.u64 %rd1074, [%rd465+2048];
st.global.u64 [%rd466+3072], %rd1074;
ld.shared.u32 %r541, [%rd465+2056];
st.global.u32 [%rd467+512], %r541;

BB50_444:
setp.ge.s64	%p537, %rd363, %rd468;
@%p537 bra BB50_446;

ld.shared.u64 %rd1075, [%rd465+4096];
st.global.u64 [%rd466+2048], %rd1075;
ld.shared.u32 %r542, [%rd465+4104];
st.global.u32 [%rd467+1024], %r542;

BB50_446:
setp.ge.s64	%p538, %rd364, %rd468;
@%p538 bra BB50_448;

ld.shared.u64 %rd1076, [%rd465+6144];
st.global.u64 [%rd466+1024], %rd1076;
ld.shared.u32 %r543, [%rd465+6152];
st.global.u32 [%rd467+1536], %r543;

BB50_448:
setp.ge.s64	%p539, %rd365, %rd468;
@%p539 bra BB50_451;

ld.shared.u64 %rd1077, [%rd465+8192];
st.global.u64 [%rd466], %rd1077;
ld.shared.u32 %r544, [%rd465+8200];
st.global.u32 [%rd467+2048], %r544;

BB50_451:
add.s64 %rd1380, %rd1380, 10240;
add.s64 %rd1381, %rd1381, 10240;
add.s64 %rd471, %rd463, -5120;
add.s64 %rd472, %rd462, 2560;
setp.lt.u64	%p540, %rd1380, %rd457;
mov.u64 %rd1461, %rd472;
mov.u64 %rd1468, %rd471;
@%p540 bra BB50_439;

BB50_453:
mov.u64 %rd1452, %rd1378;
mov.u32 %r741, %r698;
bar.sync 0;
add.s64 %rd1396, %rd370, -5120;
add.s64 %rd1389, %rd369, 2560;
add.s64 %rd1469, %rd367, -5120;
add.s64 %rd1462, %rd366, 2560;
add.s64 %rd1403, %rd371, -5120;
sub.s64 %rd1092, %rd1403, %rd12;
setp.gt.s64	%p541, %rd1092, 0;
@%p541 bra BB50_327;
bra.uni BB50_583;

BB50_454:
setp.lt.s64	%p542, %rd351, 1;
@%p542 bra BB50_583;

cvt.s64.s32	%rd480, %r2;
mul.wide.s32 %rd481, %r2, -5;
mul.lo.s32 %r555, %r2, 5;
mul.wide.s32 %rd1093, %r2, 16;
add.s64 %rd482, %rd350, %rd1093;
not.b64 %rd484, %rd480;
mul.wide.s32 %rd1095, %r555, 16;
add.s64 %rd485, %rd350, %rd1095;
add.s64 %rd486, %rd2, 16;
add.s32 %r556, %r2, 512;
cvt.s64.s32	%rd491, %r556;
not.b64 %rd487, %rd491;
add.s32 %r557, %r2, 128;
cvt.s64.s32	%rd488, %r557;
add.s32 %r558, %r2, 256;
cvt.s64.s32	%rd489, %r558;
add.s32 %r559, %r2, 384;
cvt.s64.s32	%rd490, %r559;
add.s32 %r210, %r2, -2;
mov.u64 %rd1387, %rd1389;
mov.u64 %rd1394, %rd1396;
mov.u64 %rd1401, %rd1403;
mov.u64 %rd1442, %rd1452;
mov.u32 %r731, %r741;
mov.u64 %rd1460, %rd1462;
mov.u64 %rd1467, %rd1469;

BB50_456:
mov.u64 %rd1465, %rd1467;
mov.u64 %rd493, %rd1465;
mov.u64 %rd1458, %rd1460;
mov.u64 %rd492, %rd1458;
mov.u32 %r211, %r731;
mov.u64 %rd494, %rd1442;
mov.u64 %rd1399, %rd1401;
mov.u64 %rd497, %rd1399;
mov.u64 %rd1392, %rd1394;
mov.u64 %rd496, %rd1392;
mov.u64 %rd1385, %rd1387;
mov.u64 %rd495, %rd1385;
sub.s64 %rd1096, %rd12, %rd497;
shr.u64 %rd1097, %rd1096, 3;
neg.s64 %rd1098, %rd1097;
cvt.u32.u64	%r560, %rd1098;
mov.u32 %r561, 640;
min.s32 %r212, %r560, %r561;
setp.eq.s32	%p543, %r212, 640;
@%p543 bra BB50_471;
bra.uni BB50_457;

BB50_471:
shl.b64 %rd1117, %rd480, 2;
add.s64 %rd1118, %rd495, %rd1117;
shl.b64 %rd1119, %rd484, 3;
add.s64 %rd1120, %rd496, %rd1119;
ld.global.u64 %rd1121, [%rd1120];
st.u64 [%rd482], %rd1121;
ld.global.u32 %r572, [%rd1118];
st.u32 [%rd482+8], %r572;
ld.global.u64 %rd1122, [%rd1120+-1024];
st.u64 [%rd482+2048], %rd1122;
ld.global.u32 %r573, [%rd1118+512];
st.u32 [%rd482+2056], %r573;
ld.global.u64 %rd1123, [%rd1120+-2048];
st.u64 [%rd482+4096], %rd1123;
ld.global.u32 %r574, [%rd1118+1024];
st.u32 [%rd482+4104], %r574;
ld.global.u64 %rd1124, [%rd1120+-3072];
st.u64 [%rd482+6144], %rd1124;
ld.global.u32 %r575, [%rd1118+1536];
st.u32 [%rd482+6152], %r575;
ld.global.u64 %rd1125, [%rd1120+-4096];
st.u64 [%rd482+8192], %rd1125;
ld.global.u32 %r576, [%rd1118+2048];
st.u32 [%rd482+8200], %r576;
mov.u64 %rd1404, 640;
bra.uni BB50_472;

BB50_457:
mov.u64 %rd1382, %rd350;
cvt.s64.s32	%rd1404, %r212;
mul.wide.s32 %rd1099, %r212, 8;
sub.s64 %rd500, %rd497, %rd1099;
setp.lt.s32	%p544, %r212, 1;
mov.u64 %rd1386, %rd495;
mov.u64 %rd1393, %rd496;
mov.u64 %rd1400, %rd497;
@%p544 bra BB50_472;

BB50_458:
mov.u64 %rd504, %rd1400;
mov.u64 %rd503, %rd1393;
mov.u64 %rd502, %rd1386;
sub.s64 %rd1100, %rd500, %rd504;
shr.s64 %rd1101, %rd1100, 3;
neg.s64 %rd505, %rd1101;
setp.gt.s64	%p545, %rd505, 639;
shl.b64 %rd1102, %rd487, 3;
add.s64 %rd506, %rd503, %rd1102;
shl.b64 %rd1103, %rd480, 4;
add.s64 %rd507, %rd1382, %rd1103;
shl.b64 %rd1104, %rd480, 2;
add.s64 %rd508, %rd502, %rd1104;
@%p545 bra BB50_469;
bra.uni BB50_459;

BB50_469:
ld.global.u64 %rd1110, [%rd506+4096];
st.u64 [%rd507], %rd1110;
ld.global.u32 %r567, [%rd508];
st.u32 [%rd507+8], %r567;
ld.global.u64 %rd1111, [%rd506+3072];
st.u64 [%rd507+2048], %rd1111;
ld.global.u32 %r568, [%rd508+512];
st.u32 [%rd507+2056], %r568;
ld.global.u64 %rd1112, [%rd506+2048];
st.u64 [%rd507+4096], %rd1112;
ld.global.u32 %r569, [%rd508+1024];
st.u32 [%rd507+4104], %r569;
ld.global.u64 %rd1113, [%rd506+1024];
st.u64 [%rd507+6144], %rd1113;
ld.global.u32 %r570, [%rd508+1536];
st.u32 [%rd507+6152], %r570;
ld.global.u64 %rd1114, [%rd506];
st.u64 [%rd507+8192], %rd1114;
ld.global.u32 %r571, [%rd508+2048];
st.u32 [%rd507+8200], %r571;
bra.uni BB50_470;

BB50_459:
setp.ge.s64	%p546, %rd480, %rd505;
@%p546 bra BB50_461;

ld.global.u64 %rd1105, [%rd506+4096];
st.u64 [%rd507], %rd1105;
ld.global.u32 %r562, [%rd508];
st.u32 [%rd507+8], %r562;

BB50_461:
setp.ge.s64	%p547, %rd488, %rd505;
@%p547 bra BB50_463;

ld.global.u64 %rd1106, [%rd506+3072];
st.u64 [%rd507+2048], %rd1106;
ld.global.u32 %r563, [%rd508+512];
st.u32 [%rd507+2056], %r563;

BB50_463:
setp.ge.s64	%p548, %rd489, %rd505;
@%p548 bra BB50_465;

ld.global.u64 %rd1107, [%rd506+2048];
st.u64 [%rd507+4096], %rd1107;
ld.global.u32 %r564, [%rd508+1024];
st.u32 [%rd507+4104], %r564;

BB50_465:
setp.ge.s64	%p549, %rd490, %rd505;
@%p549 bra BB50_467;

ld.global.u64 %rd1108, [%rd506+1024];
st.u64 [%rd507+6144], %rd1108;
ld.global.u32 %r565, [%rd508+1536];
st.u32 [%rd507+6152], %r565;

BB50_467:
setp.ge.s64	%p550, %rd491, %rd505;
@%p550 bra BB50_470;

ld.global.u64 %rd1109, [%rd506];
st.u64 [%rd507+8192], %rd1109;
ld.global.u32 %r566, [%rd508+2048];
st.u32 [%rd507+8200], %r566;

BB50_470:
add.s64 %rd509, %rd503, -5120;
add.s64 %rd510, %rd502, 2560;
add.s64 %rd1382, %rd1382, 10240;
add.s64 %rd512, %rd504, -5120;
sub.s64 %rd1115, %rd512, %rd500;
setp.gt.s64	%p551, %rd1115, 0;
mov.u64 %rd1386, %rd510;
mov.u64 %rd1393, %rd509;
mov.u64 %rd1400, %rd512;
@%p551 bra BB50_458;

BB50_472:
bar.sync 0;
shl.b64 %rd1126, %rd1404, 4;
add.s64 %rd514, %rd350, %rd1126;
and.b64 %rd1127, %rd1404, 1152921504606846975;
mov.u64 %rd1454, 0;
st.local.u64 [%rd2], %rd1454;
st.local.u64 [%rd2+16], %rd1454;
st.local.u64 [%rd2+32], %rd1454;
st.local.u64 [%rd2+48], %rd1454;
st.local.u64 [%rd2+64], %rd1454;
mov.u32 %r743, 0;
st.local.u32 [%rd2+8], %r743;
st.local.u32 [%rd2+24], %r743;
st.local.u32 [%rd2+40], %r743;
st.local.u32 [%rd2+56], %r743;
st.local.u32 [%rd2+72], %r743;
cvt.u32.u64	%r213, %rd1404;
add.s64 %rd1129, %rd1127, %rd481;
cvt.u32.u64	%r578, %rd1129;
mov.u32 %r579, 5;
min.s32 %r214, %r578, %r579;
max.s32 %r215, %r214, %r743;
setp.gt.u32	%p552, %r215, 4;
@%p552 bra BB50_483;
bra.uni BB50_473;

BB50_483:
ld.u64 %rd1135, [%rd485];
st.local.u64 [%rd2], %rd1135;
ld.u32 %r585, [%rd485+8];
st.local.u32 [%rd2+8], %r585;
ld.u64 %rd1136, [%rd485+16];
st.local.u64 [%rd2+16], %rd1136;
ld.u32 %r586, [%rd485+24];
st.local.u32 [%rd2+24], %r586;
ld.u64 %rd1137, [%rd485+32];
st.local.u64 [%rd2+32], %rd1137;
ld.u32 %r587, [%rd485+40];
st.local.u32 [%rd2+40], %r587;
ld.u64 %rd1138, [%rd485+48];
st.local.u64 [%rd2+48], %rd1138;
ld.u32 %r588, [%rd485+56];
st.local.u32 [%rd2+56], %r588;
ld.u64 %rd1139, [%rd485+64];
st.local.u64 [%rd2+64], %rd1139;
ld.u32 %r589, [%rd485+72];
st.local.u32 [%rd2+72], %r589;
bra.uni BB50_484;

BB50_473:
mov.u64 %rd515, %rd2;
setp.lt.s32	%p553, %r214, 1;
mov.u64 %rd1411, %rd515;
@%p553 bra BB50_475;

ld.u64 %rd1130, [%rd485];
st.local.u64 [%rd2], %rd1130;
ld.u32 %r580, [%rd485+8];
st.local.u32 [%rd2+8], %r580;
mov.u64 %rd1411, %rd486;

BB50_475:
mov.u64 %rd1405, %rd1411;
mov.u64 %rd1410, %rd1405;
setp.lt.s32	%p554, %r215, 2;
@%p554 bra BB50_477;

ld.u64 %rd1131, [%rd485+16];
st.local.u64 [%rd1410], %rd1131;
ld.u32 %r581, [%rd485+24];
st.local.u32 [%rd1410+8], %r581;
add.s64 %rd1410, %rd1410, 16;

BB50_477:
mov.u64 %rd1409, %rd1410;
setp.lt.s32	%p555, %r215, 3;
@%p555 bra BB50_479;

ld.u64 %rd1132, [%rd485+32];
st.local.u64 [%rd1409], %rd1132;
ld.u32 %r582, [%rd485+40];
st.local.u32 [%rd1409+8], %r582;
add.s64 %rd1409, %rd1409, 16;

BB50_479:
mov.u64 %rd1408, %rd1409;
setp.lt.s32	%p556, %r215, 4;
@%p556 bra BB50_481;

ld.u64 %rd1133, [%rd485+48];
st.local.u64 [%rd1408], %rd1133;
ld.u32 %r583, [%rd485+56];
st.local.u32 [%rd1408+8], %r583;
add.s64 %rd1408, %rd1408, 16;

BB50_481:
setp.lt.s32	%p557, %r215, 5;
@%p557 bra BB50_484;

ld.u64 %rd1134, [%rd485+64];
st.local.u64 [%rd1408], %rd1134;
ld.u32 %r584, [%rd485+72];
st.local.u32 [%rd1408+8], %r584;

BB50_484:
setp.eq.s32	%p558, %r215, 0;
@%p558 bra BB50_493;

ld.local.u64 %rd1454, [%rd2];
ld.local.u32 %r743, [%rd2+8];
mul.wide.u32 %rd1141, %r215, 16;
add.s64 %rd1142, %rd1141, 68719476720;
shr.u64 %rd1143, %rd1142, 4;
cvt.u32.u64	%r217, %rd1143;
setp.lt.s32	%p559, %r217, 1;
@%p559 bra BB50_487;

ld.local.u64 %rd1144, [%rd2+16];
ld.local.u32 %r591, [%rd2+24];
setp.eq.s32	%p560, %r591, 0;
setp.ge.s64	%p561, %rd1454, %rd1144;
and.pred %p562, %p560, %p561;
selp.b64	%rd1454, %rd1454, %rd1144, %p562;
or.b32 %r743, %r591, %r743;

BB50_487:
setp.lt.s32	%p563, %r217, 2;
@%p563 bra BB50_489;

ld.local.u64 %rd1145, [%rd2+32];
ld.local.u32 %r592, [%rd2+40];
setp.eq.s32	%p564, %r592, 0;
setp.ge.s64	%p565, %rd1454, %rd1145;
and.pred %p566, %p564, %p565;
selp.b64	%rd1454, %rd1454, %rd1145, %p566;
or.b32 %r743, %r592, %r743;

BB50_489:
setp.lt.s32	%p567, %r217, 3;
@%p567 bra BB50_491;

ld.local.u64 %rd1146, [%rd2+48];
ld.local.u32 %r593, [%rd2+56];
setp.eq.s32	%p568, %r593, 0;
setp.ge.s64	%p569, %rd1454, %rd1146;
and.pred %p570, %p568, %p569;
selp.b64	%rd1454, %rd1454, %rd1146, %p570;
or.b32 %r743, %r593, %r743;

BB50_491:
setp.lt.s32	%p571, %r217, 4;
@%p571 bra BB50_493;

ld.local.u64 %rd1147, [%rd2+64];
ld.local.u32 %r594, [%rd2+72];
setp.eq.s32	%p572, %r594, 0;
setp.ge.s64	%p573, %rd1454, %rd1147;
and.pred %p574, %p572, %p573;
selp.b64	%rd1454, %rd1454, %rd1147, %p574;
or.b32 %r743, %r594, %r743;

BB50_493:
bar.sync 0;
@%p558 bra BB50_495;

st.u64 [%rd482], %rd1454;
st.u32 [%rd482+8], %r743;

BB50_495:
bar.sync 0;
setp.gt.s32	%p576, %r213, 639;
mov.u32 %r700, 128;
@%p576 bra BB50_497;

add.s32 %r596, %r213, 4;
mul.hi.s32 %r597, %r596, 1717986919;
shr.u32 %r598, %r597, 31;
shr.s32 %r599, %r597, 1;
add.s32 %r700, %r599, %r598;

BB50_497:
setp.eq.s32	%p577, %r700, 128;
@%p577 bra BB50_535;
bra.uni BB50_498;

BB50_535:
@%p42 bra BB50_537;

ld.u64 %rd1159, [%rd350];
ld.u32 %r615, [%rd350+8];
setp.eq.s32	%p631, %r615, 0;
setp.ge.s64	%p632, %rd494, %rd1159;
and.pred %p633, %p631, %p632;
selp.b64	%rd1160, %rd494, %rd1159, %p633;
or.b32 %r616, %r615, %r211;
st.u64 [%rd350], %rd1160;
st.u32 [%rd350+8], %r616;

BB50_537:
setp.lt.s32	%p40, %r2, 1;
ld.u64 %rd1413, [%rd482];
ld.u32 %r702, [%rd482+8];
bar.sync 0;
@%p40 bra BB50_539;

ld.u32 %r617, [%rd482+-8];
ld.u64 %rd1161, [%rd482+-16];
setp.ge.s64	%p634, %rd1161, %rd1413;
setp.eq.s32	%p635, %r702, 0;
and.pred %p636, %p635, %p634;
selp.b64	%rd1413, %rd1161, %rd1413, %p636;
or.b32 %r702, %r617, %r702;

BB50_539:
bar.sync 0;
st.u64 [%rd482], %rd1413;
st.u32 [%rd482+8], %r702;
bar.sync 0;
setp.lt.s32	%p637, %r2, 2;
@%p637 bra BB50_541;

ld.u32 %r618, [%rd482+-24];
ld.u64 %rd1162, [%rd482+-32];
setp.ge.s64	%p638, %rd1162, %rd1413;
setp.eq.s32	%p639, %r702, 0;
and.pred %p640, %p639, %p638;
selp.b64	%rd1413, %rd1162, %rd1413, %p640;
or.b32 %r702, %r618, %r702;

BB50_541:
bar.sync 0;
st.u64 [%rd482], %rd1413;
st.u32 [%rd482+8], %r702;
bar.sync 0;
setp.lt.s32	%p641, %r2, 4;
@%p641 bra BB50_543;

ld.u32 %r619, [%rd482+-56];
ld.u64 %rd1163, [%rd482+-64];
setp.ge.s64	%p642, %rd1163, %rd1413;
setp.eq.s32	%p643, %r702, 0;
and.pred %p644, %p643, %p642;
selp.b64	%rd1413, %rd1163, %rd1413, %p644;
or.b32 %r702, %r619, %r702;

BB50_543:
bar.sync 0;
st.u64 [%rd482], %rd1413;
st.u32 [%rd482+8], %r702;
bar.sync 0;
setp.lt.s32	%p645, %r2, 8;
@%p645 bra BB50_545;

ld.u32 %r620, [%rd482+-120];
ld.u64 %rd1164, [%rd482+-128];
setp.ge.s64	%p646, %rd1164, %rd1413;
setp.eq.s32	%p647, %r702, 0;
and.pred %p648, %p647, %p646;
selp.b64	%rd1413, %rd1164, %rd1413, %p648;
or.b32 %r702, %r620, %r702;

BB50_545:
bar.sync 0;
st.u64 [%rd482], %rd1413;
st.u32 [%rd482+8], %r702;
bar.sync 0;
setp.lt.s32	%p649, %r2, 16;
@%p649 bra BB50_547;

ld.u32 %r621, [%rd482+-248];
ld.u64 %rd1165, [%rd482+-256];
setp.ge.s64	%p650, %rd1165, %rd1413;
setp.eq.s32	%p651, %r702, 0;
and.pred %p652, %p651, %p650;
selp.b64	%rd1413, %rd1165, %rd1413, %p652;
or.b32 %r702, %r621, %r702;

BB50_547:
bar.sync 0;
st.u64 [%rd482], %rd1413;
st.u32 [%rd482+8], %r702;
bar.sync 0;
setp.lt.s32	%p653, %r2, 32;
@%p653 bra BB50_549;

ld.u32 %r622, [%rd482+-504];
ld.u64 %rd1166, [%rd482+-512];
setp.ge.s64	%p654, %rd1166, %rd1413;
setp.eq.s32	%p655, %r702, 0;
and.pred %p656, %p655, %p654;
selp.b64	%rd1413, %rd1166, %rd1413, %p656;
or.b32 %r702, %r622, %r702;

BB50_549:
bar.sync 0;
st.u64 [%rd482], %rd1413;
st.u32 [%rd482+8], %r702;
bar.sync 0;
setp.lt.s32	%p657, %r2, 64;
@%p657 bra BB50_551;

ld.u32 %r623, [%rd482+-1016];
ld.u64 %rd1167, [%rd482+-1024];
setp.ge.s64	%p658, %rd1167, %rd1413;
setp.eq.s32	%p659, %r702, 0;
and.pred %p660, %p659, %p658;
selp.b64	%rd1413, %rd1167, %rd1413, %p660;
or.b32 %r702, %r623, %r702;

BB50_551:
bar.sync 0;
st.u64 [%rd482], %rd1413;
st.u32 [%rd482+8], %r702;
bar.sync 0;
ld.u32 %r742, [%rd350+2040];
ld.u64 %rd1453, [%rd350+2032];
ld.v4.u8 {%rs115, %rs116, %rs117, %rs118}, [%rd350+2044];
mov.u16 %rs56, %rs118;
mov.u16 %rs55, %rs117;
mov.u16 %rs54, %rs116;
mov.u16 %rs53, %rs115;
mov.u64 %rd1433, %rd494;
mov.u32 %r722, %r211;
@%p21 bra BB50_553;

ld.u64 %rd1433, [%rd482+-16];
ld.u32 %r722, [%rd482+-8];

BB50_553:
bar.sync 0;
st.u64 [%rd482], %rd1433;
st.u32 [%rd482+8], %r722;
bar.sync 0;
bra.uni BB50_554;

BB50_498:
@%p42 bra BB50_500;

ld.u64 %rd1148, [%rd350];
ld.u32 %r600, [%rd350+8];
setp.eq.s32	%p579, %r600, 0;
setp.ge.s64	%p580, %rd494, %rd1148;
and.pred %p581, %p579, %p580;
selp.b64	%rd1149, %rd494, %rd1148, %p581;
or.b32 %r601, %r600, %r211;
st.u64 [%rd350], %rd1149;
st.u32 [%rd350+8], %r601;

BB50_500:
setp.ge.s32	%p582, %r2, %r700;
mov.u64 %rd1441, %rd494;
mov.u32 %r730, %r211;
@%p582 bra BB50_502;

ld.u64 %rd533, [%rd482];
ld.u32 %r228, [%rd482+8];
mov.u64 %rd1441, %rd533;
mov.u32 %r730, %r228;

BB50_502:
mov.u32 %r715, %r730;
mov.u32 %r729, %r715;
mov.u64 %rd1426, %rd1441;
mov.u64 %rd1440, %rd1426;
bar.sync 0;
setp.le.s32	%p583, %r2, %r700;
setp.gt.s32	%p584, %r2, 0;
and.pred %p585, %p583, %p584;
@!%p585 bra BB50_504;
bra.uni BB50_503;

BB50_503:
ld.u32 %r602, [%rd482+-8];
ld.u64 %rd1150, [%rd482+-16];
setp.ge.s64	%p586, %rd1150, %rd1440;
setp.eq.s32	%p587, %r729, 0;
and.pred %p588, %p587, %p586;
selp.b64	%rd1440, %rd1150, %rd1440, %p588;
or.b32 %r729, %r602, %r729;

BB50_504:
mov.u32 %r728, %r729;
mov.u64 %rd1439, %rd1440;
bar.sync 0;
@%p582 bra BB50_506;

st.u64 [%rd482], %rd1439;
st.u32 [%rd482+8], %r728;

BB50_506:
setp.gt.s32	%p33, %r2, 1;
bar.sync 0;
setp.lt.s32	%p590, %r210, %r700;
and.pred %p591, %p590, %p33;
@!%p591 bra BB50_508;
bra.uni BB50_507;

BB50_507:
ld.u32 %r603, [%rd482+-24];
ld.u64 %rd1151, [%rd482+-32];
setp.ge.s64	%p592, %rd1151, %rd1439;
setp.eq.s32	%p593, %r728, 0;
and.pred %p594, %p593, %p592;
selp.b64	%rd1439, %rd1151, %rd1439, %p594;
or.b32 %r728, %r603, %r728;

BB50_508:
mov.u32 %r727, %r728;
mov.u64 %rd1438, %rd1439;
bar.sync 0;
@%p582 bra BB50_510;

st.u64 [%rd482], %rd1438;
st.u32 [%rd482+8], %r727;

BB50_510:
setp.gt.s32	%p34, %r2, 3;
bar.sync 0;
add.s32 %r604, %r210, -2;
setp.lt.s32	%p596, %r604, %r700;
and.pred %p597, %p596, %p34;
@!%p597 bra BB50_512;
bra.uni BB50_511;

BB50_511:
ld.u32 %r605, [%rd482+-56];
ld.u64 %rd1152, [%rd482+-64];
setp.ge.s64	%p598, %rd1152, %rd1438;
setp.eq.s32	%p599, %r727, 0;
and.pred %p600, %p599, %p598;
selp.b64	%rd1438, %rd1152, %rd1438, %p600;
or.b32 %r727, %r605, %r727;

BB50_512:
mov.u32 %r726, %r727;
mov.u64 %rd1437, %rd1438;
bar.sync 0;
@%p582 bra BB50_514;

st.u64 [%rd482], %rd1437;
st.u32 [%rd482+8], %r726;

BB50_514:
setp.gt.s32	%p35, %r2, 7;
bar.sync 0;
add.s32 %r606, %r210, -6;
setp.lt.s32	%p602, %r606, %r700;
and.pred %p603, %p602, %p35;
@!%p603 bra BB50_516;
bra.uni BB50_515;

BB50_515:
ld.u32 %r607, [%rd482+-120];
ld.u64 %rd1153, [%rd482+-128];
setp.ge.s64	%p604, %rd1153, %rd1437;
setp.eq.s32	%p605, %r726, 0;
and.pred %p606, %p605, %p604;
selp.b64	%rd1437, %rd1153, %rd1437, %p606;
or.b32 %r726, %r607, %r726;

BB50_516:
mov.u32 %r725, %r726;
mov.u64 %rd1436, %rd1437;
bar.sync 0;
@%p582 bra BB50_518;

st.u64 [%rd482], %rd1436;
st.u32 [%rd482+8], %r725;

BB50_518:
setp.gt.s32	%p36, %r2, 15;
bar.sync 0;
add.s32 %r608, %r210, -14;
setp.lt.s32	%p608, %r608, %r700;
and.pred %p609, %p608, %p36;
@!%p609 bra BB50_520;
bra.uni BB50_519;

BB50_519:
ld.u32 %r609, [%rd482+-248];
ld.u64 %rd1154, [%rd482+-256];
setp.ge.s64	%p610, %rd1154, %rd1436;
setp.eq.s32	%p611, %r725, 0;
and.pred %p612, %p611, %p610;
selp.b64	%rd1436, %rd1154, %rd1436, %p612;
or.b32 %r725, %r609, %r725;

BB50_520:
mov.u32 %r724, %r725;
mov.u64 %rd1435, %rd1436;
bar.sync 0;
@%p582 bra BB50_522;

st.u64 [%rd482], %rd1435;
st.u32 [%rd482+8], %r724;

BB50_522:
setp.gt.s32	%p37, %r2, 31;
bar.sync 0;
add.s32 %r610, %r210, -30;
setp.lt.s32	%p614, %r610, %r700;
and.pred %p615, %p614, %p37;
@!%p615 bra BB50_524;
bra.uni BB50_523;

BB50_523:
ld.u32 %r611, [%rd482+-504];
ld.u64 %rd1155, [%rd482+-512];
setp.ge.s64	%p616, %rd1155, %rd1435;
setp.eq.s32	%p617, %r724, 0;
and.pred %p618, %p617, %p616;
selp.b64	%rd1435, %rd1155, %rd1435, %p618;
or.b32 %r724, %r611, %r724;

BB50_524:
mov.u32 %r723, %r724;
mov.u64 %rd1434, %rd1435;
bar.sync 0;
@%p582 bra BB50_526;

st.u64 [%rd482], %rd1434;
st.u32 [%rd482+8], %r723;

BB50_526:
setp.gt.s32	%p38, %r2, 63;
bar.sync 0;
add.s32 %r612, %r210, -62;
setp.lt.s32	%p620, %r612, %r700;
and.pred %p621, %p620, %p38;
@!%p621 bra BB50_528;
bra.uni BB50_527;

BB50_527:
ld.u32 %r613, [%rd482+-1016];
ld.u64 %rd1156, [%rd482+-1024];
setp.ge.s64	%p622, %rd1156, %rd1434;
setp.eq.s32	%p623, %r723, 0;
and.pred %p624, %p623, %p622;
selp.b64	%rd1434, %rd1156, %rd1434, %p624;
or.b32 %r723, %r613, %r723;

BB50_528:
bar.sync 0;
@%p582 bra BB50_530;

st.u64 [%rd482], %rd1434;
st.u32 [%rd482+8], %r723;

BB50_530:
setp.lt.s32	%p39, %r2, %r700;
bar.sync 0;
add.s32 %r614, %r700, -1;
mul.wide.s32 %rd1157, %r614, 16;
add.s64 %rd1158, %rd350, %rd1157;
ld.u32 %r742, [%rd1158+8];
ld.u64 %rd1453, [%rd1158];
ld.v4.u8 {%rs111, %rs112, %rs113, %rs114}, [%rd1158+12];
mov.u16 %rs52, %rs114;
mov.u16 %rs51, %rs113;
mov.u16 %rs50, %rs112;
mov.u16 %rs49, %rs111;
not.pred %p626, %p39;
or.pred %p628, %p21, %p626;
selp.b64	%rd1412, %rd494, %rd1434, %p39;
selp.b32	%r701, %r211, %r723, %p39;
@%p628 bra BB50_532;

ld.u64 %rd1412, [%rd482+-16];
ld.u32 %r701, [%rd482+-8];

BB50_532:
bar.sync 0;
@%p582 bra BB50_534;

st.u64 [%rd482], %rd1412;
st.u32 [%rd482+8], %r701;

BB50_534:
bar.sync 0;

BB50_554:
@%p558 bra BB50_556;

ld.u64 %rd1454, [%rd482];
ld.u32 %r743, [%rd482+8];

BB50_556:
bar.sync 0;
mul.wide.s32 %rd1168, %r215, 16;
add.s64 %rd574, %rd2, %rd1168;
setp.ge.u64	%p663, %rd2, %rd574;
@%p663 bra BB50_558;

ld.local.u64 %rd1169, [%rd2];
ld.local.u32 %r624, [%rd2+8];
setp.eq.s32	%p664, %r624, 0;
setp.ge.s64	%p665, %rd1454, %rd1169;
and.pred %p666, %p664, %p665;
selp.b64	%rd1454, %rd1454, %rd1169, %p666;
or.b32 %r743, %r624, %r743;
st.u64 [%rd485], %rd1454;
st.u32 [%rd485+8], %r743;

BB50_558:
setp.ge.u64	%p667, %rd486, %rd574;
@%p667 bra BB50_560;

ld.local.u64 %rd1170, [%rd2+16];
ld.local.u32 %r625, [%rd2+24];
setp.eq.s32	%p668, %r625, 0;
setp.ge.s64	%p669, %rd1454, %rd1170;
and.pred %p670, %p668, %p669;
selp.b64	%rd1454, %rd1454, %rd1170, %p670;
or.b32 %r743, %r625, %r743;
st.u64 [%rd485+16], %rd1454;
st.u32 [%rd485+24], %r743;

BB50_560:
add.s64 %rd1171, %rd486, 16;
setp.ge.u64	%p671, %rd1171, %rd574;
@%p671 bra BB50_562;

ld.local.u64 %rd1172, [%rd2+32];
ld.local.u32 %r626, [%rd2+40];
setp.eq.s32	%p672, %r626, 0;
setp.ge.s64	%p673, %rd1454, %rd1172;
and.pred %p674, %p672, %p673;
selp.b64	%rd1454, %rd1454, %rd1172, %p674;
or.b32 %r743, %r626, %r743;
st.u64 [%rd485+32], %rd1454;
st.u32 [%rd485+40], %r743;

BB50_562:
add.s64 %rd1173, %rd486, 32;
setp.ge.u64	%p675, %rd1173, %rd574;
@%p675 bra BB50_564;

ld.local.u64 %rd1174, [%rd2+48];
ld.local.u32 %r627, [%rd2+56];
setp.eq.s32	%p676, %r627, 0;
setp.ge.s64	%p677, %rd1454, %rd1174;
and.pred %p678, %p676, %p677;
selp.b64	%rd1454, %rd1454, %rd1174, %p678;
or.b32 %r743, %r627, %r743;
st.u64 [%rd485+48], %rd1454;
st.u32 [%rd485+56], %r743;

BB50_564:
add.s64 %rd1175, %rd486, 48;
setp.ge.u64	%p679, %rd1175, %rd574;
@%p679 bra BB50_566;

ld.local.u64 %rd1176, [%rd2+64];
ld.local.u32 %r628, [%rd2+72];
setp.eq.s32	%p680, %r628, 0;
setp.ge.s64	%p681, %rd1454, %rd1176;
and.pred %p682, %p680, %p681;
selp.b64	%rd1177, %rd1454, %rd1176, %p682;
or.b32 %r629, %r628, %r743;
st.u64 [%rd485+64], %rd1177;
st.u32 [%rd485+72], %r629;

BB50_566:
bar.sync 0;
@%p543 bra BB50_581;
bra.uni BB50_567;

BB50_581:
shl.b64 %rd1191, %rd480, 2;
add.s64 %rd1192, %rd492, %rd1191;
ld.u64 %rd1193, [%rd482];
shl.b64 %rd1194, %rd484, 3;
add.s64 %rd1195, %rd493, %rd1194;
st.global.u64 [%rd1195], %rd1193;
ld.u32 %r640, [%rd482+8];
st.global.u32 [%rd1192], %r640;
ld.u64 %rd1196, [%rd482+2048];
st.global.u64 [%rd1195+-1024], %rd1196;
ld.u32 %r641, [%rd482+2056];
st.global.u32 [%rd1192+512], %r641;
ld.u64 %rd1197, [%rd482+4096];
st.global.u64 [%rd1195+-2048], %rd1197;
ld.u32 %r642, [%rd482+4104];
st.global.u32 [%rd1192+1024], %r642;
ld.u64 %rd1198, [%rd482+6144];
st.global.u64 [%rd1195+-3072], %rd1198;
ld.u32 %r643, [%rd482+6152];
st.global.u32 [%rd1192+1536], %r643;
ld.u64 %rd1199, [%rd482+8192];
st.global.u64 [%rd1195+-4096], %rd1199;
ld.u32 %r644, [%rd482+8200];
st.global.u32 [%rd1192+2048], %r644;
bra.uni BB50_582;

BB50_567:
mov.u64 %rd1455, %rd350;
setp.ge.u64	%p683, %rd350, %rd514;
mov.u64 %rd1459, %rd492;
mov.u64 %rd1466, %rd493;
@%p683 bra BB50_582;

BB50_568:
mov.u64 %rd586, %rd1466;
mov.u64 %rd585, %rd1459;
sub.s64 %rd587, %rd514, %rd1455;
setp.gt.s64	%p684, %rd587, 10224;
shl.b64 %rd1178, %rd480, 4;
add.s64 %rd588, %rd1455, %rd1178;
shl.b64 %rd1179, %rd487, 3;
add.s64 %rd589, %rd586, %rd1179;
shl.b64 %rd1180, %rd480, 2;
add.s64 %rd590, %rd585, %rd1180;
@%p684 bra BB50_579;
bra.uni BB50_569;

BB50_579:
ld.u64 %rd1186, [%rd588];
st.global.u64 [%rd589+4096], %rd1186;
ld.u32 %r635, [%rd588+8];
st.global.u32 [%rd590], %r635;
ld.u64 %rd1187, [%rd588+2048];
st.global.u64 [%rd589+3072], %rd1187;
ld.u32 %r636, [%rd588+2056];
st.global.u32 [%rd590+512], %r636;
ld.u64 %rd1188, [%rd588+4096];
st.global.u64 [%rd589+2048], %rd1188;
ld.u32 %r637, [%rd588+4104];
st.global.u32 [%rd590+1024], %r637;
ld.u64 %rd1189, [%rd588+6144];
st.global.u64 [%rd589+1024], %rd1189;
ld.u32 %r638, [%rd588+6152];
st.global.u32 [%rd590+1536], %r638;
ld.u64 %rd1190, [%rd588+8192];
st.global.u64 [%rd589], %rd1190;
ld.u32 %r639, [%rd588+8200];
st.global.u32 [%rd590+2048], %r639;
bra.uni BB50_580;

BB50_569:
shr.s64 %rd591, %rd587, 4;
setp.ge.s64	%p685, %rd480, %rd591;
@%p685 bra BB50_571;

ld.u64 %rd1181, [%rd588];
st.global.u64 [%rd589+4096], %rd1181;
ld.u32 %r630, [%rd588+8];
st.global.u32 [%rd590], %r630;

BB50_571:
setp.ge.s64	%p686, %rd488, %rd591;
@%p686 bra BB50_573;

ld.u64 %rd1182, [%rd588+2048];
st.global.u64 [%rd589+3072], %rd1182;
ld.u32 %r631, [%rd588+2056];
st.global.u32 [%rd590+512], %r631;

BB50_573:
setp.ge.s64	%p687, %rd489, %rd591;
@%p687 bra BB50_575;

ld.u64 %rd1183, [%rd588+4096];
st.global.u64 [%rd589+2048], %rd1183;
ld.u32 %r632, [%rd588+4104];
st.global.u32 [%rd590+1024], %r632;

BB50_575:
setp.ge.s64	%p688, %rd490, %rd591;
@%p688 bra BB50_577;

ld.u64 %rd1184, [%rd588+6144];
st.global.u64 [%rd589+1024], %rd1184;
ld.u32 %r633, [%rd588+6152];
st.global.u32 [%rd590+1536], %r633;

BB50_577:
setp.ge.s64	%p689, %rd491, %rd591;
@%p689 bra BB50_580;

ld.u64 %rd1185, [%rd588+8192];
st.global.u64 [%rd589], %rd1185;
ld.u32 %r634, [%rd588+8200];
st.global.u32 [%rd590+2048], %r634;

BB50_580:
add.s64 %rd1455, %rd1455, 10240;
add.s64 %rd593, %rd586, -5120;
add.s64 %rd594, %rd585, 2560;
setp.lt.u64	%p690, %rd1455, %rd514;
mov.u64 %rd1459, %rd594;
mov.u64 %rd1466, %rd593;
@%p690 bra BB50_568;

BB50_582:
mov.u64 %rd1442, %rd1453;
mov.u32 %r731, %r742;
bar.sync 0;
add.s64 %rd1394, %rd496, -5120;
add.s64 %rd1387, %rd495, 2560;
add.s64 %rd1467, %rd493, -5120;
add.s64 %rd1460, %rd492, 2560;
add.s64 %rd1401, %rd497, -5120;
sub.s64 %rd1200, %rd1401, %rd12;
setp.gt.s64	%p691, %rd1200, 0;
@%p691 bra BB50_456;

BB50_583:
@%p42 bra BB50_599;


	{ 
.reg .pred p; 
isspacep.shared p, %rd350; 
selp.u32 %r645, 1, 0, p; 
} 


	setp.eq.s32	%p693, %r645, 0;
@%p693 bra BB50_598;

mov.u64 %rd1202, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd1203, %rd1202;
sub.s64 %rd602, %rd350, %rd1203;
setp.eq.s64	%p694, %rd350, 0;
@%p694 bra BB50_599;

add.s64 %rd1204, %rd602, -16;
add.s64 %rd1206, %rd1202, %rd1204;
add.s64 %rd604, %rd1203, %rd1204;
ld.shared.u8 %rs119, [%rd1206];
or.b16 %rs120, %rs119, 1;
st.shared.u8 [%rd1206], %rs120;
ld.shared.u64 %rd605, [%rd1206+8];
setp.eq.s64	%p695, %rd605, 0;
mov.u64 %rd1473, %rd604;
@%p695 bra BB50_592;

mov.u64 %rd606, %rd604;
ld.u8 %rs121, [%rd605];
and.b16 %rs122, %rs121, 1;
setp.eq.b16	%p696, %rs122, 1;
mov.u64 %rd1473, %rd606;
@!%p696 bra BB50_592;
bra.uni BB50_588;

BB50_588:
ld.u64 %rd608, [%rd605];
shr.u64 %rd609, %rd608, 1;
add.s64 %rd610, %rd605, 16;
add.s64 %rd611, %rd610, %rd609;
ld.shared.u64 %rd1208, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p697, %rd611, %rd1208;
mov.u64 %rd1473, %rd605;
@%p697 bra BB50_592;

ld.u8 %rs123, [%rd611];
and.b16 %rs124, %rs123, 1;
setp.eq.b16	%p698, %rs124, 1;
mov.u64 %rd1470, %rd605;
mov.u64 %rd1473, %rd1470;
@!%p698 bra BB50_592;
bra.uni BB50_590;

BB50_590:
ld.u64 %rd1209, [%rd611];
shr.u64 %rd1210, %rd1209, 1;
add.s64 %rd1211, %rd1210, %rd609;
add.s64 %rd1212, %rd1211, 16;
shl.b64 %rd1213, %rd1212, 1;
and.b64 %rd1214, %rd608, 1;
or.b64 %rd1215, %rd1213, %rd1214;
st.u64 [%rd605], %rd1215;
and.b64 %rd612, %rd1212, 9223372036854775807;
add.s64 %rd1216, %rd610, %rd612;
ld.shared.u64 %rd1217, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p699, %rd1216, %rd1217;
mov.u64 %rd1471, %rd605;
mov.u64 %rd1473, %rd1471;
@%p699 bra BB50_592;

add.s64 %rd1218, %rd612, %rd610;
st.u64 [%rd1218+8], %rd605;
mov.u64 %rd1473, %rd605;

BB50_592:
ld.u64 %rd615, [%rd1473];
shr.u64 %rd616, %rd615, 1;
add.s64 %rd617, %rd1473, 16;
add.s64 %rd618, %rd617, %rd616;
ld.shared.u64 %rd1219, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p700, %rd618, %rd1219;
@%p700 bra BB50_596;

ld.u8 %rs125, [%rd618];
and.b16 %rs126, %rs125, 1;
setp.eq.b16	%p701, %rs126, 1;
@!%p701 bra BB50_599;
bra.uni BB50_594;

BB50_594:
ld.u64 %rd1220, [%rd618];
shr.u64 %rd1221, %rd1220, 1;
add.s64 %rd1222, %rd1221, %rd616;
add.s64 %rd1223, %rd1222, 16;
shl.b64 %rd1224, %rd1223, 1;
and.b64 %rd1225, %rd615, 1;
or.b64 %rd1226, %rd1224, %rd1225;
st.u64 [%rd1473], %rd1226;
and.b64 %rd619, %rd1223, 9223372036854775807;
add.s64 %rd1227, %rd617, %rd619;
ld.shared.u64 %rd1228, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p702, %rd1227, %rd1228;
@%p702 bra BB50_599;

add.s64 %rd1229, %rd619, %rd617;
st.u64 [%rd1229+8], %rd1473;
bra.uni BB50_599;

BB50_296:
setp.lt.u64	%p374, %rd315, %rd1352;
@%p374 bra BB50_299;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd1352;
bra.uni BB50_299;

BB50_598:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd350;
call.uni 
free, 
(
param0
);


	}

BB50_599:
bar.sync 0;

BB50_600:
ret;

BB50_596:
setp.lt.u64	%p703, %rd618, %rd1473;
@%p703 bra BB50_599;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd1473;
bra.uni BB50_599;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB51_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd12;

BB51_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB51_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r27, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB51_4:
ld.global.u32 %r26, [%rd20];
st.global.u32 [%rd19], %r26;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p5, %r27, %r10;
@%p5 bra BB51_4;

BB51_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB52_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd19;

BB52_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB52_4;

BB52_3:
ld.global.u32 %r22, [%rd26];
st.global.u32 [%rd25], %r22;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB52_3;

BB52_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIiNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIiNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<31>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIiNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIiNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIiNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIiNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+44];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIiNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIiNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIiNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd14, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd15, %rd14;
setp.eq.s64	%p2, %rd15, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB53_2;

cvt.s64.s32	%rd16, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r24;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd18, %rd17;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd16;

BB53_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB53_5;

cvta.to.global.u64 %rd19, %rd11;
cvta.to.global.u64 %rd20, %rd12;
cvta.to.global.u64 %rd21, %rd13;
mul.wide.u32 %rd22, %r27, 8;
add.s64 %rd30, %rd19, %rd22;
add.s64 %rd29, %rd20, %rd22;
mul.wide.u32 %rd23, %r27, 4;
add.s64 %rd28, %rd21, %rd23;
cvt.u64.u32	%rd4, %r6;

BB53_4:
ld.global.u64 %rd24, [%rd29];
ld.global.u64 %rd25, [%rd30];
setp.ne.s64	%p5, %rd25, %rd24;
selp.u32	%r26, 1, 0, %p5;
st.global.u32 [%rd28], %r26;
shl.b64 %rd26, %rd4, 3;
add.s64 %rd30, %rd30, %rd26;
add.s64 %rd29, %rd29, %rd26;
shl.b64 %rd27, %rd4, 2;
add.s64 %rd28, %rd28, %rd27;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p6, %r27, %r10;
@%p6 bra BB53_4;

BB53_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIiNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIiNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<37>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIiNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIiNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIiNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd21, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIiNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIiNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIiNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_6detail15normal_iteratorINS_7pointerIiNSM_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSM_16wrapped_functionINSM_24binary_transform_functorINSM_13binary_negateINS_8equal_toIlEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd22, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd23, %rd22;
setp.eq.s64	%p2, %rd23, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB54_2;

cvt.s64.s32	%rd24, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r18;
mov.u64 %rd25, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd26, %rd25;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd26;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd24;

BB54_2:
cvta.to.global.u64 %rd1, %rd18;
cvta.to.global.u64 %rd2, %rd19;
cvta.to.global.u64 %rd3, %rd20;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd5, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd33, %r21;
mul.wide.s32 %rd27, %r21, 8;
add.s64 %rd36, %rd1, %rd27;
add.s64 %rd35, %rd2, %rd27;
mul.wide.s32 %rd28, %r21, 4;
add.s64 %rd34, %rd3, %rd28;
setp.ge.s64	%p4, %rd33, %rd21;
@%p4 bra BB54_4;

BB54_3:
ld.global.u64 %rd29, [%rd35];
ld.global.u64 %rd30, [%rd36];
setp.ne.s64	%p5, %rd30, %rd29;
selp.u32	%r22, 1, 0, %p5;
st.global.u32 [%rd34], %r22;
shl.b64 %rd31, %rd5, 3;
add.s64 %rd36, %rd36, %rd31;
add.s64 %rd35, %rd35, %rd31;
shl.b64 %rd32, %rd5, 2;
add.s64 %rd34, %rd34, %rd32;
add.s64 %rd33, %rd33, %rd5;
setp.lt.s64	%p6, %rd33, %rd21;
@%p6 bra BB54_3;

BB54_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB55_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd12;

BB55_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB55_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r27, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB55_4:
ld.global.u32 %r26, [%rd20];
st.global.u32 [%rd19], %r26;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p5, %r27, %r10;
@%p5 bra BB55_4;

BB55_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB56_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd19;

BB56_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB56_4;

BB56_3:
ld.global.u32 %r22, [%rd26];
st.global.u32 [%rd25], %r22;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB56_3;

BB56_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB57_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd12;

BB57_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB57_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB57_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB57_4;

BB57_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB58_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd19;

BB58_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB58_4;

BB58_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB58_3;

BB58_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0[72]
)
.maxntid 512, 1, 1
{
.local .align 8 .b8 __local_depot59[24];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<205>;
.reg .b16 %rs<39>;
.reg .b32 %r<91>;
.reg .b64 %rd<769>;

	.shared .align 8 .u64 _ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result;

mov.u64 %rd768, __local_depot59;
cvta.local.u64 %SP, %rd768;
ld.param.v2.u32 {%r24, %r25}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd275, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd276, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd276;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p26, %r1, 0;
mov.u64 %rd277, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd278, %rd277;
setp.eq.s64	%p27, %rd278, 0;
or.pred %p28, %p26, %p27;
@%p28 bra BB59_2;

cvt.s64.s32	%rd279, %r24;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r28;
mov.u64 %rd280, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd281, %rd280;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd281;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd279;

BB59_2:
bar.sync 0;
bfe.s64 %rd282, %rd275, 0, 61;
setp.lt.s64	%p29, %rd282, 1;
@%p29 bra BB59_288;

ld.global.u64 %rd759, [%rd2];
bar.sync 0;
@%p26 bra BB59_5;

st.global.u64 [%rd3], %rd759;

BB59_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB59_26;
bra.uni BB59_6;

BB59_6:
ld.shared.u64 %rd6, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
mov.u64 %rd660, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd667, %rd660;
setp.eq.s64	%p31, %rd6, %rd667;
mov.u64 %rd665, %rd6;
@%p31 bra BB59_10;

mov.u64 %rd666, %rd665;

BB59_8:
mov.u64 %rd662, %rd667;
mov.u64 %rd665, %rd666;
mov.u64 %rd666, %rd662;
ld.shared.u8 %rs23, [%rd660];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p32, %rs24, 1;
not.pred %p33, %p32;
ld.shared.u64 %rd11, [%rd660];
setp.lt.u64	%p34, %rd11, 24576;
or.pred %p35, %p33, %p34;
@!%p35 bra BB59_10;
bra.uni BB59_9;

BB59_9:
shr.u64 %rd285, %rd11, 1;
add.s64 %rd286, %rd660, %rd285;
add.s64 %rd660, %rd286, 16;
add.s64 %rd287, %rd666, %rd285;
add.s64 %rd667, %rd287, 16;
setp.ne.s64	%p36, %rd667, %rd6;
mov.u64 %rd665, %rd666;
@%p36 bra BB59_8;

BB59_10:
setp.eq.s64	%p38, %rd665, %rd6;
mov.pred %p204, 0;
@%p38 bra BB59_12;

ld.u64 %rd289, [%rd665];
shr.u64 %rd290, %rd289, 1;
add.s64 %rd291, %rd665, %rd290;
add.s64 %rd671, %rd291, 16;
setp.ne.s64	%p204, %rd671, %rd6;

BB59_12:
@%p204 bra BB59_18;
bra.uni BB59_13;

BB59_18:
ld.u64 %rd22, [%rd671];
and.b64 %rd306, %rd22, -32;
setp.eq.s64	%p42, %rd306, 24576;
cvt.u16.u64	%rs38, %rd22;
@%p42 bra BB59_21;

add.s64 %rd23, %rd671, 16;
ld.u64 %rd307, [%rd671+12304];
and.b64 %rd308, %rd307, 1;
add.s64 %rd309, %rd22, -24608;
and.b64 %rd310, %rd309, -2;
or.b64 %rd311, %rd308, %rd310;
st.u64 [%rd671+12304], %rd311;
st.u64 [%rd671+12312], %rd671;
cvt.u16.u64	%rs26, %rd309;
or.b16 %rs27, %rs26, 1;
and.b64 %rd312, %rd22, 1;
or.b64 %rd313, %rd312, 24576;
st.u64 [%rd671], %rd313;
st.u8 [%rd671+12304], %rs27;
ld.u64 %rd314, [%rd671+12304];
shr.u64 %rd24, %rd314, 1;
add.s64 %rd315, %rd24, %rd23;
add.s64 %rd316, %rd315, 12304;
ld.shared.u64 %rd317, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p43, %rd316, %rd317;
cvt.u16.u64	%rs28, %rd22;
and.b16 %rs38, %rs28, 1;
@%p43 bra BB59_21;

add.s64 %rd318, %rd23, 12288;
st.u64 [%rd315+12312], %rd318;
ld.u8 %rs38, [%rd671];

BB59_21:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd671], %rs29;
bra.uni BB59_22;

BB59_13:
mov.u64 %rd293, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd294, %rd293;
sub.s64 %rd295, %rd6, %rd294;
add.s64 %rd296, %rd295, 12304;
ld.shared.u64 %rd297, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16];
setp.gt.u64	%p39, %rd296, %rd297;
mov.u64 %rd669, -1;
mov.u64 %rd670, %rd6;
@%p39 bra BB59_15;

add.s64 %rd17, %rd6, 12304;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd17;
mov.u64 %rd669, %rd17;
mov.u64 %rd670, %rd17;

BB59_15:
mov.u64 %rd18, %rd670;
setp.eq.s64	%p40, %rd669, -1;
@%p40 bra BB59_17;

mov.u64 %rd298, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd299, %rd298;
sub.s64 %rd300, %rd6, %rd299;
add.s64 %rd301, %rd298, %rd300;
ld.shared.u64 %rd302, [%rd301];
and.b64 %rd303, %rd302, 1;
or.b64 %rd304, %rd303, 24576;
st.shared.u64 [%rd301], %rd304;
st.shared.u64 [%rd301+8], %rd665;
mov.u16 %rs25, 0;
st.shared.u8 [%rd301], %rs25;

BB59_17:
mov.u64 %rd671, %rd6;
setp.eq.s64	%p41, %rd6, %rd18;
mov.u64 %rd672, 0;
@%p41 bra BB59_23;

BB59_22:
add.s64 %rd672, %rd671, 16;

BB59_23:
mov.u64 %rd673, %rd672;
setp.ne.s64	%p44, %rd672, 0;
@%p44 bra BB59_25;

mov.u64 %rd320, 12288;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd320;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd673, [retval0+0];


	}

BB59_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result], %rd673;

BB59_26:
shl.b64 %rd321, %rd275, 3;
add.s64 %rd31, %rd1, %rd321;
add.s64 %rd705, %rd2, 8;
add.s64 %rd698, %rd1, 8;
add.s64 %rd689, %rd3, 8;
bar.sync 0;
ld.shared.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r29, 1, 0, p; 
} 


	setp.eq.s32	%p45, %r29, 0;
mov.u64 %rd324, 8;
sub.s64 %rd36, %rd324, %rd321;
@%p45 bra BB59_149;

setp.gt.s64	%p46, %rd36, -1;
@%p46 bra BB59_271;

mov.u64 %rd325, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd326, %rd325;
sub.s64 %rd327, %rd35, %rd326;
add.s64 %rd328, %rd325, %rd327;
mov.u64 %rd674, %rd698;
mul.wide.s32 %rd329, %r1, 8;
add.s64 %rd38, %rd328, %rd329;

BB59_29:
mov.u64 %rd40, %rd759;
mov.u64 %rd700, %rd705;
mov.u64 %rd42, %rd700;
mov.u64 %rd693, %rd698;
mov.u64 %rd41, %rd693;
mov.u64 %rd686, %rd689;
mov.u64 %rd43, %rd686;
mov.u64 %rd39, %rd674;
sub.s64 %rd330, %rd31, %rd39;
shr.u64 %rd331, %rd330, 3;
cvt.u32.u64	%r30, %rd331;
mov.u32 %r31, 1536;
min.s32 %r2, %r30, %r31;
setp.eq.s32	%p47, %r2, 1536;
@%p47 bra BB59_41;
bra.uni BB59_30;

BB59_41:
add.s64 %rd363, %rd42, %rd329;
ld.global.u64 %rd364, [%rd363];
ld.global.u64 %rd365, [%rd363+4096];
ld.global.u64 %rd366, [%rd363+8192];
st.shared.u64 [%rd38], %rd364;
st.shared.u64 [%rd38+4096], %rd365;
st.shared.u64 [%rd38+8192], %rd366;
mov.u64 %rd677, 1536;
bra.uni BB59_42;

BB59_30:
cvt.s64.s32	%rd677, %r2;
setp.lt.s32	%p48, %r2, 1;
@%p48 bra BB59_42;

mov.u64 %rd675, %rd41;
mov.u64 %rd676, %rd328;
mov.u64 %rd697, %rd41;
mov.u64 %rd704, %rd42;

BB59_32:
mov.u64 %rd50, %rd704;
mov.u64 %rd49, %rd697;
mov.u64 %rd48, %rd676;
mov.u64 %rd47, %rd675;
mul.wide.s32 %rd335, %r2, 8;
add.s64 %rd336, %rd41, %rd335;
sub.s64 %rd51, %rd336, %rd47;
setp.gt.s64	%p49, %rd51, 12280;
@%p49 bra BB59_39;
bra.uni BB59_33;

BB59_39:
add.s64 %rd353, %rd50, %rd329;
ld.global.u64 %rd354, [%rd353];
add.s64 %rd355, %rd48, %rd329;
ld.global.u64 %rd356, [%rd353+4096];
ld.global.u64 %rd357, [%rd353+8192];
st.shared.u64 [%rd355], %rd354;
st.shared.u64 [%rd355+4096], %rd356;
st.shared.u64 [%rd355+8192], %rd357;
bra.uni BB59_40;

BB59_33:
shr.s64 %rd52, %rd51, 3;
cvt.s64.s32	%rd337, %r1;
setp.ge.s64	%p50, %rd337, %rd52;
@%p50 bra BB59_35;

add.s64 %rd339, %rd50, %rd329;
ld.global.u64 %rd340, [%rd339];
add.s64 %rd341, %rd48, %rd329;
st.shared.u64 [%rd341], %rd340;

BB59_35:
add.s32 %r32, %r1, 512;
cvt.s64.s32	%rd342, %r32;
setp.ge.s64	%p51, %rd342, %rd52;
@%p51 bra BB59_37;

add.s64 %rd344, %rd50, %rd329;
ld.global.u64 %rd345, [%rd344+4096];
add.s64 %rd346, %rd48, %rd329;
st.shared.u64 [%rd346+4096], %rd345;

BB59_37:
add.s32 %r33, %r1, 1024;
cvt.s64.s32	%rd347, %r33;
setp.ge.s64	%p52, %rd347, %rd52;
@%p52 bra BB59_40;

add.s64 %rd349, %rd50, %rd329;
ld.global.u64 %rd350, [%rd349+8192];
add.s64 %rd351, %rd48, %rd329;
st.shared.u64 [%rd351+8192], %rd350;

BB59_40:
add.s64 %rd54, %rd50, 12288;
add.s64 %rd55, %rd48, 12288;
add.s64 %rd675, %rd49, 12288;
mov.u64 %rd56, %rd675;
sub.s64 %rd360, %rd675, %rd336;
setp.lt.s64	%p53, %rd360, 0;
mov.u64 %rd676, %rd55;
mov.u64 %rd697, %rd56;
mov.u64 %rd704, %rd54;
@%p53 bra BB59_32;

BB59_42:
bar.sync 0;
shl.b64 %rd369, %rd677, 3;
add.s64 %rd62, %rd35, %rd369;
sub.s64 %rd370, %rd62, %rd35;
shr.u64 %rd371, %rd370, 3;
cvt.u32.u64	%r3, %rd371;
cvt.s64.s32	%rd63, %r1;
mul.wide.s32 %rd372, %r1, -3;
add.s64 %rd373, %rd371, %rd372;
cvt.u32.u64	%r34, %rd373;
mov.u32 %r35, 3;
min.s32 %r4, %r34, %r35;
mov.u32 %r36, 0;
max.s32 %r5, %r4, %r36;
setp.gt.u32	%p54, %r5, 2;
@%p54 bra BB59_49;
bra.uni BB59_43;

BB59_49:
add.s64 %rd401, %rd325, %rd327;
mul.lo.s32 %r40, %r1, 3;
mul.wide.s32 %rd402, %r40, 8;
add.s64 %rd403, %rd401, %rd402;
ld.shared.u64 %rd404, [%rd403];
add.u64 %rd405, %SP, 0;
cvta.to.local.u64 %rd406, %rd405;
ld.shared.u64 %rd407, [%rd403+8];
ld.shared.u64 %rd408, [%rd403+16];
st.local.u64 [%rd406], %rd404;
st.local.u64 [%rd406+8], %rd407;
st.local.u64 [%rd406+16], %rd408;
bra.uni BB59_50;

BB59_43:
add.u64 %rd374, %SP, 0;
cvta.to.local.u64 %rd678, %rd374;
setp.lt.s32	%p55, %r4, 1;
@%p55 bra BB59_45;

add.s64 %rd378, %rd325, %rd327;
mul.lo.s32 %r37, %r1, 3;
mul.wide.s32 %rd379, %r37, 8;
add.s64 %rd380, %rd378, %rd379;
ld.shared.u64 %rd381, [%rd380];
cvta.to.local.u64 %rd383, %rd374;
st.local.u64 [%rd383], %rd381;
add.s64 %rd678, %rd383, 8;

BB59_45:
setp.lt.s32	%p56, %r5, 2;
@%p56 bra BB59_47;

add.s64 %rd387, %rd325, %rd327;
mul.lo.s32 %r38, %r1, 3;
mul.wide.s32 %rd388, %r38, 8;
add.s64 %rd389, %rd387, %rd388;
ld.shared.u64 %rd390, [%rd389+8];
st.local.u64 [%rd678], %rd390;
add.s64 %rd678, %rd678, 8;

BB59_47:
setp.lt.s32	%p57, %r5, 3;
@%p57 bra BB59_50;

add.s64 %rd394, %rd325, %rd327;
mul.lo.s32 %r39, %r1, 3;
mul.wide.s32 %rd395, %r39, 8;
add.s64 %rd396, %rd394, %rd395;
ld.shared.u64 %rd397, [%rd396+16];
st.local.u64 [%rd678], %rd397;

BB59_50:
setp.eq.s32	%p58, %r5, 0;
@%p58 bra BB59_55;

add.u64 %rd410, %SP, 0;
cvta.to.local.u64 %rd411, %rd410;
ld.local.u64 %rd681, [%rd411];
mul.wide.u32 %rd412, %r5, 8;
add.s64 %rd413, %rd412, 34359738360;
shr.u64 %rd414, %rd413, 3;
cvt.u32.u64	%r6, %rd414;
setp.lt.s32	%p59, %r6, 1;
@%p59 bra BB59_53;

ld.local.u64 %rd417, [%rd411+8];
add.s64 %rd681, %rd417, %rd681;

BB59_53:
setp.lt.s32	%p60, %r6, 2;
@%p60 bra BB59_55;

ld.local.u64 %rd420, [%rd411+16];
add.s64 %rd681, %rd420, %rd681;

BB59_55:
bar.sync 0;
@%p58 bra BB59_57;

st.shared.u64 [%rd38], %rd681;

BB59_57:
bar.sync 0;
setp.gt.s32	%p62, %r3, 1535;
mov.u32 %r89, 512;
@%p62 bra BB59_59;

add.s32 %r42, %r3, 2;
mul.hi.s32 %r43, %r42, 1431655766;
shr.u32 %r44, %r43, 31;
add.s32 %r89, %r43, %r44;

BB59_59:
add.s64 %rd682, %rd325, %rd327;
add.s64 %rd74, %rd682, %rd369;
setp.eq.s32	%p63, %r89, 512;
@%p63 bra BB59_105;
bra.uni BB59_60;

BB59_105:
@%p26 bra BB59_107;

ld.shared.u64 %rd439, [%rd682];
add.s64 %rd440, %rd439, %rd40;
st.shared.u64 [%rd682], %rd440;

BB59_107:
setp.lt.s32	%p13, %r1, 1;
ld.shared.u64 %rd680, [%rd38];
bar.sync 0;
@%p13 bra BB59_109;

ld.shared.u64 %rd441, [%rd38+-8];
add.s64 %rd680, %rd441, %rd680;

BB59_109:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p99, %r1, 2;
@%p99 bra BB59_111;

ld.shared.u64 %rd442, [%rd38+-16];
add.s64 %rd680, %rd442, %rd680;

BB59_111:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p100, %r1, 4;
@%p100 bra BB59_113;

ld.shared.u64 %rd443, [%rd38+-32];
add.s64 %rd680, %rd443, %rd680;

BB59_113:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p101, %r1, 8;
@%p101 bra BB59_115;

ld.shared.u64 %rd444, [%rd38+-64];
add.s64 %rd680, %rd444, %rd680;

BB59_115:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p102, %r1, 16;
@%p102 bra BB59_117;

ld.shared.u64 %rd445, [%rd38+-128];
add.s64 %rd680, %rd445, %rd680;

BB59_117:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p103, %r1, 32;
@%p103 bra BB59_119;

ld.shared.u64 %rd446, [%rd38+-256];
add.s64 %rd680, %rd446, %rd680;

BB59_119:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p104, %r1, 64;
@%p104 bra BB59_121;

ld.shared.u64 %rd447, [%rd38+-512];
add.s64 %rd680, %rd447, %rd680;

BB59_121:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p105, %r1, 128;
@%p105 bra BB59_123;

ld.shared.u64 %rd448, [%rd38+-1024];
add.s64 %rd680, %rd448, %rd680;

BB59_123:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p106, %r1, 256;
@%p106 bra BB59_125;

ld.shared.u64 %rd449, [%rd38+-2048];
add.s64 %rd680, %rd449, %rd680;

BB59_125:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
ld.shared.u64 %rd760, [%rd682+4088];
mov.u64 %rd748, %rd40;
@%p1 bra BB59_127;

ld.shared.u64 %rd748, [%rd38+-8];

BB59_127:
bar.sync 0;
st.shared.u64 [%rd38], %rd748;
bar.sync 0;
bra.uni BB59_128;

BB59_60:
@%p26 bra BB59_62;

ld.shared.u64 %rd423, [%rd682];
add.s64 %rd424, %rd423, %rd40;
st.shared.u64 [%rd682], %rd424;

BB59_62:
setp.ge.s32	%p65, %r1, %r89;
mov.u64 %rd758, %rd40;
@%p65 bra BB59_64;

ld.shared.u64 %rd76, [%rd38];
mov.u64 %rd758, %rd76;

BB59_64:
mov.u64 %rd715, %rd758;
mov.u64 %rd757, %rd715;
bar.sync 0;
setp.le.s32	%p66, %r1, %r89;
setp.gt.s32	%p67, %r1, 0;
and.pred %p68, %p66, %p67;
@!%p68 bra BB59_66;
bra.uni BB59_65;

BB59_65:
ld.shared.u64 %rd425, [%rd38+-8];
add.s64 %rd757, %rd425, %rd757;

BB59_66:
mov.u64 %rd756, %rd757;
bar.sync 0;
@%p65 bra BB59_68;

st.shared.u64 [%rd38], %rd756;

BB59_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r45, %r1, -2;
setp.lt.s32	%p70, %r45, %r89;
and.pred %p71, %p70, %p4;
@!%p71 bra BB59_70;
bra.uni BB59_69;

BB59_69:
ld.shared.u64 %rd426, [%rd38+-16];
add.s64 %rd756, %rd426, %rd756;

BB59_70:
mov.u64 %rd755, %rd756;
bar.sync 0;
@%p65 bra BB59_72;

st.shared.u64 [%rd38], %rd755;

BB59_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r46, %r1, -4;
setp.lt.s32	%p73, %r46, %r89;
and.pred %p74, %p73, %p5;
@!%p74 bra BB59_74;
bra.uni BB59_73;

BB59_73:
ld.shared.u64 %rd427, [%rd38+-32];
add.s64 %rd755, %rd427, %rd755;

BB59_74:
mov.u64 %rd754, %rd755;
bar.sync 0;
@%p65 bra BB59_76;

st.shared.u64 [%rd38], %rd754;

BB59_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r47, %r1, -8;
setp.lt.s32	%p76, %r47, %r89;
and.pred %p77, %p76, %p6;
@!%p77 bra BB59_78;
bra.uni BB59_77;

BB59_77:
ld.shared.u64 %rd428, [%rd38+-64];
add.s64 %rd754, %rd428, %rd754;

BB59_78:
mov.u64 %rd753, %rd754;
bar.sync 0;
@%p65 bra BB59_80;

st.shared.u64 [%rd38], %rd753;

BB59_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r48, %r1, -16;
setp.lt.s32	%p79, %r48, %r89;
and.pred %p80, %p79, %p7;
@!%p80 bra BB59_82;
bra.uni BB59_81;

BB59_81:
ld.shared.u64 %rd429, [%rd38+-128];
add.s64 %rd753, %rd429, %rd753;

BB59_82:
mov.u64 %rd752, %rd753;
bar.sync 0;
@%p65 bra BB59_84;

st.shared.u64 [%rd38], %rd752;

BB59_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r49, %r1, -32;
setp.lt.s32	%p82, %r49, %r89;
and.pred %p83, %p82, %p8;
@!%p83 bra BB59_86;
bra.uni BB59_85;

BB59_85:
ld.shared.u64 %rd430, [%rd38+-256];
add.s64 %rd752, %rd430, %rd752;

BB59_86:
mov.u64 %rd751, %rd752;
bar.sync 0;
@%p65 bra BB59_88;

st.shared.u64 [%rd38], %rd751;

BB59_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r50, %r1, -64;
setp.lt.s32	%p85, %r50, %r89;
and.pred %p86, %p85, %p9;
@!%p86 bra BB59_90;
bra.uni BB59_89;

BB59_89:
ld.shared.u64 %rd431, [%rd38+-512];
add.s64 %rd751, %rd431, %rd751;

BB59_90:
mov.u64 %rd750, %rd751;
bar.sync 0;
@%p65 bra BB59_92;

st.shared.u64 [%rd38], %rd750;

BB59_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r51, %r1, -128;
setp.lt.s32	%p88, %r51, %r89;
and.pred %p89, %p88, %p10;
@!%p89 bra BB59_94;
bra.uni BB59_93;

BB59_93:
ld.shared.u64 %rd432, [%rd38+-1024];
add.s64 %rd750, %rd432, %rd750;

BB59_94:
mov.u64 %rd749, %rd750;
bar.sync 0;
@%p65 bra BB59_96;

st.shared.u64 [%rd38], %rd749;

BB59_96:
setp.gt.s32	%p11, %r1, 255;
bar.sync 0;
add.s32 %r52, %r1, -256;
setp.lt.s32	%p91, %r52, %r89;
and.pred %p92, %p91, %p11;
@!%p92 bra BB59_98;
bra.uni BB59_97;

BB59_97:
ld.shared.u64 %rd433, [%rd38+-2048];
add.s64 %rd749, %rd433, %rd749;

BB59_98:
bar.sync 0;
@%p65 bra BB59_100;

st.shared.u64 [%rd38], %rd749;

BB59_100:
setp.lt.s32	%p12, %r1, %r89;
bar.sync 0;
add.s32 %r53, %r89, -1;
mul.wide.s32 %rd437, %r53, 8;
add.s64 %rd438, %rd682, %rd437;
ld.shared.u64 %rd760, [%rd438];
not.pred %p94, %p12;
or.pred %p96, %p1, %p94;
selp.b64	%rd679, %rd40, %rd749, %p12;
@%p96 bra BB59_102;

ld.shared.u64 %rd679, [%rd38+-8];

BB59_102:
bar.sync 0;
@%p65 bra BB59_104;

st.shared.u64 [%rd38], %rd679;

BB59_104:
bar.sync 0;

BB59_128:
mov.u64 %rd759, %rd760;
@%p58 bra BB59_130;

ld.shared.u64 %rd681, [%rd38];

BB59_130:
add.u64 %rd450, %SP, 0;
cvta.to.local.u64 %rd126, %rd450;
bar.sync 0;
mul.wide.s32 %rd451, %r5, 8;
add.s64 %rd128, %rd126, %rd451;
setp.ge.u64	%p109, %rd126, %rd128;
@%p109 bra BB59_132;

ld.local.u64 %rd454, [%rd126];
add.s64 %rd681, %rd454, %rd681;
add.s64 %rd458, %rd325, %rd327;
mul.lo.s32 %r54, %r1, 3;
mul.wide.s32 %rd459, %r54, 8;
add.s64 %rd460, %rd458, %rd459;
st.shared.u64 [%rd460], %rd681;

BB59_132:
add.s64 %rd131, %rd126, 8;
setp.ge.u64	%p110, %rd131, %rd128;
@%p110 bra BB59_134;

ld.local.u64 %rd463, [%rd126+8];
add.s64 %rd681, %rd463, %rd681;
add.s64 %rd467, %rd325, %rd327;
mul.lo.s32 %r55, %r1, 3;
mul.wide.s32 %rd468, %r55, 8;
add.s64 %rd469, %rd467, %rd468;
st.shared.u64 [%rd469+8], %rd681;

BB59_134:
add.s64 %rd470, %rd131, 8;
setp.ge.u64	%p111, %rd470, %rd128;
@%p111 bra BB59_136;

ld.local.u64 %rd473, [%rd126+16];
add.s64 %rd474, %rd473, %rd681;
add.s64 %rd478, %rd325, %rd327;
mul.lo.s32 %r56, %r1, 3;
mul.wide.s32 %rd479, %r56, 8;
add.s64 %rd480, %rd478, %rd479;
st.shared.u64 [%rd480+16], %rd474;

BB59_136:
bar.sync 0;
@%p47 bra BB59_147;
bra.uni BB59_137;

BB59_147:
add.s64 %rd495, %rd43, %rd329;
ld.shared.u64 %rd496, [%rd38];
ld.shared.u64 %rd497, [%rd38+4096];
ld.shared.u64 %rd498, [%rd38+8192];
st.global.u64 [%rd495], %rd496;
st.global.u64 [%rd495+4096], %rd497;
st.global.u64 [%rd495+8192], %rd498;
bra.uni BB59_148;

BB59_137:
mov.u64 %rd683, %rd35;
setp.ge.u64	%p112, %rd682, %rd74;
mov.u64 %rd688, %rd43;
@%p112 bra BB59_148;

BB59_138:
mov.u64 %rd138, %rd688;
sub.s64 %rd139, %rd62, %rd683;
setp.gt.s64	%p113, %rd139, 12280;
shl.b64 %rd484, %rd63, 3;
add.s64 %rd140, %rd682, %rd484;
add.s64 %rd141, %rd138, %rd484;
@%p113 bra BB59_145;
bra.uni BB59_139;

BB59_145:
ld.shared.u64 %rd491, [%rd140];
ld.shared.u64 %rd492, [%rd140+4096];
ld.shared.u64 %rd493, [%rd140+8192];
st.global.u64 [%rd141], %rd491;
st.global.u64 [%rd141+4096], %rd492;
st.global.u64 [%rd141+8192], %rd493;
bra.uni BB59_146;

BB59_139:
shr.s64 %rd142, %rd139, 3;
setp.ge.s64	%p114, %rd63, %rd142;
@%p114 bra BB59_141;

ld.shared.u64 %rd486, [%rd140];
st.global.u64 [%rd141], %rd486;

BB59_141:
add.s32 %r57, %r1, 512;
cvt.s64.s32	%rd487, %r57;
setp.ge.s64	%p115, %rd487, %rd142;
@%p115 bra BB59_143;

ld.shared.u64 %rd488, [%rd140+4096];
st.global.u64 [%rd141+4096], %rd488;

BB59_143:
add.s32 %r58, %r1, 1024;
cvt.s64.s32	%rd489, %r58;
setp.ge.s64	%p116, %rd489, %rd142;
@%p116 bra BB59_146;

ld.shared.u64 %rd490, [%rd140+8192];
st.global.u64 [%rd141+8192], %rd490;

BB59_146:
add.s64 %rd682, %rd682, 12288;
add.s64 %rd683, %rd683, 12288;
add.s64 %rd145, %rd138, 12288;
setp.lt.u64	%p117, %rd682, %rd74;
mov.u64 %rd688, %rd145;
@%p117 bra BB59_138;

BB59_148:
bar.sync 0;
add.s64 %rd705, %rd42, 12288;
add.s64 %rd689, %rd43, 12288;
add.s64 %rd674, %rd41, 12288;
mov.u64 %rd698, %rd674;
sub.s64 %rd499, %rd674, %rd31;
setp.lt.s64	%p118, %rd499, 0;
@%p118 bra BB59_29;
bra.uni BB59_271;

BB59_149:
setp.gt.s64	%p119, %rd36, -1;
@%p119 bra BB59_271;

mov.u64 %rd684, %rd698;
mul.wide.s32 %rd500, %r1, 8;
add.s64 %rd152, %rd35, %rd500;
mov.u64 %rd687, %rd689;
mov.u64 %rd696, %rd698;
mov.u64 %rd703, %rd705;
mov.u64 %rd746, %rd759;

BB59_151:
mov.u64 %rd154, %rd746;
mov.u64 %rd701, %rd703;
mov.u64 %rd156, %rd701;
mov.u64 %rd694, %rd696;
mov.u64 %rd155, %rd694;
mov.u64 %rd153, %rd684;
sub.s64 %rd501, %rd31, %rd153;
shr.u64 %rd502, %rd501, 3;
cvt.u32.u64	%r59, %rd502;
mov.u32 %r60, 1536;
min.s32 %r9, %r59, %r60;
setp.eq.s32	%p120, %r9, 1536;
@%p120 bra BB59_163;
bra.uni BB59_152;

BB59_163:
mul.wide.s32 %rd530, %r1, 8;
add.s64 %rd531, %rd156, %rd530;
ld.global.u64 %rd532, [%rd531];
st.u64 [%rd152], %rd532;
ld.global.u64 %rd533, [%rd531+4096];
st.u64 [%rd152+4096], %rd533;
ld.global.u64 %rd534, [%rd531+8192];
st.u64 [%rd152+8192], %rd534;
mov.u64 %rd706, 1536;
bra.uni BB59_164;

BB59_152:
cvt.s64.s32	%rd706, %r9;
setp.lt.s32	%p121, %r9, 1;
@%p121 bra BB59_164;

mov.u64 %rd691, %rd35;
mov.u64 %rd690, %rd155;
mov.u64 %rd695, %rd155;
mov.u64 %rd702, %rd156;

BB59_154:
mov.u64 %rd164, %rd702;
mov.u64 %rd163, %rd695;
mov.u64 %rd161, %rd690;
mul.wide.s32 %rd503, %r9, 8;
add.s64 %rd504, %rd155, %rd503;
sub.s64 %rd165, %rd504, %rd161;
setp.gt.s64	%p122, %rd165, 12280;
@%p122 bra BB59_161;
bra.uni BB59_155;

BB59_161:
add.s64 %rd521, %rd164, %rd500;
ld.global.u64 %rd522, [%rd521];
add.s64 %rd523, %rd691, %rd500;
st.u64 [%rd523], %rd522;
ld.global.u64 %rd524, [%rd521+4096];
st.u64 [%rd523+4096], %rd524;
ld.global.u64 %rd525, [%rd521+8192];
st.u64 [%rd523+8192], %rd525;
bra.uni BB59_162;

BB59_155:
shr.s64 %rd166, %rd165, 3;
cvt.s64.s32	%rd505, %r1;
setp.ge.s64	%p123, %rd505, %rd166;
@%p123 bra BB59_157;

add.s64 %rd507, %rd164, %rd500;
ld.global.u64 %rd508, [%rd507];
add.s64 %rd509, %rd691, %rd500;
st.u64 [%rd509], %rd508;

BB59_157:
add.s32 %r61, %r1, 512;
cvt.s64.s32	%rd510, %r61;
setp.ge.s64	%p124, %rd510, %rd166;
@%p124 bra BB59_159;

add.s64 %rd512, %rd164, %rd500;
ld.global.u64 %rd513, [%rd512+4096];
add.s64 %rd514, %rd691, %rd500;
st.u64 [%rd514+4096], %rd513;

BB59_159:
add.s32 %r62, %r1, 1024;
cvt.s64.s32	%rd515, %r62;
setp.ge.s64	%p125, %rd515, %rd166;
@%p125 bra BB59_162;

add.s64 %rd517, %rd164, %rd500;
ld.global.u64 %rd518, [%rd517+8192];
add.s64 %rd519, %rd691, %rd500;
st.u64 [%rd519+8192], %rd518;

BB59_162:
add.s64 %rd168, %rd164, 12288;
add.s64 %rd691, %rd691, 12288;
add.s64 %rd690, %rd163, 12288;
mov.u64 %rd170, %rd690;
sub.s64 %rd528, %rd690, %rd504;
setp.lt.s64	%p126, %rd528, 0;
mov.u64 %rd695, %rd170;
mov.u64 %rd702, %rd168;
@%p126 bra BB59_154;

BB59_164:
bar.sync 0;
shl.b64 %rd535, %rd706, 3;
add.s64 %rd173, %rd35, %rd535;
and.b64 %rd536, %rd706, 2305843009213693951;
cvt.u32.u64	%r10, %rd706;
mul.wide.s32 %rd537, %r1, -3;
add.s64 %rd538, %rd536, %rd537;
cvt.u32.u64	%r63, %rd538;
mov.u32 %r64, 3;
min.s32 %r11, %r63, %r64;
mov.u32 %r65, 0;
max.s32 %r12, %r11, %r65;
setp.gt.u32	%p127, %r12, 2;
@%p127 bra BB59_171;
bra.uni BB59_165;

BB59_171:
mul.lo.s32 %r69, %r1, 3;
mul.wide.s32 %rd551, %r69, 8;
add.s64 %rd552, %rd35, %rd551;
ld.u64 %rd553, [%rd552];
add.u64 %rd554, %SP, 0;
cvta.to.local.u64 %rd555, %rd554;
st.local.u64 [%rd555], %rd553;
ld.u64 %rd556, [%rd552+8];
st.local.u64 [%rd555+8], %rd556;
ld.u64 %rd557, [%rd552+16];
st.local.u64 [%rd555+16], %rd557;
bra.uni BB59_172;

BB59_165:
add.u64 %rd539, %SP, 0;
cvta.to.local.u64 %rd707, %rd539;
setp.lt.s32	%p128, %r11, 1;
@%p128 bra BB59_167;

mul.lo.s32 %r66, %r1, 3;
mul.wide.s32 %rd540, %r66, 8;
add.s64 %rd541, %rd35, %rd540;
ld.u64 %rd542, [%rd541];
cvta.to.local.u64 %rd544, %rd539;
st.local.u64 [%rd544], %rd542;
add.s64 %rd707, %rd544, 8;

BB59_167:
setp.lt.s32	%p129, %r12, 2;
@%p129 bra BB59_169;

mul.lo.s32 %r67, %r1, 3;
mul.wide.s32 %rd545, %r67, 8;
add.s64 %rd546, %rd35, %rd545;
ld.u64 %rd547, [%rd546+8];
st.local.u64 [%rd707], %rd547;
add.s64 %rd707, %rd707, 8;

BB59_169:
setp.lt.s32	%p130, %r12, 3;
@%p130 bra BB59_172;

mul.lo.s32 %r68, %r1, 3;
mul.wide.s32 %rd548, %r68, 8;
add.s64 %rd549, %rd35, %rd548;
ld.u64 %rd550, [%rd549+16];
st.local.u64 [%rd707], %rd550;

BB59_172:
setp.eq.s32	%p131, %r12, 0;
@%p131 bra BB59_177;

add.u64 %rd559, %SP, 0;
cvta.to.local.u64 %rd560, %rd559;
ld.local.u64 %rd761, [%rd560];
mul.wide.u32 %rd561, %r12, 8;
add.s64 %rd562, %rd561, 34359738360;
shr.u64 %rd563, %rd562, 3;
cvt.u32.u64	%r13, %rd563;
setp.lt.s32	%p132, %r13, 1;
@%p132 bra BB59_175;

ld.local.u64 %rd566, [%rd560+8];
add.s64 %rd761, %rd566, %rd761;

BB59_175:
setp.lt.s32	%p133, %r13, 2;
@%p133 bra BB59_177;

ld.local.u64 %rd569, [%rd560+16];
add.s64 %rd761, %rd569, %rd761;

BB59_177:
bar.sync 0;
@%p131 bra BB59_179;

st.u64 [%rd152], %rd761;

BB59_179:
bar.sync 0;
setp.gt.s32	%p135, %r10, 1535;
mov.u32 %r90, 512;
@%p135 bra BB59_181;

add.s32 %r71, %r10, 2;
mul.hi.s32 %r72, %r71, 1431655766;
shr.u32 %r73, %r72, 31;
add.s32 %r90, %r72, %r73;

BB59_181:
setp.eq.s32	%p136, %r90, 512;
@%p136 bra BB59_227;
bra.uni BB59_182;

BB59_227:
@%p26 bra BB59_229;

ld.u64 %rd583, [%rd35];
add.s64 %rd584, %rd583, %rd154;
st.u64 [%rd35], %rd584;

BB59_229:
setp.lt.s32	%p24, %r1, 1;
ld.u64 %rd709, [%rd152];
bar.sync 0;
@%p24 bra BB59_231;

ld.u64 %rd585, [%rd152+-8];
add.s64 %rd709, %rd585, %rd709;

BB59_231:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p172, %r1, 2;
@%p172 bra BB59_233;

ld.u64 %rd586, [%rd152+-16];
add.s64 %rd709, %rd586, %rd709;

BB59_233:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p173, %r1, 4;
@%p173 bra BB59_235;

ld.u64 %rd587, [%rd152+-32];
add.s64 %rd709, %rd587, %rd709;

BB59_235:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p174, %r1, 8;
@%p174 bra BB59_237;

ld.u64 %rd588, [%rd152+-64];
add.s64 %rd709, %rd588, %rd709;

BB59_237:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p175, %r1, 16;
@%p175 bra BB59_239;

ld.u64 %rd589, [%rd152+-128];
add.s64 %rd709, %rd589, %rd709;

BB59_239:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p176, %r1, 32;
@%p176 bra BB59_241;

ld.u64 %rd590, [%rd152+-256];
add.s64 %rd709, %rd590, %rd709;

BB59_241:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p177, %r1, 64;
@%p177 bra BB59_243;

ld.u64 %rd591, [%rd152+-512];
add.s64 %rd709, %rd591, %rd709;

BB59_243:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p178, %r1, 128;
@%p178 bra BB59_245;

ld.u64 %rd592, [%rd152+-1024];
add.s64 %rd709, %rd592, %rd709;

BB59_245:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p179, %r1, 256;
@%p179 bra BB59_247;

ld.u64 %rd593, [%rd152+-2048];
add.s64 %rd709, %rd593, %rd709;

BB59_247:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
ld.u64 %rd747, [%rd35+4088];
mov.u64 %rd735, %rd154;
@%p1 bra BB59_249;

ld.u64 %rd735, [%rd152+-8];

BB59_249:
bar.sync 0;
st.u64 [%rd152], %rd735;
bar.sync 0;
bra.uni BB59_250;

BB59_182:
@%p26 bra BB59_184;

ld.u64 %rd570, [%rd35];
add.s64 %rd571, %rd570, %rd154;
st.u64 [%rd35], %rd571;

BB59_184:
setp.ge.s32	%p138, %r1, %r90;
mov.u64 %rd745, %rd154;
@%p138 bra BB59_186;

ld.u64 %rd185, [%rd152];
mov.u64 %rd745, %rd185;

BB59_186:
mov.u64 %rd726, %rd745;
mov.u64 %rd744, %rd726;
bar.sync 0;
setp.le.s32	%p139, %r1, %r90;
setp.gt.s32	%p140, %r1, 0;
and.pred %p141, %p139, %p140;
@!%p141 bra BB59_188;
bra.uni BB59_187;

BB59_187:
ld.u64 %rd572, [%rd152+-8];
add.s64 %rd744, %rd572, %rd744;

BB59_188:
mov.u64 %rd743, %rd744;
bar.sync 0;
@%p138 bra BB59_190;

st.u64 [%rd152], %rd743;

BB59_190:
setp.gt.s32	%p15, %r1, 1;
bar.sync 0;
add.s32 %r74, %r1, -2;
setp.lt.s32	%p143, %r74, %r90;
and.pred %p144, %p143, %p15;
@!%p144 bra BB59_192;
bra.uni BB59_191;

BB59_191:
ld.u64 %rd573, [%rd152+-16];
add.s64 %rd743, %rd573, %rd743;

BB59_192:
mov.u64 %rd742, %rd743;
bar.sync 0;
@%p138 bra BB59_194;

st.u64 [%rd152], %rd742;

BB59_194:
setp.gt.s32	%p16, %r1, 3;
bar.sync 0;
add.s32 %r75, %r1, -4;
setp.lt.s32	%p146, %r75, %r90;
and.pred %p147, %p146, %p16;
@!%p147 bra BB59_196;
bra.uni BB59_195;

BB59_195:
ld.u64 %rd574, [%rd152+-32];
add.s64 %rd742, %rd574, %rd742;

BB59_196:
mov.u64 %rd741, %rd742;
bar.sync 0;
@%p138 bra BB59_198;

st.u64 [%rd152], %rd741;

BB59_198:
setp.gt.s32	%p17, %r1, 7;
bar.sync 0;
add.s32 %r76, %r1, -8;
setp.lt.s32	%p149, %r76, %r90;
and.pred %p150, %p149, %p17;
@!%p150 bra BB59_200;
bra.uni BB59_199;

BB59_199:
ld.u64 %rd575, [%rd152+-64];
add.s64 %rd741, %rd575, %rd741;

BB59_200:
mov.u64 %rd740, %rd741;
bar.sync 0;
@%p138 bra BB59_202;

st.u64 [%rd152], %rd740;

BB59_202:
setp.gt.s32	%p18, %r1, 15;
bar.sync 0;
add.s32 %r77, %r1, -16;
setp.lt.s32	%p152, %r77, %r90;
and.pred %p153, %p152, %p18;
@!%p153 bra BB59_204;
bra.uni BB59_203;

BB59_203:
ld.u64 %rd576, [%rd152+-128];
add.s64 %rd740, %rd576, %rd740;

BB59_204:
mov.u64 %rd739, %rd740;
bar.sync 0;
@%p138 bra BB59_206;

st.u64 [%rd152], %rd739;

BB59_206:
setp.gt.s32	%p19, %r1, 31;
bar.sync 0;
add.s32 %r78, %r1, -32;
setp.lt.s32	%p155, %r78, %r90;
and.pred %p156, %p155, %p19;
@!%p156 bra BB59_208;
bra.uni BB59_207;

BB59_207:
ld.u64 %rd577, [%rd152+-256];
add.s64 %rd739, %rd577, %rd739;

BB59_208:
mov.u64 %rd738, %rd739;
bar.sync 0;
@%p138 bra BB59_210;

st.u64 [%rd152], %rd738;

BB59_210:
setp.gt.s32	%p20, %r1, 63;
bar.sync 0;
add.s32 %r79, %r1, -64;
setp.lt.s32	%p158, %r79, %r90;
and.pred %p159, %p158, %p20;
@!%p159 bra BB59_212;
bra.uni BB59_211;

BB59_211:
ld.u64 %rd578, [%rd152+-512];
add.s64 %rd738, %rd578, %rd738;

BB59_212:
mov.u64 %rd737, %rd738;
bar.sync 0;
@%p138 bra BB59_214;

st.u64 [%rd152], %rd737;

BB59_214:
setp.gt.s32	%p21, %r1, 127;
bar.sync 0;
add.s32 %r80, %r1, -128;
setp.lt.s32	%p161, %r80, %r90;
and.pred %p162, %p161, %p21;
@!%p162 bra BB59_216;
bra.uni BB59_215;

BB59_215:
ld.u64 %rd579, [%rd152+-1024];
add.s64 %rd737, %rd579, %rd737;

BB59_216:
mov.u64 %rd736, %rd737;
bar.sync 0;
@%p138 bra BB59_218;

st.u64 [%rd152], %rd736;

BB59_218:
setp.gt.s32	%p22, %r1, 255;
bar.sync 0;
add.s32 %r81, %r1, -256;
setp.lt.s32	%p164, %r81, %r90;
and.pred %p165, %p164, %p22;
@!%p165 bra BB59_220;
bra.uni BB59_219;

BB59_219:
ld.u64 %rd580, [%rd152+-2048];
add.s64 %rd736, %rd580, %rd736;

BB59_220:
bar.sync 0;
@%p138 bra BB59_222;

st.u64 [%rd152], %rd736;

BB59_222:
setp.lt.s32	%p23, %r1, %r90;
bar.sync 0;
add.s32 %r82, %r90, -1;
mul.wide.s32 %rd581, %r82, 8;
add.s64 %rd582, %rd35, %rd581;
ld.u64 %rd747, [%rd582];
not.pred %p167, %p23;
or.pred %p169, %p1, %p167;
selp.b64	%rd708, %rd154, %rd736, %p23;
@%p169 bra BB59_224;

ld.u64 %rd708, [%rd152+-8];

BB59_224:
bar.sync 0;
@%p138 bra BB59_226;

st.u64 [%rd152], %rd708;

BB59_226:
bar.sync 0;

BB59_250:
mov.u64 %rd746, %rd747;
@%p131 bra BB59_252;

ld.u64 %rd761, [%rd152];

BB59_252:
add.u64 %rd594, %SP, 0;
cvta.to.local.u64 %rd234, %rd594;
bar.sync 0;
mul.wide.s32 %rd595, %r12, 8;
add.s64 %rd236, %rd234, %rd595;
setp.ge.u64	%p182, %rd234, %rd236;
@%p182 bra BB59_254;

ld.local.u64 %rd598, [%rd234];
add.s64 %rd761, %rd598, %rd761;
mul.lo.s32 %r83, %r1, 3;
mul.wide.s32 %rd599, %r83, 8;
add.s64 %rd600, %rd35, %rd599;
st.u64 [%rd600], %rd761;

BB59_254:
add.s64 %rd239, %rd234, 8;
setp.ge.u64	%p183, %rd239, %rd236;
@%p183 bra BB59_256;

ld.local.u64 %rd603, [%rd234+8];
add.s64 %rd761, %rd603, %rd761;
mul.lo.s32 %r84, %r1, 3;
mul.wide.s32 %rd604, %r84, 8;
add.s64 %rd605, %rd35, %rd604;
st.u64 [%rd605+8], %rd761;

BB59_256:
add.s64 %rd606, %rd239, 8;
setp.ge.u64	%p184, %rd606, %rd236;
@%p184 bra BB59_258;

ld.local.u64 %rd609, [%rd234+16];
add.s64 %rd610, %rd609, %rd761;
mul.lo.s32 %r85, %r1, 3;
mul.wide.s32 %rd611, %r85, 8;
add.s64 %rd612, %rd35, %rd611;
st.u64 [%rd612+16], %rd610;

BB59_258:
bar.sync 0;
@%p120 bra BB59_269;
bra.uni BB59_259;

BB59_269:
mul.wide.s32 %rd625, %r1, 8;
add.s64 %rd626, %rd687, %rd625;
ld.u64 %rd627, [%rd152];
st.global.u64 [%rd626], %rd627;
ld.u64 %rd628, [%rd152+4096];
st.global.u64 [%rd626+4096], %rd628;
ld.u64 %rd629, [%rd152+8192];
st.global.u64 [%rd626+8192], %rd629;
bra.uni BB59_270;

BB59_259:
mov.u64 %rd762, 0;
setp.ge.u64	%p185, %rd35, %rd173;
mov.u64 %rd763, %rd500;
@%p185 bra BB59_270;

BB59_260:
mov.u64 %rd244, %rd763;
add.s64 %rd614, %rd35, %rd762;
sub.s64 %rd245, %rd173, %rd614;
setp.gt.s64	%p186, %rd245, 12280;
add.s64 %rd246, %rd35, %rd244;
add.s64 %rd247, %rd687, %rd244;
@%p186 bra BB59_267;
bra.uni BB59_261;

BB59_267:
ld.u64 %rd621, [%rd246];
st.global.u64 [%rd247], %rd621;
ld.u64 %rd622, [%rd246+4096];
st.global.u64 [%rd247+4096], %rd622;
ld.u64 %rd623, [%rd246+8192];
st.global.u64 [%rd247+8192], %rd623;
bra.uni BB59_268;

BB59_261:
shr.s64 %rd248, %rd245, 3;
cvt.s64.s32	%rd615, %r1;
setp.ge.s64	%p187, %rd615, %rd248;
@%p187 bra BB59_263;

ld.u64 %rd616, [%rd246];
st.global.u64 [%rd247], %rd616;

BB59_263:
add.s32 %r86, %r1, 512;
cvt.s64.s32	%rd617, %r86;
setp.ge.s64	%p188, %rd617, %rd248;
@%p188 bra BB59_265;

ld.u64 %rd618, [%rd246+4096];
st.global.u64 [%rd247+4096], %rd618;

BB59_265:
add.s32 %r87, %r1, 1024;
cvt.s64.s32	%rd619, %r87;
setp.ge.s64	%p189, %rd619, %rd248;
@%p189 bra BB59_268;

ld.u64 %rd620, [%rd246+8192];
st.global.u64 [%rd247+8192], %rd620;

BB59_268:
add.s64 %rd249, %rd244, 12288;
add.s64 %rd762, %rd762, 12288;
add.s64 %rd624, %rd35, %rd762;
setp.lt.u64	%p190, %rd624, %rd173;
mov.u64 %rd763, %rd249;
@%p190 bra BB59_260;

BB59_270:
bar.sync 0;
add.s64 %rd703, %rd156, 12288;
add.s64 %rd687, %rd687, 12288;
add.s64 %rd684, %rd155, 12288;
mov.u64 %rd696, %rd684;
sub.s64 %rd630, %rd684, %rd31;
setp.lt.s64	%p191, %rd630, 0;
@%p191 bra BB59_151;

BB59_271:
@%p26 bra BB59_287;


	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r88, 1, 0, p; 
} 


	setp.eq.s32	%p193, %r88, 0;
@%p193 bra BB59_286;

mov.u64 %rd632, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd633, %rd632;
sub.s64 %rd256, %rd35, %rd633;
setp.eq.s64	%p194, %rd35, 0;
@%p194 bra BB59_287;

add.s64 %rd634, %rd256, -16;
add.s64 %rd636, %rd632, %rd634;
add.s64 %rd258, %rd633, %rd634;
ld.shared.u8 %rs30, [%rd636];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd636], %rs31;
ld.shared.u64 %rd259, [%rd636+8];
setp.eq.s64	%p195, %rd259, 0;
mov.u64 %rd767, %rd258;
@%p195 bra BB59_280;

mov.u64 %rd260, %rd258;
ld.u8 %rs32, [%rd259];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p196, %rs33, 1;
mov.u64 %rd767, %rd260;
@!%p196 bra BB59_280;
bra.uni BB59_276;

BB59_276:
ld.u64 %rd262, [%rd259];
shr.u64 %rd263, %rd262, 1;
add.s64 %rd264, %rd259, 16;
add.s64 %rd265, %rd264, %rd263;
ld.shared.u64 %rd638, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p197, %rd265, %rd638;
mov.u64 %rd767, %rd259;
@%p197 bra BB59_280;

ld.u8 %rs34, [%rd265];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p198, %rs35, 1;
mov.u64 %rd764, %rd259;
mov.u64 %rd767, %rd764;
@!%p198 bra BB59_280;
bra.uni BB59_278;

BB59_278:
ld.u64 %rd639, [%rd265];
shr.u64 %rd640, %rd639, 1;
add.s64 %rd641, %rd640, %rd263;
add.s64 %rd642, %rd641, 16;
shl.b64 %rd643, %rd642, 1;
and.b64 %rd644, %rd262, 1;
or.b64 %rd645, %rd643, %rd644;
st.u64 [%rd259], %rd645;
and.b64 %rd266, %rd642, 9223372036854775807;
add.s64 %rd646, %rd264, %rd266;
ld.shared.u64 %rd647, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p199, %rd646, %rd647;
mov.u64 %rd765, %rd259;
mov.u64 %rd767, %rd765;
@%p199 bra BB59_280;

add.s64 %rd648, %rd266, %rd264;
st.u64 [%rd648+8], %rd259;
mov.u64 %rd767, %rd259;

BB59_280:
ld.u64 %rd269, [%rd767];
shr.u64 %rd270, %rd269, 1;
add.s64 %rd271, %rd767, 16;
add.s64 %rd272, %rd271, %rd270;
ld.shared.u64 %rd649, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p200, %rd272, %rd649;
@%p200 bra BB59_284;

ld.u8 %rs36, [%rd272];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p201, %rs37, 1;
@!%p201 bra BB59_287;
bra.uni BB59_282;

BB59_282:
ld.u64 %rd650, [%rd272];
shr.u64 %rd651, %rd650, 1;
add.s64 %rd652, %rd651, %rd270;
add.s64 %rd653, %rd652, 16;
shl.b64 %rd654, %rd653, 1;
and.b64 %rd655, %rd269, 1;
or.b64 %rd656, %rd654, %rd655;
st.u64 [%rd767], %rd656;
and.b64 %rd273, %rd653, 9223372036854775807;
add.s64 %rd657, %rd271, %rd273;
ld.shared.u64 %rd658, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p202, %rd657, %rd658;
@%p202 bra BB59_287;

add.s64 %rd659, %rd273, %rd271;
st.u64 [%rd659+8], %rd767;
bra.uni BB59_287;

BB59_286:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
call.uni 
free, 
(
param0
);


	}

BB59_287:
bar.sync 0;

BB59_288:
ret;

BB59_284:
setp.lt.u64	%p203, %rd272, %rd767;
@%p203 bra BB59_287;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd767;
bra.uni BB59_287;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB60_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd12;

BB60_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB60_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB60_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB60_4;

BB60_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB61_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd19;

BB61_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB61_4;

BB61_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB61_3;

BB61_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_NS_4plusIlEENS_9null_typeESX_SX_SX_SX_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_NS_4plusIlEENS_9null_typeESX_SX_SX_SX_EEEEEEEEvT0__param_0[104]
)
.maxntid 128, 1, 1
{
.reg .pred %p<71>;
.reg .b16 %rs<48>;
.reg .b32 %r<81>;
.reg .b64 %rd<299>;


ld.param.v2.u32 {%r37, %r38}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_NS_4plusIlEENS_9null_typeESX_SX_SX_SX_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r39, %r40}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_NS_4plusIlEENS_9null_typeESX_SX_SX_SX_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd118, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_NS_4plusIlEENS_9null_typeESX_SX_SX_SX_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_NS_4plusIlEENS_9null_typeESX_SX_SX_SX_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd116, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_NS_4plusIlEENS_9null_typeESX_SX_SX_SX_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd115, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_NS_4plusIlEENS_9null_typeESX_SX_SX_SX_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd113, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_NS_4plusIlEENS_9null_typeESX_SX_SX_SX_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd112, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_NS_4plusIlEENS_9null_typeESX_SX_SX_SX_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %ctaid.x;
mov.u32 %r43, %tid.x;
setp.ne.s32	%p5, %r43, 0;
mov.u64 %rd119, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd120, %rd119;
setp.eq.s64	%p6, %rd120, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB62_2;

cvt.s64.s32	%rd121, %r39;
mov.u32 %r44, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r44;
mov.u64 %rd122, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd123, %rd122;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd123;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd121;

BB62_2:
cvta.to.global.u64 %rd3, %rd112;
add.s32 %r3, %r1, %r38;
bar.sync 0;
cvt.s64.s32	%rd7, %r3;
mul.lo.s64 %rd125, %rd7, %rd115;
min.s64 %rd8, %rd1, %rd7;
add.s64 %rd126, %rd8, %rd125;
setp.lt.s64	%p8, %rd7, %rd1;
selp.u64	%rd127, 1, 0, %p8;
add.s64 %rd128, %rd127, %rd115;
add.s64 %rd129, %rd128, %rd126;
mul.lo.s64 %rd130, %rd126, %rd116;
mul.lo.s64 %rd131, %rd129, %rd116;
min.s64 %rd132, %rd131, %rd113;
add.s64 %rd9, %rd132, -1;
shl.b64 %rd133, %rd132, 3;
add.s64 %rd134, %rd133, %rd3;
ld.global.u64 %rd294, [%rd134+-8];
sub.s64 %rd135, %rd9, %rd130;
cvt.u32.u64	%r4, %rd135;
mov.u16 %rs46, 0;
setp.lt.s32	%p9, %r4, 1;
@%p9 bra BB62_28;

shl.b64 %rd137, %rd9, 3;
add.s64 %rd11, %rd112, %rd137;
add.s32 %r46, %r38, %r1;
cvt.s64.s32	%rd138, %r46;
mul.lo.s64 %rd139, %rd115, %rd138;
add.s64 %rd140, %rd8, %rd139;
mul.lo.s64 %rd141, %rd116, %rd140;
shl.b64 %rd269, %rd141, 3;
mov.u16 %rs45, 0;
mov.u32 %r78, 0;

BB62_4:
mul.wide.s32 %rd143, %r43, 8;
add.s64 %rd24, %rd3, %rd143;
add.s64 %rd144, %rd112, %rd269;
sub.s64 %rd145, %rd11, %rd144;
shr.u64 %rd146, %rd145, 3;
cvt.u32.u64	%r48, %rd146;
setp.lt.s32	%p10, %r48, 1152;
mov.u32 %r49, 1152;
min.s32 %r6, %r48, %r49;
@%p10 bra BB62_6;
bra.uni BB62_5;

BB62_6:
mov.u32 %r79, 0;
setp.ge.s32	%p11, %r43, %r6;
@%p11 bra BB62_8;

add.s64 %rd148, %rd24, %rd269;
ld.global.u64 %rd271, [%rd148];
mov.u32 %r79, 1;

BB62_8:
add.s32 %r55, %r43, 128;
setp.ge.s32	%p12, %r55, %r6;
@%p12 bra BB62_10;

add.s64 %rd149, %rd24, %rd269;
ld.global.u64 %rd272, [%rd149+1024];
add.s32 %r79, %r79, 1;

BB62_10:
add.s32 %r57, %r43, 256;
setp.ge.s32	%p13, %r57, %r6;
@%p13 bra BB62_12;

add.s64 %rd150, %rd24, %rd269;
ld.global.u64 %rd273, [%rd150+2048];
add.s32 %r79, %r79, 1;

BB62_12:
add.s32 %r59, %r43, 384;
setp.ge.s32	%p14, %r59, %r6;
@%p14 bra BB62_14;

add.s64 %rd151, %rd24, %rd269;
ld.global.u64 %rd274, [%rd151+3072];
add.s32 %r79, %r79, 1;

BB62_14:
add.s32 %r61, %r43, 512;
setp.ge.s32	%p15, %r61, %r6;
@%p15 bra BB62_16;

add.s64 %rd152, %rd24, %rd269;
ld.global.u64 %rd275, [%rd152+4096];
add.s32 %r79, %r79, 1;

BB62_16:
add.s32 %r63, %r43, 640;
setp.ge.s32	%p16, %r63, %r6;
@%p16 bra BB62_18;

add.s64 %rd153, %rd24, %rd269;
ld.global.u64 %rd276, [%rd153+5120];
add.s32 %r79, %r79, 1;

BB62_18:
add.s32 %r65, %r43, 768;
setp.ge.s32	%p17, %r65, %r6;
@%p17 bra BB62_20;

add.s64 %rd154, %rd24, %rd269;
ld.global.u64 %rd277, [%rd154+6144];
add.s32 %r79, %r79, 1;

BB62_20:
add.s32 %r67, %r43, 896;
setp.ge.s32	%p18, %r67, %r6;
@%p18 bra BB62_22;

add.s64 %rd155, %rd24, %rd269;
ld.global.u64 %rd278, [%rd155+7168];
add.s32 %r79, %r79, 1;

BB62_22:
add.s32 %r69, %r43, 1024;
setp.ge.s32	%p19, %r69, %r6;
@%p19 bra BB62_24;

add.s64 %rd156, %rd24, %rd269;
ld.global.u64 %rd270, [%rd156+8192];
add.s32 %r79, %r79, 1;
bra.uni BB62_24;

BB62_5:
add.s64 %rd147, %rd24, %rd269;
ld.global.u64 %rd271, [%rd147];
ld.global.u64 %rd272, [%rd147+1024];
ld.global.u64 %rd273, [%rd147+2048];
ld.global.u64 %rd274, [%rd147+3072];
ld.global.u64 %rd275, [%rd147+4096];
ld.global.u64 %rd276, [%rd147+5120];
ld.global.u64 %rd277, [%rd147+6144];
ld.global.u64 %rd278, [%rd147+7168];
ld.global.u64 %rd270, [%rd147+8192];
mov.u32 %r79, 9;

BB62_24:
and.b16 %rs27, %rs45, 255;
setp.eq.s16	%p20, %rs27, 0;
@%p20 bra BB62_26;
bra.uni BB62_25;

BB62_26:
mul.wide.u32 %rd174, %r79, 8;
add.s64 %rd175, %rd174, 34359738360;
shr.u64 %rd176, %rd175, 3;
cvt.u32.u64	%r70, %rd176;
setp.gt.s32	%p30, %r70, 0;
selp.b64	%rd177, %rd272, 0, %p30;
add.s64 %rd178, %rd271, %rd177;
setp.gt.s32	%p31, %r70, 1;
selp.b64	%rd179, %rd273, 0, %p31;
add.s64 %rd180, %rd178, %rd179;
setp.gt.s32	%p32, %r70, 2;
selp.b64	%rd181, %rd274, 0, %p32;
add.s64 %rd182, %rd180, %rd181;
setp.gt.s32	%p33, %r70, 3;
selp.b64	%rd183, %rd275, 0, %p33;
add.s64 %rd184, %rd182, %rd183;
setp.gt.s32	%p34, %r70, 4;
selp.b64	%rd185, %rd276, 0, %p34;
add.s64 %rd186, %rd184, %rd185;
setp.gt.s32	%p35, %r70, 5;
selp.b64	%rd187, %rd277, 0, %p35;
add.s64 %rd188, %rd186, %rd187;
setp.gt.s32	%p36, %r70, 6;
selp.b64	%rd189, %rd278, 0, %p36;
add.s64 %rd190, %rd188, %rd189;
setp.gt.s32	%p37, %r70, 7;
selp.b64	%rd191, %rd270, 0, %p37;
add.s64 %rd279, %rd190, %rd191;
bra.uni BB62_27;

BB62_25:
setp.gt.s32	%p21, %r79, 0;
selp.b64	%rd157, %rd271, 0, %p21;
add.s64 %rd158, %rd279, %rd157;
setp.gt.s32	%p22, %r79, 1;
selp.b64	%rd159, %rd272, 0, %p22;
add.s64 %rd160, %rd158, %rd159;
setp.gt.s32	%p23, %r79, 2;
selp.b64	%rd161, %rd273, 0, %p23;
add.s64 %rd162, %rd160, %rd161;
setp.gt.s32	%p24, %r79, 3;
selp.b64	%rd163, %rd274, 0, %p24;
add.s64 %rd164, %rd162, %rd163;
setp.gt.s32	%p25, %r79, 4;
selp.b64	%rd165, %rd275, 0, %p25;
add.s64 %rd166, %rd164, %rd165;
setp.gt.s32	%p26, %r79, 5;
selp.b64	%rd167, %rd276, 0, %p26;
add.s64 %rd168, %rd166, %rd167;
setp.gt.s32	%p27, %r79, 6;
selp.b64	%rd169, %rd277, 0, %p27;
add.s64 %rd170, %rd168, %rd169;
setp.gt.s32	%p28, %r79, 7;
selp.b64	%rd171, %rd278, 0, %p28;
add.s64 %rd172, %rd170, %rd171;
setp.gt.s32	%p29, %r79, 8;
selp.b64	%rd173, %rd270, 0, %p29;
add.s64 %rd279, %rd172, %rd173;

BB62_27:
add.s64 %rd269, %rd269, 9216;
add.s32 %r78, %r78, 1152;
setp.lt.s32	%p38, %r78, %r4;
mov.u16 %rs46, 1;
mov.u16 %rs45, %rs46;
@%p38 bra BB62_4;

BB62_28:
bar.sync 0;
@%p5 bra BB62_49;

ld.shared.u64 %rd65, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
mov.u64 %rd285, %rd65;
mov.u64 %rd280, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd287, %rd280;
setp.eq.s64	%p40, %rd65, %rd287;
@%p40 bra BB62_33;

mov.u64 %rd286, %rd285;

BB62_31:
mov.u64 %rd282, %rd287;
mov.u64 %rd285, %rd286;
mov.u64 %rd286, %rd282;
ld.shared.u8 %rs30, [%rd280];
and.b16 %rs31, %rs30, 1;
setp.eq.b16	%p41, %rs31, 1;
not.pred %p42, %p41;
ld.shared.u64 %rd70, [%rd280];
setp.lt.u64	%p43, %rd70, 2048;
or.pred %p44, %p42, %p43;
@!%p44 bra BB62_33;
bra.uni BB62_32;

BB62_32:
shr.u64 %rd194, %rd70, 1;
add.s64 %rd195, %rd280, %rd194;
add.s64 %rd280, %rd195, 16;
add.s64 %rd196, %rd286, %rd194;
add.s64 %rd287, %rd196, 16;
setp.ne.s64	%p45, %rd287, %rd65;
mov.u64 %rd285, %rd286;
@%p45 bra BB62_31;

BB62_33:
setp.eq.s64	%p47, %rd285, %rd65;
mov.pred %p70, 0;
@%p47 bra BB62_35;

ld.u64 %rd198, [%rd285];
shr.u64 %rd199, %rd198, 1;
add.s64 %rd200, %rd285, %rd199;
add.s64 %rd291, %rd200, 16;
setp.ne.s64	%p70, %rd291, %rd65;

BB62_35:
@%p70 bra BB62_41;
bra.uni BB62_36;

BB62_41:
ld.u64 %rd81, [%rd291];
and.b64 %rd215, %rd81, -32;
setp.eq.s64	%p51, %rd215, 2048;
cvt.u16.u64	%rs47, %rd81;
@%p51 bra BB62_44;

add.s64 %rd82, %rd291, 16;
ld.u64 %rd216, [%rd291+1040];
and.b64 %rd217, %rd216, 1;
add.s64 %rd218, %rd81, -2080;
and.b64 %rd219, %rd218, -2;
or.b64 %rd220, %rd217, %rd219;
st.u64 [%rd291+1040], %rd220;
st.u64 [%rd291+1048], %rd291;
cvt.u16.u64	%rs33, %rd218;
or.b16 %rs34, %rs33, 1;
and.b64 %rd221, %rd81, 1;
or.b64 %rd222, %rd221, 2048;
st.u64 [%rd291], %rd222;
st.u8 [%rd291+1040], %rs34;
ld.u64 %rd223, [%rd291+1040];
shr.u64 %rd83, %rd223, 1;
add.s64 %rd224, %rd83, %rd82;
add.s64 %rd225, %rd224, 1040;
ld.shared.u64 %rd226, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p52, %rd225, %rd226;
cvt.u16.u64	%rs35, %rd81;
and.b16 %rs47, %rs35, 1;
@%p52 bra BB62_44;

add.s64 %rd227, %rd82, 1024;
st.u64 [%rd224+1048], %rd227;
ld.u8 %rs47, [%rd291];

BB62_44:
and.b16 %rs36, %rs47, 254;
st.u8 [%rd291], %rs36;
bra.uni BB62_45;

BB62_36:
mov.u64 %rd202, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd203, %rd202;
sub.s64 %rd204, %rd65, %rd203;
add.s64 %rd205, %rd204, 1040;
ld.shared.u64 %rd206, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16];
setp.gt.u64	%p48, %rd205, %rd206;
mov.u64 %rd289, -1;
mov.u64 %rd290, %rd65;
@%p48 bra BB62_38;

add.s64 %rd76, %rd65, 1040;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd76;
mov.u64 %rd289, %rd76;
mov.u64 %rd290, %rd76;

BB62_38:
mov.u64 %rd77, %rd290;
setp.eq.s64	%p49, %rd289, -1;
@%p49 bra BB62_40;

mov.u64 %rd207, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd208, %rd207;
sub.s64 %rd209, %rd65, %rd208;
add.s64 %rd210, %rd207, %rd209;
ld.shared.u64 %rd211, [%rd210];
and.b64 %rd212, %rd211, 1;
or.b64 %rd213, %rd212, 2048;
st.shared.u64 [%rd210], %rd213;
st.shared.u64 [%rd210+8], %rd285;
mov.u16 %rs32, 0;
st.shared.u8 [%rd210], %rs32;

BB62_40:
mov.u64 %rd291, %rd65;
setp.eq.s64	%p50, %rd65, %rd77;
mov.u64 %rd292, 0;
@%p50 bra BB62_46;

BB62_45:
add.s64 %rd292, %rd291, 16;

BB62_46:
mov.u64 %rd293, %rd292;
setp.ne.s64	%p53, %rd292, 0;
@%p53 bra BB62_48;

mov.u64 %rd229, 1024;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd229;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd293, [retval0+0];


	}

BB62_48:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result], %rd293;

BB62_49:
bar.sync 0;
ld.shared.u64 %rd90, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result];
mul.wide.s32 %rd230, %r43, 8;
add.s64 %rd91, %rd90, %rd230;
setp.eq.s16	%p54, %rs46, 0;
@%p54 bra BB62_51;

st.u64 [%rd91], %rd279;

BB62_51:
bar.sync 0;
mov.u32 %r72, 128;
min.s32 %r26, %r4, %r72;
setp.lt.s32	%p55, %r26, 2;
@%p55 bra BB62_56;

not.b32 %r27, %r43;
mov.u32 %r80, %r26;

BB62_53:
mov.u32 %r28, %r80;
shr.s32 %r29, %r28, 1;
setp.ge.s32	%p56, %r43, %r29;
@%p56 bra BB62_55;

add.s32 %r74, %r28, %r27;
mul.wide.s32 %rd231, %r74, 8;
add.s64 %rd232, %rd90, %rd231;
ld.u64 %rd233, [%rd232];
ld.u64 %rd234, [%rd91];
add.s64 %rd235, %rd233, %rd234;
st.u64 [%rd91], %rd235;

BB62_55:
bar.sync 0;
sub.s32 %r30, %r28, %r29;
setp.gt.s32	%p57, %r30, 1;
mov.u32 %r80, %r30;
@%p57 bra BB62_53;

BB62_56:
bar.sync 0;
setp.lt.s32	%p58, %r26, 1;
@%p58 bra BB62_58;

ld.u64 %rd236, [%rd90];
add.s64 %rd294, %rd236, %rd294;

BB62_58:
setp.eq.s32	%p3, %r43, 0;
bar.sync 0;
@!%p3 bra BB62_74;
bra.uni BB62_59;

BB62_59:

	{ 
.reg .pred p; 
isspacep.shared p, %rd90; 
selp.u32 %r76, 1, 0, p; 
} 


	setp.eq.s32	%p59, %r76, 0;
@%p59 bra BB62_73;

mov.u64 %rd238, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd239, %rd238;
sub.s64 %rd94, %rd90, %rd239;
setp.eq.s64	%p60, %rd90, 0;
@%p60 bra BB62_74;

add.s64 %rd240, %rd94, -16;
add.s64 %rd242, %rd238, %rd240;
add.s64 %rd96, %rd239, %rd240;
ld.shared.u8 %rs37, [%rd242];
or.b16 %rs38, %rs37, 1;
st.shared.u8 [%rd242], %rs38;
ld.shared.u64 %rd97, [%rd242+8];
setp.eq.s64	%p61, %rd97, 0;
mov.u64 %rd298, %rd96;
@%p61 bra BB62_67;

mov.u64 %rd98, %rd96;
ld.u8 %rs39, [%rd97];
and.b16 %rs40, %rs39, 1;
setp.eq.b16	%p62, %rs40, 1;
mov.u64 %rd298, %rd98;
@!%p62 bra BB62_67;
bra.uni BB62_63;

BB62_63:
ld.u64 %rd100, [%rd97];
shr.u64 %rd101, %rd100, 1;
add.s64 %rd102, %rd97, 16;
add.s64 %rd103, %rd102, %rd101;
ld.shared.u64 %rd244, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p63, %rd103, %rd244;
mov.u64 %rd298, %rd97;
@%p63 bra BB62_67;

ld.u8 %rs41, [%rd103];
and.b16 %rs42, %rs41, 1;
setp.eq.b16	%p64, %rs42, 1;
mov.u64 %rd295, %rd97;
mov.u64 %rd298, %rd295;
@!%p64 bra BB62_67;
bra.uni BB62_65;

BB62_65:
ld.u64 %rd245, [%rd103];
shr.u64 %rd246, %rd245, 1;
add.s64 %rd247, %rd246, %rd101;
add.s64 %rd248, %rd247, 16;
shl.b64 %rd249, %rd248, 1;
and.b64 %rd250, %rd100, 1;
or.b64 %rd251, %rd249, %rd250;
st.u64 [%rd97], %rd251;
and.b64 %rd104, %rd248, 9223372036854775807;
add.s64 %rd252, %rd102, %rd104;
ld.shared.u64 %rd253, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p65, %rd252, %rd253;
mov.u64 %rd296, %rd97;
mov.u64 %rd298, %rd296;
@%p65 bra BB62_67;

add.s64 %rd254, %rd104, %rd102;
st.u64 [%rd254+8], %rd97;
mov.u64 %rd298, %rd97;

BB62_67:
ld.u64 %rd107, [%rd298];
shr.u64 %rd108, %rd107, 1;
add.s64 %rd109, %rd298, 16;
add.s64 %rd110, %rd109, %rd108;
ld.shared.u64 %rd255, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p66, %rd110, %rd255;
@%p66 bra BB62_71;

ld.u8 %rs43, [%rd110];
and.b16 %rs44, %rs43, 1;
setp.eq.b16	%p67, %rs44, 1;
@!%p67 bra BB62_74;
bra.uni BB62_69;

BB62_69:
ld.u64 %rd256, [%rd110];
shr.u64 %rd257, %rd256, 1;
add.s64 %rd258, %rd257, %rd108;
add.s64 %rd259, %rd258, 16;
shl.b64 %rd260, %rd259, 1;
and.b64 %rd261, %rd107, 1;
or.b64 %rd262, %rd260, %rd261;
st.u64 [%rd298], %rd262;
and.b64 %rd111, %rd259, 9223372036854775807;
add.s64 %rd263, %rd109, %rd111;
ld.shared.u64 %rd264, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p68, %rd263, %rd264;
@%p68 bra BB62_74;

add.s64 %rd265, %rd111, %rd109;
st.u64 [%rd265+8], %rd298;
bra.uni BB62_74;

BB62_73:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd90;
call.uni 
free, 
(
param0
);


	}

BB62_74:
bar.sync 0;
@!%p3 bra BB62_76;
bra.uni BB62_75;

BB62_75:
cvta.to.global.u64 %rd266, %rd118;
shl.b64 %rd267, %rd7, 3;
add.s64 %rd268, %rd266, %rd267;
st.global.u64 [%rd268], %rd294;

BB62_76:
ret;

BB62_71:
setp.lt.u64	%p69, %rd110, %rd298;
@%p69 bra BB62_74;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd298;
bra.uni BB62_74;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0[72]
)
.maxntid 256, 1, 1
{
.local .align 8 .b8 __local_depot63[24];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<195>;
.reg .b16 %rs<39>;
.reg .b32 %r<89>;
.reg .b64 %rd<753>;


mov.u64 %rd752, __local_depot63;
cvta.local.u64 %SP, %rd752;
ld.param.v2.u32 {%r24, %r25}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd267, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd268, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd268;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p24, %r1, 0;
mov.u64 %rd269, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd270, %rd269;
setp.eq.s64	%p25, %rd270, 0;
or.pred %p26, %p24, %p25;
@%p26 bra BB63_2;

cvt.s64.s32	%rd271, %r24;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r28;
mov.u64 %rd272, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd273, %rd272;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd273;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd271;

BB63_2:
bar.sync 0;
bfe.s64 %rd274, %rd267, 0, 61;
setp.lt.s64	%p27, %rd274, 1;
@%p27 bra BB63_276;

ld.global.u64 %rd743, [%rd2];
bar.sync 0;
@%p24 bra BB63_5;

st.global.u64 [%rd3], %rd743;

BB63_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB63_26;
bra.uni BB63_6;

BB63_6:
ld.shared.u64 %rd6, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
mov.u64 %rd648, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd655, %rd648;
setp.eq.s64	%p29, %rd6, %rd655;
mov.u64 %rd653, %rd6;
@%p29 bra BB63_10;

mov.u64 %rd654, %rd653;

BB63_8:
mov.u64 %rd650, %rd655;
mov.u64 %rd653, %rd654;
mov.u64 %rd654, %rd650;
ld.shared.u8 %rs23, [%rd648];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p30, %rs24, 1;
not.pred %p31, %p30;
ld.shared.u64 %rd11, [%rd648];
setp.lt.u64	%p32, %rd11, 12288;
or.pred %p33, %p31, %p32;
@!%p33 bra BB63_10;
bra.uni BB63_9;

BB63_9:
shr.u64 %rd277, %rd11, 1;
add.s64 %rd278, %rd648, %rd277;
add.s64 %rd648, %rd278, 16;
add.s64 %rd279, %rd654, %rd277;
add.s64 %rd655, %rd279, 16;
setp.ne.s64	%p34, %rd655, %rd6;
mov.u64 %rd653, %rd654;
@%p34 bra BB63_8;

BB63_10:
setp.eq.s64	%p36, %rd653, %rd6;
mov.pred %p194, 0;
@%p36 bra BB63_12;

ld.u64 %rd281, [%rd653];
shr.u64 %rd282, %rd281, 1;
add.s64 %rd283, %rd653, %rd282;
add.s64 %rd659, %rd283, 16;
setp.ne.s64	%p194, %rd659, %rd6;

BB63_12:
@%p194 bra BB63_18;
bra.uni BB63_13;

BB63_18:
ld.u64 %rd22, [%rd659];
and.b64 %rd298, %rd22, -32;
setp.eq.s64	%p40, %rd298, 12288;
cvt.u16.u64	%rs38, %rd22;
@%p40 bra BB63_21;

add.s64 %rd23, %rd659, 16;
ld.u64 %rd299, [%rd659+6160];
and.b64 %rd300, %rd299, 1;
add.s64 %rd301, %rd22, -12320;
and.b64 %rd302, %rd301, -2;
or.b64 %rd303, %rd300, %rd302;
st.u64 [%rd659+6160], %rd303;
st.u64 [%rd659+6168], %rd659;
cvt.u16.u64	%rs26, %rd301;
or.b16 %rs27, %rs26, 1;
and.b64 %rd304, %rd22, 1;
or.b64 %rd305, %rd304, 12288;
st.u64 [%rd659], %rd305;
st.u8 [%rd659+6160], %rs27;
ld.u64 %rd306, [%rd659+6160];
shr.u64 %rd24, %rd306, 1;
add.s64 %rd307, %rd24, %rd23;
add.s64 %rd308, %rd307, 6160;
ld.shared.u64 %rd309, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p41, %rd308, %rd309;
cvt.u16.u64	%rs28, %rd22;
and.b16 %rs38, %rs28, 1;
@%p41 bra BB63_21;

add.s64 %rd310, %rd23, 6144;
st.u64 [%rd307+6168], %rd310;
ld.u8 %rs38, [%rd659];

BB63_21:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd659], %rs29;
bra.uni BB63_22;

BB63_13:
mov.u64 %rd285, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd286, %rd285;
sub.s64 %rd287, %rd6, %rd286;
add.s64 %rd288, %rd287, 6160;
ld.shared.u64 %rd289, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16];
setp.gt.u64	%p37, %rd288, %rd289;
mov.u64 %rd657, -1;
mov.u64 %rd658, %rd6;
@%p37 bra BB63_15;

add.s64 %rd17, %rd6, 6160;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd17;
mov.u64 %rd657, %rd17;
mov.u64 %rd658, %rd17;

BB63_15:
mov.u64 %rd18, %rd658;
setp.eq.s64	%p38, %rd657, -1;
@%p38 bra BB63_17;

mov.u64 %rd290, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd291, %rd290;
sub.s64 %rd292, %rd6, %rd291;
add.s64 %rd293, %rd290, %rd292;
ld.shared.u64 %rd294, [%rd293];
and.b64 %rd295, %rd294, 1;
or.b64 %rd296, %rd295, 12288;
st.shared.u64 [%rd293], %rd296;
st.shared.u64 [%rd293+8], %rd653;
mov.u16 %rs25, 0;
st.shared.u8 [%rd293], %rs25;

BB63_17:
mov.u64 %rd659, %rd6;
setp.eq.s64	%p39, %rd6, %rd18;
mov.u64 %rd660, 0;
@%p39 bra BB63_23;

BB63_22:
add.s64 %rd660, %rd659, 16;

BB63_23:
mov.u64 %rd661, %rd660;
setp.ne.s64	%p42, %rd660, 0;
@%p42 bra BB63_25;

mov.u64 %rd312, 6144;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd312;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd661, [retval0+0];


	}

BB63_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result], %rd661;

BB63_26:
shl.b64 %rd313, %rd267, 3;
add.s64 %rd31, %rd1, %rd313;
add.s64 %rd693, %rd2, 8;
add.s64 %rd686, %rd1, 8;
add.s64 %rd677, %rd3, 8;
bar.sync 0;
ld.shared.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r29, 1, 0, p; 
} 


	setp.eq.s32	%p43, %r29, 0;
mov.u64 %rd316, 8;
sub.s64 %rd36, %rd316, %rd313;
@%p43 bra BB63_143;

setp.gt.s64	%p44, %rd36, -1;
@%p44 bra BB63_259;

mov.u64 %rd317, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd318, %rd317;
sub.s64 %rd319, %rd35, %rd318;
add.s64 %rd320, %rd317, %rd319;
mov.u64 %rd662, %rd686;
mul.wide.s32 %rd321, %r1, 8;
add.s64 %rd38, %rd320, %rd321;

BB63_29:
mov.u64 %rd40, %rd743;
mov.u64 %rd688, %rd693;
mov.u64 %rd42, %rd688;
mov.u64 %rd681, %rd686;
mov.u64 %rd41, %rd681;
mov.u64 %rd674, %rd677;
mov.u64 %rd43, %rd674;
mov.u64 %rd39, %rd662;
sub.s64 %rd322, %rd31, %rd39;
shr.u64 %rd323, %rd322, 3;
cvt.u32.u64	%r30, %rd323;
mov.u32 %r31, 768;
min.s32 %r2, %r30, %r31;
setp.eq.s32	%p45, %r2, 768;
@%p45 bra BB63_41;
bra.uni BB63_30;

BB63_41:
add.s64 %rd355, %rd42, %rd321;
ld.global.u64 %rd356, [%rd355];
ld.global.u64 %rd357, [%rd355+2048];
ld.global.u64 %rd358, [%rd355+4096];
st.shared.u64 [%rd38], %rd356;
st.shared.u64 [%rd38+2048], %rd357;
st.shared.u64 [%rd38+4096], %rd358;
mov.u64 %rd665, 768;
bra.uni BB63_42;

BB63_30:
cvt.s64.s32	%rd665, %r2;
setp.lt.s32	%p46, %r2, 1;
@%p46 bra BB63_42;

mov.u64 %rd663, %rd41;
mov.u64 %rd664, %rd320;
mov.u64 %rd685, %rd41;
mov.u64 %rd692, %rd42;

BB63_32:
mov.u64 %rd50, %rd692;
mov.u64 %rd49, %rd685;
mov.u64 %rd48, %rd664;
mov.u64 %rd47, %rd663;
mul.wide.s32 %rd327, %r2, 8;
add.s64 %rd328, %rd41, %rd327;
sub.s64 %rd51, %rd328, %rd47;
setp.gt.s64	%p47, %rd51, 6136;
@%p47 bra BB63_39;
bra.uni BB63_33;

BB63_39:
add.s64 %rd345, %rd50, %rd321;
ld.global.u64 %rd346, [%rd345];
add.s64 %rd347, %rd48, %rd321;
ld.global.u64 %rd348, [%rd345+2048];
ld.global.u64 %rd349, [%rd345+4096];
st.shared.u64 [%rd347], %rd346;
st.shared.u64 [%rd347+2048], %rd348;
st.shared.u64 [%rd347+4096], %rd349;
bra.uni BB63_40;

BB63_33:
shr.s64 %rd52, %rd51, 3;
cvt.s64.s32	%rd329, %r1;
setp.ge.s64	%p48, %rd329, %rd52;
@%p48 bra BB63_35;

add.s64 %rd331, %rd50, %rd321;
ld.global.u64 %rd332, [%rd331];
add.s64 %rd333, %rd48, %rd321;
st.shared.u64 [%rd333], %rd332;

BB63_35:
add.s32 %r32, %r1, 256;
cvt.s64.s32	%rd334, %r32;
setp.ge.s64	%p49, %rd334, %rd52;
@%p49 bra BB63_37;

add.s64 %rd336, %rd50, %rd321;
ld.global.u64 %rd337, [%rd336+2048];
add.s64 %rd338, %rd48, %rd321;
st.shared.u64 [%rd338+2048], %rd337;

BB63_37:
add.s32 %r33, %r1, 512;
cvt.s64.s32	%rd339, %r33;
setp.ge.s64	%p50, %rd339, %rd52;
@%p50 bra BB63_40;

add.s64 %rd341, %rd50, %rd321;
ld.global.u64 %rd342, [%rd341+4096];
add.s64 %rd343, %rd48, %rd321;
st.shared.u64 [%rd343+4096], %rd342;

BB63_40:
add.s64 %rd54, %rd50, 6144;
add.s64 %rd55, %rd48, 6144;
add.s64 %rd663, %rd49, 6144;
mov.u64 %rd56, %rd663;
sub.s64 %rd352, %rd663, %rd328;
setp.lt.s64	%p51, %rd352, 0;
mov.u64 %rd664, %rd55;
mov.u64 %rd685, %rd56;
mov.u64 %rd692, %rd54;
@%p51 bra BB63_32;

BB63_42:
bar.sync 0;
shl.b64 %rd361, %rd665, 3;
add.s64 %rd62, %rd35, %rd361;
sub.s64 %rd362, %rd62, %rd35;
shr.u64 %rd363, %rd362, 3;
cvt.u32.u64	%r3, %rd363;
cvt.s64.s32	%rd63, %r1;
mul.wide.s32 %rd364, %r1, -3;
add.s64 %rd365, %rd363, %rd364;
cvt.u32.u64	%r34, %rd365;
mov.u32 %r35, 3;
min.s32 %r4, %r34, %r35;
mov.u32 %r36, 0;
max.s32 %r5, %r4, %r36;
setp.gt.u32	%p52, %r5, 2;
@%p52 bra BB63_49;
bra.uni BB63_43;

BB63_49:
add.s64 %rd393, %rd317, %rd319;
mul.lo.s32 %r40, %r1, 3;
mul.wide.s32 %rd394, %r40, 8;
add.s64 %rd395, %rd393, %rd394;
ld.shared.u64 %rd396, [%rd395];
add.u64 %rd397, %SP, 0;
cvta.to.local.u64 %rd398, %rd397;
ld.shared.u64 %rd399, [%rd395+8];
ld.shared.u64 %rd400, [%rd395+16];
st.local.u64 [%rd398], %rd396;
st.local.u64 [%rd398+8], %rd399;
st.local.u64 [%rd398+16], %rd400;
bra.uni BB63_50;

BB63_43:
add.u64 %rd366, %SP, 0;
cvta.to.local.u64 %rd666, %rd366;
setp.lt.s32	%p53, %r4, 1;
@%p53 bra BB63_45;

add.s64 %rd370, %rd317, %rd319;
mul.lo.s32 %r37, %r1, 3;
mul.wide.s32 %rd371, %r37, 8;
add.s64 %rd372, %rd370, %rd371;
ld.shared.u64 %rd373, [%rd372];
cvta.to.local.u64 %rd375, %rd366;
st.local.u64 [%rd375], %rd373;
add.s64 %rd666, %rd375, 8;

BB63_45:
setp.lt.s32	%p54, %r5, 2;
@%p54 bra BB63_47;

add.s64 %rd379, %rd317, %rd319;
mul.lo.s32 %r38, %r1, 3;
mul.wide.s32 %rd380, %r38, 8;
add.s64 %rd381, %rd379, %rd380;
ld.shared.u64 %rd382, [%rd381+8];
st.local.u64 [%rd666], %rd382;
add.s64 %rd666, %rd666, 8;

BB63_47:
setp.lt.s32	%p55, %r5, 3;
@%p55 bra BB63_50;

add.s64 %rd386, %rd317, %rd319;
mul.lo.s32 %r39, %r1, 3;
mul.wide.s32 %rd387, %r39, 8;
add.s64 %rd388, %rd386, %rd387;
ld.shared.u64 %rd389, [%rd388+16];
st.local.u64 [%rd666], %rd389;

BB63_50:
setp.eq.s32	%p56, %r5, 0;
@%p56 bra BB63_55;

add.u64 %rd402, %SP, 0;
cvta.to.local.u64 %rd403, %rd402;
ld.local.u64 %rd669, [%rd403];
mul.wide.u32 %rd404, %r5, 8;
add.s64 %rd405, %rd404, 34359738360;
shr.u64 %rd406, %rd405, 3;
cvt.u32.u64	%r6, %rd406;
setp.lt.s32	%p57, %r6, 1;
@%p57 bra BB63_53;

ld.local.u64 %rd409, [%rd403+8];
add.s64 %rd669, %rd409, %rd669;

BB63_53:
setp.lt.s32	%p58, %r6, 2;
@%p58 bra BB63_55;

ld.local.u64 %rd412, [%rd403+16];
add.s64 %rd669, %rd412, %rd669;

BB63_55:
bar.sync 0;
@%p56 bra BB63_57;

st.shared.u64 [%rd38], %rd669;

BB63_57:
bar.sync 0;
setp.gt.s32	%p60, %r3, 767;
mov.u32 %r87, 256;
@%p60 bra BB63_59;

add.s32 %r42, %r3, 2;
mul.hi.s32 %r43, %r42, 1431655766;
shr.u32 %r44, %r43, 31;
add.s32 %r87, %r43, %r44;

BB63_59:
add.s64 %rd670, %rd317, %rd319;
add.s64 %rd74, %rd670, %rd361;
setp.eq.s32	%p61, %r87, 256;
@%p61 bra BB63_101;
bra.uni BB63_60;

BB63_101:
@%p24 bra BB63_103;

ld.shared.u64 %rd430, [%rd670];
add.s64 %rd431, %rd430, %rd40;
st.shared.u64 [%rd670], %rd431;

BB63_103:
setp.lt.s32	%p12, %r1, 1;
ld.shared.u64 %rd668, [%rd38];
bar.sync 0;
@%p12 bra BB63_105;

ld.shared.u64 %rd432, [%rd38+-8];
add.s64 %rd668, %rd432, %rd668;

BB63_105:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p94, %r1, 2;
@%p94 bra BB63_107;

ld.shared.u64 %rd433, [%rd38+-16];
add.s64 %rd668, %rd433, %rd668;

BB63_107:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p95, %r1, 4;
@%p95 bra BB63_109;

ld.shared.u64 %rd434, [%rd38+-32];
add.s64 %rd668, %rd434, %rd668;

BB63_109:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p96, %r1, 8;
@%p96 bra BB63_111;

ld.shared.u64 %rd435, [%rd38+-64];
add.s64 %rd668, %rd435, %rd668;

BB63_111:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p97, %r1, 16;
@%p97 bra BB63_113;

ld.shared.u64 %rd436, [%rd38+-128];
add.s64 %rd668, %rd436, %rd668;

BB63_113:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p98, %r1, 32;
@%p98 bra BB63_115;

ld.shared.u64 %rd437, [%rd38+-256];
add.s64 %rd668, %rd437, %rd668;

BB63_115:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p99, %r1, 64;
@%p99 bra BB63_117;

ld.shared.u64 %rd438, [%rd38+-512];
add.s64 %rd668, %rd438, %rd668;

BB63_117:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p100, %r1, 128;
@%p100 bra BB63_119;

ld.shared.u64 %rd439, [%rd38+-1024];
add.s64 %rd668, %rd439, %rd668;

BB63_119:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
ld.shared.u64 %rd744, [%rd670+2040];
mov.u64 %rd733, %rd40;
@%p1 bra BB63_121;

ld.shared.u64 %rd733, [%rd38+-8];

BB63_121:
bar.sync 0;
st.shared.u64 [%rd38], %rd733;
bar.sync 0;
bra.uni BB63_122;

BB63_60:
@%p24 bra BB63_62;

ld.shared.u64 %rd415, [%rd670];
add.s64 %rd416, %rd415, %rd40;
st.shared.u64 [%rd670], %rd416;

BB63_62:
setp.ge.s32	%p63, %r1, %r87;
mov.u64 %rd742, %rd40;
@%p63 bra BB63_64;

ld.shared.u64 %rd76, [%rd38];
mov.u64 %rd742, %rd76;

BB63_64:
mov.u64 %rd703, %rd742;
mov.u64 %rd741, %rd703;
bar.sync 0;
setp.le.s32	%p64, %r1, %r87;
setp.gt.s32	%p65, %r1, 0;
and.pred %p66, %p64, %p65;
@!%p66 bra BB63_66;
bra.uni BB63_65;

BB63_65:
ld.shared.u64 %rd417, [%rd38+-8];
add.s64 %rd741, %rd417, %rd741;

BB63_66:
mov.u64 %rd740, %rd741;
bar.sync 0;
@%p63 bra BB63_68;

st.shared.u64 [%rd38], %rd740;

BB63_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r45, %r1, -2;
setp.lt.s32	%p68, %r45, %r87;
and.pred %p69, %p68, %p4;
@!%p69 bra BB63_70;
bra.uni BB63_69;

BB63_69:
ld.shared.u64 %rd418, [%rd38+-16];
add.s64 %rd740, %rd418, %rd740;

BB63_70:
mov.u64 %rd739, %rd740;
bar.sync 0;
@%p63 bra BB63_72;

st.shared.u64 [%rd38], %rd739;

BB63_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r46, %r1, -4;
setp.lt.s32	%p71, %r46, %r87;
and.pred %p72, %p71, %p5;
@!%p72 bra BB63_74;
bra.uni BB63_73;

BB63_73:
ld.shared.u64 %rd419, [%rd38+-32];
add.s64 %rd739, %rd419, %rd739;

BB63_74:
mov.u64 %rd738, %rd739;
bar.sync 0;
@%p63 bra BB63_76;

st.shared.u64 [%rd38], %rd738;

BB63_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r47, %r1, -8;
setp.lt.s32	%p74, %r47, %r87;
and.pred %p75, %p74, %p6;
@!%p75 bra BB63_78;
bra.uni BB63_77;

BB63_77:
ld.shared.u64 %rd420, [%rd38+-64];
add.s64 %rd738, %rd420, %rd738;

BB63_78:
mov.u64 %rd737, %rd738;
bar.sync 0;
@%p63 bra BB63_80;

st.shared.u64 [%rd38], %rd737;

BB63_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r48, %r1, -16;
setp.lt.s32	%p77, %r48, %r87;
and.pred %p78, %p77, %p7;
@!%p78 bra BB63_82;
bra.uni BB63_81;

BB63_81:
ld.shared.u64 %rd421, [%rd38+-128];
add.s64 %rd737, %rd421, %rd737;

BB63_82:
mov.u64 %rd736, %rd737;
bar.sync 0;
@%p63 bra BB63_84;

st.shared.u64 [%rd38], %rd736;

BB63_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r49, %r1, -32;
setp.lt.s32	%p80, %r49, %r87;
and.pred %p81, %p80, %p8;
@!%p81 bra BB63_86;
bra.uni BB63_85;

BB63_85:
ld.shared.u64 %rd422, [%rd38+-256];
add.s64 %rd736, %rd422, %rd736;

BB63_86:
mov.u64 %rd735, %rd736;
bar.sync 0;
@%p63 bra BB63_88;

st.shared.u64 [%rd38], %rd735;

BB63_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r50, %r1, -64;
setp.lt.s32	%p83, %r50, %r87;
and.pred %p84, %p83, %p9;
@!%p84 bra BB63_90;
bra.uni BB63_89;

BB63_89:
ld.shared.u64 %rd423, [%rd38+-512];
add.s64 %rd735, %rd423, %rd735;

BB63_90:
mov.u64 %rd734, %rd735;
bar.sync 0;
@%p63 bra BB63_92;

st.shared.u64 [%rd38], %rd734;

BB63_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r51, %r1, -128;
setp.lt.s32	%p86, %r51, %r87;
and.pred %p87, %p86, %p10;
@!%p87 bra BB63_94;
bra.uni BB63_93;

BB63_93:
ld.shared.u64 %rd424, [%rd38+-1024];
add.s64 %rd734, %rd424, %rd734;

BB63_94:
bar.sync 0;
@%p63 bra BB63_96;

st.shared.u64 [%rd38], %rd734;

BB63_96:
setp.lt.s32	%p11, %r1, %r87;
bar.sync 0;
add.s32 %r52, %r87, -1;
mul.wide.s32 %rd428, %r52, 8;
add.s64 %rd429, %rd670, %rd428;
ld.shared.u64 %rd744, [%rd429];
not.pred %p89, %p11;
or.pred %p91, %p1, %p89;
selp.b64	%rd667, %rd40, %rd734, %p11;
@%p91 bra BB63_98;

ld.shared.u64 %rd667, [%rd38+-8];

BB63_98:
bar.sync 0;
@%p63 bra BB63_100;

st.shared.u64 [%rd38], %rd667;

BB63_100:
bar.sync 0;

BB63_122:
mov.u64 %rd743, %rd744;
@%p56 bra BB63_124;

ld.shared.u64 %rd669, [%rd38];

BB63_124:
add.u64 %rd440, %SP, 0;
cvta.to.local.u64 %rd122, %rd440;
bar.sync 0;
mul.wide.s32 %rd441, %r5, 8;
add.s64 %rd124, %rd122, %rd441;
setp.ge.u64	%p103, %rd122, %rd124;
@%p103 bra BB63_126;

ld.local.u64 %rd444, [%rd122];
add.s64 %rd669, %rd444, %rd669;
add.s64 %rd448, %rd317, %rd319;
mul.lo.s32 %r53, %r1, 3;
mul.wide.s32 %rd449, %r53, 8;
add.s64 %rd450, %rd448, %rd449;
st.shared.u64 [%rd450], %rd669;

BB63_126:
add.s64 %rd127, %rd122, 8;
setp.ge.u64	%p104, %rd127, %rd124;
@%p104 bra BB63_128;

ld.local.u64 %rd453, [%rd122+8];
add.s64 %rd669, %rd453, %rd669;
add.s64 %rd457, %rd317, %rd319;
mul.lo.s32 %r54, %r1, 3;
mul.wide.s32 %rd458, %r54, 8;
add.s64 %rd459, %rd457, %rd458;
st.shared.u64 [%rd459+8], %rd669;

BB63_128:
add.s64 %rd460, %rd127, 8;
setp.ge.u64	%p105, %rd460, %rd124;
@%p105 bra BB63_130;

ld.local.u64 %rd463, [%rd122+16];
add.s64 %rd464, %rd463, %rd669;
add.s64 %rd468, %rd317, %rd319;
mul.lo.s32 %r55, %r1, 3;
mul.wide.s32 %rd469, %r55, 8;
add.s64 %rd470, %rd468, %rd469;
st.shared.u64 [%rd470+16], %rd464;

BB63_130:
bar.sync 0;
@%p45 bra BB63_141;
bra.uni BB63_131;

BB63_141:
add.s64 %rd485, %rd43, %rd321;
ld.shared.u64 %rd486, [%rd38];
ld.shared.u64 %rd487, [%rd38+2048];
ld.shared.u64 %rd488, [%rd38+4096];
st.global.u64 [%rd485], %rd486;
st.global.u64 [%rd485+2048], %rd487;
st.global.u64 [%rd485+4096], %rd488;
bra.uni BB63_142;

BB63_131:
mov.u64 %rd671, %rd35;
setp.ge.u64	%p106, %rd670, %rd74;
mov.u64 %rd676, %rd43;
@%p106 bra BB63_142;

BB63_132:
mov.u64 %rd134, %rd676;
sub.s64 %rd135, %rd62, %rd671;
setp.gt.s64	%p107, %rd135, 6136;
shl.b64 %rd474, %rd63, 3;
add.s64 %rd136, %rd670, %rd474;
add.s64 %rd137, %rd134, %rd474;
@%p107 bra BB63_139;
bra.uni BB63_133;

BB63_139:
ld.shared.u64 %rd481, [%rd136];
ld.shared.u64 %rd482, [%rd136+2048];
ld.shared.u64 %rd483, [%rd136+4096];
st.global.u64 [%rd137], %rd481;
st.global.u64 [%rd137+2048], %rd482;
st.global.u64 [%rd137+4096], %rd483;
bra.uni BB63_140;

BB63_133:
shr.s64 %rd138, %rd135, 3;
setp.ge.s64	%p108, %rd63, %rd138;
@%p108 bra BB63_135;

ld.shared.u64 %rd476, [%rd136];
st.global.u64 [%rd137], %rd476;

BB63_135:
add.s32 %r56, %r1, 256;
cvt.s64.s32	%rd477, %r56;
setp.ge.s64	%p109, %rd477, %rd138;
@%p109 bra BB63_137;

ld.shared.u64 %rd478, [%rd136+2048];
st.global.u64 [%rd137+2048], %rd478;

BB63_137:
add.s32 %r57, %r1, 512;
cvt.s64.s32	%rd479, %r57;
setp.ge.s64	%p110, %rd479, %rd138;
@%p110 bra BB63_140;

ld.shared.u64 %rd480, [%rd136+4096];
st.global.u64 [%rd137+4096], %rd480;

BB63_140:
add.s64 %rd670, %rd670, 6144;
add.s64 %rd671, %rd671, 6144;
add.s64 %rd141, %rd134, 6144;
setp.lt.u64	%p111, %rd670, %rd74;
mov.u64 %rd676, %rd141;
@%p111 bra BB63_132;

BB63_142:
bar.sync 0;
add.s64 %rd693, %rd42, 6144;
add.s64 %rd677, %rd43, 6144;
add.s64 %rd662, %rd41, 6144;
mov.u64 %rd686, %rd662;
sub.s64 %rd489, %rd662, %rd31;
setp.lt.s64	%p112, %rd489, 0;
@%p112 bra BB63_29;
bra.uni BB63_259;

BB63_143:
setp.gt.s64	%p113, %rd36, -1;
@%p113 bra BB63_259;

mov.u64 %rd672, %rd686;
mul.wide.s32 %rd490, %r1, 8;
add.s64 %rd148, %rd35, %rd490;
mov.u64 %rd675, %rd677;
mov.u64 %rd684, %rd686;
mov.u64 %rd691, %rd693;
mov.u64 %rd731, %rd743;

BB63_145:
mov.u64 %rd150, %rd731;
mov.u64 %rd689, %rd691;
mov.u64 %rd152, %rd689;
mov.u64 %rd682, %rd684;
mov.u64 %rd151, %rd682;
mov.u64 %rd149, %rd672;
sub.s64 %rd491, %rd31, %rd149;
shr.u64 %rd492, %rd491, 3;
cvt.u32.u64	%r58, %rd492;
mov.u32 %r59, 768;
min.s32 %r9, %r58, %r59;
setp.eq.s32	%p114, %r9, 768;
@%p114 bra BB63_157;
bra.uni BB63_146;

BB63_157:
mul.wide.s32 %rd520, %r1, 8;
add.s64 %rd521, %rd152, %rd520;
ld.global.u64 %rd522, [%rd521];
st.u64 [%rd148], %rd522;
ld.global.u64 %rd523, [%rd521+2048];
st.u64 [%rd148+2048], %rd523;
ld.global.u64 %rd524, [%rd521+4096];
st.u64 [%rd148+4096], %rd524;
mov.u64 %rd694, 768;
bra.uni BB63_158;

BB63_146:
cvt.s64.s32	%rd694, %r9;
setp.lt.s32	%p115, %r9, 1;
@%p115 bra BB63_158;

mov.u64 %rd679, %rd35;
mov.u64 %rd678, %rd151;
mov.u64 %rd683, %rd151;
mov.u64 %rd690, %rd152;

BB63_148:
mov.u64 %rd160, %rd690;
mov.u64 %rd159, %rd683;
mov.u64 %rd157, %rd678;
mul.wide.s32 %rd493, %r9, 8;
add.s64 %rd494, %rd151, %rd493;
sub.s64 %rd161, %rd494, %rd157;
setp.gt.s64	%p116, %rd161, 6136;
@%p116 bra BB63_155;
bra.uni BB63_149;

BB63_155:
add.s64 %rd511, %rd160, %rd490;
ld.global.u64 %rd512, [%rd511];
add.s64 %rd513, %rd679, %rd490;
st.u64 [%rd513], %rd512;
ld.global.u64 %rd514, [%rd511+2048];
st.u64 [%rd513+2048], %rd514;
ld.global.u64 %rd515, [%rd511+4096];
st.u64 [%rd513+4096], %rd515;
bra.uni BB63_156;

BB63_149:
shr.s64 %rd162, %rd161, 3;
cvt.s64.s32	%rd495, %r1;
setp.ge.s64	%p117, %rd495, %rd162;
@%p117 bra BB63_151;

add.s64 %rd497, %rd160, %rd490;
ld.global.u64 %rd498, [%rd497];
add.s64 %rd499, %rd679, %rd490;
st.u64 [%rd499], %rd498;

BB63_151:
add.s32 %r60, %r1, 256;
cvt.s64.s32	%rd500, %r60;
setp.ge.s64	%p118, %rd500, %rd162;
@%p118 bra BB63_153;

add.s64 %rd502, %rd160, %rd490;
ld.global.u64 %rd503, [%rd502+2048];
add.s64 %rd504, %rd679, %rd490;
st.u64 [%rd504+2048], %rd503;

BB63_153:
add.s32 %r61, %r1, 512;
cvt.s64.s32	%rd505, %r61;
setp.ge.s64	%p119, %rd505, %rd162;
@%p119 bra BB63_156;

add.s64 %rd507, %rd160, %rd490;
ld.global.u64 %rd508, [%rd507+4096];
add.s64 %rd509, %rd679, %rd490;
st.u64 [%rd509+4096], %rd508;

BB63_156:
add.s64 %rd164, %rd160, 6144;
add.s64 %rd679, %rd679, 6144;
add.s64 %rd678, %rd159, 6144;
mov.u64 %rd166, %rd678;
sub.s64 %rd518, %rd678, %rd494;
setp.lt.s64	%p120, %rd518, 0;
mov.u64 %rd683, %rd166;
mov.u64 %rd690, %rd164;
@%p120 bra BB63_148;

BB63_158:
bar.sync 0;
shl.b64 %rd525, %rd694, 3;
add.s64 %rd169, %rd35, %rd525;
and.b64 %rd526, %rd694, 2305843009213693951;
cvt.u32.u64	%r10, %rd694;
mul.wide.s32 %rd527, %r1, -3;
add.s64 %rd528, %rd526, %rd527;
cvt.u32.u64	%r62, %rd528;
mov.u32 %r63, 3;
min.s32 %r11, %r62, %r63;
mov.u32 %r64, 0;
max.s32 %r12, %r11, %r64;
setp.gt.u32	%p121, %r12, 2;
@%p121 bra BB63_165;
bra.uni BB63_159;

BB63_165:
mul.lo.s32 %r68, %r1, 3;
mul.wide.s32 %rd541, %r68, 8;
add.s64 %rd542, %rd35, %rd541;
ld.u64 %rd543, [%rd542];
add.u64 %rd544, %SP, 0;
cvta.to.local.u64 %rd545, %rd544;
st.local.u64 [%rd545], %rd543;
ld.u64 %rd546, [%rd542+8];
st.local.u64 [%rd545+8], %rd546;
ld.u64 %rd547, [%rd542+16];
st.local.u64 [%rd545+16], %rd547;
bra.uni BB63_166;

BB63_159:
add.u64 %rd529, %SP, 0;
cvta.to.local.u64 %rd695, %rd529;
setp.lt.s32	%p122, %r11, 1;
@%p122 bra BB63_161;

mul.lo.s32 %r65, %r1, 3;
mul.wide.s32 %rd530, %r65, 8;
add.s64 %rd531, %rd35, %rd530;
ld.u64 %rd532, [%rd531];
cvta.to.local.u64 %rd534, %rd529;
st.local.u64 [%rd534], %rd532;
add.s64 %rd695, %rd534, 8;

BB63_161:
setp.lt.s32	%p123, %r12, 2;
@%p123 bra BB63_163;

mul.lo.s32 %r66, %r1, 3;
mul.wide.s32 %rd535, %r66, 8;
add.s64 %rd536, %rd35, %rd535;
ld.u64 %rd537, [%rd536+8];
st.local.u64 [%rd695], %rd537;
add.s64 %rd695, %rd695, 8;

BB63_163:
setp.lt.s32	%p124, %r12, 3;
@%p124 bra BB63_166;

mul.lo.s32 %r67, %r1, 3;
mul.wide.s32 %rd538, %r67, 8;
add.s64 %rd539, %rd35, %rd538;
ld.u64 %rd540, [%rd539+16];
st.local.u64 [%rd695], %rd540;

BB63_166:
setp.eq.s32	%p125, %r12, 0;
@%p125 bra BB63_171;

add.u64 %rd549, %SP, 0;
cvta.to.local.u64 %rd550, %rd549;
ld.local.u64 %rd745, [%rd550];
mul.wide.u32 %rd551, %r12, 8;
add.s64 %rd552, %rd551, 34359738360;
shr.u64 %rd553, %rd552, 3;
cvt.u32.u64	%r13, %rd553;
setp.lt.s32	%p126, %r13, 1;
@%p126 bra BB63_169;

ld.local.u64 %rd556, [%rd550+8];
add.s64 %rd745, %rd556, %rd745;

BB63_169:
setp.lt.s32	%p127, %r13, 2;
@%p127 bra BB63_171;

ld.local.u64 %rd559, [%rd550+16];
add.s64 %rd745, %rd559, %rd745;

BB63_171:
bar.sync 0;
@%p125 bra BB63_173;

st.u64 [%rd148], %rd745;

BB63_173:
bar.sync 0;
setp.gt.s32	%p129, %r10, 767;
mov.u32 %r88, 256;
@%p129 bra BB63_175;

add.s32 %r70, %r10, 2;
mul.hi.s32 %r71, %r70, 1431655766;
shr.u32 %r72, %r71, 31;
add.s32 %r88, %r71, %r72;

BB63_175:
setp.eq.s32	%p130, %r88, 256;
@%p130 bra BB63_217;
bra.uni BB63_176;

BB63_217:
@%p24 bra BB63_219;

ld.u64 %rd572, [%rd35];
add.s64 %rd573, %rd572, %rd150;
st.u64 [%rd35], %rd573;

BB63_219:
setp.lt.s32	%p22, %r1, 1;
ld.u64 %rd697, [%rd148];
bar.sync 0;
@%p22 bra BB63_221;

ld.u64 %rd574, [%rd148+-8];
add.s64 %rd697, %rd574, %rd697;

BB63_221:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p163, %r1, 2;
@%p163 bra BB63_223;

ld.u64 %rd575, [%rd148+-16];
add.s64 %rd697, %rd575, %rd697;

BB63_223:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p164, %r1, 4;
@%p164 bra BB63_225;

ld.u64 %rd576, [%rd148+-32];
add.s64 %rd697, %rd576, %rd697;

BB63_225:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p165, %r1, 8;
@%p165 bra BB63_227;

ld.u64 %rd577, [%rd148+-64];
add.s64 %rd697, %rd577, %rd697;

BB63_227:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p166, %r1, 16;
@%p166 bra BB63_229;

ld.u64 %rd578, [%rd148+-128];
add.s64 %rd697, %rd578, %rd697;

BB63_229:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p167, %r1, 32;
@%p167 bra BB63_231;

ld.u64 %rd579, [%rd148+-256];
add.s64 %rd697, %rd579, %rd697;

BB63_231:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p168, %r1, 64;
@%p168 bra BB63_233;

ld.u64 %rd580, [%rd148+-512];
add.s64 %rd697, %rd580, %rd697;

BB63_233:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p169, %r1, 128;
@%p169 bra BB63_235;

ld.u64 %rd581, [%rd148+-1024];
add.s64 %rd697, %rd581, %rd697;

BB63_235:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
ld.u64 %rd732, [%rd35+2040];
mov.u64 %rd721, %rd150;
@%p1 bra BB63_237;

ld.u64 %rd721, [%rd148+-8];

BB63_237:
bar.sync 0;
st.u64 [%rd148], %rd721;
bar.sync 0;
bra.uni BB63_238;

BB63_176:
@%p24 bra BB63_178;

ld.u64 %rd560, [%rd35];
add.s64 %rd561, %rd560, %rd150;
st.u64 [%rd35], %rd561;

BB63_178:
setp.ge.s32	%p132, %r1, %r88;
mov.u64 %rd730, %rd150;
@%p132 bra BB63_180;

ld.u64 %rd181, [%rd148];
mov.u64 %rd730, %rd181;

BB63_180:
mov.u64 %rd713, %rd730;
mov.u64 %rd729, %rd713;
bar.sync 0;
setp.le.s32	%p133, %r1, %r88;
setp.gt.s32	%p134, %r1, 0;
and.pred %p135, %p133, %p134;
@!%p135 bra BB63_182;
bra.uni BB63_181;

BB63_181:
ld.u64 %rd562, [%rd148+-8];
add.s64 %rd729, %rd562, %rd729;

BB63_182:
mov.u64 %rd728, %rd729;
bar.sync 0;
@%p132 bra BB63_184;

st.u64 [%rd148], %rd728;

BB63_184:
setp.gt.s32	%p14, %r1, 1;
bar.sync 0;
add.s32 %r73, %r1, -2;
setp.lt.s32	%p137, %r73, %r88;
and.pred %p138, %p137, %p14;
@!%p138 bra BB63_186;
bra.uni BB63_185;

BB63_185:
ld.u64 %rd563, [%rd148+-16];
add.s64 %rd728, %rd563, %rd728;

BB63_186:
mov.u64 %rd727, %rd728;
bar.sync 0;
@%p132 bra BB63_188;

st.u64 [%rd148], %rd727;

BB63_188:
setp.gt.s32	%p15, %r1, 3;
bar.sync 0;
add.s32 %r74, %r1, -4;
setp.lt.s32	%p140, %r74, %r88;
and.pred %p141, %p140, %p15;
@!%p141 bra BB63_190;
bra.uni BB63_189;

BB63_189:
ld.u64 %rd564, [%rd148+-32];
add.s64 %rd727, %rd564, %rd727;

BB63_190:
mov.u64 %rd726, %rd727;
bar.sync 0;
@%p132 bra BB63_192;

st.u64 [%rd148], %rd726;

BB63_192:
setp.gt.s32	%p16, %r1, 7;
bar.sync 0;
add.s32 %r75, %r1, -8;
setp.lt.s32	%p143, %r75, %r88;
and.pred %p144, %p143, %p16;
@!%p144 bra BB63_194;
bra.uni BB63_193;

BB63_193:
ld.u64 %rd565, [%rd148+-64];
add.s64 %rd726, %rd565, %rd726;

BB63_194:
mov.u64 %rd725, %rd726;
bar.sync 0;
@%p132 bra BB63_196;

st.u64 [%rd148], %rd725;

BB63_196:
setp.gt.s32	%p17, %r1, 15;
bar.sync 0;
add.s32 %r76, %r1, -16;
setp.lt.s32	%p146, %r76, %r88;
and.pred %p147, %p146, %p17;
@!%p147 bra BB63_198;
bra.uni BB63_197;

BB63_197:
ld.u64 %rd566, [%rd148+-128];
add.s64 %rd725, %rd566, %rd725;

BB63_198:
mov.u64 %rd724, %rd725;
bar.sync 0;
@%p132 bra BB63_200;

st.u64 [%rd148], %rd724;

BB63_200:
setp.gt.s32	%p18, %r1, 31;
bar.sync 0;
add.s32 %r77, %r1, -32;
setp.lt.s32	%p149, %r77, %r88;
and.pred %p150, %p149, %p18;
@!%p150 bra BB63_202;
bra.uni BB63_201;

BB63_201:
ld.u64 %rd567, [%rd148+-256];
add.s64 %rd724, %rd567, %rd724;

BB63_202:
mov.u64 %rd723, %rd724;
bar.sync 0;
@%p132 bra BB63_204;

st.u64 [%rd148], %rd723;

BB63_204:
setp.gt.s32	%p19, %r1, 63;
bar.sync 0;
add.s32 %r78, %r1, -64;
setp.lt.s32	%p152, %r78, %r88;
and.pred %p153, %p152, %p19;
@!%p153 bra BB63_206;
bra.uni BB63_205;

BB63_205:
ld.u64 %rd568, [%rd148+-512];
add.s64 %rd723, %rd568, %rd723;

BB63_206:
mov.u64 %rd722, %rd723;
bar.sync 0;
@%p132 bra BB63_208;

st.u64 [%rd148], %rd722;

BB63_208:
setp.gt.s32	%p20, %r1, 127;
bar.sync 0;
add.s32 %r79, %r1, -128;
setp.lt.s32	%p155, %r79, %r88;
and.pred %p156, %p155, %p20;
@!%p156 bra BB63_210;
bra.uni BB63_209;

BB63_209:
ld.u64 %rd569, [%rd148+-1024];
add.s64 %rd722, %rd569, %rd722;

BB63_210:
bar.sync 0;
@%p132 bra BB63_212;

st.u64 [%rd148], %rd722;

BB63_212:
setp.lt.s32	%p21, %r1, %r88;
bar.sync 0;
add.s32 %r80, %r88, -1;
mul.wide.s32 %rd570, %r80, 8;
add.s64 %rd571, %rd35, %rd570;
ld.u64 %rd732, [%rd571];
not.pred %p158, %p21;
or.pred %p160, %p1, %p158;
selp.b64	%rd696, %rd150, %rd722, %p21;
@%p160 bra BB63_214;

ld.u64 %rd696, [%rd148+-8];

BB63_214:
bar.sync 0;
@%p132 bra BB63_216;

st.u64 [%rd148], %rd696;

BB63_216:
bar.sync 0;

BB63_238:
mov.u64 %rd731, %rd732;
@%p125 bra BB63_240;

ld.u64 %rd745, [%rd148];

BB63_240:
add.u64 %rd582, %SP, 0;
cvta.to.local.u64 %rd226, %rd582;
bar.sync 0;
mul.wide.s32 %rd583, %r12, 8;
add.s64 %rd228, %rd226, %rd583;
setp.ge.u64	%p172, %rd226, %rd228;
@%p172 bra BB63_242;

ld.local.u64 %rd586, [%rd226];
add.s64 %rd745, %rd586, %rd745;
mul.lo.s32 %r81, %r1, 3;
mul.wide.s32 %rd587, %r81, 8;
add.s64 %rd588, %rd35, %rd587;
st.u64 [%rd588], %rd745;

BB63_242:
add.s64 %rd231, %rd226, 8;
setp.ge.u64	%p173, %rd231, %rd228;
@%p173 bra BB63_244;

ld.local.u64 %rd591, [%rd226+8];
add.s64 %rd745, %rd591, %rd745;
mul.lo.s32 %r82, %r1, 3;
mul.wide.s32 %rd592, %r82, 8;
add.s64 %rd593, %rd35, %rd592;
st.u64 [%rd593+8], %rd745;

BB63_244:
add.s64 %rd594, %rd231, 8;
setp.ge.u64	%p174, %rd594, %rd228;
@%p174 bra BB63_246;

ld.local.u64 %rd597, [%rd226+16];
add.s64 %rd598, %rd597, %rd745;
mul.lo.s32 %r83, %r1, 3;
mul.wide.s32 %rd599, %r83, 8;
add.s64 %rd600, %rd35, %rd599;
st.u64 [%rd600+16], %rd598;

BB63_246:
bar.sync 0;
@%p114 bra BB63_257;
bra.uni BB63_247;

BB63_257:
mul.wide.s32 %rd613, %r1, 8;
add.s64 %rd614, %rd675, %rd613;
ld.u64 %rd615, [%rd148];
st.global.u64 [%rd614], %rd615;
ld.u64 %rd616, [%rd148+2048];
st.global.u64 [%rd614+2048], %rd616;
ld.u64 %rd617, [%rd148+4096];
st.global.u64 [%rd614+4096], %rd617;
bra.uni BB63_258;

BB63_247:
mov.u64 %rd746, 0;
setp.ge.u64	%p175, %rd35, %rd169;
mov.u64 %rd747, %rd490;
@%p175 bra BB63_258;

BB63_248:
mov.u64 %rd236, %rd747;
add.s64 %rd602, %rd35, %rd746;
sub.s64 %rd237, %rd169, %rd602;
setp.gt.s64	%p176, %rd237, 6136;
add.s64 %rd238, %rd35, %rd236;
add.s64 %rd239, %rd675, %rd236;
@%p176 bra BB63_255;
bra.uni BB63_249;

BB63_255:
ld.u64 %rd609, [%rd238];
st.global.u64 [%rd239], %rd609;
ld.u64 %rd610, [%rd238+2048];
st.global.u64 [%rd239+2048], %rd610;
ld.u64 %rd611, [%rd238+4096];
st.global.u64 [%rd239+4096], %rd611;
bra.uni BB63_256;

BB63_249:
shr.s64 %rd240, %rd237, 3;
cvt.s64.s32	%rd603, %r1;
setp.ge.s64	%p177, %rd603, %rd240;
@%p177 bra BB63_251;

ld.u64 %rd604, [%rd238];
st.global.u64 [%rd239], %rd604;

BB63_251:
add.s32 %r84, %r1, 256;
cvt.s64.s32	%rd605, %r84;
setp.ge.s64	%p178, %rd605, %rd240;
@%p178 bra BB63_253;

ld.u64 %rd606, [%rd238+2048];
st.global.u64 [%rd239+2048], %rd606;

BB63_253:
add.s32 %r85, %r1, 512;
cvt.s64.s32	%rd607, %r85;
setp.ge.s64	%p179, %rd607, %rd240;
@%p179 bra BB63_256;

ld.u64 %rd608, [%rd238+4096];
st.global.u64 [%rd239+4096], %rd608;

BB63_256:
add.s64 %rd241, %rd236, 6144;
add.s64 %rd746, %rd746, 6144;
add.s64 %rd612, %rd35, %rd746;
setp.lt.u64	%p180, %rd612, %rd169;
mov.u64 %rd747, %rd241;
@%p180 bra BB63_248;

BB63_258:
bar.sync 0;
add.s64 %rd691, %rd152, 6144;
add.s64 %rd675, %rd675, 6144;
add.s64 %rd672, %rd151, 6144;
mov.u64 %rd684, %rd672;
sub.s64 %rd618, %rd672, %rd31;
setp.lt.s64	%p181, %rd618, 0;
@%p181 bra BB63_145;

BB63_259:
@%p24 bra BB63_275;


	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r86, 1, 0, p; 
} 


	setp.eq.s32	%p183, %r86, 0;
@%p183 bra BB63_274;

mov.u64 %rd620, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd621, %rd620;
sub.s64 %rd248, %rd35, %rd621;
setp.eq.s64	%p184, %rd35, 0;
@%p184 bra BB63_275;

add.s64 %rd622, %rd248, -16;
add.s64 %rd624, %rd620, %rd622;
add.s64 %rd250, %rd621, %rd622;
ld.shared.u8 %rs30, [%rd624];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd624], %rs31;
ld.shared.u64 %rd251, [%rd624+8];
setp.eq.s64	%p185, %rd251, 0;
mov.u64 %rd751, %rd250;
@%p185 bra BB63_268;

mov.u64 %rd252, %rd250;
ld.u8 %rs32, [%rd251];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p186, %rs33, 1;
mov.u64 %rd751, %rd252;
@!%p186 bra BB63_268;
bra.uni BB63_264;

BB63_264:
ld.u64 %rd254, [%rd251];
shr.u64 %rd255, %rd254, 1;
add.s64 %rd256, %rd251, 16;
add.s64 %rd257, %rd256, %rd255;
ld.shared.u64 %rd626, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p187, %rd257, %rd626;
mov.u64 %rd751, %rd251;
@%p187 bra BB63_268;

ld.u8 %rs34, [%rd257];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p188, %rs35, 1;
mov.u64 %rd748, %rd251;
mov.u64 %rd751, %rd748;
@!%p188 bra BB63_268;
bra.uni BB63_266;

BB63_266:
ld.u64 %rd627, [%rd257];
shr.u64 %rd628, %rd627, 1;
add.s64 %rd629, %rd628, %rd255;
add.s64 %rd630, %rd629, 16;
shl.b64 %rd631, %rd630, 1;
and.b64 %rd632, %rd254, 1;
or.b64 %rd633, %rd631, %rd632;
st.u64 [%rd251], %rd633;
and.b64 %rd258, %rd630, 9223372036854775807;
add.s64 %rd634, %rd256, %rd258;
ld.shared.u64 %rd635, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p189, %rd634, %rd635;
mov.u64 %rd749, %rd251;
mov.u64 %rd751, %rd749;
@%p189 bra BB63_268;

add.s64 %rd636, %rd258, %rd256;
st.u64 [%rd636+8], %rd251;
mov.u64 %rd751, %rd251;

BB63_268:
ld.u64 %rd261, [%rd751];
shr.u64 %rd262, %rd261, 1;
add.s64 %rd263, %rd751, 16;
add.s64 %rd264, %rd263, %rd262;
ld.shared.u64 %rd637, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p190, %rd264, %rd637;
@%p190 bra BB63_272;

ld.u8 %rs36, [%rd264];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p191, %rs37, 1;
@!%p191 bra BB63_275;
bra.uni BB63_270;

BB63_270:
ld.u64 %rd638, [%rd264];
shr.u64 %rd639, %rd638, 1;
add.s64 %rd640, %rd639, %rd262;
add.s64 %rd641, %rd640, 16;
shl.b64 %rd642, %rd641, 1;
and.b64 %rd643, %rd261, 1;
or.b64 %rd644, %rd642, %rd643;
st.u64 [%rd751], %rd644;
and.b64 %rd265, %rd641, 9223372036854775807;
add.s64 %rd645, %rd263, %rd265;
ld.shared.u64 %rd646, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p192, %rd645, %rd646;
@%p192 bra BB63_275;

add.s64 %rd647, %rd265, %rd263;
st.u64 [%rd647+8], %rd751;
bra.uni BB63_275;

BB63_274:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
call.uni 
free, 
(
param0
);


	}

BB63_275:
bar.sync 0;

BB63_276:
ret;

BB63_272:
setp.lt.u64	%p193, %rd264, %rd751;
@%p193 bra BB63_275;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd751;
bra.uni BB63_275;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0[112]
)
.maxntid 128, 1, 1
{
.local .align 8 .b8 __local_depot64[72];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<486>;
.reg .b16 %rs<59>;
.reg .b32 %r<167>;
.reg .b64 %rd<1708>;


mov.u64 %rd1707, __local_depot64;
cvta.local.u64 %SP, %rd1707;
ld.param.v2.u32 {%r41, %r42}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r43, %r44}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd708, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd707, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd706, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd704, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd703, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0+16];
ld.param.u64 %rd710, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0+72];
add.u64 %rd711, %SP, 0;
cvta.to.local.u64 %rd1, %rd711;
cvta.to.global.u64 %rd2, %rd710;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p42, %r1, 0;
mov.u64 %rd712, _ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE;
cvta.shared.u64 %rd713, %rd712;
setp.eq.s64	%p43, %rd713, 0;
or.pred %p44, %p42, %p43;
@%p44 bra BB64_2;

cvt.s64.s32	%rd714, %r43;
mov.u32 %r47, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE], %r47;
mov.u64 %rd715, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd716, %rd715;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd716;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16], %rd714;

BB64_2:
bar.sync 0;
mov.u32 %r48, %ctaid.x;
add.s32 %r49, %r48, %r42;
cvt.s64.s32	%rd717, %r49;
mul.lo.s64 %rd718, %rd717, %rd706;
min.s64 %rd8, %rd708, %rd717;
add.s64 %rd719, %rd8, %rd718;
setp.lt.s64	%p45, %rd717, %rd708;
selp.u64	%rd720, 1, 0, %p45;
add.s64 %rd721, %rd720, %rd706;
add.s64 %rd722, %rd721, %rd719;
mul.lo.s64 %rd9, %rd719, %rd707;
mul.lo.s64 %rd723, %rd722, %rd707;
min.s64 %rd724, %rd723, %rd704;
shl.b64 %rd725, %rd724, 3;
add.s64 %rd10, %rd703, %rd725;
cvta.to.global.u64 %rd726, %rd703;
shl.b64 %rd727, %rd9, 3;
add.s64 %rd1509, %rd726, %rd727;
add.s64 %rd1502, %rd703, %rd727;
add.s64 %rd1493, %rd2, %rd727;
setp.eq.s32	%p46, %r49, 0;
@%p46 bra BB64_382;

ld.param.u64 %rd1446, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0+64];
cvta.to.global.u64 %rd728, %rd1446;
add.s32 %r52, %r49, -1;
mul.wide.s32 %rd729, %r52, 8;
add.s64 %rd730, %rd728, %rd729;
ld.global.u64 %rd1569, [%rd730];
bar.sync 0;
@%p42 bra BB64_24;

ld.shared.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
mov.u64 %rd1449, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd1456, %rd1449;
setp.eq.s64	%p48, %rd16, %rd1456;
mov.u64 %rd1454, %rd16;
@%p48 bra BB64_8;

mov.u64 %rd1455, %rd1454;

BB64_6:
mov.u64 %rd1451, %rd1456;
mov.u64 %rd1454, %rd1455;
mov.u64 %rd1455, %rd1451;
ld.shared.u8 %rs27, [%rd1449];
and.b16 %rs28, %rs27, 1;
setp.eq.b16	%p49, %rs28, 1;
not.pred %p50, %p49;
ld.shared.u64 %rd21, [%rd1449];
setp.lt.u64	%p51, %rd21, 18432;
or.pred %p52, %p50, %p51;
@!%p52 bra BB64_8;
bra.uni BB64_7;

BB64_7:
shr.u64 %rd733, %rd21, 1;
add.s64 %rd734, %rd1449, %rd733;
add.s64 %rd1449, %rd734, 16;
add.s64 %rd735, %rd1455, %rd733;
add.s64 %rd1456, %rd735, 16;
setp.ne.s64	%p53, %rd1456, %rd16;
mov.u64 %rd1454, %rd1455;
@%p53 bra BB64_6;

BB64_8:
setp.eq.s64	%p55, %rd1454, %rd16;
mov.pred %p484, 0;
@%p55 bra BB64_10;

ld.u64 %rd737, [%rd1454];
shr.u64 %rd738, %rd737, 1;
add.s64 %rd739, %rd1454, %rd738;
add.s64 %rd1460, %rd739, 16;
setp.ne.s64	%p484, %rd1460, %rd16;

BB64_10:
@%p484 bra BB64_16;
bra.uni BB64_11;

BB64_16:
ld.u64 %rd32, [%rd1460];
and.b64 %rd754, %rd32, -32;
setp.eq.s64	%p59, %rd754, 18432;
cvt.u16.u64	%rs57, %rd32;
@%p59 bra BB64_19;

add.s64 %rd33, %rd1460, 16;
ld.u64 %rd755, [%rd1460+9232];
and.b64 %rd756, %rd755, 1;
add.s64 %rd757, %rd32, -18464;
and.b64 %rd758, %rd757, -2;
or.b64 %rd759, %rd756, %rd758;
st.u64 [%rd1460+9232], %rd759;
st.u64 [%rd1460+9240], %rd1460;
cvt.u16.u64	%rs30, %rd757;
or.b16 %rs31, %rs30, 1;
and.b64 %rd760, %rd32, 1;
or.b64 %rd761, %rd760, 18432;
st.u64 [%rd1460], %rd761;
st.u8 [%rd1460+9232], %rs31;
ld.u64 %rd762, [%rd1460+9232];
shr.u64 %rd34, %rd762, 1;
add.s64 %rd763, %rd34, %rd33;
add.s64 %rd764, %rd763, 9232;
ld.shared.u64 %rd765, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p60, %rd764, %rd765;
cvt.u16.u64	%rs32, %rd32;
and.b16 %rs57, %rs32, 1;
@%p60 bra BB64_19;

add.s64 %rd766, %rd33, 9216;
st.u64 [%rd763+9240], %rd766;
ld.u8 %rs57, [%rd1460];

BB64_19:
and.b16 %rs33, %rs57, 254;
st.u8 [%rd1460], %rs33;
bra.uni BB64_20;

BB64_382:
sub.s64 %rd1086, %rd1502, %rd10;
setp.gt.s64	%p265, %rd1086, -1;
@%p265 bra BB64_764;

ld.global.u64 %rd1698, [%rd1509];
bar.sync 0;
@%p42 bra BB64_385;

st.global.u64 [%rd1493], %rd1698;

BB64_385:
setp.eq.s32	%p21, %r1, 0;
bar.sync 0;
@!%p21 bra BB64_406;
bra.uni BB64_386;

BB64_386:
ld.shared.u64 %rd358, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
mov.u64 %rd1578, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd1585, %rd1578;
setp.eq.s64	%p267, %rd358, %rd1585;
mov.u64 %rd1583, %rd358;
@%p267 bra BB64_390;

mov.u64 %rd1584, %rd1583;

BB64_388:
mov.u64 %rd1580, %rd1585;
mov.u64 %rd1583, %rd1584;
mov.u64 %rd1584, %rd1580;
ld.shared.u8 %rs42, [%rd1578];
and.b16 %rs43, %rs42, 1;
setp.eq.b16	%p268, %rs43, 1;
not.pred %p269, %p268;
ld.shared.u64 %rd363, [%rd1578];
setp.lt.u64	%p270, %rd363, 18432;
or.pred %p271, %p269, %p270;
@!%p271 bra BB64_390;
bra.uni BB64_389;

BB64_389:
shr.u64 %rd1089, %rd363, 1;
add.s64 %rd1090, %rd1578, %rd1089;
add.s64 %rd1578, %rd1090, 16;
add.s64 %rd1091, %rd1584, %rd1089;
add.s64 %rd1585, %rd1091, 16;
setp.ne.s64	%p272, %rd1585, %rd358;
mov.u64 %rd1583, %rd1584;
@%p272 bra BB64_388;

BB64_390:
setp.eq.s64	%p274, %rd1583, %rd358;
mov.pred %p485, 0;
@%p274 bra BB64_392;

ld.u64 %rd1093, [%rd1583];
shr.u64 %rd1094, %rd1093, 1;
add.s64 %rd1095, %rd1583, %rd1094;
add.s64 %rd1589, %rd1095, 16;
setp.ne.s64	%p485, %rd1589, %rd358;

BB64_392:
@%p485 bra BB64_398;
bra.uni BB64_393;

BB64_398:
ld.u64 %rd374, [%rd1589];
and.b64 %rd1110, %rd374, -32;
setp.eq.s64	%p278, %rd1110, 18432;
cvt.u16.u64	%rs58, %rd374;
@%p278 bra BB64_401;

add.s64 %rd375, %rd1589, 16;
ld.u64 %rd1111, [%rd1589+9232];
and.b64 %rd1112, %rd1111, 1;
add.s64 %rd1113, %rd374, -18464;
and.b64 %rd1114, %rd1113, -2;
or.b64 %rd1115, %rd1112, %rd1114;
st.u64 [%rd1589+9232], %rd1115;
st.u64 [%rd1589+9240], %rd1589;
cvt.u16.u64	%rs45, %rd1113;
or.b16 %rs46, %rs45, 1;
and.b64 %rd1116, %rd374, 1;
or.b64 %rd1117, %rd1116, 18432;
st.u64 [%rd1589], %rd1117;
st.u8 [%rd1589+9232], %rs46;
ld.u64 %rd1118, [%rd1589+9232];
shr.u64 %rd376, %rd1118, 1;
add.s64 %rd1119, %rd376, %rd375;
add.s64 %rd1120, %rd1119, 9232;
ld.shared.u64 %rd1121, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p279, %rd1120, %rd1121;
cvt.u16.u64	%rs47, %rd374;
and.b16 %rs58, %rs47, 1;
@%p279 bra BB64_401;

add.s64 %rd1122, %rd375, 9216;
st.u64 [%rd1119+9240], %rd1122;
ld.u8 %rs58, [%rd1589];

BB64_401:
and.b16 %rs48, %rs58, 254;
st.u8 [%rd1589], %rs48;
bra.uni BB64_402;

BB64_11:
mov.u64 %rd741, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd742, %rd741;
sub.s64 %rd743, %rd16, %rd742;
add.s64 %rd744, %rd743, 9232;
ld.shared.u64 %rd745, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16];
setp.gt.u64	%p56, %rd744, %rd745;
mov.u64 %rd1458, -1;
mov.u64 %rd1459, %rd16;
@%p56 bra BB64_13;

add.s64 %rd27, %rd16, 9232;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd27;
mov.u64 %rd1458, %rd27;
mov.u64 %rd1459, %rd27;

BB64_13:
mov.u64 %rd28, %rd1459;
setp.eq.s64	%p57, %rd1458, -1;
@%p57 bra BB64_15;

mov.u64 %rd746, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd747, %rd746;
sub.s64 %rd748, %rd16, %rd747;
add.s64 %rd749, %rd746, %rd748;
ld.shared.u64 %rd750, [%rd749];
and.b64 %rd751, %rd750, 1;
or.b64 %rd752, %rd751, 18432;
st.shared.u64 [%rd749], %rd752;
st.shared.u64 [%rd749+8], %rd1454;
mov.u16 %rs29, 0;
st.shared.u8 [%rd749], %rs29;

BB64_15:
mov.u64 %rd1460, %rd16;
setp.eq.s64	%p58, %rd16, %rd28;
mov.u64 %rd1461, 0;
@%p58 bra BB64_21;

BB64_20:
add.s64 %rd1461, %rd1460, 16;

BB64_21:
mov.u64 %rd1462, %rd1461;
setp.ne.s64	%p61, %rd1461, 0;
@%p61 bra BB64_23;

mov.u64 %rd768, 9216;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd768;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd1462, [retval0+0];


	}

BB64_23:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result], %rd1462;

BB64_24:
bar.sync 0;
ld.shared.u64 %rd41, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd41; 
selp.u32 %r53, 1, 0, p; 
} 


	setp.eq.s32	%p62, %r53, 0;
sub.s64 %rd42, %rd1502, %rd10;
@%p62 bra BB64_195;

setp.gt.s64	%p63, %rd42, -1;
@%p63 bra BB64_365;

mov.u64 %rd770, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd771, %rd770;
sub.s64 %rd772, %rd41, %rd771;
add.s64 %rd43, %rd770, %rd772;
mov.u64 %rd1463, %rd1502;
cvt.s64.s32	%rd46, %r1;
mul.wide.s32 %rd773, %r1, 8;
add.s64 %rd47, %rd43, %rd773;
mul.wide.s32 %rd48, %r1, -9;
mul.lo.s32 %r54, %r1, 9;
mul.wide.s32 %rd774, %r54, 8;
add.s64 %rd49, %rd43, %rd774;
add.s64 %rd50, %rd1, 8;
add.s32 %r55, %r1, 128;
cvt.s64.s32	%rd51, %r55;
add.s32 %r56, %r1, 256;
cvt.s64.s32	%rd52, %r56;
add.s32 %r57, %r1, 384;
cvt.s64.s32	%rd53, %r57;
add.s32 %r58, %r1, 512;
cvt.s64.s32	%rd54, %r58;
add.s32 %r59, %r1, 640;
cvt.s64.s32	%rd55, %r59;
add.s32 %r60, %r1, 768;
cvt.s64.s32	%rd56, %r60;
add.s32 %r61, %r1, 896;
cvt.s64.s32	%rd57, %r61;
add.s32 %r62, %r1, 1024;
cvt.s64.s32	%rd58, %r62;
add.s32 %r3, %r1, -2;

BB64_27:
mov.u64 %rd60, %rd1569;
mov.u64 %rd1504, %rd1509;
mov.u64 %rd62, %rd1504;
mov.u64 %rd1497, %rd1502;
mov.u64 %rd61, %rd1497;
mov.u64 %rd1490, %rd1493;
mov.u64 %rd63, %rd1490;
mov.u64 %rd59, %rd1463;
sub.s64 %rd775, %rd10, %rd59;
shr.u64 %rd776, %rd775, 3;
cvt.u32.u64	%r63, %rd776;
mov.u32 %r64, 1152;
min.s32 %r4, %r63, %r64;
setp.eq.s32	%p64, %r4, 1152;
@%p64 bra BB64_51;
bra.uni BB64_28;

BB64_51:
shl.b64 %rd799, %rd46, 3;
add.s64 %rd800, %rd62, %rd799;
ld.global.u64 %rd801, [%rd800];
ld.global.u64 %rd802, [%rd800+1024];
ld.global.u64 %rd803, [%rd800+2048];
ld.global.u64 %rd804, [%rd800+3072];
ld.global.u64 %rd805, [%rd800+4096];
ld.global.u64 %rd806, [%rd800+5120];
ld.global.u64 %rd807, [%rd800+6144];
ld.global.u64 %rd808, [%rd800+7168];
ld.global.u64 %rd809, [%rd800+8192];
st.shared.u64 [%rd47], %rd801;
st.shared.u64 [%rd47+1024], %rd802;
st.shared.u64 [%rd47+2048], %rd803;
st.shared.u64 [%rd47+3072], %rd804;
st.shared.u64 [%rd47+4096], %rd805;
st.shared.u64 [%rd47+5120], %rd806;
st.shared.u64 [%rd47+6144], %rd807;
st.shared.u64 [%rd47+7168], %rd808;
st.shared.u64 [%rd47+8192], %rd809;
mov.u64 %rd1466, 1152;
bra.uni BB64_52;

BB64_28:
cvt.s64.s32	%rd1466, %r4;
setp.lt.s32	%p65, %r4, 1;
@%p65 bra BB64_52;

shl.b64 %rd777, %rd1466, 3;
add.s64 %rd65, %rd61, %rd777;
mov.u64 %rd1465, %rd43;
mov.u64 %rd1464, %rd61;
mov.u64 %rd1501, %rd61;
mov.u64 %rd1508, %rd62;

BB64_30:
mov.u64 %rd71, %rd1508;
mov.u64 %rd70, %rd1501;
mov.u64 %rd68, %rd1464;
sub.s64 %rd72, %rd65, %rd68;
setp.gt.s64	%p66, %rd72, 9208;
shl.b64 %rd778, %rd46, 3;
add.s64 %rd73, %rd71, %rd778;
add.s64 %rd74, %rd1465, %rd778;
@%p66 bra BB64_49;
bra.uni BB64_31;

BB64_49:
ld.global.u64 %rd788, [%rd73];
ld.global.u64 %rd789, [%rd73+1024];
ld.global.u64 %rd790, [%rd73+2048];
ld.global.u64 %rd791, [%rd73+3072];
ld.global.u64 %rd792, [%rd73+4096];
ld.global.u64 %rd793, [%rd73+5120];
ld.global.u64 %rd794, [%rd73+6144];
ld.global.u64 %rd795, [%rd73+7168];
ld.global.u64 %rd796, [%rd73+8192];
st.shared.u64 [%rd74], %rd788;
st.shared.u64 [%rd74+1024], %rd789;
st.shared.u64 [%rd74+2048], %rd790;
st.shared.u64 [%rd74+3072], %rd791;
st.shared.u64 [%rd74+4096], %rd792;
st.shared.u64 [%rd74+5120], %rd793;
st.shared.u64 [%rd74+6144], %rd794;
st.shared.u64 [%rd74+7168], %rd795;
st.shared.u64 [%rd74+8192], %rd796;
bra.uni BB64_50;

BB64_31:
shr.s64 %rd75, %rd72, 3;
setp.ge.s64	%p67, %rd46, %rd75;
@%p67 bra BB64_33;

ld.global.u64 %rd779, [%rd73];
st.shared.u64 [%rd74], %rd779;

BB64_33:
setp.ge.s64	%p68, %rd51, %rd75;
@%p68 bra BB64_35;

ld.global.u64 %rd780, [%rd73+1024];
st.shared.u64 [%rd74+1024], %rd780;

BB64_35:
setp.ge.s64	%p69, %rd52, %rd75;
@%p69 bra BB64_37;

ld.global.u64 %rd781, [%rd73+2048];
st.shared.u64 [%rd74+2048], %rd781;

BB64_37:
setp.ge.s64	%p70, %rd53, %rd75;
@%p70 bra BB64_39;

ld.global.u64 %rd782, [%rd73+3072];
st.shared.u64 [%rd74+3072], %rd782;

BB64_39:
setp.ge.s64	%p71, %rd54, %rd75;
@%p71 bra BB64_41;

ld.global.u64 %rd783, [%rd73+4096];
st.shared.u64 [%rd74+4096], %rd783;

BB64_41:
setp.ge.s64	%p72, %rd55, %rd75;
@%p72 bra BB64_43;

ld.global.u64 %rd784, [%rd73+5120];
st.shared.u64 [%rd74+5120], %rd784;

BB64_43:
setp.ge.s64	%p73, %rd56, %rd75;
@%p73 bra BB64_45;

ld.global.u64 %rd785, [%rd73+6144];
st.shared.u64 [%rd74+6144], %rd785;

BB64_45:
setp.ge.s64	%p74, %rd57, %rd75;
@%p74 bra BB64_47;

ld.global.u64 %rd786, [%rd73+7168];
st.shared.u64 [%rd74+7168], %rd786;

BB64_47:
setp.ge.s64	%p75, %rd58, %rd75;
@%p75 bra BB64_50;

ld.global.u64 %rd787, [%rd73+8192];
st.shared.u64 [%rd74+8192], %rd787;

BB64_50:
add.s64 %rd76, %rd71, 9216;
add.s64 %rd1465, %rd1465, 9216;
add.s64 %rd1464, %rd70, 9216;
mov.u64 %rd78, %rd1464;
sub.s64 %rd797, %rd1464, %rd65;
setp.lt.s64	%p76, %rd797, 0;
mov.u64 %rd1501, %rd78;
mov.u64 %rd1508, %rd76;
@%p76 bra BB64_30;

BB64_52:
bar.sync 0;
shl.b64 %rd810, %rd1466, 3;
add.s64 %rd81, %rd41, %rd810;
and.b64 %rd811, %rd1466, 2305843009213693951;
cvt.u32.u64	%r5, %rd1466;
add.s64 %rd812, %rd811, %rd48;
cvt.u32.u64	%r65, %rd812;
mov.u32 %r66, 9;
min.s32 %r6, %r65, %r66;
mov.u32 %r67, 0;
max.s32 %r7, %r6, %r67;
setp.gt.u32	%p77, %r7, 8;
@%p77 bra BB64_71;
bra.uni BB64_53;

BB64_71:
ld.shared.u64 %rd822, [%rd49];
ld.shared.u64 %rd823, [%rd49+8];
ld.shared.u64 %rd824, [%rd49+16];
ld.shared.u64 %rd825, [%rd49+24];
ld.shared.u64 %rd826, [%rd49+32];
ld.shared.u64 %rd827, [%rd49+40];
ld.shared.u64 %rd828, [%rd49+48];
ld.shared.u64 %rd829, [%rd49+56];
ld.shared.u64 %rd830, [%rd49+64];
st.local.u64 [%rd1], %rd822;
st.local.u64 [%rd1+8], %rd823;
st.local.u64 [%rd1+16], %rd824;
st.local.u64 [%rd1+24], %rd825;
st.local.u64 [%rd1+32], %rd826;
st.local.u64 [%rd1+40], %rd827;
st.local.u64 [%rd1+48], %rd828;
st.local.u64 [%rd1+56], %rd829;
st.local.u64 [%rd1+64], %rd830;
bra.uni BB64_72;

BB64_53:
mov.u64 %rd82, %rd1;
setp.lt.s32	%p78, %r6, 1;
mov.u64 %rd1481, %rd82;
@%p78 bra BB64_55;

ld.shared.u64 %rd813, [%rd49];
st.local.u64 [%rd1], %rd813;
mov.u64 %rd1481, %rd50;

BB64_55:
mov.u64 %rd1467, %rd1481;
mov.u64 %rd1480, %rd1467;
setp.lt.s32	%p79, %r7, 2;
@%p79 bra BB64_57;

ld.shared.u64 %rd814, [%rd49+8];
st.local.u64 [%rd1480], %rd814;
add.s64 %rd1480, %rd1480, 8;

BB64_57:
mov.u64 %rd1479, %rd1480;
setp.lt.s32	%p80, %r7, 3;
@%p80 bra BB64_59;

ld.shared.u64 %rd815, [%rd49+16];
st.local.u64 [%rd1479], %rd815;
add.s64 %rd1479, %rd1479, 8;

BB64_59:
mov.u64 %rd1478, %rd1479;
setp.lt.s32	%p81, %r7, 4;
@%p81 bra BB64_61;

ld.shared.u64 %rd816, [%rd49+24];
st.local.u64 [%rd1478], %rd816;
add.s64 %rd1478, %rd1478, 8;

BB64_61:
mov.u64 %rd1477, %rd1478;
setp.lt.s32	%p82, %r7, 5;
@%p82 bra BB64_63;

ld.shared.u64 %rd817, [%rd49+32];
st.local.u64 [%rd1477], %rd817;
add.s64 %rd1477, %rd1477, 8;

BB64_63:
mov.u64 %rd1476, %rd1477;
setp.lt.s32	%p83, %r7, 6;
@%p83 bra BB64_65;

ld.shared.u64 %rd818, [%rd49+40];
st.local.u64 [%rd1476], %rd818;
add.s64 %rd1476, %rd1476, 8;

BB64_65:
mov.u64 %rd1475, %rd1476;
setp.lt.s32	%p84, %r7, 7;
@%p84 bra BB64_67;

ld.shared.u64 %rd819, [%rd49+48];
st.local.u64 [%rd1475], %rd819;
add.s64 %rd1475, %rd1475, 8;

BB64_67:
mov.u64 %rd1474, %rd1475;
setp.lt.s32	%p85, %r7, 8;
@%p85 bra BB64_69;

ld.shared.u64 %rd820, [%rd49+56];
st.local.u64 [%rd1474], %rd820;
add.s64 %rd1474, %rd1474, 8;

BB64_69:
setp.lt.s32	%p86, %r7, 9;
@%p86 bra BB64_72;

ld.shared.u64 %rd821, [%rd49+64];
st.local.u64 [%rd1474], %rd821;

BB64_72:
setp.eq.s32	%p87, %r7, 0;
@%p87 bra BB64_89;

ld.local.u64 %rd1484, [%rd1];
mul.wide.u32 %rd832, %r7, 8;
add.s64 %rd833, %rd832, 34359738360;
shr.u64 %rd834, %rd833, 3;
cvt.u32.u64	%r8, %rd834;
setp.lt.s32	%p88, %r8, 1;
@%p88 bra BB64_75;

ld.local.u64 %rd835, [%rd1+8];
add.s64 %rd1484, %rd835, %rd1484;

BB64_75:
setp.lt.s32	%p89, %r8, 2;
@%p89 bra BB64_77;

ld.local.u64 %rd836, [%rd1+16];
add.s64 %rd1484, %rd836, %rd1484;

BB64_77:
setp.lt.s32	%p90, %r8, 3;
@%p90 bra BB64_79;

ld.local.u64 %rd837, [%rd1+24];
add.s64 %rd1484, %rd837, %rd1484;

BB64_79:
setp.lt.s32	%p91, %r8, 4;
@%p91 bra BB64_81;

ld.local.u64 %rd838, [%rd1+32];
add.s64 %rd1484, %rd838, %rd1484;

BB64_81:
setp.lt.s32	%p92, %r8, 5;
@%p92 bra BB64_83;

ld.local.u64 %rd839, [%rd1+40];
add.s64 %rd1484, %rd839, %rd1484;

BB64_83:
setp.lt.s32	%p93, %r8, 6;
@%p93 bra BB64_85;

ld.local.u64 %rd840, [%rd1+48];
add.s64 %rd1484, %rd840, %rd1484;

BB64_85:
setp.lt.s32	%p94, %r8, 7;
@%p94 bra BB64_87;

ld.local.u64 %rd841, [%rd1+56];
add.s64 %rd1484, %rd841, %rd1484;

BB64_87:
setp.lt.s32	%p95, %r8, 8;
@%p95 bra BB64_89;

ld.local.u64 %rd842, [%rd1+64];
add.s64 %rd1484, %rd842, %rd1484;

BB64_89:
bar.sync 0;
@%p87 bra BB64_91;

st.shared.u64 [%rd47], %rd1484;

BB64_91:
bar.sync 0;
setp.gt.s32	%p97, %r5, 1151;
mov.u32 %r163, 128;
@%p97 bra BB64_93;

add.s32 %r69, %r5, 8;
mul.hi.s32 %r70, %r69, 954437177;
shr.u32 %r71, %r70, 31;
shr.s32 %r72, %r70, 1;
add.s32 %r163, %r72, %r71;

BB64_93:
setp.eq.s32	%p98, %r163, 128;
@%p98 bra BB64_131;
bra.uni BB64_94;

BB64_131:
@%p42 bra BB64_133;

ld.shared.u64 %rd854, [%rd43];
add.s64 %rd855, %rd854, %rd60;
st.shared.u64 [%rd43], %rd855;

BB64_133:
setp.lt.s32	%p10, %r1, 1;
ld.shared.u64 %rd1483, [%rd47];
bar.sync 0;
@%p10 bra BB64_135;

ld.shared.u64 %rd856, [%rd47+-8];
add.s64 %rd1483, %rd856, %rd1483;

BB64_135:
bar.sync 0;
st.shared.u64 [%rd47], %rd1483;
bar.sync 0;
setp.lt.s32	%p128, %r1, 2;
@%p128 bra BB64_137;

ld.shared.u64 %rd857, [%rd47+-16];
add.s64 %rd1483, %rd857, %rd1483;

BB64_137:
bar.sync 0;
st.shared.u64 [%rd47], %rd1483;
bar.sync 0;
setp.lt.s32	%p129, %r1, 4;
@%p129 bra BB64_139;

ld.shared.u64 %rd858, [%rd47+-32];
add.s64 %rd1483, %rd858, %rd1483;

BB64_139:
bar.sync 0;
st.shared.u64 [%rd47], %rd1483;
bar.sync 0;
setp.lt.s32	%p130, %r1, 8;
@%p130 bra BB64_141;

ld.shared.u64 %rd859, [%rd47+-64];
add.s64 %rd1483, %rd859, %rd1483;

BB64_141:
bar.sync 0;
st.shared.u64 [%rd47], %rd1483;
bar.sync 0;
setp.lt.s32	%p131, %r1, 16;
@%p131 bra BB64_143;

ld.shared.u64 %rd860, [%rd47+-128];
add.s64 %rd1483, %rd860, %rd1483;

BB64_143:
bar.sync 0;
st.shared.u64 [%rd47], %rd1483;
bar.sync 0;
setp.lt.s32	%p132, %r1, 32;
@%p132 bra BB64_145;

ld.shared.u64 %rd861, [%rd47+-256];
add.s64 %rd1483, %rd861, %rd1483;

BB64_145:
bar.sync 0;
st.shared.u64 [%rd47], %rd1483;
bar.sync 0;
setp.lt.s32	%p133, %r1, 64;
@%p133 bra BB64_147;

ld.shared.u64 %rd862, [%rd47+-512];
add.s64 %rd1483, %rd862, %rd1483;

BB64_147:
bar.sync 0;
st.shared.u64 [%rd47], %rd1483;
bar.sync 0;
ld.shared.u64 %rd1570, [%rd43+1016];
setp.eq.s32	%p134, %r1, 0;
mov.u64 %rd1560, %rd60;
@%p134 bra BB64_149;

ld.shared.u64 %rd1560, [%rd47+-8];

BB64_149:
bar.sync 0;
st.shared.u64 [%rd47], %rd1560;
bar.sync 0;
bra.uni BB64_150;

BB64_94:
@%p42 bra BB64_96;

ld.shared.u64 %rd843, [%rd43];
add.s64 %rd844, %rd843, %rd60;
st.shared.u64 [%rd43], %rd844;

BB64_96:
setp.ge.s32	%p100, %r1, %r163;
mov.u64 %rd1568, %rd60;
@%p100 bra BB64_98;

ld.shared.u64 %rd116, [%rd47];
mov.u64 %rd1568, %rd116;

BB64_98:
mov.u64 %rd1533, %rd1568;
mov.u64 %rd1567, %rd1533;
bar.sync 0;
setp.le.s32	%p101, %r1, %r163;
setp.gt.s32	%p102, %r1, 0;
and.pred %p103, %p101, %p102;
@!%p103 bra BB64_100;
bra.uni BB64_99;

BB64_99:
ld.shared.u64 %rd845, [%rd47+-8];
add.s64 %rd1567, %rd845, %rd1567;

BB64_100:
mov.u64 %rd1566, %rd1567;
bar.sync 0;
@%p100 bra BB64_102;

st.shared.u64 [%rd47], %rd1566;

BB64_102:
setp.gt.s32	%p3, %r1, 1;
bar.sync 0;
setp.lt.s32	%p105, %r3, %r163;
and.pred %p106, %p105, %p3;
@!%p106 bra BB64_104;
bra.uni BB64_103;

BB64_103:
ld.shared.u64 %rd846, [%rd47+-16];
add.s64 %rd1566, %rd846, %rd1566;

BB64_104:
mov.u64 %rd1565, %rd1566;
bar.sync 0;
@%p100 bra BB64_106;

st.shared.u64 [%rd47], %rd1565;

BB64_106:
setp.gt.s32	%p4, %r1, 3;
bar.sync 0;
add.s32 %r73, %r3, -2;
setp.lt.s32	%p108, %r73, %r163;
and.pred %p109, %p108, %p4;
@!%p109 bra BB64_108;
bra.uni BB64_107;

BB64_107:
ld.shared.u64 %rd847, [%rd47+-32];
add.s64 %rd1565, %rd847, %rd1565;

BB64_108:
mov.u64 %rd1564, %rd1565;
bar.sync 0;
@%p100 bra BB64_110;

st.shared.u64 [%rd47], %rd1564;

BB64_110:
setp.gt.s32	%p5, %r1, 7;
bar.sync 0;
add.s32 %r74, %r3, -6;
setp.lt.s32	%p111, %r74, %r163;
and.pred %p112, %p111, %p5;
@!%p112 bra BB64_112;
bra.uni BB64_111;

BB64_111:
ld.shared.u64 %rd848, [%rd47+-64];
add.s64 %rd1564, %rd848, %rd1564;

BB64_112:
mov.u64 %rd1563, %rd1564;
bar.sync 0;
@%p100 bra BB64_114;

st.shared.u64 [%rd47], %rd1563;

BB64_114:
setp.gt.s32	%p6, %r1, 15;
bar.sync 0;
add.s32 %r75, %r3, -14;
setp.lt.s32	%p114, %r75, %r163;
and.pred %p115, %p114, %p6;
@!%p115 bra BB64_116;
bra.uni BB64_115;

BB64_115:
ld.shared.u64 %rd849, [%rd47+-128];
add.s64 %rd1563, %rd849, %rd1563;

BB64_116:
mov.u64 %rd1562, %rd1563;
bar.sync 0;
@%p100 bra BB64_118;

st.shared.u64 [%rd47], %rd1562;

BB64_118:
setp.gt.s32	%p7, %r1, 31;
bar.sync 0;
add.s32 %r76, %r3, -30;
setp.lt.s32	%p117, %r76, %r163;
and.pred %p118, %p117, %p7;
@!%p118 bra BB64_120;
bra.uni BB64_119;

BB64_119:
ld.shared.u64 %rd850, [%rd47+-256];
add.s64 %rd1562, %rd850, %rd1562;

BB64_120:
mov.u64 %rd1561, %rd1562;
bar.sync 0;
@%p100 bra BB64_122;

st.shared.u64 [%rd47], %rd1561;

BB64_122:
setp.gt.s32	%p8, %r1, 63;
bar.sync 0;
add.s32 %r77, %r3, -62;
setp.lt.s32	%p120, %r77, %r163;
and.pred %p121, %p120, %p8;
@!%p121 bra BB64_124;
bra.uni BB64_123;

BB64_123:
ld.shared.u64 %rd851, [%rd47+-512];
add.s64 %rd1561, %rd851, %rd1561;

BB64_124:
bar.sync 0;
@%p100 bra BB64_126;

st.shared.u64 [%rd47], %rd1561;

BB64_126:
setp.lt.s32	%p9, %r1, %r163;
bar.sync 0;
add.s32 %r78, %r163, -1;
mul.wide.s32 %rd852, %r78, 8;
add.s64 %rd853, %rd43, %rd852;
ld.shared.u64 %rd1570, [%rd853];
not.pred %p123, %p9;
setp.eq.s32	%p124, %r1, 0;
or.pred %p125, %p124, %p123;
selp.b64	%rd1482, %rd60, %rd1561, %p9;
@%p125 bra BB64_128;

ld.shared.u64 %rd1482, [%rd47+-8];

BB64_128:
bar.sync 0;
@%p100 bra BB64_130;

st.shared.u64 [%rd47], %rd1482;

BB64_130:
bar.sync 0;

BB64_150:
mov.u64 %rd1569, %rd1570;
@%p87 bra BB64_152;

ld.shared.u64 %rd1484, [%rd47];

BB64_152:
bar.sync 0;
mul.wide.s32 %rd863, %r7, 8;
add.s64 %rd157, %rd1, %rd863;
setp.ge.u64	%p136, %rd1, %rd157;
@%p136 bra BB64_154;

ld.local.u64 %rd864, [%rd1];
add.s64 %rd1484, %rd864, %rd1484;
st.shared.u64 [%rd49], %rd1484;

BB64_154:
setp.ge.u64	%p137, %rd50, %rd157;
@%p137 bra BB64_156;

ld.local.u64 %rd865, [%rd1+8];
add.s64 %rd1484, %rd865, %rd1484;
st.shared.u64 [%rd49+8], %rd1484;

BB64_156:
add.s64 %rd866, %rd50, 8;
setp.ge.u64	%p138, %rd866, %rd157;
@%p138 bra BB64_158;

ld.local.u64 %rd867, [%rd1+16];
add.s64 %rd1484, %rd867, %rd1484;
st.shared.u64 [%rd49+16], %rd1484;

BB64_158:
add.s64 %rd868, %rd50, 16;
setp.ge.u64	%p139, %rd868, %rd157;
@%p139 bra BB64_160;

ld.local.u64 %rd869, [%rd1+24];
add.s64 %rd1484, %rd869, %rd1484;
st.shared.u64 [%rd49+24], %rd1484;

BB64_160:
add.s64 %rd870, %rd50, 24;
setp.ge.u64	%p140, %rd870, %rd157;
@%p140 bra BB64_162;

ld.local.u64 %rd871, [%rd1+32];
add.s64 %rd1484, %rd871, %rd1484;
st.shared.u64 [%rd49+32], %rd1484;

BB64_162:
add.s64 %rd872, %rd50, 32;
setp.ge.u64	%p141, %rd872, %rd157;
@%p141 bra BB64_164;

ld.local.u64 %rd873, [%rd1+40];
add.s64 %rd1484, %rd873, %rd1484;
st.shared.u64 [%rd49+40], %rd1484;

BB64_164:
add.s64 %rd874, %rd50, 40;
setp.ge.u64	%p142, %rd874, %rd157;
@%p142 bra BB64_166;

ld.local.u64 %rd875, [%rd1+48];
add.s64 %rd1484, %rd875, %rd1484;
st.shared.u64 [%rd49+48], %rd1484;

BB64_166:
add.s64 %rd876, %rd50, 48;
setp.ge.u64	%p143, %rd876, %rd157;
@%p143 bra BB64_168;

ld.local.u64 %rd877, [%rd1+56];
add.s64 %rd1484, %rd877, %rd1484;
st.shared.u64 [%rd49+56], %rd1484;

BB64_168:
add.s64 %rd878, %rd50, 56;
setp.ge.u64	%p144, %rd878, %rd157;
@%p144 bra BB64_170;

ld.local.u64 %rd879, [%rd1+64];
add.s64 %rd880, %rd879, %rd1484;
st.shared.u64 [%rd49+64], %rd880;

BB64_170:
bar.sync 0;
@%p64 bra BB64_193;
bra.uni BB64_171;

BB64_193:
shl.b64 %rd901, %rd46, 3;
add.s64 %rd902, %rd63, %rd901;
ld.shared.u64 %rd903, [%rd47];
ld.shared.u64 %rd904, [%rd47+1024];
ld.shared.u64 %rd905, [%rd47+2048];
ld.shared.u64 %rd906, [%rd47+3072];
ld.shared.u64 %rd907, [%rd47+4096];
ld.shared.u64 %rd908, [%rd47+5120];
ld.shared.u64 %rd909, [%rd47+6144];
ld.shared.u64 %rd910, [%rd47+7168];
ld.shared.u64 %rd911, [%rd47+8192];
st.global.u64 [%rd902], %rd903;
st.global.u64 [%rd902+1024], %rd904;
st.global.u64 [%rd902+2048], %rd905;
st.global.u64 [%rd902+3072], %rd906;
st.global.u64 [%rd902+4096], %rd907;
st.global.u64 [%rd902+5120], %rd908;
st.global.u64 [%rd902+6144], %rd909;
st.global.u64 [%rd902+7168], %rd910;
st.global.u64 [%rd902+8192], %rd911;
bra.uni BB64_194;

BB64_171:
add.s64 %rd174, %rd43, %rd810;
mov.u64 %rd1486, %rd41;
mov.u64 %rd1485, %rd43;
setp.ge.u64	%p145, %rd43, %rd174;
mov.u64 %rd1492, %rd63;
@%p145 bra BB64_194;

BB64_172:
mov.u64 %rd179, %rd1492;
sub.s64 %rd180, %rd81, %rd1486;
setp.gt.s64	%p146, %rd180, 9208;
shl.b64 %rd882, %rd46, 3;
add.s64 %rd181, %rd1485, %rd882;
add.s64 %rd182, %rd179, %rd882;
@%p146 bra BB64_191;
bra.uni BB64_173;

BB64_191:
ld.shared.u64 %rd892, [%rd181];
ld.shared.u64 %rd893, [%rd181+1024];
ld.shared.u64 %rd894, [%rd181+2048];
ld.shared.u64 %rd895, [%rd181+3072];
ld.shared.u64 %rd896, [%rd181+4096];
ld.shared.u64 %rd897, [%rd181+5120];
ld.shared.u64 %rd898, [%rd181+6144];
ld.shared.u64 %rd899, [%rd181+7168];
ld.shared.u64 %rd900, [%rd181+8192];
st.global.u64 [%rd182], %rd892;
st.global.u64 [%rd182+1024], %rd893;
st.global.u64 [%rd182+2048], %rd894;
st.global.u64 [%rd182+3072], %rd895;
st.global.u64 [%rd182+4096], %rd896;
st.global.u64 [%rd182+5120], %rd897;
st.global.u64 [%rd182+6144], %rd898;
st.global.u64 [%rd182+7168], %rd899;
st.global.u64 [%rd182+8192], %rd900;
bra.uni BB64_192;

BB64_173:
shr.s64 %rd183, %rd180, 3;
setp.ge.s64	%p147, %rd46, %rd183;
@%p147 bra BB64_175;

ld.shared.u64 %rd883, [%rd181];
st.global.u64 [%rd182], %rd883;

BB64_175:
setp.ge.s64	%p148, %rd51, %rd183;
@%p148 bra BB64_177;

ld.shared.u64 %rd884, [%rd181+1024];
st.global.u64 [%rd182+1024], %rd884;

BB64_177:
setp.ge.s64	%p149, %rd52, %rd183;
@%p149 bra BB64_179;

ld.shared.u64 %rd885, [%rd181+2048];
st.global.u64 [%rd182+2048], %rd885;

BB64_179:
setp.ge.s64	%p150, %rd53, %rd183;
@%p150 bra BB64_181;

ld.shared.u64 %rd886, [%rd181+3072];
st.global.u64 [%rd182+3072], %rd886;

BB64_181:
setp.ge.s64	%p151, %rd54, %rd183;
@%p151 bra BB64_183;

ld.shared.u64 %rd887, [%rd181+4096];
st.global.u64 [%rd182+4096], %rd887;

BB64_183:
setp.ge.s64	%p152, %rd55, %rd183;
@%p152 bra BB64_185;

ld.shared.u64 %rd888, [%rd181+5120];
st.global.u64 [%rd182+5120], %rd888;

BB64_185:
setp.ge.s64	%p153, %rd56, %rd183;
@%p153 bra BB64_187;

ld.shared.u64 %rd889, [%rd181+6144];
st.global.u64 [%rd182+6144], %rd889;

BB64_187:
setp.ge.s64	%p154, %rd57, %rd183;
@%p154 bra BB64_189;

ld.shared.u64 %rd890, [%rd181+7168];
st.global.u64 [%rd182+7168], %rd890;

BB64_189:
setp.ge.s64	%p155, %rd58, %rd183;
@%p155 bra BB64_192;

ld.shared.u64 %rd891, [%rd181+8192];
st.global.u64 [%rd182+8192], %rd891;

BB64_192:
add.s64 %rd1485, %rd1485, 9216;
add.s64 %rd1486, %rd1486, 9216;
add.s64 %rd186, %rd179, 9216;
setp.lt.u64	%p156, %rd1485, %rd174;
mov.u64 %rd1492, %rd186;
@%p156 bra BB64_172;

BB64_194:
bar.sync 0;
add.s64 %rd1509, %rd62, 9216;
add.s64 %rd1493, %rd63, 9216;
add.s64 %rd1463, %rd61, 9216;
mov.u64 %rd1502, %rd1463;
sub.s64 %rd912, %rd1463, %rd10;
setp.lt.s64	%p157, %rd912, 0;
@%p157 bra BB64_27;
bra.uni BB64_365;

BB64_195:
setp.gt.s64	%p158, %rd42, -1;
@%p158 bra BB64_365;

mov.u32 %r161, %ctaid.x;
mov.u64 %rd1488, %rd1502;
cvt.s64.s32	%rd193, %r1;
mul.wide.s32 %rd206, %r1, 8;
add.s64 %rd194, %rd41, %rd206;
mul.wide.s32 %rd195, %r1, -9;
mul.lo.s32 %r79, %r1, 9;
mul.wide.s32 %rd914, %r79, 8;
add.s64 %rd196, %rd41, %rd914;
add.s64 %rd197, %rd1, 8;
add.s32 %r80, %r1, 128;
cvt.s64.s32	%rd198, %r80;
add.s32 %r81, %r1, 256;
cvt.s64.s32	%rd199, %r81;
add.s32 %r82, %r1, 384;
cvt.s64.s32	%rd200, %r82;
add.s32 %r83, %r1, 512;
cvt.s64.s32	%rd201, %r83;
add.s32 %r84, %r1, 640;
cvt.s64.s32	%rd202, %r84;
add.s32 %r85, %r1, 768;
cvt.s64.s32	%rd203, %r85;
add.s32 %r86, %r1, 896;
cvt.s64.s32	%rd204, %r86;
add.s32 %r87, %r1, 1024;
cvt.s64.s32	%rd205, %r87;
add.s32 %r11, %r1, -2;
add.s32 %r89, %r42, %r161;
cvt.s64.s32	%rd915, %r89;
mul.lo.s64 %rd916, %rd706, %rd915;
add.s64 %rd917, %rd8, %rd916;
mul.lo.s64 %rd918, %rd707, %rd917;
add.s64 %rd207, %rd918, %rd193;
mov.u64 %rd1487, 0;
mov.u64 %rd1491, %rd1493;
mov.u64 %rd1500, %rd1502;
mov.u64 %rd1507, %rd1509;
mov.u64 %rd1558, %rd1569;

BB64_197:
mov.u64 %rd210, %rd1558;
mov.u64 %rd1505, %rd1507;
mov.u64 %rd212, %rd1505;
mov.u64 %rd1498, %rd1500;
mov.u64 %rd211, %rd1498;
mov.u64 %rd209, %rd1488;
sub.s64 %rd919, %rd10, %rd209;
shr.u64 %rd920, %rd919, 3;
cvt.u32.u64	%r90, %rd920;
mov.u32 %r91, 1152;
min.s32 %r12, %r90, %r91;
setp.eq.s32	%p159, %r12, 1152;
@%p159 bra BB64_221;
bra.uni BB64_198;

BB64_221:
shl.b64 %rd943, %rd193, 3;
add.s64 %rd944, %rd212, %rd943;
ld.global.u64 %rd945, [%rd944];
st.u64 [%rd194], %rd945;
ld.global.u64 %rd946, [%rd944+1024];
st.u64 [%rd194+1024], %rd946;
ld.global.u64 %rd947, [%rd944+2048];
st.u64 [%rd194+2048], %rd947;
ld.global.u64 %rd948, [%rd944+3072];
st.u64 [%rd194+3072], %rd948;
ld.global.u64 %rd949, [%rd944+4096];
st.u64 [%rd194+4096], %rd949;
ld.global.u64 %rd950, [%rd944+5120];
st.u64 [%rd194+5120], %rd950;
ld.global.u64 %rd951, [%rd944+6144];
st.u64 [%rd194+6144], %rd951;
ld.global.u64 %rd952, [%rd944+7168];
st.u64 [%rd194+7168], %rd952;
ld.global.u64 %rd953, [%rd944+8192];
st.u64 [%rd194+8192], %rd953;
mov.u64 %rd1510, 1152;
bra.uni BB64_222;

BB64_198:
cvt.s64.s32	%rd1510, %r12;
setp.lt.s32	%p160, %r12, 1;
@%p160 bra BB64_222;

shl.b64 %rd921, %rd1510, 3;
add.s64 %rd215, %rd211, %rd921;
mov.u64 %rd1495, %rd41;
mov.u64 %rd1494, %rd211;
mov.u64 %rd1499, %rd211;
mov.u64 %rd1506, %rd212;

BB64_200:
mov.u64 %rd221, %rd1506;
mov.u64 %rd220, %rd1499;
mov.u64 %rd218, %rd1494;
sub.s64 %rd222, %rd215, %rd218;
setp.gt.s64	%p161, %rd222, 9208;
shl.b64 %rd922, %rd193, 3;
add.s64 %rd223, %rd221, %rd922;
add.s64 %rd224, %rd1495, %rd922;
@%p161 bra BB64_219;
bra.uni BB64_201;

BB64_219:
ld.global.u64 %rd932, [%rd223];
st.u64 [%rd224], %rd932;
ld.global.u64 %rd933, [%rd223+1024];
st.u64 [%rd224+1024], %rd933;
ld.global.u64 %rd934, [%rd223+2048];
st.u64 [%rd224+2048], %rd934;
ld.global.u64 %rd935, [%rd223+3072];
st.u64 [%rd224+3072], %rd935;
ld.global.u64 %rd936, [%rd223+4096];
st.u64 [%rd224+4096], %rd936;
ld.global.u64 %rd937, [%rd223+5120];
st.u64 [%rd224+5120], %rd937;
ld.global.u64 %rd938, [%rd223+6144];
st.u64 [%rd224+6144], %rd938;
ld.global.u64 %rd939, [%rd223+7168];
st.u64 [%rd224+7168], %rd939;
ld.global.u64 %rd940, [%rd223+8192];
st.u64 [%rd224+8192], %rd940;
bra.uni BB64_220;

BB64_201:
shr.s64 %rd225, %rd222, 3;
setp.ge.s64	%p162, %rd193, %rd225;
@%p162 bra BB64_203;

ld.global.u64 %rd923, [%rd223];
st.u64 [%rd224], %rd923;

BB64_203:
setp.ge.s64	%p163, %rd198, %rd225;
@%p163 bra BB64_205;

ld.global.u64 %rd924, [%rd223+1024];
st.u64 [%rd224+1024], %rd924;

BB64_205:
setp.ge.s64	%p164, %rd199, %rd225;
@%p164 bra BB64_207;

ld.global.u64 %rd925, [%rd223+2048];
st.u64 [%rd224+2048], %rd925;

BB64_207:
setp.ge.s64	%p165, %rd200, %rd225;
@%p165 bra BB64_209;

ld.global.u64 %rd926, [%rd223+3072];
st.u64 [%rd224+3072], %rd926;

BB64_209:
setp.ge.s64	%p166, %rd201, %rd225;
@%p166 bra BB64_211;

ld.global.u64 %rd927, [%rd223+4096];
st.u64 [%rd224+4096], %rd927;

BB64_211:
setp.ge.s64	%p167, %rd202, %rd225;
@%p167 bra BB64_213;

ld.global.u64 %rd928, [%rd223+5120];
st.u64 [%rd224+5120], %rd928;

BB64_213:
setp.ge.s64	%p168, %rd203, %rd225;
@%p168 bra BB64_215;

ld.global.u64 %rd929, [%rd223+6144];
st.u64 [%rd224+6144], %rd929;

BB64_215:
setp.ge.s64	%p169, %rd204, %rd225;
@%p169 bra BB64_217;

ld.global.u64 %rd930, [%rd223+7168];
st.u64 [%rd224+7168], %rd930;

BB64_217:
setp.ge.s64	%p170, %rd205, %rd225;
@%p170 bra BB64_220;

ld.global.u64 %rd931, [%rd223+8192];
st.u64 [%rd224+8192], %rd931;

BB64_220:
add.s64 %rd226, %rd221, 9216;
add.s64 %rd1495, %rd1495, 9216;
add.s64 %rd1494, %rd220, 9216;
mov.u64 %rd228, %rd1494;
sub.s64 %rd941, %rd1494, %rd215;
setp.lt.s64	%p171, %rd941, 0;
mov.u64 %rd1499, %rd228;
mov.u64 %rd1506, %rd226;
@%p171 bra BB64_200;

BB64_222:
bar.sync 0;
shl.b64 %rd954, %rd1510, 3;
add.s64 %rd231, %rd41, %rd954;
and.b64 %rd955, %rd1510, 2305843009213693951;
cvt.u32.u64	%r13, %rd1510;
add.s64 %rd956, %rd955, %rd195;
cvt.u32.u64	%r92, %rd956;
mov.u32 %r93, 9;
min.s32 %r14, %r92, %r93;
mov.u32 %r94, 0;
max.s32 %r15, %r14, %r94;
setp.gt.u32	%p172, %r15, 8;
@%p172 bra BB64_241;
bra.uni BB64_223;

BB64_241:
ld.u64 %rd966, [%rd196];
st.local.u64 [%rd1], %rd966;
ld.u64 %rd967, [%rd196+8];
st.local.u64 [%rd1+8], %rd967;
ld.u64 %rd968, [%rd196+16];
st.local.u64 [%rd1+16], %rd968;
ld.u64 %rd969, [%rd196+24];
st.local.u64 [%rd1+24], %rd969;
ld.u64 %rd970, [%rd196+32];
st.local.u64 [%rd1+32], %rd970;
ld.u64 %rd971, [%rd196+40];
st.local.u64 [%rd1+40], %rd971;
ld.u64 %rd972, [%rd196+48];
st.local.u64 [%rd1+48], %rd972;
ld.u64 %rd973, [%rd196+56];
st.local.u64 [%rd1+56], %rd973;
ld.u64 %rd974, [%rd196+64];
st.local.u64 [%rd1+64], %rd974;
bra.uni BB64_242;

BB64_223:
mov.u64 %rd232, %rd1;
setp.lt.s32	%p173, %r14, 1;
mov.u64 %rd1525, %rd232;
@%p173 bra BB64_225;

ld.u64 %rd957, [%rd196];
st.local.u64 [%rd1], %rd957;
mov.u64 %rd1525, %rd197;

BB64_225:
mov.u64 %rd1511, %rd1525;
mov.u64 %rd1524, %rd1511;
setp.lt.s32	%p174, %r15, 2;
@%p174 bra BB64_227;

ld.u64 %rd958, [%rd196+8];
st.local.u64 [%rd1524], %rd958;
add.s64 %rd1524, %rd1524, 8;

BB64_227:
mov.u64 %rd1523, %rd1524;
setp.lt.s32	%p175, %r15, 3;
@%p175 bra BB64_229;

ld.u64 %rd959, [%rd196+16];
st.local.u64 [%rd1523], %rd959;
add.s64 %rd1523, %rd1523, 8;

BB64_229:
mov.u64 %rd1522, %rd1523;
setp.lt.s32	%p176, %r15, 4;
@%p176 bra BB64_231;

ld.u64 %rd960, [%rd196+24];
st.local.u64 [%rd1522], %rd960;
add.s64 %rd1522, %rd1522, 8;

BB64_231:
mov.u64 %rd1521, %rd1522;
setp.lt.s32	%p177, %r15, 5;
@%p177 bra BB64_233;

ld.u64 %rd961, [%rd196+32];
st.local.u64 [%rd1521], %rd961;
add.s64 %rd1521, %rd1521, 8;

BB64_233:
mov.u64 %rd1520, %rd1521;
setp.lt.s32	%p178, %r15, 6;
@%p178 bra BB64_235;

ld.u64 %rd962, [%rd196+40];
st.local.u64 [%rd1520], %rd962;
add.s64 %rd1520, %rd1520, 8;

BB64_235:
mov.u64 %rd1519, %rd1520;
setp.lt.s32	%p179, %r15, 7;
@%p179 bra BB64_237;

ld.u64 %rd963, [%rd196+48];
st.local.u64 [%rd1519], %rd963;
add.s64 %rd1519, %rd1519, 8;

BB64_237:
mov.u64 %rd1518, %rd1519;
setp.lt.s32	%p180, %r15, 8;
@%p180 bra BB64_239;

ld.u64 %rd964, [%rd196+56];
st.local.u64 [%rd1518], %rd964;
add.s64 %rd1518, %rd1518, 8;

BB64_239:
setp.lt.s32	%p181, %r15, 9;
@%p181 bra BB64_242;

ld.u64 %rd965, [%rd196+64];
st.local.u64 [%rd1518], %rd965;

BB64_242:
setp.eq.s32	%p182, %r15, 0;
@%p182 bra BB64_259;

ld.local.u64 %rd1571, [%rd1];
mul.wide.u32 %rd976, %r15, 8;
add.s64 %rd977, %rd976, 34359738360;
shr.u64 %rd978, %rd977, 3;
cvt.u32.u64	%r16, %rd978;
setp.lt.s32	%p183, %r16, 1;
@%p183 bra BB64_245;

ld.local.u64 %rd979, [%rd1+8];
add.s64 %rd1571, %rd979, %rd1571;

BB64_245:
setp.lt.s32	%p184, %r16, 2;
@%p184 bra BB64_247;

ld.local.u64 %rd980, [%rd1+16];
add.s64 %rd1571, %rd980, %rd1571;

BB64_247:
setp.lt.s32	%p185, %r16, 3;
@%p185 bra BB64_249;

ld.local.u64 %rd981, [%rd1+24];
add.s64 %rd1571, %rd981, %rd1571;

BB64_249:
setp.lt.s32	%p186, %r16, 4;
@%p186 bra BB64_251;

ld.local.u64 %rd982, [%rd1+32];
add.s64 %rd1571, %rd982, %rd1571;

BB64_251:
setp.lt.s32	%p187, %r16, 5;
@%p187 bra BB64_253;

ld.local.u64 %rd983, [%rd1+40];
add.s64 %rd1571, %rd983, %rd1571;

BB64_253:
setp.lt.s32	%p188, %r16, 6;
@%p188 bra BB64_255;

ld.local.u64 %rd984, [%rd1+48];
add.s64 %rd1571, %rd984, %rd1571;

BB64_255:
setp.lt.s32	%p189, %r16, 7;
@%p189 bra BB64_257;

ld.local.u64 %rd985, [%rd1+56];
add.s64 %rd1571, %rd985, %rd1571;

BB64_257:
setp.lt.s32	%p190, %r16, 8;
@%p190 bra BB64_259;

ld.local.u64 %rd986, [%rd1+64];
add.s64 %rd1571, %rd986, %rd1571;

BB64_259:
bar.sync 0;
@%p182 bra BB64_261;

st.u64 [%rd194], %rd1571;

BB64_261:
bar.sync 0;
setp.gt.s32	%p192, %r13, 1151;
mov.u32 %r164, 128;
@%p192 bra BB64_263;

add.s32 %r96, %r13, 8;
mul.hi.s32 %r97, %r96, 954437177;
shr.u32 %r98, %r97, 31;
shr.s32 %r99, %r97, 1;
add.s32 %r164, %r99, %r98;

BB64_263:
setp.eq.s32	%p193, %r164, 128;
@%p193 bra BB64_301;
bra.uni BB64_264;

BB64_301:
@%p42 bra BB64_303;

ld.u64 %rd998, [%rd41];
add.s64 %rd999, %rd998, %rd210;
st.u64 [%rd41], %rd999;

BB64_303:
setp.lt.s32	%p19, %r1, 1;
ld.u64 %rd1527, [%rd194];
bar.sync 0;
@%p19 bra BB64_305;

ld.u64 %rd1000, [%rd194+-8];
add.s64 %rd1527, %rd1000, %rd1527;

BB64_305:
bar.sync 0;
st.u64 [%rd194], %rd1527;
bar.sync 0;
setp.lt.s32	%p223, %r1, 2;
@%p223 bra BB64_307;

ld.u64 %rd1001, [%rd194+-16];
add.s64 %rd1527, %rd1001, %rd1527;

BB64_307:
bar.sync 0;
st.u64 [%rd194], %rd1527;
bar.sync 0;
setp.lt.s32	%p224, %r1, 4;
@%p224 bra BB64_309;

ld.u64 %rd1002, [%rd194+-32];
add.s64 %rd1527, %rd1002, %rd1527;

BB64_309:
bar.sync 0;
st.u64 [%rd194], %rd1527;
bar.sync 0;
setp.lt.s32	%p225, %r1, 8;
@%p225 bra BB64_311;

ld.u64 %rd1003, [%rd194+-64];
add.s64 %rd1527, %rd1003, %rd1527;

BB64_311:
bar.sync 0;
st.u64 [%rd194], %rd1527;
bar.sync 0;
setp.lt.s32	%p226, %r1, 16;
@%p226 bra BB64_313;

ld.u64 %rd1004, [%rd194+-128];
add.s64 %rd1527, %rd1004, %rd1527;

BB64_313:
bar.sync 0;
st.u64 [%rd194], %rd1527;
bar.sync 0;
setp.lt.s32	%p227, %r1, 32;
@%p227 bra BB64_315;

ld.u64 %rd1005, [%rd194+-256];
add.s64 %rd1527, %rd1005, %rd1527;

BB64_315:
bar.sync 0;
st.u64 [%rd194], %rd1527;
bar.sync 0;
setp.lt.s32	%p228, %r1, 64;
@%p228 bra BB64_317;

ld.u64 %rd1006, [%rd194+-512];
add.s64 %rd1527, %rd1006, %rd1527;

BB64_317:
bar.sync 0;
st.u64 [%rd194], %rd1527;
bar.sync 0;
ld.u64 %rd1559, [%rd41+1016];
setp.eq.s32	%p229, %r1, 0;
mov.u64 %rd1549, %rd210;
@%p229 bra BB64_319;

ld.u64 %rd1549, [%rd194+-8];

BB64_319:
bar.sync 0;
st.u64 [%rd194], %rd1549;
bar.sync 0;
bra.uni BB64_320;

BB64_264:
@%p42 bra BB64_266;

ld.u64 %rd987, [%rd41];
add.s64 %rd988, %rd987, %rd210;
st.u64 [%rd41], %rd988;

BB64_266:
setp.ge.s32	%p195, %r1, %r164;
mov.u64 %rd1557, %rd210;
@%p195 bra BB64_268;

ld.u64 %rd266, [%rd194];
mov.u64 %rd1557, %rd266;

BB64_268:
mov.u64 %rd1542, %rd1557;
mov.u64 %rd1556, %rd1542;
bar.sync 0;
setp.le.s32	%p196, %r1, %r164;
setp.gt.s32	%p197, %r1, 0;
and.pred %p198, %p196, %p197;
@!%p198 bra BB64_270;
bra.uni BB64_269;

BB64_269:
ld.u64 %rd989, [%rd194+-8];
add.s64 %rd1556, %rd989, %rd1556;

BB64_270:
mov.u64 %rd1555, %rd1556;
bar.sync 0;
@%p195 bra BB64_272;

st.u64 [%rd194], %rd1555;

BB64_272:
setp.gt.s32	%p12, %r1, 1;
bar.sync 0;
setp.lt.s32	%p200, %r11, %r164;
and.pred %p201, %p200, %p12;
@!%p201 bra BB64_274;
bra.uni BB64_273;

BB64_273:
ld.u64 %rd990, [%rd194+-16];
add.s64 %rd1555, %rd990, %rd1555;

BB64_274:
mov.u64 %rd1554, %rd1555;
bar.sync 0;
@%p195 bra BB64_276;

st.u64 [%rd194], %rd1554;

BB64_276:
setp.gt.s32	%p13, %r1, 3;
bar.sync 0;
add.s32 %r100, %r11, -2;
setp.lt.s32	%p203, %r100, %r164;
and.pred %p204, %p203, %p13;
@!%p204 bra BB64_278;
bra.uni BB64_277;

BB64_277:
ld.u64 %rd991, [%rd194+-32];
add.s64 %rd1554, %rd991, %rd1554;

BB64_278:
mov.u64 %rd1553, %rd1554;
bar.sync 0;
@%p195 bra BB64_280;

st.u64 [%rd194], %rd1553;

BB64_280:
setp.gt.s32	%p14, %r1, 7;
bar.sync 0;
add.s32 %r101, %r11, -6;
setp.lt.s32	%p206, %r101, %r164;
and.pred %p207, %p206, %p14;
@!%p207 bra BB64_282;
bra.uni BB64_281;

BB64_281:
ld.u64 %rd992, [%rd194+-64];
add.s64 %rd1553, %rd992, %rd1553;

BB64_282:
mov.u64 %rd1552, %rd1553;
bar.sync 0;
@%p195 bra BB64_284;

st.u64 [%rd194], %rd1552;

BB64_284:
setp.gt.s32	%p15, %r1, 15;
bar.sync 0;
add.s32 %r102, %r11, -14;
setp.lt.s32	%p209, %r102, %r164;
and.pred %p210, %p209, %p15;
@!%p210 bra BB64_286;
bra.uni BB64_285;

BB64_285:
ld.u64 %rd993, [%rd194+-128];
add.s64 %rd1552, %rd993, %rd1552;

BB64_286:
mov.u64 %rd1551, %rd1552;
bar.sync 0;
@%p195 bra BB64_288;

st.u64 [%rd194], %rd1551;

BB64_288:
setp.gt.s32	%p16, %r1, 31;
bar.sync 0;
add.s32 %r103, %r11, -30;
setp.lt.s32	%p212, %r103, %r164;
and.pred %p213, %p212, %p16;
@!%p213 bra BB64_290;
bra.uni BB64_289;

BB64_289:
ld.u64 %rd994, [%rd194+-256];
add.s64 %rd1551, %rd994, %rd1551;

BB64_290:
mov.u64 %rd1550, %rd1551;
bar.sync 0;
@%p195 bra BB64_292;

st.u64 [%rd194], %rd1550;

BB64_292:
setp.gt.s32	%p17, %r1, 63;
bar.sync 0;
add.s32 %r104, %r11, -62;
setp.lt.s32	%p215, %r104, %r164;
and.pred %p216, %p215, %p17;
@!%p216 bra BB64_294;
bra.uni BB64_293;

BB64_293:
ld.u64 %rd995, [%rd194+-512];
add.s64 %rd1550, %rd995, %rd1550;

BB64_294:
bar.sync 0;
@%p195 bra BB64_296;

st.u64 [%rd194], %rd1550;

BB64_296:
setp.lt.s32	%p18, %r1, %r164;
bar.sync 0;
add.s32 %r105, %r164, -1;
mul.wide.s32 %rd996, %r105, 8;
add.s64 %rd997, %rd41, %rd996;
ld.u64 %rd1559, [%rd997];
not.pred %p218, %p18;
setp.eq.s32	%p219, %r1, 0;
or.pred %p220, %p219, %p218;
selp.b64	%rd1526, %rd210, %rd1550, %p18;
@%p220 bra BB64_298;

ld.u64 %rd1526, [%rd194+-8];

BB64_298:
bar.sync 0;
@%p195 bra BB64_300;

st.u64 [%rd194], %rd1526;

BB64_300:
bar.sync 0;

BB64_320:
mov.u64 %rd1558, %rd1559;
@%p182 bra BB64_322;

ld.u64 %rd1571, [%rd194];

BB64_322:
bar.sync 0;
mul.wide.s32 %rd1007, %r15, 8;
add.s64 %rd307, %rd1, %rd1007;
setp.ge.u64	%p231, %rd1, %rd307;
@%p231 bra BB64_324;

ld.local.u64 %rd1008, [%rd1];
add.s64 %rd1571, %rd1008, %rd1571;
st.u64 [%rd196], %rd1571;

BB64_324:
setp.ge.u64	%p232, %rd197, %rd307;
@%p232 bra BB64_326;

ld.local.u64 %rd1009, [%rd1+8];
add.s64 %rd1571, %rd1009, %rd1571;
st.u64 [%rd196+8], %rd1571;

BB64_326:
add.s64 %rd1010, %rd197, 8;
setp.ge.u64	%p233, %rd1010, %rd307;
@%p233 bra BB64_328;

ld.local.u64 %rd1011, [%rd1+16];
add.s64 %rd1571, %rd1011, %rd1571;
st.u64 [%rd196+16], %rd1571;

BB64_328:
add.s64 %rd1012, %rd197, 16;
setp.ge.u64	%p234, %rd1012, %rd307;
@%p234 bra BB64_330;

ld.local.u64 %rd1013, [%rd1+24];
add.s64 %rd1571, %rd1013, %rd1571;
st.u64 [%rd196+24], %rd1571;

BB64_330:
add.s64 %rd1014, %rd197, 24;
setp.ge.u64	%p235, %rd1014, %rd307;
@%p235 bra BB64_332;

ld.local.u64 %rd1015, [%rd1+32];
add.s64 %rd1571, %rd1015, %rd1571;
st.u64 [%rd196+32], %rd1571;

BB64_332:
add.s64 %rd1016, %rd197, 32;
setp.ge.u64	%p236, %rd1016, %rd307;
@%p236 bra BB64_334;

ld.local.u64 %rd1017, [%rd1+40];
add.s64 %rd1571, %rd1017, %rd1571;
st.u64 [%rd196+40], %rd1571;

BB64_334:
add.s64 %rd1018, %rd197, 40;
setp.ge.u64	%p237, %rd1018, %rd307;
@%p237 bra BB64_336;

ld.local.u64 %rd1019, [%rd1+48];
add.s64 %rd1571, %rd1019, %rd1571;
st.u64 [%rd196+48], %rd1571;

BB64_336:
add.s64 %rd1020, %rd197, 48;
setp.ge.u64	%p238, %rd1020, %rd307;
@%p238 bra BB64_338;

ld.local.u64 %rd1021, [%rd1+56];
add.s64 %rd1571, %rd1021, %rd1571;
st.u64 [%rd196+56], %rd1571;

BB64_338:
add.s64 %rd1022, %rd197, 56;
setp.ge.u64	%p239, %rd1022, %rd307;
@%p239 bra BB64_340;

ld.local.u64 %rd1023, [%rd1+64];
add.s64 %rd1024, %rd1023, %rd1571;
st.u64 [%rd196+64], %rd1024;

BB64_340:
bar.sync 0;
@%p159 bra BB64_363;
bra.uni BB64_341;

BB64_363:
shl.b64 %rd1045, %rd193, 3;
add.s64 %rd1046, %rd1491, %rd1045;
ld.u64 %rd1047, [%rd194];
st.global.u64 [%rd1046], %rd1047;
ld.u64 %rd1048, [%rd194+1024];
st.global.u64 [%rd1046+1024], %rd1048;
ld.u64 %rd1049, [%rd194+2048];
st.global.u64 [%rd1046+2048], %rd1049;
ld.u64 %rd1050, [%rd194+3072];
st.global.u64 [%rd1046+3072], %rd1050;
ld.u64 %rd1051, [%rd194+4096];
st.global.u64 [%rd1046+4096], %rd1051;
ld.u64 %rd1052, [%rd194+5120];
st.global.u64 [%rd1046+5120], %rd1052;
ld.u64 %rd1053, [%rd194+6144];
st.global.u64 [%rd1046+6144], %rd1053;
ld.u64 %rd1054, [%rd194+7168];
st.global.u64 [%rd1046+7168], %rd1054;
ld.u64 %rd1055, [%rd194+8192];
st.global.u64 [%rd1046+8192], %rd1055;
bra.uni BB64_364;

BB64_341:
add.s64 %rd1025, %rd207, %rd1487;
shl.b64 %rd1026, %rd1025, 3;
add.s64 %rd1572, %rd2, %rd1026;
mov.u64 %rd1573, %rd41;
setp.ge.u64	%p240, %rd41, %rd231;
@%p240 bra BB64_364;

BB64_342:
sub.s64 %rd328, %rd231, %rd1573;
setp.gt.s64	%p241, %rd328, 9208;
add.s64 %rd329, %rd1573, %rd206;
@%p241 bra BB64_361;
bra.uni BB64_343;

BB64_361:
ld.u64 %rd1036, [%rd329];
st.global.u64 [%rd1572], %rd1036;
ld.u64 %rd1037, [%rd329+1024];
st.global.u64 [%rd1572+1024], %rd1037;
ld.u64 %rd1038, [%rd329+2048];
st.global.u64 [%rd1572+2048], %rd1038;
ld.u64 %rd1039, [%rd329+3072];
st.global.u64 [%rd1572+3072], %rd1039;
ld.u64 %rd1040, [%rd329+4096];
st.global.u64 [%rd1572+4096], %rd1040;
ld.u64 %rd1041, [%rd329+5120];
st.global.u64 [%rd1572+5120], %rd1041;
ld.u64 %rd1042, [%rd329+6144];
st.global.u64 [%rd1572+6144], %rd1042;
ld.u64 %rd1043, [%rd329+7168];
st.global.u64 [%rd1572+7168], %rd1043;
ld.u64 %rd1044, [%rd329+8192];
st.global.u64 [%rd1572+8192], %rd1044;
bra.uni BB64_362;

BB64_343:
shr.s64 %rd330, %rd328, 3;
setp.ge.s64	%p242, %rd193, %rd330;
@%p242 bra BB64_345;

ld.u64 %rd1027, [%rd329];
st.global.u64 [%rd1572], %rd1027;

BB64_345:
setp.ge.s64	%p243, %rd198, %rd330;
@%p243 bra BB64_347;

ld.u64 %rd1028, [%rd329+1024];
st.global.u64 [%rd1572+1024], %rd1028;

BB64_347:
setp.ge.s64	%p244, %rd199, %rd330;
@%p244 bra BB64_349;

ld.u64 %rd1029, [%rd329+2048];
st.global.u64 [%rd1572+2048], %rd1029;

BB64_349:
setp.ge.s64	%p245, %rd200, %rd330;
@%p245 bra BB64_351;

ld.u64 %rd1030, [%rd329+3072];
st.global.u64 [%rd1572+3072], %rd1030;

BB64_351:
setp.ge.s64	%p246, %rd201, %rd330;
@%p246 bra BB64_353;

ld.u64 %rd1031, [%rd329+4096];
st.global.u64 [%rd1572+4096], %rd1031;

BB64_353:
setp.ge.s64	%p247, %rd202, %rd330;
@%p247 bra BB64_355;

ld.u64 %rd1032, [%rd329+5120];
st.global.u64 [%rd1572+5120], %rd1032;

BB64_355:
setp.ge.s64	%p248, %rd203, %rd330;
@%p248 bra BB64_357;

ld.u64 %rd1033, [%rd329+6144];
st.global.u64 [%rd1572+6144], %rd1033;

BB64_357:
setp.ge.s64	%p249, %rd204, %rd330;
@%p249 bra BB64_359;

ld.u64 %rd1034, [%rd329+7168];
st.global.u64 [%rd1572+7168], %rd1034;

BB64_359:
setp.ge.s64	%p250, %rd205, %rd330;
@%p250 bra BB64_362;

ld.u64 %rd1035, [%rd329+8192];
st.global.u64 [%rd1572+8192], %rd1035;

BB64_362:
add.s64 %rd1573, %rd1573, 9216;
add.s64 %rd1572, %rd1572, 9216;
setp.lt.u64	%p251, %rd1573, %rd231;
@%p251 bra BB64_342;

BB64_364:
bar.sync 0;
add.s64 %rd1507, %rd212, 9216;
add.s64 %rd1491, %rd1491, 9216;
add.s64 %rd1488, %rd211, 9216;
mov.u64 %rd1500, %rd1488;
sub.s64 %rd1056, %rd1488, %rd10;
setp.lt.s64	%p252, %rd1056, 0;
add.s64 %rd1487, %rd1487, 1152;
@%p252 bra BB64_197;

BB64_365:
@%p42 bra BB64_381;


	{ 
.reg .pred p; 
isspacep.shared p, %rd41; 
selp.u32 %r106, 1, 0, p; 
} 


	setp.eq.s32	%p254, %r106, 0;
@%p254 bra BB64_380;

mov.u64 %rd1058, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd1059, %rd1058;
sub.s64 %rd339, %rd41, %rd1059;
setp.eq.s64	%p255, %rd41, 0;
@%p255 bra BB64_381;

add.s64 %rd1060, %rd339, -16;
add.s64 %rd1062, %rd1058, %rd1060;
add.s64 %rd341, %rd1059, %rd1060;
ld.shared.u8 %rs34, [%rd1062];
or.b16 %rs35, %rs34, 1;
st.shared.u8 [%rd1062], %rs35;
ld.shared.u64 %rd342, [%rd1062+8];
setp.eq.s64	%p256, %rd342, 0;
mov.u64 %rd1577, %rd341;
@%p256 bra BB64_374;

mov.u64 %rd343, %rd341;
ld.u8 %rs36, [%rd342];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p257, %rs37, 1;
mov.u64 %rd1577, %rd343;
@!%p257 bra BB64_374;
bra.uni BB64_370;

BB64_370:
ld.u64 %rd345, [%rd342];
shr.u64 %rd346, %rd345, 1;
add.s64 %rd347, %rd342, 16;
add.s64 %rd348, %rd347, %rd346;
ld.shared.u64 %rd1064, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p258, %rd348, %rd1064;
mov.u64 %rd1577, %rd342;
@%p258 bra BB64_374;

ld.u8 %rs38, [%rd348];
and.b16 %rs39, %rs38, 1;
setp.eq.b16	%p259, %rs39, 1;
mov.u64 %rd1574, %rd342;
mov.u64 %rd1577, %rd1574;
@!%p259 bra BB64_374;
bra.uni BB64_372;

BB64_372:
ld.u64 %rd1065, [%rd348];
shr.u64 %rd1066, %rd1065, 1;
add.s64 %rd1067, %rd1066, %rd346;
add.s64 %rd1068, %rd1067, 16;
shl.b64 %rd1069, %rd1068, 1;
and.b64 %rd1070, %rd345, 1;
or.b64 %rd1071, %rd1069, %rd1070;
st.u64 [%rd342], %rd1071;
and.b64 %rd349, %rd1068, 9223372036854775807;
add.s64 %rd1072, %rd347, %rd349;
ld.shared.u64 %rd1073, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p260, %rd1072, %rd1073;
mov.u64 %rd1575, %rd342;
mov.u64 %rd1577, %rd1575;
@%p260 bra BB64_374;

add.s64 %rd1074, %rd349, %rd347;
st.u64 [%rd1074+8], %rd342;
mov.u64 %rd1577, %rd342;

BB64_374:
ld.u64 %rd352, [%rd1577];
shr.u64 %rd353, %rd352, 1;
add.s64 %rd354, %rd1577, 16;
add.s64 %rd355, %rd354, %rd353;
ld.shared.u64 %rd1075, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p261, %rd355, %rd1075;
@%p261 bra BB64_378;

ld.u8 %rs40, [%rd355];
and.b16 %rs41, %rs40, 1;
setp.eq.b16	%p262, %rs41, 1;
@!%p262 bra BB64_381;
bra.uni BB64_376;

BB64_376:
ld.u64 %rd1076, [%rd355];
shr.u64 %rd1077, %rd1076, 1;
add.s64 %rd1078, %rd1077, %rd353;
add.s64 %rd1079, %rd1078, 16;
shl.b64 %rd1080, %rd1079, 1;
and.b64 %rd1081, %rd352, 1;
or.b64 %rd1082, %rd1080, %rd1081;
st.u64 [%rd1577], %rd1082;
and.b64 %rd356, %rd1079, 9223372036854775807;
add.s64 %rd1083, %rd354, %rd356;
ld.shared.u64 %rd1084, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p263, %rd1083, %rd1084;
@%p263 bra BB64_381;

add.s64 %rd1085, %rd356, %rd354;
st.u64 [%rd1085+8], %rd1577;
bra.uni BB64_381;

BB64_380:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd41;
call.uni 
free, 
(
param0
);


	}

BB64_381:
bar.sync 0;
bra.uni BB64_764;

BB64_378:
setp.lt.u64	%p264, %rd355, %rd1577;
@%p264 bra BB64_381;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd1577;
bra.uni BB64_381;

BB64_393:
mov.u64 %rd1097, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd1098, %rd1097;
sub.s64 %rd1099, %rd358, %rd1098;
add.s64 %rd1100, %rd1099, 9232;
ld.shared.u64 %rd1101, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+16];
setp.gt.u64	%p275, %rd1100, %rd1101;
mov.u64 %rd1587, -1;
mov.u64 %rd1588, %rd358;
@%p275 bra BB64_395;

add.s64 %rd369, %rd358, 9232;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd369;
mov.u64 %rd1587, %rd369;
mov.u64 %rd1588, %rd369;

BB64_395:
mov.u64 %rd370, %rd1588;
setp.eq.s64	%p276, %rd1587, -1;
@%p276 bra BB64_397;

mov.u64 %rd1102, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd1103, %rd1102;
sub.s64 %rd1104, %rd358, %rd1103;
add.s64 %rd1105, %rd1102, %rd1104;
ld.shared.u64 %rd1106, [%rd1105];
and.b64 %rd1107, %rd1106, 1;
or.b64 %rd1108, %rd1107, 18432;
st.shared.u64 [%rd1105], %rd1108;
st.shared.u64 [%rd1105+8], %rd1583;
mov.u16 %rs44, 0;
st.shared.u8 [%rd1105], %rs44;

BB64_397:
mov.u64 %rd1589, %rd358;
setp.eq.s64	%p277, %rd358, %rd370;
mov.u64 %rd1590, 0;
@%p277 bra BB64_403;

BB64_402:
add.s64 %rd1590, %rd1589, 16;

BB64_403:
mov.u64 %rd1591, %rd1590;
setp.ne.s64	%p280, %rd1590, 0;
@%p280 bra BB64_405;

mov.u64 %rd1124, 9216;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd1124;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd1591, [retval0+0];


	}

BB64_405:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result], %rd1591;

BB64_406:
ld.param.u64 %rd1448, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd1447, %rd1448;
add.s64 %rd1127, %rd727, 8;
add.s64 %rd1638, %rd1447, %rd1127;
add.s64 %rd1631, %rd1448, %rd1127;
add.s64 %rd1622, %rd2, %rd1127;
bar.sync 0;
ld.shared.u64 %rd387, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195515_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd387; 
selp.u32 %r107, 1, 0, p; 
} 


	setp.eq.s32	%p281, %r107, 0;
sub.s64 %rd388, %rd1631, %rd10;
@%p281 bra BB64_577;

setp.gt.s64	%p282, %rd388, -1;
@%p282 bra BB64_747;

mov.u64 %rd1129, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd1130, %rd1129;
sub.s64 %rd1131, %rd387, %rd1130;
add.s64 %rd389, %rd1129, %rd1131;
mov.u64 %rd1592, %rd1631;
cvt.s64.s32	%rd392, %r1;
mul.wide.s32 %rd1132, %r1, 8;
add.s64 %rd393, %rd389, %rd1132;
mul.wide.s32 %rd394, %r1, -9;
mul.lo.s32 %r108, %r1, 9;
mul.wide.s32 %rd1133, %r108, 8;
add.s64 %rd395, %rd389, %rd1133;
add.s64 %rd396, %rd1, 8;
add.s32 %r109, %r1, 128;
cvt.s64.s32	%rd397, %r109;
add.s32 %r110, %r1, 256;
cvt.s64.s32	%rd398, %r110;
add.s32 %r111, %r1, 384;
cvt.s64.s32	%rd399, %r111;
add.s32 %r112, %r1, 512;
cvt.s64.s32	%rd400, %r112;
add.s32 %r113, %r1, 640;
cvt.s64.s32	%rd401, %r113;
add.s32 %r114, %r1, 768;
cvt.s64.s32	%rd402, %r114;
add.s32 %r115, %r1, 896;
cvt.s64.s32	%rd403, %r115;
add.s32 %r116, %r1, 1024;
cvt.s64.s32	%rd404, %r116;
add.s32 %r19, %r1, -2;

BB64_409:
mov.u64 %rd406, %rd1698;
mov.u64 %rd1633, %rd1638;
mov.u64 %rd408, %rd1633;
mov.u64 %rd1626, %rd1631;
mov.u64 %rd407, %rd1626;
mov.u64 %rd1619, %rd1622;
mov.u64 %rd409, %rd1619;
mov.u64 %rd405, %rd1592;
sub.s64 %rd1134, %rd10, %rd405;
shr.u64 %rd1135, %rd1134, 3;
cvt.u32.u64	%r117, %rd1135;
mov.u32 %r118, 1152;
min.s32 %r20, %r117, %r118;
setp.eq.s32	%p283, %r20, 1152;
@%p283 bra BB64_433;
bra.uni BB64_410;

BB64_433:
shl.b64 %rd1158, %rd392, 3;
add.s64 %rd1159, %rd408, %rd1158;
ld.global.u64 %rd1160, [%rd1159];
ld.global.u64 %rd1161, [%rd1159+1024];
ld.global.u64 %rd1162, [%rd1159+2048];
ld.global.u64 %rd1163, [%rd1159+3072];
ld.global.u64 %rd1164, [%rd1159+4096];
ld.global.u64 %rd1165, [%rd1159+5120];
ld.global.u64 %rd1166, [%rd1159+6144];
ld.global.u64 %rd1167, [%rd1159+7168];
ld.global.u64 %rd1168, [%rd1159+8192];
st.shared.u64 [%rd393], %rd1160;
st.shared.u64 [%rd393+1024], %rd1161;
st.shared.u64 [%rd393+2048], %rd1162;
st.shared.u64 [%rd393+3072], %rd1163;
st.shared.u64 [%rd393+4096], %rd1164;
st.shared.u64 [%rd393+5120], %rd1165;
st.shared.u64 [%rd393+6144], %rd1166;
st.shared.u64 [%rd393+7168], %rd1167;
st.shared.u64 [%rd393+8192], %rd1168;
mov.u64 %rd1595, 1152;
bra.uni BB64_434;

BB64_410:
cvt.s64.s32	%rd1595, %r20;
setp.lt.s32	%p284, %r20, 1;
@%p284 bra BB64_434;

shl.b64 %rd1136, %rd1595, 3;
add.s64 %rd411, %rd407, %rd1136;
mov.u64 %rd1594, %rd389;
mov.u64 %rd1593, %rd407;
mov.u64 %rd1630, %rd407;
mov.u64 %rd1637, %rd408;

BB64_412:
mov.u64 %rd417, %rd1637;
mov.u64 %rd416, %rd1630;
mov.u64 %rd414, %rd1593;
sub.s64 %rd418, %rd411, %rd414;
setp.gt.s64	%p285, %rd418, 9208;
shl.b64 %rd1137, %rd392, 3;
add.s64 %rd419, %rd417, %rd1137;
add.s64 %rd420, %rd1594, %rd1137;
@%p285 bra BB64_431;
bra.uni BB64_413;

BB64_431:
ld.global.u64 %rd1147, [%rd419];
ld.global.u64 %rd1148, [%rd419+1024];
ld.global.u64 %rd1149, [%rd419+2048];
ld.global.u64 %rd1150, [%rd419+3072];
ld.global.u64 %rd1151, [%rd419+4096];
ld.global.u64 %rd1152, [%rd419+5120];
ld.global.u64 %rd1153, [%rd419+6144];
ld.global.u64 %rd1154, [%rd419+7168];
ld.global.u64 %rd1155, [%rd419+8192];
st.shared.u64 [%rd420], %rd1147;
st.shared.u64 [%rd420+1024], %rd1148;
st.shared.u64 [%rd420+2048], %rd1149;
st.shared.u64 [%rd420+3072], %rd1150;
st.shared.u64 [%rd420+4096], %rd1151;
st.shared.u64 [%rd420+5120], %rd1152;
st.shared.u64 [%rd420+6144], %rd1153;
st.shared.u64 [%rd420+7168], %rd1154;
st.shared.u64 [%rd420+8192], %rd1155;
bra.uni BB64_432;

BB64_413:
shr.s64 %rd421, %rd418, 3;
setp.ge.s64	%p286, %rd392, %rd421;
@%p286 bra BB64_415;

ld.global.u64 %rd1138, [%rd419];
st.shared.u64 [%rd420], %rd1138;

BB64_415:
setp.ge.s64	%p287, %rd397, %rd421;
@%p287 bra BB64_417;

ld.global.u64 %rd1139, [%rd419+1024];
st.shared.u64 [%rd420+1024], %rd1139;

BB64_417:
setp.ge.s64	%p288, %rd398, %rd421;
@%p288 bra BB64_419;

ld.global.u64 %rd1140, [%rd419+2048];
st.shared.u64 [%rd420+2048], %rd1140;

BB64_419:
setp.ge.s64	%p289, %rd399, %rd421;
@%p289 bra BB64_421;

ld.global.u64 %rd1141, [%rd419+3072];
st.shared.u64 [%rd420+3072], %rd1141;

BB64_421:
setp.ge.s64	%p290, %rd400, %rd421;
@%p290 bra BB64_423;

ld.global.u64 %rd1142, [%rd419+4096];
st.shared.u64 [%rd420+4096], %rd1142;

BB64_423:
setp.ge.s64	%p291, %rd401, %rd421;
@%p291 bra BB64_425;

ld.global.u64 %rd1143, [%rd419+5120];
st.shared.u64 [%rd420+5120], %rd1143;

BB64_425:
setp.ge.s64	%p292, %rd402, %rd421;
@%p292 bra BB64_427;

ld.global.u64 %rd1144, [%rd419+6144];
st.shared.u64 [%rd420+6144], %rd1144;

BB64_427:
setp.ge.s64	%p293, %rd403, %rd421;
@%p293 bra BB64_429;

ld.global.u64 %rd1145, [%rd419+7168];
st.shared.u64 [%rd420+7168], %rd1145;

BB64_429:
setp.ge.s64	%p294, %rd404, %rd421;
@%p294 bra BB64_432;

ld.global.u64 %rd1146, [%rd419+8192];
st.shared.u64 [%rd420+8192], %rd1146;

BB64_432:
add.s64 %rd422, %rd417, 9216;
add.s64 %rd1594, %rd1594, 9216;
add.s64 %rd1593, %rd416, 9216;
mov.u64 %rd424, %rd1593;
sub.s64 %rd1156, %rd1593, %rd411;
setp.lt.s64	%p295, %rd1156, 0;
mov.u64 %rd1630, %rd424;
mov.u64 %rd1637, %rd422;
@%p295 bra BB64_412;

BB64_434:
bar.sync 0;
shl.b64 %rd1169, %rd1595, 3;
add.s64 %rd427, %rd387, %rd1169;
and.b64 %rd1170, %rd1595, 2305843009213693951;
cvt.u32.u64	%r21, %rd1595;
add.s64 %rd1171, %rd1170, %rd394;
cvt.u32.u64	%r119, %rd1171;
mov.u32 %r120, 9;
min.s32 %r22, %r119, %r120;
mov.u32 %r121, 0;
max.s32 %r23, %r22, %r121;
setp.gt.u32	%p296, %r23, 8;
@%p296 bra BB64_453;
bra.uni BB64_435;

BB64_453:
ld.shared.u64 %rd1181, [%rd395];
ld.shared.u64 %rd1182, [%rd395+8];
ld.shared.u64 %rd1183, [%rd395+16];
ld.shared.u64 %rd1184, [%rd395+24];
ld.shared.u64 %rd1185, [%rd395+32];
ld.shared.u64 %rd1186, [%rd395+40];
ld.shared.u64 %rd1187, [%rd395+48];
ld.shared.u64 %rd1188, [%rd395+56];
ld.shared.u64 %rd1189, [%rd395+64];
st.local.u64 [%rd1], %rd1181;
st.local.u64 [%rd1+8], %rd1182;
st.local.u64 [%rd1+16], %rd1183;
st.local.u64 [%rd1+24], %rd1184;
st.local.u64 [%rd1+32], %rd1185;
st.local.u64 [%rd1+40], %rd1186;
st.local.u64 [%rd1+48], %rd1187;
st.local.u64 [%rd1+56], %rd1188;
st.local.u64 [%rd1+64], %rd1189;
bra.uni BB64_454;

BB64_435:
mov.u64 %rd428, %rd1;
setp.lt.s32	%p297, %r22, 1;
mov.u64 %rd1610, %rd428;
@%p297 bra BB64_437;

ld.shared.u64 %rd1172, [%rd395];
st.local.u64 [%rd1], %rd1172;
mov.u64 %rd1610, %rd396;

BB64_437:
mov.u64 %rd1596, %rd1610;
mov.u64 %rd1609, %rd1596;
setp.lt.s32	%p298, %r23, 2;
@%p298 bra BB64_439;

ld.shared.u64 %rd1173, [%rd395+8];
st.local.u64 [%rd1609], %rd1173;
add.s64 %rd1609, %rd1609, 8;

BB64_439:
mov.u64 %rd1608, %rd1609;
setp.lt.s32	%p299, %r23, 3;
@%p299 bra BB64_441;

ld.shared.u64 %rd1174, [%rd395+16];
st.local.u64 [%rd1608], %rd1174;
add.s64 %rd1608, %rd1608, 8;

BB64_441:
mov.u64 %rd1607, %rd1608;
setp.lt.s32	%p300, %r23, 4;
@%p300 bra BB64_443;

ld.shared.u64 %rd1175, [%rd395+24];
st.local.u64 [%rd1607], %rd1175;
add.s64 %rd1607, %rd1607, 8;

BB64_443:
mov.u64 %rd1606, %rd1607;
setp.lt.s32	%p301, %r23, 5;
@%p301 bra BB64_445;

ld.shared.u64 %rd1176, [%rd395+32];
st.local.u64 [%rd1606], %rd1176;
add.s64 %rd1606, %rd1606, 8;

BB64_445:
mov.u64 %rd1605, %rd1606;
setp.lt.s32	%p302, %r23, 6;
@%p302 bra BB64_447;

ld.shared.u64 %rd1177, [%rd395+40];
st.local.u64 [%rd1605], %rd1177;
add.s64 %rd1605, %rd1605, 8;

BB64_447:
mov.u64 %rd1604, %rd1605;
setp.lt.s32	%p303, %r23, 7;
@%p303 bra BB64_449;

ld.shared.u64 %rd1178, [%rd395+48];
st.local.u64 [%rd1604], %rd1178;
add.s64 %rd1604, %rd1604, 8;

BB64_449:
mov.u64 %rd1603, %rd1604;
setp.lt.s32	%p304, %r23, 8;
@%p304 bra BB64_451;

ld.shared.u64 %rd1179, [%rd395+56];
st.local.u64 [%rd1603], %rd1179;
add.s64 %rd1603, %rd1603, 8;

BB64_451:
setp.lt.s32	%p305, %r23, 9;
@%p305 bra BB64_454;

ld.shared.u64 %rd1180, [%rd395+64];
st.local.u64 [%rd1603], %rd1180;

BB64_454:
setp.eq.s32	%p306, %r23, 0;
@%p306 bra BB64_471;

ld.local.u64 %rd1613, [%rd1];
mul.wide.u32 %rd1191, %r23, 8;
add.s64 %rd1192, %rd1191, 34359738360;
shr.u64 %rd1193, %rd1192, 3;
cvt.u32.u64	%r24, %rd1193;
setp.lt.s32	%p307, %r24, 1;
@%p307 bra BB64_457;

ld.local.u64 %rd1194, [%rd1+8];
add.s64 %rd1613, %rd1194, %rd1613;

BB64_457:
setp.lt.s32	%p308, %r24, 2;
@%p308 bra BB64_459;

ld.local.u64 %rd1195, [%rd1+16];
add.s64 %rd1613, %rd1195, %rd1613;

BB64_459:
setp.lt.s32	%p309, %r24, 3;
@%p309 bra BB64_461;

ld.local.u64 %rd1196, [%rd1+24];
add.s64 %rd1613, %rd1196, %rd1613;

BB64_461:
setp.lt.s32	%p310, %r24, 4;
@%p310 bra BB64_463;

ld.local.u64 %rd1197, [%rd1+32];
add.s64 %rd1613, %rd1197, %rd1613;

BB64_463:
setp.lt.s32	%p311, %r24, 5;
@%p311 bra BB64_465;

ld.local.u64 %rd1198, [%rd1+40];
add.s64 %rd1613, %rd1198, %rd1613;

BB64_465:
setp.lt.s32	%p312, %r24, 6;
@%p312 bra BB64_467;

ld.local.u64 %rd1199, [%rd1+48];
add.s64 %rd1613, %rd1199, %rd1613;

BB64_467:
setp.lt.s32	%p313, %r24, 7;
@%p313 bra BB64_469;

ld.local.u64 %rd1200, [%rd1+56];
add.s64 %rd1613, %rd1200, %rd1613;

BB64_469:
setp.lt.s32	%p314, %r24, 8;
@%p314 bra BB64_471;

ld.local.u64 %rd1201, [%rd1+64];
add.s64 %rd1613, %rd1201, %rd1613;

BB64_471:
bar.sync 0;
@%p306 bra BB64_473;

st.shared.u64 [%rd393], %rd1613;

BB64_473:
bar.sync 0;
setp.gt.s32	%p316, %r21, 1151;
mov.u32 %r165, 128;
@%p316 bra BB64_475;

add.s32 %r123, %r21, 8;
mul.hi.s32 %r124, %r123, 954437177;
shr.u32 %r125, %r124, 31;
shr.s32 %r126, %r124, 1;
add.s32 %r165, %r126, %r125;

BB64_475:
setp.eq.s32	%p317, %r165, 128;
@%p317 bra BB64_513;
bra.uni BB64_476;

BB64_513:
@%p42 bra BB64_515;

ld.shared.u64 %rd1213, [%rd389];
add.s64 %rd1214, %rd1213, %rd406;
st.shared.u64 [%rd389], %rd1214;

BB64_515:
setp.lt.s32	%p31, %r1, 1;
ld.shared.u64 %rd1612, [%rd393];
bar.sync 0;
@%p31 bra BB64_517;

ld.shared.u64 %rd1215, [%rd393+-8];
add.s64 %rd1612, %rd1215, %rd1612;

BB64_517:
bar.sync 0;
st.shared.u64 [%rd393], %rd1612;
bar.sync 0;
setp.lt.s32	%p347, %r1, 2;
@%p347 bra BB64_519;

ld.shared.u64 %rd1216, [%rd393+-16];
add.s64 %rd1612, %rd1216, %rd1612;

BB64_519:
bar.sync 0;
st.shared.u64 [%rd393], %rd1612;
bar.sync 0;
setp.lt.s32	%p348, %r1, 4;
@%p348 bra BB64_521;

ld.shared.u64 %rd1217, [%rd393+-32];
add.s64 %rd1612, %rd1217, %rd1612;

BB64_521:
bar.sync 0;
st.shared.u64 [%rd393], %rd1612;
bar.sync 0;
setp.lt.s32	%p349, %r1, 8;
@%p349 bra BB64_523;

ld.shared.u64 %rd1218, [%rd393+-64];
add.s64 %rd1612, %rd1218, %rd1612;

BB64_523:
bar.sync 0;
st.shared.u64 [%rd393], %rd1612;
bar.sync 0;
setp.lt.s32	%p350, %r1, 16;
@%p350 bra BB64_525;

ld.shared.u64 %rd1219, [%rd393+-128];
add.s64 %rd1612, %rd1219, %rd1612;

BB64_525:
bar.sync 0;
st.shared.u64 [%rd393], %rd1612;
bar.sync 0;
setp.lt.s32	%p351, %r1, 32;
@%p351 bra BB64_527;

ld.shared.u64 %rd1220, [%rd393+-256];
add.s64 %rd1612, %rd1220, %rd1612;

BB64_527:
bar.sync 0;
st.shared.u64 [%rd393], %rd1612;
bar.sync 0;
setp.lt.s32	%p352, %r1, 64;
@%p352 bra BB64_529;

ld.shared.u64 %rd1221, [%rd393+-512];
add.s64 %rd1612, %rd1221, %rd1612;

BB64_529:
bar.sync 0;
st.shared.u64 [%rd393], %rd1612;
bar.sync 0;
ld.shared.u64 %rd1699, [%rd389+1016];
mov.u64 %rd1689, %rd406;
@%p21 bra BB64_531;

ld.shared.u64 %rd1689, [%rd393+-8];

BB64_531:
bar.sync 0;
st.shared.u64 [%rd393], %rd1689;
bar.sync 0;
bra.uni BB64_532;

BB64_476:
@%p42 bra BB64_478;

ld.shared.u64 %rd1202, [%rd389];
add.s64 %rd1203, %rd1202, %rd406;
st.shared.u64 [%rd389], %rd1203;

BB64_478:
setp.ge.s32	%p319, %r1, %r165;
mov.u64 %rd1697, %rd406;
@%p319 bra BB64_480;

ld.shared.u64 %rd462, [%rd393];
mov.u64 %rd1697, %rd462;

BB64_480:
mov.u64 %rd1662, %rd1697;
mov.u64 %rd1696, %rd1662;
bar.sync 0;
setp.le.s32	%p320, %r1, %r165;
setp.gt.s32	%p321, %r1, 0;
and.pred %p322, %p320, %p321;
@!%p322 bra BB64_482;
bra.uni BB64_481;

BB64_481:
ld.shared.u64 %rd1204, [%rd393+-8];
add.s64 %rd1696, %rd1204, %rd1696;

BB64_482:
mov.u64 %rd1695, %rd1696;
bar.sync 0;
@%p319 bra BB64_484;

st.shared.u64 [%rd393], %rd1695;

BB64_484:
setp.gt.s32	%p24, %r1, 1;
bar.sync 0;
setp.lt.s32	%p324, %r19, %r165;
and.pred %p325, %p324, %p24;
@!%p325 bra BB64_486;
bra.uni BB64_485;

BB64_485:
ld.shared.u64 %rd1205, [%rd393+-16];
add.s64 %rd1695, %rd1205, %rd1695;

BB64_486:
mov.u64 %rd1694, %rd1695;
bar.sync 0;
@%p319 bra BB64_488;

st.shared.u64 [%rd393], %rd1694;

BB64_488:
setp.gt.s32	%p25, %r1, 3;
bar.sync 0;
add.s32 %r127, %r19, -2;
setp.lt.s32	%p327, %r127, %r165;
and.pred %p328, %p327, %p25;
@!%p328 bra BB64_490;
bra.uni BB64_489;

BB64_489:
ld.shared.u64 %rd1206, [%rd393+-32];
add.s64 %rd1694, %rd1206, %rd1694;

BB64_490:
mov.u64 %rd1693, %rd1694;
bar.sync 0;
@%p319 bra BB64_492;

st.shared.u64 [%rd393], %rd1693;

BB64_492:
setp.gt.s32	%p26, %r1, 7;
bar.sync 0;
add.s32 %r128, %r19, -6;
setp.lt.s32	%p330, %r128, %r165;
and.pred %p331, %p330, %p26;
@!%p331 bra BB64_494;
bra.uni BB64_493;

BB64_493:
ld.shared.u64 %rd1207, [%rd393+-64];
add.s64 %rd1693, %rd1207, %rd1693;

BB64_494:
mov.u64 %rd1692, %rd1693;
bar.sync 0;
@%p319 bra BB64_496;

st.shared.u64 [%rd393], %rd1692;

BB64_496:
setp.gt.s32	%p27, %r1, 15;
bar.sync 0;
add.s32 %r129, %r19, -14;
setp.lt.s32	%p333, %r129, %r165;
and.pred %p334, %p333, %p27;
@!%p334 bra BB64_498;
bra.uni BB64_497;

BB64_497:
ld.shared.u64 %rd1208, [%rd393+-128];
add.s64 %rd1692, %rd1208, %rd1692;

BB64_498:
mov.u64 %rd1691, %rd1692;
bar.sync 0;
@%p319 bra BB64_500;

st.shared.u64 [%rd393], %rd1691;

BB64_500:
setp.gt.s32	%p28, %r1, 31;
bar.sync 0;
add.s32 %r130, %r19, -30;
setp.lt.s32	%p336, %r130, %r165;
and.pred %p337, %p336, %p28;
@!%p337 bra BB64_502;
bra.uni BB64_501;

BB64_501:
ld.shared.u64 %rd1209, [%rd393+-256];
add.s64 %rd1691, %rd1209, %rd1691;

BB64_502:
mov.u64 %rd1690, %rd1691;
bar.sync 0;
@%p319 bra BB64_504;

st.shared.u64 [%rd393], %rd1690;

BB64_504:
setp.gt.s32	%p29, %r1, 63;
bar.sync 0;
add.s32 %r131, %r19, -62;
setp.lt.s32	%p339, %r131, %r165;
and.pred %p340, %p339, %p29;
@!%p340 bra BB64_506;
bra.uni BB64_505;

BB64_505:
ld.shared.u64 %rd1210, [%rd393+-512];
add.s64 %rd1690, %rd1210, %rd1690;

BB64_506:
bar.sync 0;
@%p319 bra BB64_508;

st.shared.u64 [%rd393], %rd1690;

BB64_508:
setp.lt.s32	%p30, %r1, %r165;
bar.sync 0;
add.s32 %r132, %r165, -1;
mul.wide.s32 %rd1211, %r132, 8;
add.s64 %rd1212, %rd389, %rd1211;
ld.shared.u64 %rd1699, [%rd1212];
not.pred %p342, %p30;
or.pred %p344, %p21, %p342;
selp.b64	%rd1611, %rd406, %rd1690, %p30;
@%p344 bra BB64_510;

ld.shared.u64 %rd1611, [%rd393+-8];

BB64_510:
bar.sync 0;
@%p319 bra BB64_512;

st.shared.u64 [%rd393], %rd1611;

BB64_512:
bar.sync 0;

BB64_532:
mov.u64 %rd1698, %rd1699;
@%p306 bra BB64_534;

ld.shared.u64 %rd1613, [%rd393];

BB64_534:
bar.sync 0;
mul.wide.s32 %rd1222, %r23, 8;
add.s64 %rd503, %rd1, %rd1222;
setp.ge.u64	%p355, %rd1, %rd503;
@%p355 bra BB64_536;

ld.local.u64 %rd1223, [%rd1];
add.s64 %rd1613, %rd1223, %rd1613;
st.shared.u64 [%rd395], %rd1613;

BB64_536:
setp.ge.u64	%p356, %rd396, %rd503;
@%p356 bra BB64_538;

ld.local.u64 %rd1224, [%rd1+8];
add.s64 %rd1613, %rd1224, %rd1613;
st.shared.u64 [%rd395+8], %rd1613;

BB64_538:
add.s64 %rd1225, %rd396, 8;
setp.ge.u64	%p357, %rd1225, %rd503;
@%p357 bra BB64_540;

ld.local.u64 %rd1226, [%rd1+16];
add.s64 %rd1613, %rd1226, %rd1613;
st.shared.u64 [%rd395+16], %rd1613;

BB64_540:
add.s64 %rd1227, %rd396, 16;
setp.ge.u64	%p358, %rd1227, %rd503;
@%p358 bra BB64_542;

ld.local.u64 %rd1228, [%rd1+24];
add.s64 %rd1613, %rd1228, %rd1613;
st.shared.u64 [%rd395+24], %rd1613;

BB64_542:
add.s64 %rd1229, %rd396, 24;
setp.ge.u64	%p359, %rd1229, %rd503;
@%p359 bra BB64_544;

ld.local.u64 %rd1230, [%rd1+32];
add.s64 %rd1613, %rd1230, %rd1613;
st.shared.u64 [%rd395+32], %rd1613;

BB64_544:
add.s64 %rd1231, %rd396, 32;
setp.ge.u64	%p360, %rd1231, %rd503;
@%p360 bra BB64_546;

ld.local.u64 %rd1232, [%rd1+40];
add.s64 %rd1613, %rd1232, %rd1613;
st.shared.u64 [%rd395+40], %rd1613;

BB64_546:
add.s64 %rd1233, %rd396, 40;
setp.ge.u64	%p361, %rd1233, %rd503;
@%p361 bra BB64_548;

ld.local.u64 %rd1234, [%rd1+48];
add.s64 %rd1613, %rd1234, %rd1613;
st.shared.u64 [%rd395+48], %rd1613;

BB64_548:
add.s64 %rd1235, %rd396, 48;
setp.ge.u64	%p362, %rd1235, %rd503;
@%p362 bra BB64_550;

ld.local.u64 %rd1236, [%rd1+56];
add.s64 %rd1613, %rd1236, %rd1613;
st.shared.u64 [%rd395+56], %rd1613;

BB64_550:
add.s64 %rd1237, %rd396, 56;
setp.ge.u64	%p363, %rd1237, %rd503;
@%p363 bra BB64_552;

ld.local.u64 %rd1238, [%rd1+64];
add.s64 %rd1239, %rd1238, %rd1613;
st.shared.u64 [%rd395+64], %rd1239;

BB64_552:
bar.sync 0;
@%p283 bra BB64_575;
bra.uni BB64_553;

BB64_575:
shl.b64 %rd1260, %rd392, 3;
add.s64 %rd1261, %rd409, %rd1260;
ld.shared.u64 %rd1262, [%rd393];
ld.shared.u64 %rd1263, [%rd393+1024];
ld.shared.u64 %rd1264, [%rd393+2048];
ld.shared.u64 %rd1265, [%rd393+3072];
ld.shared.u64 %rd1266, [%rd393+4096];
ld.shared.u64 %rd1267, [%rd393+5120];
ld.shared.u64 %rd1268, [%rd393+6144];
ld.shared.u64 %rd1269, [%rd393+7168];
ld.shared.u64 %rd1270, [%rd393+8192];
st.global.u64 [%rd1261], %rd1262;
st.global.u64 [%rd1261+1024], %rd1263;
st.global.u64 [%rd1261+2048], %rd1264;
st.global.u64 [%rd1261+3072], %rd1265;
st.global.u64 [%rd1261+4096], %rd1266;
st.global.u64 [%rd1261+5120], %rd1267;
st.global.u64 [%rd1261+6144], %rd1268;
st.global.u64 [%rd1261+7168], %rd1269;
st.global.u64 [%rd1261+8192], %rd1270;
bra.uni BB64_576;

BB64_553:
add.s64 %rd520, %rd389, %rd1169;
mov.u64 %rd1615, %rd387;
mov.u64 %rd1614, %rd389;
setp.ge.u64	%p364, %rd389, %rd520;
mov.u64 %rd1621, %rd409;
@%p364 bra BB64_576;

BB64_554:
mov.u64 %rd525, %rd1621;
sub.s64 %rd526, %rd427, %rd1615;
setp.gt.s64	%p365, %rd526, 9208;
shl.b64 %rd1241, %rd392, 3;
add.s64 %rd527, %rd1614, %rd1241;
add.s64 %rd528, %rd525, %rd1241;
@%p365 bra BB64_573;
bra.uni BB64_555;

BB64_573:
ld.shared.u64 %rd1251, [%rd527];
ld.shared.u64 %rd1252, [%rd527+1024];
ld.shared.u64 %rd1253, [%rd527+2048];
ld.shared.u64 %rd1254, [%rd527+3072];
ld.shared.u64 %rd1255, [%rd527+4096];
ld.shared.u64 %rd1256, [%rd527+5120];
ld.shared.u64 %rd1257, [%rd527+6144];
ld.shared.u64 %rd1258, [%rd527+7168];
ld.shared.u64 %rd1259, [%rd527+8192];
st.global.u64 [%rd528], %rd1251;
st.global.u64 [%rd528+1024], %rd1252;
st.global.u64 [%rd528+2048], %rd1253;
st.global.u64 [%rd528+3072], %rd1254;
st.global.u64 [%rd528+4096], %rd1255;
st.global.u64 [%rd528+5120], %rd1256;
st.global.u64 [%rd528+6144], %rd1257;
st.global.u64 [%rd528+7168], %rd1258;
st.global.u64 [%rd528+8192], %rd1259;
bra.uni BB64_574;

BB64_555:
shr.s64 %rd529, %rd526, 3;
setp.ge.s64	%p366, %rd392, %rd529;
@%p366 bra BB64_557;

ld.shared.u64 %rd1242, [%rd527];
st.global.u64 [%rd528], %rd1242;

BB64_557:
setp.ge.s64	%p367, %rd397, %rd529;
@%p367 bra BB64_559;

ld.shared.u64 %rd1243, [%rd527+1024];
st.global.u64 [%rd528+1024], %rd1243;

BB64_559:
setp.ge.s64	%p368, %rd398, %rd529;
@%p368 bra BB64_561;

ld.shared.u64 %rd1244, [%rd527+2048];
st.global.u64 [%rd528+2048], %rd1244;

BB64_561:
setp.ge.s64	%p369, %rd399, %rd529;
@%p369 bra BB64_563;

ld.shared.u64 %rd1245, [%rd527+3072];
st.global.u64 [%rd528+3072], %rd1245;

BB64_563:
setp.ge.s64	%p370, %rd400, %rd529;
@%p370 bra BB64_565;

ld.shared.u64 %rd1246, [%rd527+4096];
st.global.u64 [%rd528+4096], %rd1246;

BB64_565:
setp.ge.s64	%p371, %rd401, %rd529;
@%p371 bra BB64_567;

ld.shared.u64 %rd1247, [%rd527+5120];
st.global.u64 [%rd528+5120], %rd1247;

BB64_567:
setp.ge.s64	%p372, %rd402, %rd529;
@%p372 bra BB64_569;

ld.shared.u64 %rd1248, [%rd527+6144];
st.global.u64 [%rd528+6144], %rd1248;

BB64_569:
setp.ge.s64	%p373, %rd403, %rd529;
@%p373 bra BB64_571;

ld.shared.u64 %rd1249, [%rd527+7168];
st.global.u64 [%rd528+7168], %rd1249;

BB64_571:
setp.ge.s64	%p374, %rd404, %rd529;
@%p374 bra BB64_574;

ld.shared.u64 %rd1250, [%rd527+8192];
st.global.u64 [%rd528+8192], %rd1250;

BB64_574:
add.s64 %rd1614, %rd1614, 9216;
add.s64 %rd1615, %rd1615, 9216;
add.s64 %rd532, %rd525, 9216;
setp.lt.u64	%p375, %rd1614, %rd520;
mov.u64 %rd1621, %rd532;
@%p375 bra BB64_554;

BB64_576:
bar.sync 0;
add.s64 %rd1638, %rd408, 9216;
add.s64 %rd1622, %rd409, 9216;
add.s64 %rd1592, %rd407, 9216;
mov.u64 %rd1631, %rd1592;
sub.s64 %rd1271, %rd1592, %rd10;
setp.lt.s64	%p376, %rd1271, 0;
@%p376 bra BB64_409;
bra.uni BB64_747;

BB64_577:
setp.gt.s64	%p377, %rd388, -1;
@%p377 bra BB64_747;

mov.u32 %r162, %ctaid.x;
mov.u64 %rd1617, %rd1631;
cvt.s64.s32	%rd539, %r1;
mul.wide.s32 %rd552, %r1, 8;
add.s64 %rd540, %rd387, %rd552;
mul.wide.s32 %rd541, %r1, -9;
mul.lo.s32 %r133, %r1, 9;
mul.wide.s32 %rd1273, %r133, 8;
add.s64 %rd542, %rd387, %rd1273;
add.s64 %rd543, %rd1, 8;
add.s32 %r134, %r1, 128;
cvt.s64.s32	%rd544, %r134;
add.s32 %r135, %r1, 256;
cvt.s64.s32	%rd545, %r135;
add.s32 %r136, %r1, 384;
cvt.s64.s32	%rd546, %r136;
add.s32 %r137, %r1, 512;
cvt.s64.s32	%rd547, %r137;
add.s32 %r138, %r1, 640;
cvt.s64.s32	%rd548, %r138;
add.s32 %r139, %r1, 768;
cvt.s64.s32	%rd549, %r139;
add.s32 %r140, %r1, 896;
cvt.s64.s32	%rd550, %r140;
add.s32 %r141, %r1, 1024;
cvt.s64.s32	%rd551, %r141;
add.s32 %r27, %r1, -2;
add.s32 %r143, %r42, %r162;
cvt.s64.s32	%rd1274, %r143;
mul.lo.s64 %rd1275, %rd706, %rd1274;
add.s64 %rd1276, %rd8, %rd1275;
mul.lo.s64 %rd1277, %rd707, %rd1276;
add.s64 %rd553, %rd1277, %rd539;
mov.u64 %rd1616, 0;
mov.u64 %rd1620, %rd1622;
mov.u64 %rd1629, %rd1631;
mov.u64 %rd1636, %rd1638;
mov.u64 %rd1687, %rd1698;

BB64_579:
mov.u64 %rd556, %rd1687;
mov.u64 %rd1634, %rd1636;
mov.u64 %rd558, %rd1634;
mov.u64 %rd1627, %rd1629;
mov.u64 %rd557, %rd1627;
mov.u64 %rd555, %rd1617;
sub.s64 %rd1278, %rd10, %rd555;
shr.u64 %rd1279, %rd1278, 3;
cvt.u32.u64	%r144, %rd1279;
mov.u32 %r145, 1152;
min.s32 %r28, %r144, %r145;
setp.eq.s32	%p378, %r28, 1152;
@%p378 bra BB64_603;
bra.uni BB64_580;

BB64_603:
shl.b64 %rd1302, %rd539, 3;
add.s64 %rd1303, %rd558, %rd1302;
ld.global.u64 %rd1304, [%rd1303];
st.u64 [%rd540], %rd1304;
ld.global.u64 %rd1305, [%rd1303+1024];
st.u64 [%rd540+1024], %rd1305;
ld.global.u64 %rd1306, [%rd1303+2048];
st.u64 [%rd540+2048], %rd1306;
ld.global.u64 %rd1307, [%rd1303+3072];
st.u64 [%rd540+3072], %rd1307;
ld.global.u64 %rd1308, [%rd1303+4096];
st.u64 [%rd540+4096], %rd1308;
ld.global.u64 %rd1309, [%rd1303+5120];
st.u64 [%rd540+5120], %rd1309;
ld.global.u64 %rd1310, [%rd1303+6144];
st.u64 [%rd540+6144], %rd1310;
ld.global.u64 %rd1311, [%rd1303+7168];
st.u64 [%rd540+7168], %rd1311;
ld.global.u64 %rd1312, [%rd1303+8192];
st.u64 [%rd540+8192], %rd1312;
mov.u64 %rd1639, 1152;
bra.uni BB64_604;

BB64_580:
cvt.s64.s32	%rd1639, %r28;
setp.lt.s32	%p379, %r28, 1;
@%p379 bra BB64_604;

shl.b64 %rd1280, %rd1639, 3;
add.s64 %rd561, %rd557, %rd1280;
mov.u64 %rd1624, %rd387;
mov.u64 %rd1623, %rd557;
mov.u64 %rd1628, %rd557;
mov.u64 %rd1635, %rd558;

BB64_582:
mov.u64 %rd567, %rd1635;
mov.u64 %rd566, %rd1628;
mov.u64 %rd564, %rd1623;
sub.s64 %rd568, %rd561, %rd564;
setp.gt.s64	%p380, %rd568, 9208;
shl.b64 %rd1281, %rd539, 3;
add.s64 %rd569, %rd567, %rd1281;
add.s64 %rd570, %rd1624, %rd1281;
@%p380 bra BB64_601;
bra.uni BB64_583;

BB64_601:
ld.global.u64 %rd1291, [%rd569];
st.u64 [%rd570], %rd1291;
ld.global.u64 %rd1292, [%rd569+1024];
st.u64 [%rd570+1024], %rd1292;
ld.global.u64 %rd1293, [%rd569+2048];
st.u64 [%rd570+2048], %rd1293;
ld.global.u64 %rd1294, [%rd569+3072];
st.u64 [%rd570+3072], %rd1294;
ld.global.u64 %rd1295, [%rd569+4096];
st.u64 [%rd570+4096], %rd1295;
ld.global.u64 %rd1296, [%rd569+5120];
st.u64 [%rd570+5120], %rd1296;
ld.global.u64 %rd1297, [%rd569+6144];
st.u64 [%rd570+6144], %rd1297;
ld.global.u64 %rd1298, [%rd569+7168];
st.u64 [%rd570+7168], %rd1298;
ld.global.u64 %rd1299, [%rd569+8192];
st.u64 [%rd570+8192], %rd1299;
bra.uni BB64_602;

BB64_583:
shr.s64 %rd571, %rd568, 3;
setp.ge.s64	%p381, %rd539, %rd571;
@%p381 bra BB64_585;

ld.global.u64 %rd1282, [%rd569];
st.u64 [%rd570], %rd1282;

BB64_585:
setp.ge.s64	%p382, %rd544, %rd571;
@%p382 bra BB64_587;

ld.global.u64 %rd1283, [%rd569+1024];
st.u64 [%rd570+1024], %rd1283;

BB64_587:
setp.ge.s64	%p383, %rd545, %rd571;
@%p383 bra BB64_589;

ld.global.u64 %rd1284, [%rd569+2048];
st.u64 [%rd570+2048], %rd1284;

BB64_589:
setp.ge.s64	%p384, %rd546, %rd571;
@%p384 bra BB64_591;

ld.global.u64 %rd1285, [%rd569+3072];
st.u64 [%rd570+3072], %rd1285;

BB64_591:
setp.ge.s64	%p385, %rd547, %rd571;
@%p385 bra BB64_593;

ld.global.u64 %rd1286, [%rd569+4096];
st.u64 [%rd570+4096], %rd1286;

BB64_593:
setp.ge.s64	%p386, %rd548, %rd571;
@%p386 bra BB64_595;

ld.global.u64 %rd1287, [%rd569+5120];
st.u64 [%rd570+5120], %rd1287;

BB64_595:
setp.ge.s64	%p387, %rd549, %rd571;
@%p387 bra BB64_597;

ld.global.u64 %rd1288, [%rd569+6144];
st.u64 [%rd570+6144], %rd1288;

BB64_597:
setp.ge.s64	%p388, %rd550, %rd571;
@%p388 bra BB64_599;

ld.global.u64 %rd1289, [%rd569+7168];
st.u64 [%rd570+7168], %rd1289;

BB64_599:
setp.ge.s64	%p389, %rd551, %rd571;
@%p389 bra BB64_602;

ld.global.u64 %rd1290, [%rd569+8192];
st.u64 [%rd570+8192], %rd1290;

BB64_602:
add.s64 %rd572, %rd567, 9216;
add.s64 %rd1624, %rd1624, 9216;
add.s64 %rd1623, %rd566, 9216;
mov.u64 %rd574, %rd1623;
sub.s64 %rd1300, %rd1623, %rd561;
setp.lt.s64	%p390, %rd1300, 0;
mov.u64 %rd1628, %rd574;
mov.u64 %rd1635, %rd572;
@%p390 bra BB64_582;

BB64_604:
bar.sync 0;
shl.b64 %rd1313, %rd1639, 3;
add.s64 %rd577, %rd387, %rd1313;
and.b64 %rd1314, %rd1639, 2305843009213693951;
cvt.u32.u64	%r29, %rd1639;
add.s64 %rd1315, %rd1314, %rd541;
cvt.u32.u64	%r146, %rd1315;
mov.u32 %r147, 9;
min.s32 %r30, %r146, %r147;
mov.u32 %r148, 0;
max.s32 %r31, %r30, %r148;
setp.gt.u32	%p391, %r31, 8;
@%p391 bra BB64_623;
bra.uni BB64_605;

BB64_623:
ld.u64 %rd1325, [%rd542];
st.local.u64 [%rd1], %rd1325;
ld.u64 %rd1326, [%rd542+8];
st.local.u64 [%rd1+8], %rd1326;
ld.u64 %rd1327, [%rd542+16];
st.local.u64 [%rd1+16], %rd1327;
ld.u64 %rd1328, [%rd542+24];
st.local.u64 [%rd1+24], %rd1328;
ld.u64 %rd1329, [%rd542+32];
st.local.u64 [%rd1+32], %rd1329;
ld.u64 %rd1330, [%rd542+40];
st.local.u64 [%rd1+40], %rd1330;
ld.u64 %rd1331, [%rd542+48];
st.local.u64 [%rd1+48], %rd1331;
ld.u64 %rd1332, [%rd542+56];
st.local.u64 [%rd1+56], %rd1332;
ld.u64 %rd1333, [%rd542+64];
st.local.u64 [%rd1+64], %rd1333;
bra.uni BB64_624;

BB64_605:
mov.u64 %rd578, %rd1;
setp.lt.s32	%p392, %r30, 1;
mov.u64 %rd1654, %rd578;
@%p392 bra BB64_607;

ld.u64 %rd1316, [%rd542];
st.local.u64 [%rd1], %rd1316;
mov.u64 %rd1654, %rd543;

BB64_607:
mov.u64 %rd1640, %rd1654;
mov.u64 %rd1653, %rd1640;
setp.lt.s32	%p393, %r31, 2;
@%p393 bra BB64_609;

ld.u64 %rd1317, [%rd542+8];
st.local.u64 [%rd1653], %rd1317;
add.s64 %rd1653, %rd1653, 8;

BB64_609:
mov.u64 %rd1652, %rd1653;
setp.lt.s32	%p394, %r31, 3;
@%p394 bra BB64_611;

ld.u64 %rd1318, [%rd542+16];
st.local.u64 [%rd1652], %rd1318;
add.s64 %rd1652, %rd1652, 8;

BB64_611:
mov.u64 %rd1651, %rd1652;
setp.lt.s32	%p395, %r31, 4;
@%p395 bra BB64_613;

ld.u64 %rd1319, [%rd542+24];
st.local.u64 [%rd1651], %rd1319;
add.s64 %rd1651, %rd1651, 8;

BB64_613:
mov.u64 %rd1650, %rd1651;
setp.lt.s32	%p396, %r31, 5;
@%p396 bra BB64_615;

ld.u64 %rd1320, [%rd542+32];
st.local.u64 [%rd1650], %rd1320;
add.s64 %rd1650, %rd1650, 8;

BB64_615:
mov.u64 %rd1649, %rd1650;
setp.lt.s32	%p397, %r31, 6;
@%p397 bra BB64_617;

ld.u64 %rd1321, [%rd542+40];
st.local.u64 [%rd1649], %rd1321;
add.s64 %rd1649, %rd1649, 8;

BB64_617:
mov.u64 %rd1648, %rd1649;
setp.lt.s32	%p398, %r31, 7;
@%p398 bra BB64_619;

ld.u64 %rd1322, [%rd542+48];
st.local.u64 [%rd1648], %rd1322;
add.s64 %rd1648, %rd1648, 8;

BB64_619:
mov.u64 %rd1647, %rd1648;
setp.lt.s32	%p399, %r31, 8;
@%p399 bra BB64_621;

ld.u64 %rd1323, [%rd542+56];
st.local.u64 [%rd1647], %rd1323;
add.s64 %rd1647, %rd1647, 8;

BB64_621:
setp.lt.s32	%p400, %r31, 9;
@%p400 bra BB64_624;

ld.u64 %rd1324, [%rd542+64];
st.local.u64 [%rd1647], %rd1324;

BB64_624:
setp.eq.s32	%p401, %r31, 0;
@%p401 bra BB64_641;

ld.local.u64 %rd1700, [%rd1];
mul.wide.u32 %rd1335, %r31, 8;
add.s64 %rd1336, %rd1335, 34359738360;
shr.u64 %rd1337, %rd1336, 3;
cvt.u32.u64	%r32, %rd1337;
setp.lt.s32	%p402, %r32, 1;
@%p402 bra BB64_627;

ld.local.u64 %rd1338, [%rd1+8];
add.s64 %rd1700, %rd1338, %rd1700;

BB64_627:
setp.lt.s32	%p403, %r32, 2;
@%p403 bra BB64_629;

ld.local.u64 %rd1339, [%rd1+16];
add.s64 %rd1700, %rd1339, %rd1700;

BB64_629:
setp.lt.s32	%p404, %r32, 3;
@%p404 bra BB64_631;

ld.local.u64 %rd1340, [%rd1+24];
add.s64 %rd1700, %rd1340, %rd1700;

BB64_631:
setp.lt.s32	%p405, %r32, 4;
@%p405 bra BB64_633;

ld.local.u64 %rd1341, [%rd1+32];
add.s64 %rd1700, %rd1341, %rd1700;

BB64_633:
setp.lt.s32	%p406, %r32, 5;
@%p406 bra BB64_635;

ld.local.u64 %rd1342, [%rd1+40];
add.s64 %rd1700, %rd1342, %rd1700;

BB64_635:
setp.lt.s32	%p407, %r32, 6;
@%p407 bra BB64_637;

ld.local.u64 %rd1343, [%rd1+48];
add.s64 %rd1700, %rd1343, %rd1700;

BB64_637:
setp.lt.s32	%p408, %r32, 7;
@%p408 bra BB64_639;

ld.local.u64 %rd1344, [%rd1+56];
add.s64 %rd1700, %rd1344, %rd1700;

BB64_639:
setp.lt.s32	%p409, %r32, 8;
@%p409 bra BB64_641;

ld.local.u64 %rd1345, [%rd1+64];
add.s64 %rd1700, %rd1345, %rd1700;

BB64_641:
bar.sync 0;
@%p401 bra BB64_643;

st.u64 [%rd540], %rd1700;

BB64_643:
bar.sync 0;
setp.gt.s32	%p411, %r29, 1151;
mov.u32 %r166, 128;
@%p411 bra BB64_645;

add.s32 %r150, %r29, 8;
mul.hi.s32 %r151, %r150, 954437177;
shr.u32 %r152, %r151, 31;
shr.s32 %r153, %r151, 1;
add.s32 %r166, %r153, %r152;

BB64_645:
setp.eq.s32	%p412, %r166, 128;
@%p412 bra BB64_683;
bra.uni BB64_646;

BB64_683:
@%p42 bra BB64_685;

ld.u64 %rd1357, [%rd387];
add.s64 %rd1358, %rd1357, %rd556;
st.u64 [%rd387], %rd1358;

BB64_685:
setp.lt.s32	%p40, %r1, 1;
ld.u64 %rd1656, [%rd540];
bar.sync 0;
@%p40 bra BB64_687;

ld.u64 %rd1359, [%rd540+-8];
add.s64 %rd1656, %rd1359, %rd1656;

BB64_687:
bar.sync 0;
st.u64 [%rd540], %rd1656;
bar.sync 0;
setp.lt.s32	%p442, %r1, 2;
@%p442 bra BB64_689;

ld.u64 %rd1360, [%rd540+-16];
add.s64 %rd1656, %rd1360, %rd1656;

BB64_689:
bar.sync 0;
st.u64 [%rd540], %rd1656;
bar.sync 0;
setp.lt.s32	%p443, %r1, 4;
@%p443 bra BB64_691;

ld.u64 %rd1361, [%rd540+-32];
add.s64 %rd1656, %rd1361, %rd1656;

BB64_691:
bar.sync 0;
st.u64 [%rd540], %rd1656;
bar.sync 0;
setp.lt.s32	%p444, %r1, 8;
@%p444 bra BB64_693;

ld.u64 %rd1362, [%rd540+-64];
add.s64 %rd1656, %rd1362, %rd1656;

BB64_693:
bar.sync 0;
st.u64 [%rd540], %rd1656;
bar.sync 0;
setp.lt.s32	%p445, %r1, 16;
@%p445 bra BB64_695;

ld.u64 %rd1363, [%rd540+-128];
add.s64 %rd1656, %rd1363, %rd1656;

BB64_695:
bar.sync 0;
st.u64 [%rd540], %rd1656;
bar.sync 0;
setp.lt.s32	%p446, %r1, 32;
@%p446 bra BB64_697;

ld.u64 %rd1364, [%rd540+-256];
add.s64 %rd1656, %rd1364, %rd1656;

BB64_697:
bar.sync 0;
st.u64 [%rd540], %rd1656;
bar.sync 0;
setp.lt.s32	%p447, %r1, 64;
@%p447 bra BB64_699;

ld.u64 %rd1365, [%rd540+-512];
add.s64 %rd1656, %rd1365, %rd1656;

BB64_699:
bar.sync 0;
st.u64 [%rd540], %rd1656;
bar.sync 0;
ld.u64 %rd1688, [%rd387+1016];
mov.u64 %rd1678, %rd556;
@%p21 bra BB64_701;

ld.u64 %rd1678, [%rd540+-8];

BB64_701:
bar.sync 0;
st.u64 [%rd540], %rd1678;
bar.sync 0;
bra.uni BB64_702;

BB64_646:
@%p42 bra BB64_648;

ld.u64 %rd1346, [%rd387];
add.s64 %rd1347, %rd1346, %rd556;
st.u64 [%rd387], %rd1347;

BB64_648:
setp.ge.s32	%p414, %r1, %r166;
mov.u64 %rd1686, %rd556;
@%p414 bra BB64_650;

ld.u64 %rd612, [%rd540];
mov.u64 %rd1686, %rd612;

BB64_650:
mov.u64 %rd1671, %rd1686;
mov.u64 %rd1685, %rd1671;
bar.sync 0;
setp.le.s32	%p415, %r1, %r166;
setp.gt.s32	%p416, %r1, 0;
and.pred %p417, %p415, %p416;
@!%p417 bra BB64_652;
bra.uni BB64_651;

BB64_651:
ld.u64 %rd1348, [%rd540+-8];
add.s64 %rd1685, %rd1348, %rd1685;

BB64_652:
mov.u64 %rd1684, %rd1685;
bar.sync 0;
@%p414 bra BB64_654;

st.u64 [%rd540], %rd1684;

BB64_654:
setp.gt.s32	%p33, %r1, 1;
bar.sync 0;
setp.lt.s32	%p419, %r27, %r166;
and.pred %p420, %p419, %p33;
@!%p420 bra BB64_656;
bra.uni BB64_655;

BB64_655:
ld.u64 %rd1349, [%rd540+-16];
add.s64 %rd1684, %rd1349, %rd1684;

BB64_656:
mov.u64 %rd1683, %rd1684;
bar.sync 0;
@%p414 bra BB64_658;

st.u64 [%rd540], %rd1683;

BB64_658:
setp.gt.s32	%p34, %r1, 3;
bar.sync 0;
add.s32 %r154, %r27, -2;
setp.lt.s32	%p422, %r154, %r166;
and.pred %p423, %p422, %p34;
@!%p423 bra BB64_660;
bra.uni BB64_659;

BB64_659:
ld.u64 %rd1350, [%rd540+-32];
add.s64 %rd1683, %rd1350, %rd1683;

BB64_660:
mov.u64 %rd1682, %rd1683;
bar.sync 0;
@%p414 bra BB64_662;

st.u64 [%rd540], %rd1682;

BB64_662:
setp.gt.s32	%p35, %r1, 7;
bar.sync 0;
add.s32 %r155, %r27, -6;
setp.lt.s32	%p425, %r155, %r166;
and.pred %p426, %p425, %p35;
@!%p426 bra BB64_664;
bra.uni BB64_663;

BB64_663:
ld.u64 %rd1351, [%rd540+-64];
add.s64 %rd1682, %rd1351, %rd1682;

BB64_664:
mov.u64 %rd1681, %rd1682;
bar.sync 0;
@%p414 bra BB64_666;

st.u64 [%rd540], %rd1681;

BB64_666:
setp.gt.s32	%p36, %r1, 15;
bar.sync 0;
add.s32 %r156, %r27, -14;
setp.lt.s32	%p428, %r156, %r166;
and.pred %p429, %p428, %p36;
@!%p429 bra BB64_668;
bra.uni BB64_667;

BB64_667:
ld.u64 %rd1352, [%rd540+-128];
add.s64 %rd1681, %rd1352, %rd1681;

BB64_668:
mov.u64 %rd1680, %rd1681;
bar.sync 0;
@%p414 bra BB64_670;

st.u64 [%rd540], %rd1680;

BB64_670:
setp.gt.s32	%p37, %r1, 31;
bar.sync 0;
add.s32 %r157, %r27, -30;
setp.lt.s32	%p431, %r157, %r166;
and.pred %p432, %p431, %p37;
@!%p432 bra BB64_672;
bra.uni BB64_671;

BB64_671:
ld.u64 %rd1353, [%rd540+-256];
add.s64 %rd1680, %rd1353, %rd1680;

BB64_672:
mov.u64 %rd1679, %rd1680;
bar.sync 0;
@%p414 bra BB64_674;

st.u64 [%rd540], %rd1679;

BB64_674:
setp.gt.s32	%p38, %r1, 63;
bar.sync 0;
add.s32 %r158, %r27, -62;
setp.lt.s32	%p434, %r158, %r166;
and.pred %p435, %p434, %p38;
@!%p435 bra BB64_676;
bra.uni BB64_675;

BB64_675:
ld.u64 %rd1354, [%rd540+-512];
add.s64 %rd1679, %rd1354, %rd1679;

BB64_676:
bar.sync 0;
@%p414 bra BB64_678;

st.u64 [%rd540], %rd1679;

BB64_678:
setp.lt.s32	%p39, %r1, %r166;
bar.sync 0;
add.s32 %r159, %r166, -1;
mul.wide.s32 %rd1355, %r159, 8;
add.s64 %rd1356, %rd387, %rd1355;
ld.u64 %rd1688, [%rd1356];
not.pred %p437, %p39;
or.pred %p439, %p21, %p437;
selp.b64	%rd1655, %rd556, %rd1679, %p39;
@%p439 bra BB64_680;

ld.u64 %rd1655, [%rd540+-8];

BB64_680:
bar.sync 0;
@%p414 bra BB64_682;

st.u64 [%rd540], %rd1655;

BB64_682:
bar.sync 0;

BB64_702:
mov.u64 %rd1687, %rd1688;
@%p401 bra BB64_704;

ld.u64 %rd1700, [%rd540];

BB64_704:
bar.sync 0;
mul.wide.s32 %rd1366, %r31, 8;
add.s64 %rd653, %rd1, %rd1366;
setp.ge.u64	%p450, %rd1, %rd653;
@%p450 bra BB64_706;

ld.local.u64 %rd1367, [%rd1];
add.s64 %rd1700, %rd1367, %rd1700;
st.u64 [%rd542], %rd1700;

BB64_706:
setp.ge.u64	%p451, %rd543, %rd653;
@%p451 bra BB64_708;

ld.local.u64 %rd1368, [%rd1+8];
add.s64 %rd1700, %rd1368, %rd1700;
st.u64 [%rd542+8], %rd1700;

BB64_708:
add.s64 %rd1369, %rd543, 8;
setp.ge.u64	%p452, %rd1369, %rd653;
@%p452 bra BB64_710;

ld.local.u64 %rd1370, [%rd1+16];
add.s64 %rd1700, %rd1370, %rd1700;
st.u64 [%rd542+16], %rd1700;

BB64_710:
add.s64 %rd1371, %rd543, 16;
setp.ge.u64	%p453, %rd1371, %rd653;
@%p453 bra BB64_712;

ld.local.u64 %rd1372, [%rd1+24];
add.s64 %rd1700, %rd1372, %rd1700;
st.u64 [%rd542+24], %rd1700;

BB64_712:
add.s64 %rd1373, %rd543, 24;
setp.ge.u64	%p454, %rd1373, %rd653;
@%p454 bra BB64_714;

ld.local.u64 %rd1374, [%rd1+32];
add.s64 %rd1700, %rd1374, %rd1700;
st.u64 [%rd542+32], %rd1700;

BB64_714:
add.s64 %rd1375, %rd543, 32;
setp.ge.u64	%p455, %rd1375, %rd653;
@%p455 bra BB64_716;

ld.local.u64 %rd1376, [%rd1+40];
add.s64 %rd1700, %rd1376, %rd1700;
st.u64 [%rd542+40], %rd1700;

BB64_716:
add.s64 %rd1377, %rd543, 40;
setp.ge.u64	%p456, %rd1377, %rd653;
@%p456 bra BB64_718;

ld.local.u64 %rd1378, [%rd1+48];
add.s64 %rd1700, %rd1378, %rd1700;
st.u64 [%rd542+48], %rd1700;

BB64_718:
add.s64 %rd1379, %rd543, 48;
setp.ge.u64	%p457, %rd1379, %rd653;
@%p457 bra BB64_720;

ld.local.u64 %rd1380, [%rd1+56];
add.s64 %rd1700, %rd1380, %rd1700;
st.u64 [%rd542+56], %rd1700;

BB64_720:
add.s64 %rd1381, %rd543, 56;
setp.ge.u64	%p458, %rd1381, %rd653;
@%p458 bra BB64_722;

ld.local.u64 %rd1382, [%rd1+64];
add.s64 %rd1383, %rd1382, %rd1700;
st.u64 [%rd542+64], %rd1383;

BB64_722:
bar.sync 0;
@%p378 bra BB64_745;
bra.uni BB64_723;

BB64_745:
shl.b64 %rd1405, %rd539, 3;
add.s64 %rd1406, %rd1620, %rd1405;
ld.u64 %rd1407, [%rd540];
st.global.u64 [%rd1406], %rd1407;
ld.u64 %rd1408, [%rd540+1024];
st.global.u64 [%rd1406+1024], %rd1408;
ld.u64 %rd1409, [%rd540+2048];
st.global.u64 [%rd1406+2048], %rd1409;
ld.u64 %rd1410, [%rd540+3072];
st.global.u64 [%rd1406+3072], %rd1410;
ld.u64 %rd1411, [%rd540+4096];
st.global.u64 [%rd1406+4096], %rd1411;
ld.u64 %rd1412, [%rd540+5120];
st.global.u64 [%rd1406+5120], %rd1412;
ld.u64 %rd1413, [%rd540+6144];
st.global.u64 [%rd1406+6144], %rd1413;
ld.u64 %rd1414, [%rd540+7168];
st.global.u64 [%rd1406+7168], %rd1414;
ld.u64 %rd1415, [%rd540+8192];
st.global.u64 [%rd1406+8192], %rd1415;
bra.uni BB64_746;

BB64_723:
mul.lo.s64 %rd1384, %rd1616, 1152;
add.s64 %rd1385, %rd553, %rd1384;
shl.b64 %rd1386, %rd1385, 3;
add.s64 %rd1701, %rd2, %rd1386;
mov.u64 %rd1702, %rd387;
setp.ge.u64	%p459, %rd387, %rd577;
@%p459 bra BB64_746;

BB64_724:
sub.s64 %rd674, %rd577, %rd1702;
setp.gt.s64	%p460, %rd674, 9208;
add.s64 %rd675, %rd1702, %rd552;
@%p460 bra BB64_743;
bra.uni BB64_725;

BB64_743:
ld.u64 %rd1396, [%rd675];
st.global.u64 [%rd1701+8], %rd1396;
ld.u64 %rd1397, [%rd675+1024];
st.global.u64 [%rd1701+1032], %rd1397;
ld.u64 %rd1398, [%rd675+2048];
st.global.u64 [%rd1701+2056], %rd1398;
ld.u64 %rd1399, [%rd675+3072];
st.global.u64 [%rd1701+3080], %rd1399;
ld.u64 %rd1400, [%rd675+4096];
st.global.u64 [%rd1701+4104], %rd1400;
ld.u64 %rd1401, [%rd675+5120];
st.global.u64 [%rd1701+5128], %rd1401;
ld.u64 %rd1402, [%rd675+6144];
st.global.u64 [%rd1701+6152], %rd1402;
ld.u64 %rd1403, [%rd675+7168];
st.global.u64 [%rd1701+7176], %rd1403;
ld.u64 %rd1404, [%rd675+8192];
st.global.u64 [%rd1701+8200], %rd1404;
bra.uni BB64_744;

BB64_725:
shr.s64 %rd676, %rd674, 3;
setp.ge.s64	%p461, %rd539, %rd676;
@%p461 bra BB64_727;

ld.u64 %rd1387, [%rd675];
st.global.u64 [%rd1701+8], %rd1387;

BB64_727:
setp.ge.s64	%p462, %rd544, %rd676;
@%p462 bra BB64_729;

ld.u64 %rd1388, [%rd675+1024];
st.global.u64 [%rd1701+1032], %rd1388;

BB64_729:
setp.ge.s64	%p463, %rd545, %rd676;
@%p463 bra BB64_731;

ld.u64 %rd1389, [%rd675+2048];
st.global.u64 [%rd1701+2056], %rd1389;

BB64_731:
setp.ge.s64	%p464, %rd546, %rd676;
@%p464 bra BB64_733;

ld.u64 %rd1390, [%rd675+3072];
st.global.u64 [%rd1701+3080], %rd1390;

BB64_733:
setp.ge.s64	%p465, %rd547, %rd676;
@%p465 bra BB64_735;

ld.u64 %rd1391, [%rd675+4096];
st.global.u64 [%rd1701+4104], %rd1391;

BB64_735:
setp.ge.s64	%p466, %rd548, %rd676;
@%p466 bra BB64_737;

ld.u64 %rd1392, [%rd675+5120];
st.global.u64 [%rd1701+5128], %rd1392;

BB64_737:
setp.ge.s64	%p467, %rd549, %rd676;
@%p467 bra BB64_739;

ld.u64 %rd1393, [%rd675+6144];
st.global.u64 [%rd1701+6152], %rd1393;

BB64_739:
setp.ge.s64	%p468, %rd550, %rd676;
@%p468 bra BB64_741;

ld.u64 %rd1394, [%rd675+7168];
st.global.u64 [%rd1701+7176], %rd1394;

BB64_741:
setp.ge.s64	%p469, %rd551, %rd676;
@%p469 bra BB64_744;

ld.u64 %rd1395, [%rd675+8192];
st.global.u64 [%rd1701+8200], %rd1395;

BB64_744:
add.s64 %rd1702, %rd1702, 9216;
add.s64 %rd1701, %rd1701, 9216;
setp.lt.u64	%p470, %rd1702, %rd577;
@%p470 bra BB64_724;

BB64_746:
bar.sync 0;
add.s64 %rd1636, %rd558, 9216;
add.s64 %rd1620, %rd1620, 9216;
add.s64 %rd1617, %rd557, 9216;
mov.u64 %rd1629, %rd1617;
sub.s64 %rd1416, %rd1617, %rd10;
setp.lt.s64	%p471, %rd1416, 0;
add.s64 %rd1616, %rd1616, 1;
@%p471 bra BB64_579;

BB64_747:
@%p42 bra BB64_763;


	{ 
.reg .pred p; 
isspacep.shared p, %rd387; 
selp.u32 %r160, 1, 0, p; 
} 


	setp.eq.s32	%p473, %r160, 0;
@%p473 bra BB64_762;

mov.u64 %rd1418, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd1419, %rd1418;
sub.s64 %rd685, %rd387, %rd1419;
setp.eq.s64	%p474, %rd387, 0;
@%p474 bra BB64_763;

add.s64 %rd1420, %rd685, -16;
add.s64 %rd1422, %rd1418, %rd1420;
add.s64 %rd687, %rd1419, %rd1420;
ld.shared.u8 %rs49, [%rd1422];
or.b16 %rs50, %rs49, 1;
st.shared.u8 [%rd1422], %rs50;
ld.shared.u64 %rd688, [%rd1422+8];
setp.eq.s64	%p475, %rd688, 0;
mov.u64 %rd1706, %rd687;
@%p475 bra BB64_756;

mov.u64 %rd689, %rd687;
ld.u8 %rs51, [%rd688];
and.b16 %rs52, %rs51, 1;
setp.eq.b16	%p476, %rs52, 1;
mov.u64 %rd1706, %rd689;
@!%p476 bra BB64_756;
bra.uni BB64_752;

BB64_752:
ld.u64 %rd691, [%rd688];
shr.u64 %rd692, %rd691, 1;
add.s64 %rd693, %rd688, 16;
add.s64 %rd694, %rd693, %rd692;
ld.shared.u64 %rd1424, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p477, %rd694, %rd1424;
mov.u64 %rd1706, %rd688;
@%p477 bra BB64_756;

ld.u8 %rs53, [%rd694];
and.b16 %rs54, %rs53, 1;
setp.eq.b16	%p478, %rs54, 1;
mov.u64 %rd1703, %rd688;
mov.u64 %rd1706, %rd1703;
@!%p478 bra BB64_756;
bra.uni BB64_754;

BB64_754:
ld.u64 %rd1425, [%rd694];
shr.u64 %rd1426, %rd1425, 1;
add.s64 %rd1427, %rd1426, %rd692;
add.s64 %rd1428, %rd1427, 16;
shl.b64 %rd1429, %rd1428, 1;
and.b64 %rd1430, %rd691, 1;
or.b64 %rd1431, %rd1429, %rd1430;
st.u64 [%rd688], %rd1431;
and.b64 %rd695, %rd1428, 9223372036854775807;
add.s64 %rd1432, %rd693, %rd695;
ld.shared.u64 %rd1433, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p479, %rd1432, %rd1433;
mov.u64 %rd1704, %rd688;
mov.u64 %rd1706, %rd1704;
@%p479 bra BB64_756;

add.s64 %rd1434, %rd695, %rd693;
st.u64 [%rd1434+8], %rd688;
mov.u64 %rd1706, %rd688;

BB64_756:
ld.u64 %rd698, [%rd1706];
shr.u64 %rd699, %rd698, 1;
add.s64 %rd700, %rd1706, 16;
add.s64 %rd701, %rd700, %rd699;
ld.shared.u64 %rd1435, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p480, %rd701, %rd1435;
@%p480 bra BB64_760;

ld.u8 %rs55, [%rd701];
and.b16 %rs56, %rs55, 1;
setp.eq.b16	%p481, %rs56, 1;
@!%p481 bra BB64_763;
bra.uni BB64_758;

BB64_758:
ld.u64 %rd1436, [%rd701];
shr.u64 %rd1437, %rd1436, 1;
add.s64 %rd1438, %rd1437, %rd699;
add.s64 %rd1439, %rd1438, 16;
shl.b64 %rd1440, %rd1439, 1;
and.b64 %rd1441, %rd698, 1;
or.b64 %rd1442, %rd1440, %rd1441;
st.u64 [%rd1706], %rd1442;
and.b64 %rd702, %rd1439, 9223372036854775807;
add.s64 %rd1443, %rd700, %rd702;
ld.shared.u64 %rd1444, [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8];
setp.eq.s64	%p482, %rd1443, %rd1444;
@%p482 bra BB64_763;

add.s64 %rd1445, %rd702, %rd700;
st.u64 [%rd1445+8], %rd1706;
bra.uni BB64_763;

BB64_762:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd387;
call.uni 
free, 
(
param0
);


	}

BB64_763:
bar.sync 0;

BB64_764:
ret;

BB64_760:
setp.lt.u64	%p483, %rd701, %rd1706;
@%p483 bra BB64_763;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail68_GLOBAL__N__44_tmpxft_00005520_00000000_7_Embedding_cpp1_ii_9c8c8d3a19s_on_chip_allocatorE+8], %rd1706;
bra.uni BB64_763;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSK_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSK_EEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot65[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<141>;
.reg .b16 %rs<4>;
.reg .b32 %r<69>;
.reg .b64 %rd<967>;


mov.u64 %rd966, __local_depot65;
cvta.local.u64 %SP, %rd966;
ld.param.u64 %rd305, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSK_EEEEvT__param_0+48];
ld.param.u64 %rd301, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSK_EEEEvT__param_0+8];
ld.param.u64 %rd300, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSK_EEEEvT__param_0];
ld.param.u64 %rd302, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSK_EEEEvT__param_0+16];
ld.param.u64 %rd304, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSK_EEEEvT__param_0+40];
mov.u32 %r23, %ctaid.x;
cvt.u64.u32	%rd306, %r23;
mul.lo.s64 %rd1, %rd306, %rd304;
mul.lo.s32 %r24, %r23, 1792;
cvt.u64.u32	%rd307, %r24;
sub.s64 %rd308, %rd302, %rd307;
cvt.u32.u64	%r25, %rd308;
mov.u32 %r26, 1792;
min.u32 %r1, %r25, %r26;
add.u64 %rd309, %SP, 16;
cvta.to.local.u64 %rd2, %rd309;
add.u64 %rd310, %SP, 0;
cvta.to.local.u64 %rd3, %rd310;
add.u64 %rd311, %SP, 32;
cvta.to.local.u64 %rd4, %rd311;
cvta.to.global.u64 %rd312, %rd300;
cvta.to.global.u64 %rd313, %rd301;
cvta.to.global.u64 %rd5, %rd305;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r68, %tid.x;
cvt.u64.u32	%rd314, %r68;
add.s64 %rd315, %rd314, %rd307;
shl.b64 %rd316, %rd315, 3;
add.s64 %rd6, %rd312, %rd316;
add.s64 %rd7, %rd313, %rd316;
@%p16 bra BB65_15;
bra.uni BB65_1;

BB65_15:
ld.global.u64 %rd533, [%rd6];
ld.global.u64 %rd521, [%rd7];
ld.global.u64 %rd534, [%rd6+2048];
ld.global.u64 %rd520, [%rd7+2048];
ld.global.u64 %rd535, [%rd6+4096];
ld.global.u64 %rd519, [%rd7+4096];
ld.global.u64 %rd536, [%rd6+6144];
ld.global.u64 %rd518, [%rd7+6144];
ld.global.u64 %rd517, [%rd6+8192];
ld.global.u64 %rd516, [%rd7+8192];
ld.global.u64 %rd515, [%rd6+10240];
ld.global.u64 %rd514, [%rd7+10240];
ld.global.u64 %rd513, [%rd6+12288];
ld.global.u64 %rd512, [%rd7+12288];
bra.uni BB65_16;

BB65_1:
mov.u64 %rd318, 0;
mov.u64 %rd521, %rd318;
setp.ge.u32	%p17, %r68, %r1;
mov.u64 %rd540, %rd318;
@%p17 bra BB65_3;

ld.global.u64 %rd8, [%rd6];
ld.global.u64 %rd521, [%rd7];
mov.u64 %rd540, %rd8;

BB65_3:
mov.u64 %rd525, %rd540;
mov.u64 %rd533, %rd525;
add.s32 %r27, %r68, 256;
mov.u64 %rd520, %rd318;
setp.ge.u32	%p18, %r27, %r1;
mov.u64 %rd539, %rd318;
@%p18 bra BB65_5;

ld.global.u64 %rd539, [%rd6+2048];
ld.global.u64 %rd520, [%rd7+2048];

BB65_5:
mov.u64 %rd534, %rd539;
add.s32 %r28, %r68, 512;
mov.u64 %rd519, %rd318;
setp.ge.u32	%p19, %r28, %r1;
mov.u64 %rd538, %rd318;
@%p19 bra BB65_7;

ld.global.u64 %rd538, [%rd6+4096];
ld.global.u64 %rd519, [%rd7+4096];

BB65_7:
mov.u64 %rd535, %rd538;
add.s32 %r29, %r68, 768;
mov.u64 %rd518, %rd318;
setp.ge.u32	%p20, %r29, %r1;
mov.u64 %rd537, %rd318;
@%p20 bra BB65_9;

ld.global.u64 %rd537, [%rd6+6144];
ld.global.u64 %rd518, [%rd7+6144];

BB65_9:
mov.u64 %rd536, %rd537;
mov.u64 %rd517, 0;
add.s32 %r30, %r68, 1024;
mov.u64 %rd516, %rd517;
setp.ge.u32	%p21, %r30, %r1;
@%p21 bra BB65_11;

ld.global.u64 %rd517, [%rd6+8192];
ld.global.u64 %rd516, [%rd7+8192];

BB65_11:
mov.u64 %rd515, 0;
add.s32 %r31, %r68, 1280;
mov.u64 %rd514, %rd515;
setp.ge.u32	%p22, %r31, %r1;
@%p22 bra BB65_13;

ld.global.u64 %rd515, [%rd6+10240];
ld.global.u64 %rd514, [%rd7+10240];

BB65_13:
mov.u64 %rd513, 0;
add.s32 %r32, %r68, 1536;
mov.u64 %rd512, %rd513;
setp.ge.u32	%p23, %r32, %r1;
@%p23 bra BB65_16;

ld.global.u64 %rd513, [%rd6+12288];
ld.global.u64 %rd512, [%rd7+12288];

BB65_16:
add.s64 %rd332, %rd314, %rd1;
shl.b64 %rd333, %rd332, 4;
add.s64 %rd62, %rd5, %rd333;
@%p16 bra BB65_30;
bra.uni BB65_17;

BB65_30:
st.global.u64 [%rd62], %rd533;
st.global.u64 [%rd62+8], %rd521;
st.global.u64 [%rd62+4096], %rd534;
st.global.u64 [%rd62+4104], %rd520;
st.global.u64 [%rd62+8192], %rd535;
st.global.u64 [%rd62+8200], %rd519;
st.global.u64 [%rd62+12288], %rd536;
st.global.u64 [%rd62+12296], %rd518;
st.global.u64 [%rd62+16384], %rd517;
st.global.u64 [%rd62+16392], %rd516;
st.global.u64 [%rd62+20480], %rd515;
st.global.u64 [%rd62+20488], %rd514;
bra.uni BB65_31;

BB65_17:
setp.ge.u32	%p25, %r68, %r1;
@%p25 bra BB65_19;

st.global.u64 [%rd62], %rd533;
st.global.u64 [%rd62+8], %rd521;

BB65_19:
add.s32 %r33, %r68, 256;
setp.ge.u32	%p26, %r33, %r1;
@%p26 bra BB65_21;

st.global.u64 [%rd62+4096], %rd534;
st.global.u64 [%rd62+4104], %rd520;

BB65_21:
add.s32 %r34, %r68, 512;
setp.ge.u32	%p27, %r34, %r1;
@%p27 bra BB65_23;

st.global.u64 [%rd62+8192], %rd535;
st.global.u64 [%rd62+8200], %rd519;

BB65_23:
add.s32 %r35, %r68, 768;
setp.ge.u32	%p28, %r35, %r1;
@%p28 bra BB65_25;

st.global.u64 [%rd62+12288], %rd536;
st.global.u64 [%rd62+12296], %rd518;

BB65_25:
add.s32 %r36, %r68, 1024;
setp.ge.u32	%p29, %r36, %r1;
@%p29 bra BB65_27;

st.global.u64 [%rd62+16384], %rd517;
st.global.u64 [%rd62+16392], %rd516;

BB65_27:
add.s32 %r37, %r68, 1280;
setp.ge.u32	%p30, %r37, %r1;
@%p30 bra BB65_29;

st.global.u64 [%rd62+20480], %rd515;
st.global.u64 [%rd62+20488], %rd514;

BB65_29:
add.s32 %r38, %r68, 1536;
setp.ge.u32	%p31, %r38, %r1;
@%p31 bra BB65_32;

BB65_31:
st.global.u64 [%rd62+24576], %rd513;
st.global.u64 [%rd62+24584], %rd512;

BB65_32:
bar.sync 0;
mov.u64 %rd334, 0;
st.local.u64 [%rd4], %rd334;
st.local.u64 [%rd4+8], %rd334;
st.local.u64 [%rd4+16], %rd334;
st.local.u64 [%rd4+24], %rd334;
st.local.u64 [%rd4+32], %rd334;
st.local.u64 [%rd4+40], %rd334;
st.local.u64 [%rd4+48], %rd334;
st.local.u64 [%rd4+56], %rd334;
st.local.u64 [%rd4+64], %rd334;
st.local.u64 [%rd4+72], %rd334;
st.local.u64 [%rd4+80], %rd334;
st.local.u64 [%rd4+88], %rd334;
st.local.u64 [%rd4+96], %rd334;
st.local.u64 [%rd4+104], %rd334;
mul.lo.s32 %r5, %r68, 7;
add.s32 %r39, %r5, 7;
setp.gt.u32	%p32, %r39, %r1;
mad.lo.s32 %r6, %r68, -7, %r1;
selp.b32	%r7, %r6, 7, %p32;
cvt.u64.u32	%rd335, %r5;
add.s64 %rd336, %rd335, %rd1;
setp.eq.s32	%p33, %r7, 0;
shl.b64 %rd337, %rd336, 4;
add.s64 %rd64, %rd5, %rd337;
mov.u64 %rd894, %rd334;
@%p33 bra BB65_34;

ld.global.u64 %rd338, [%rd64];
st.local.u64 [%rd4], %rd338;
ld.global.u64 %rd65, [%rd64+8];
st.local.u64 [%rd4+8], %rd65;
mov.u64 %rd894, %rd65;

BB65_34:
mov.u64 %rd545, %rd894;
mov.u64 %rd881, %rd545;
mov.u64 %rd879, %rd334;
setp.lt.u32	%p34, %r7, 2;
mov.u64 %rd893, %rd334;
@%p34 bra BB65_36;

ld.global.u64 %rd893, [%rd64+16];
ld.global.u64 %rd879, [%rd64+24];
st.local.u64 [%rd4+16], %rd893;
st.local.u64 [%rd4+24], %rd879;

BB65_36:
mov.u64 %rd880, %rd893;
mov.u64 %rd877, %rd879;
mov.u64 %rd902, %rd334;
setp.lt.u32	%p35, %r7, 3;
mov.u64 %rd892, %rd334;
@%p35 bra BB65_38;

ld.global.u64 %rd892, [%rd64+32];
ld.global.u64 %rd902, [%rd64+40];
st.local.u64 [%rd4+32], %rd892;
st.local.u64 [%rd4+40], %rd902;

BB65_38:
mov.u64 %rd883, %rd892;
mov.u64 %rd900, %rd902;
mov.u64 %rd905, %rd334;
setp.lt.u32	%p36, %r7, 4;
mov.u64 %rd891, %rd334;
@%p36 bra BB65_40;

ld.global.u64 %rd891, [%rd64+48];
ld.global.u64 %rd905, [%rd64+56];
st.local.u64 [%rd4+48], %rd891;
st.local.u64 [%rd4+56], %rd905;

BB65_40:
mov.u64 %rd882, %rd891;
mov.u64 %rd903, %rd905;
mov.u64 %rd910, %rd334;
setp.lt.u32	%p37, %r7, 5;
mov.u64 %rd890, %rd334;
@%p37 bra BB65_42;

ld.global.u64 %rd890, [%rd64+64];
ld.global.u64 %rd910, [%rd64+72];
st.local.u64 [%rd4+64], %rd890;
st.local.u64 [%rd4+72], %rd910;

BB65_42:
mov.u64 %rd884, %rd890;
mov.u64 %rd908, %rd910;
mov.u64 %rd897, 0;
mov.u64 %rd913, %rd897;
setp.lt.u32	%p38, %r7, 6;
@%p38 bra BB65_44;

ld.global.u64 %rd897, [%rd64+80];
ld.global.u64 %rd913, [%rd64+88];
st.local.u64 [%rd4+80], %rd897;
st.local.u64 [%rd4+88], %rd913;

BB65_44:
mov.u64 %rd895, %rd897;
mov.u64 %rd911, %rd913;
mov.u64 %rd917, 0;
mov.u64 %rd915, %rd917;
setp.lt.u32	%p39, %r7, 7;
@%p39 bra BB65_46;

ld.global.u64 %rd917, [%rd64+96];
ld.global.u64 %rd915, [%rd64+104];
st.local.u64 [%rd4+96], %rd917;
st.local.u64 [%rd4+104], %rd915;

BB65_46:
mov.u64 %rd916, %rd917;
mov.u64 %rd914, %rd915;
setp.gt.u32	%p40, %r7, 6;
@%p40 bra BB65_73;

ld.local.u64 %rd351, [%rd4];
ld.local.u64 %rd352, [%rd4+8];
st.local.u64 [%rd3+8], %rd352;
st.local.u64 [%rd3], %rd351;
@%p34 bra BB65_49;

ld.local.u64 %rd357, [%rd3];
setp.lt.s64	%p42, %rd357, %rd880;
max.s64 %rd358, %rd880, %rd357;
add.s64 %rd359, %rd4, 16;
selp.b64	%rd360, %rd359, %rd3, %p42;
st.local.u64 [%rd3], %rd358;
ld.local.u64 %rd361, [%rd360+8];
st.local.u64 [%rd3+8], %rd361;

BB65_49:
@%p35 bra BB65_51;

ld.local.u64 %rd364, [%rd3];
setp.lt.s64	%p44, %rd364, %rd883;
max.s64 %rd365, %rd883, %rd364;
add.s64 %rd366, %rd4, 32;
selp.b64	%rd367, %rd366, %rd3, %p44;
st.local.u64 [%rd3], %rd365;
ld.local.u64 %rd368, [%rd367+8];
st.local.u64 [%rd3+8], %rd368;

BB65_51:
@%p36 bra BB65_53;

ld.local.u64 %rd371, [%rd3];
setp.lt.s64	%p46, %rd371, %rd882;
max.s64 %rd372, %rd882, %rd371;
add.s64 %rd373, %rd4, 48;
selp.b64	%rd374, %rd373, %rd3, %p46;
st.local.u64 [%rd3], %rd372;
ld.local.u64 %rd375, [%rd374+8];
st.local.u64 [%rd3+8], %rd375;

BB65_53:
@%p37 bra BB65_55;

ld.local.u64 %rd378, [%rd3];
setp.lt.s64	%p48, %rd378, %rd884;
max.s64 %rd379, %rd884, %rd378;
add.s64 %rd380, %rd4, 64;
selp.b64	%rd381, %rd380, %rd3, %p48;
st.local.u64 [%rd3], %rd379;
ld.local.u64 %rd382, [%rd381+8];
st.local.u64 [%rd3+8], %rd382;

BB65_55:
@%p38 bra BB65_57;

ld.local.u64 %rd385, [%rd3];
setp.lt.s64	%p50, %rd385, %rd895;
max.s64 %rd386, %rd895, %rd385;
add.s64 %rd387, %rd4, 80;
selp.b64	%rd388, %rd387, %rd3, %p50;
st.local.u64 [%rd3], %rd386;
ld.local.u64 %rd389, [%rd388+8];
st.local.u64 [%rd3+8], %rd389;

BB65_57:
@%p39 bra BB65_59;

ld.local.u64 %rd392, [%rd3];
setp.lt.s64	%p52, %rd392, %rd916;
max.s64 %rd393, %rd916, %rd392;
add.s64 %rd394, %rd4, 96;
selp.b64	%rd395, %rd394, %rd3, %p52;
st.local.u64 [%rd3], %rd393;
ld.local.u64 %rd396, [%rd395+8];
st.local.u64 [%rd3+8], %rd396;

BB65_59:
setp.ne.s32	%p53, %r7, 0;
mov.u64 %rd889, %rd881;
@%p53 bra BB65_61;

ld.local.u64 %rd399, [%rd3];
ld.local.u64 %rd889, [%rd3+8];
st.local.u64 [%rd4], %rd399;
st.local.u64 [%rd4+8], %rd889;

BB65_61:
mov.u64 %rd881, %rd889;
setp.gt.u32	%p54, %r7, 1;
mov.u64 %rd878, %rd877;
mov.u64 %rd888, %rd880;
@%p54 bra BB65_63;

ld.local.u64 %rd888, [%rd3];
ld.local.u64 %rd878, [%rd3+8];
st.local.u64 [%rd4+16], %rd888;
st.local.u64 [%rd4+24], %rd878;

BB65_63:
mov.u64 %rd880, %rd888;
mov.u64 %rd877, %rd878;
setp.gt.u32	%p55, %r7, 2;
mov.u64 %rd901, %rd900;
mov.u64 %rd887, %rd883;
@%p55 bra BB65_65;

ld.local.u64 %rd887, [%rd3];
ld.local.u64 %rd901, [%rd3+8];
st.local.u64 [%rd4+32], %rd887;
st.local.u64 [%rd4+40], %rd901;

BB65_65:
mov.u64 %rd883, %rd887;
mov.u64 %rd900, %rd901;
setp.gt.u32	%p56, %r7, 3;
mov.u64 %rd904, %rd903;
mov.u64 %rd886, %rd882;
@%p56 bra BB65_67;

ld.local.u64 %rd886, [%rd3];
ld.local.u64 %rd904, [%rd3+8];
st.local.u64 [%rd4+48], %rd886;
st.local.u64 [%rd4+56], %rd904;

BB65_67:
mov.u64 %rd882, %rd886;
mov.u64 %rd903, %rd904;
setp.gt.u32	%p57, %r7, 4;
mov.u64 %rd909, %rd908;
mov.u64 %rd885, %rd884;
@%p57 bra BB65_69;

ld.local.u64 %rd885, [%rd3];
ld.local.u64 %rd909, [%rd3+8];
st.local.u64 [%rd4+64], %rd885;
st.local.u64 [%rd4+72], %rd909;

BB65_69:
mov.u64 %rd884, %rd885;
mov.u64 %rd908, %rd909;
setp.gt.u32	%p58, %r7, 5;
mov.u64 %rd912, %rd911;
mov.u64 %rd896, %rd895;
@%p58 bra BB65_71;

ld.local.u64 %rd896, [%rd3];
ld.local.u64 %rd912, [%rd3+8];
st.local.u64 [%rd4+80], %rd896;
st.local.u64 [%rd4+88], %rd912;

BB65_71:
mov.u64 %rd895, %rd896;
mov.u64 %rd911, %rd912;
@%p40 bra BB65_73;

ld.local.u64 %rd916, [%rd3];
ld.local.u64 %rd914, [%rd3+8];
st.local.u64 [%rd4+96], %rd916;
st.local.u64 [%rd4+104], %rd914;

BB65_73:
mov.u64 %rd790, %rd880;
mov.u64 %rd789, %rd881;
mov.u64 %rd791, %rd877;
mov.u64 %rd794, %rd882;
mov.u64 %rd792, %rd883;
mov.u64 %rd793, %rd900;
mov.u64 %rd795, %rd903;
mov.u64 %rd798, %rd895;
mov.u64 %rd796, %rd884;
mov.u64 %rd797, %rd908;
mov.u64 %rd799, %rd911;
mov.u64 %rd800, %rd916;
mov.u64 %rd801, %rd914;
mul.lo.s32 %r63, %r68, 7;
setp.ge.u32	%p60, %r63, %r1;
@%p60 bra BB65_116;

ld.local.u64 %rd128, [%rd4];
setp.ge.s64	%p61, %rd790, %rd128;
mov.u64 %rd874, %rd791;
mov.u64 %rd876, %rd789;
mov.u64 %rd873, %rd790;
mov.u64 %rd875, %rd128;
@%p61 bra BB65_76;

st.local.u64 [%rd4], %rd790;
st.local.u64 [%rd4+16], %rd128;
st.local.u64 [%rd4+8], %rd791;
st.local.u64 [%rd4+24], %rd789;
mov.u64 %rd876, %rd791;
mov.u64 %rd874, %rd789;
mov.u64 %rd631, %rd790;
mov.u64 %rd873, %rd128;
mov.u64 %rd875, %rd631;

BB65_76:
mov.u64 %rd865, %rd873;
mov.u64 %rd866, %rd874;
mov.u64 %rd855, %rd875;
mov.u64 %rd856, %rd876;
setp.ge.s64	%p62, %rd794, %rd792;
mov.u64 %rd899, %rd795;
mov.u64 %rd898, %rd793;
mov.u64 %rd871, %rd792;
mov.u64 %rd872, %rd794;
@%p62 bra BB65_78;

st.local.u64 [%rd4+32], %rd794;
st.local.u64 [%rd4+48], %rd792;
st.local.u64 [%rd4+40], %rd795;
st.local.u64 [%rd4+56], %rd793;
mov.u64 %rd898, %rd795;
mov.u64 %rd899, %rd793;
mov.u64 %rd872, %rd792;
mov.u64 %rd871, %rd794;

BB65_78:
mov.u64 %rd136, %rd871;
mov.u64 %rd135, %rd898;
mov.u64 %rd861, %rd872;
mov.u64 %rd862, %rd899;
setp.ge.s64	%p63, %rd798, %rd796;
mov.u64 %rd907, %rd799;
mov.u64 %rd906, %rd797;
mov.u64 %rd869, %rd796;
mov.u64 %rd870, %rd798;
@%p63 bra BB65_80;

st.local.u64 [%rd4+64], %rd798;
st.local.u64 [%rd4+80], %rd796;
st.local.u64 [%rd4+72], %rd799;
st.local.u64 [%rd4+88], %rd797;
mov.u64 %rd906, %rd799;
mov.u64 %rd907, %rd797;
mov.u64 %rd870, %rd796;
mov.u64 %rd869, %rd798;

BB65_80:
mov.u64 %rd140, %rd869;
mov.u64 %rd139, %rd906;
mov.u64 %rd138, %rd870;
mov.u64 %rd137, %rd907;
setp.ge.s64	%p64, %rd136, %rd865;
mov.u64 %rd867, %rd136;
mov.u64 %rd868, %rd135;
@%p64 bra BB65_82;

st.local.u64 [%rd4+16], %rd136;
st.local.u64 [%rd4+32], %rd865;
st.local.u64 [%rd4+24], %rd135;
st.local.u64 [%rd4+40], %rd866;
mov.u64 %rd638, %rd866;
mov.u64 %rd640, %rd865;
mov.u64 %rd866, %rd135;
mov.u64 %rd865, %rd136;
mov.u64 %rd867, %rd640;
mov.u64 %rd868, %rd638;

BB65_82:
mov.u64 %rd144, %rd865;
mov.u64 %rd143, %rd866;
mov.u64 %rd849, %rd867;
mov.u64 %rd850, %rd868;
setp.ge.s64	%p65, %rd140, %rd861;
mov.u64 %rd863, %rd140;
mov.u64 %rd864, %rd139;
@%p65 bra BB65_84;

st.local.u64 [%rd4+48], %rd140;
st.local.u64 [%rd4+64], %rd861;
st.local.u64 [%rd4+56], %rd139;
st.local.u64 [%rd4+72], %rd862;
mov.u64 %rd642, %rd862;
mov.u64 %rd644, %rd861;
mov.u64 %rd862, %rd139;
mov.u64 %rd861, %rd140;
mov.u64 %rd863, %rd644;
mov.u64 %rd864, %rd642;

BB65_84:
mov.u64 %rd148, %rd861;
mov.u64 %rd147, %rd862;
mov.u64 %rd845, %rd863;
mov.u64 %rd846, %rd864;
setp.ge.s64	%p66, %rd800, %rd138;
mov.u64 %rd860, %rd801;
mov.u64 %rd859, %rd800;
mov.u64 %rd857, %rd138;
mov.u64 %rd858, %rd137;
@%p66 bra BB65_86;

st.local.u64 [%rd4+80], %rd800;
st.local.u64 [%rd4+96], %rd138;
st.local.u64 [%rd4+88], %rd801;
st.local.u64 [%rd4+104], %rd137;
mov.u64 %rd595, %rd801;
mov.u64 %rd598, %rd800;
mov.u64 %rd860, %rd137;
mov.u64 %rd859, %rd138;
mov.u64 %rd857, %rd598;
mov.u64 %rd858, %rd595;

BB65_86:
mov.u64 %rd152, %rd857;
mov.u64 %rd151, %rd858;
mov.u64 %rd835, %rd859;
mov.u64 %rd836, %rd860;
setp.ge.s64	%p67, %rd144, %rd855;
mov.u64 %rd853, %rd144;
mov.u64 %rd854, %rd143;
@%p67 bra BB65_88;

st.local.u64 [%rd4], %rd144;
st.local.u64 [%rd4+16], %rd855;
st.local.u64 [%rd4+8], %rd143;
st.local.u64 [%rd4+24], %rd856;
mov.u64 %rd633, %rd856;
mov.u64 %rd636, %rd855;
mov.u64 %rd856, %rd143;
mov.u64 %rd855, %rd144;
mov.u64 %rd853, %rd636;
mov.u64 %rd854, %rd633;

BB65_88:
mov.u64 %rd841, %rd853;
mov.u64 %rd842, %rd854;
mov.u64 %rd831, %rd855;
mov.u64 %rd832, %rd856;
setp.ge.s64	%p68, %rd148, %rd849;
mov.u64 %rd851, %rd148;
mov.u64 %rd852, %rd147;
@%p68 bra BB65_90;

st.local.u64 [%rd4+32], %rd148;
st.local.u64 [%rd4+48], %rd849;
st.local.u64 [%rd4+40], %rd147;
st.local.u64 [%rd4+56], %rd850;
mov.u64 %rd658, %rd850;
mov.u64 %rd660, %rd849;
mov.u64 %rd850, %rd147;
mov.u64 %rd849, %rd148;
mov.u64 %rd851, %rd660;
mov.u64 %rd852, %rd658;

BB65_90:
mov.u64 %rd160, %rd849;
mov.u64 %rd159, %rd850;
mov.u64 %rd837, %rd851;
mov.u64 %rd838, %rd852;
setp.ge.s64	%p69, %rd152, %rd845;
mov.u64 %rd847, %rd152;
mov.u64 %rd848, %rd151;
@%p69 bra BB65_92;

st.local.u64 [%rd4+64], %rd152;
st.local.u64 [%rd4+80], %rd845;
st.local.u64 [%rd4+72], %rd151;
st.local.u64 [%rd4+88], %rd846;
mov.u64 %rd666, %rd846;
mov.u64 %rd668, %rd845;
mov.u64 %rd846, %rd151;
mov.u64 %rd845, %rd152;
mov.u64 %rd847, %rd668;
mov.u64 %rd848, %rd666;

BB65_92:
mov.u64 %rd164, %rd845;
mov.u64 %rd163, %rd846;
mov.u64 %rd162, %rd847;
mov.u64 %rd161, %rd848;
setp.ge.s64	%p70, %rd160, %rd841;
mov.u64 %rd843, %rd160;
mov.u64 %rd844, %rd159;
@%p70 bra BB65_94;

st.local.u64 [%rd4+16], %rd160;
st.local.u64 [%rd4+32], %rd841;
st.local.u64 [%rd4+24], %rd159;
st.local.u64 [%rd4+40], %rd842;
mov.u64 %rd686, %rd842;
mov.u64 %rd688, %rd841;
mov.u64 %rd842, %rd159;
mov.u64 %rd841, %rd160;
mov.u64 %rd843, %rd688;
mov.u64 %rd844, %rd686;

BB65_94:
mov.u64 %rd168, %rd841;
mov.u64 %rd167, %rd842;
mov.u64 %rd825, %rd843;
mov.u64 %rd826, %rd844;
setp.ge.s64	%p71, %rd164, %rd837;
mov.u64 %rd839, %rd164;
mov.u64 %rd840, %rd163;
@%p71 bra BB65_96;

st.local.u64 [%rd4+48], %rd164;
st.local.u64 [%rd4+64], %rd837;
st.local.u64 [%rd4+56], %rd163;
st.local.u64 [%rd4+72], %rd838;
mov.u64 %rd690, %rd838;
mov.u64 %rd692, %rd837;
mov.u64 %rd838, %rd163;
mov.u64 %rd837, %rd164;
mov.u64 %rd839, %rd692;
mov.u64 %rd840, %rd690;

BB65_96:
mov.u64 %rd172, %rd837;
mov.u64 %rd171, %rd838;
mov.u64 %rd821, %rd839;
mov.u64 %rd822, %rd840;
setp.ge.s64	%p72, %rd835, %rd162;
mov.u64 %rd833, %rd162;
mov.u64 %rd834, %rd161;
@%p72 bra BB65_98;

st.local.u64 [%rd4+80], %rd835;
st.local.u64 [%rd4+96], %rd162;
st.local.u64 [%rd4+88], %rd836;
st.local.u64 [%rd4+104], %rd161;
mov.u64 %rd674, %rd836;
mov.u64 %rd676, %rd835;
mov.u64 %rd836, %rd161;
mov.u64 %rd835, %rd162;
mov.u64 %rd833, %rd676;
mov.u64 %rd834, %rd674;

BB65_98:
mov.u64 %rd176, %rd833;
mov.u64 %rd175, %rd834;
mov.u64 %rd811, %rd835;
mov.u64 %rd812, %rd836;
setp.ge.s64	%p73, %rd168, %rd831;
mov.u64 %rd829, %rd168;
mov.u64 %rd830, %rd167;
@%p73 bra BB65_100;

st.local.u64 [%rd4], %rd168;
st.local.u64 [%rd4+16], %rd831;
st.local.u64 [%rd4+8], %rd167;
st.local.u64 [%rd4+24], %rd832;
mov.u64 %rd682, %rd832;
mov.u64 %rd684, %rd831;
mov.u64 %rd832, %rd167;
mov.u64 %rd831, %rd168;
mov.u64 %rd829, %rd684;
mov.u64 %rd830, %rd682;

BB65_100:
mov.u64 %rd817, %rd829;
mov.u64 %rd818, %rd830;
mov.u64 %rd178, %rd831;
mov.u64 %rd806, %rd832;
setp.ge.s64	%p74, %rd172, %rd825;
mov.u64 %rd827, %rd172;
mov.u64 %rd828, %rd171;
@%p74 bra BB65_102;

st.local.u64 [%rd4+32], %rd172;
st.local.u64 [%rd4+48], %rd825;
st.local.u64 [%rd4+40], %rd171;
st.local.u64 [%rd4+56], %rd826;
mov.u64 %rd706, %rd826;
mov.u64 %rd708, %rd825;
mov.u64 %rd826, %rd171;
mov.u64 %rd825, %rd172;
mov.u64 %rd827, %rd708;
mov.u64 %rd828, %rd706;

BB65_102:
mov.u64 %rd184, %rd825;
mov.u64 %rd183, %rd826;
mov.u64 %rd813, %rd827;
mov.u64 %rd814, %rd828;
setp.ge.s64	%p75, %rd176, %rd821;
mov.u64 %rd823, %rd176;
mov.u64 %rd824, %rd175;
@%p75 bra BB65_104;

st.local.u64 [%rd4+64], %rd176;
st.local.u64 [%rd4+80], %rd821;
st.local.u64 [%rd4+72], %rd175;
st.local.u64 [%rd4+88], %rd822;
mov.u64 %rd714, %rd822;
mov.u64 %rd716, %rd821;
mov.u64 %rd822, %rd175;
mov.u64 %rd821, %rd176;
mov.u64 %rd823, %rd716;
mov.u64 %rd824, %rd714;

BB65_104:
mov.u64 %rd188, %rd821;
mov.u64 %rd187, %rd822;
mov.u64 %rd186, %rd823;
mov.u64 %rd185, %rd824;
setp.ge.s64	%p76, %rd184, %rd817;
mov.u64 %rd819, %rd184;
mov.u64 %rd820, %rd183;
@%p76 bra BB65_106;

st.local.u64 [%rd4+16], %rd184;
st.local.u64 [%rd4+32], %rd817;
st.local.u64 [%rd4+24], %rd183;
st.local.u64 [%rd4+40], %rd818;
mov.u64 %rd733, %rd818;
mov.u64 %rd735, %rd817;
mov.u64 %rd818, %rd183;
mov.u64 %rd817, %rd184;
mov.u64 %rd819, %rd735;
mov.u64 %rd820, %rd733;

BB65_106:
mov.u64 %rd192, %rd817;
mov.u64 %rd191, %rd818;
mov.u64 %rd802, %rd819;
mov.u64 %rd803, %rd820;
setp.ge.s64	%p77, %rd188, %rd813;
mov.u64 %rd815, %rd188;
mov.u64 %rd816, %rd187;
@%p77 bra BB65_108;

st.local.u64 [%rd4+48], %rd188;
st.local.u64 [%rd4+64], %rd813;
st.local.u64 [%rd4+56], %rd187;
st.local.u64 [%rd4+72], %rd814;
mov.u64 %rd737, %rd814;
mov.u64 %rd739, %rd813;
mov.u64 %rd814, %rd187;
mov.u64 %rd813, %rd188;
mov.u64 %rd815, %rd739;
mov.u64 %rd816, %rd737;

BB65_108:
mov.u64 %rd196, %rd813;
mov.u64 %rd195, %rd814;
mov.u64 %rd796, %rd815;
mov.u64 %rd797, %rd816;
setp.ge.s64	%p78, %rd811, %rd186;
mov.u64 %rd809, %rd186;
mov.u64 %rd810, %rd185;
@%p78 bra BB65_110;

st.local.u64 [%rd4+80], %rd811;
st.local.u64 [%rd4+96], %rd186;
st.local.u64 [%rd4+88], %rd812;
st.local.u64 [%rd4+104], %rd185;
mov.u64 %rd722, %rd812;
mov.u64 %rd724, %rd811;
mov.u64 %rd812, %rd185;
mov.u64 %rd811, %rd186;
mov.u64 %rd809, %rd724;
mov.u64 %rd810, %rd722;

BB65_110:
mov.u64 %rd200, %rd809;
mov.u64 %rd199, %rd810;
mov.u64 %rd800, %rd811;
mov.u64 %rd801, %rd812;
setp.ge.s64	%p79, %rd192, %rd178;
mov.u64 %rd807, %rd192;
mov.u64 %rd808, %rd191;
@%p79 bra BB65_112;

st.local.u64 [%rd4], %rd192;
st.local.u64 [%rd4+16], %rd178;
st.local.u64 [%rd4+8], %rd191;
st.local.u64 [%rd4+24], %rd806;
mov.u64 %rd730, %rd806;
mov.u64 %rd806, %rd191;
mov.u64 %rd807, %rd178;
mov.u64 %rd808, %rd730;

BB65_112:
mov.u64 %rd789, %rd806;
mov.u64 %rd790, %rd807;
mov.u64 %rd791, %rd808;
setp.ge.s64	%p80, %rd196, %rd802;
mov.u64 %rd804, %rd196;
mov.u64 %rd805, %rd195;
@%p80 bra BB65_114;

st.local.u64 [%rd4+32], %rd196;
st.local.u64 [%rd4+48], %rd802;
st.local.u64 [%rd4+40], %rd195;
st.local.u64 [%rd4+56], %rd803;
mov.u64 %rd753, %rd803;
mov.u64 %rd755, %rd802;
mov.u64 %rd803, %rd195;
mov.u64 %rd802, %rd196;
mov.u64 %rd804, %rd755;
mov.u64 %rd805, %rd753;

BB65_114:
mov.u64 %rd792, %rd802;
mov.u64 %rd793, %rd803;
mov.u64 %rd794, %rd804;
mov.u64 %rd795, %rd805;
setp.ge.s64	%p81, %rd200, %rd796;
mov.u64 %rd798, %rd200;
mov.u64 %rd799, %rd199;
@%p81 bra BB65_116;

st.local.u64 [%rd4+64], %rd200;
st.local.u64 [%rd4+80], %rd796;
st.local.u64 [%rd4+72], %rd199;
st.local.u64 [%rd4+88], %rd797;
mov.u64 %rd760, %rd797;
mov.u64 %rd762, %rd796;
mov.u64 %rd797, %rd199;
mov.u64 %rd796, %rd200;
mov.u64 %rd798, %rd762;
mov.u64 %rd799, %rd760;

BB65_116:
@%p33 bra BB65_118;

ld.local.u64 %rd412, [%rd4];
st.global.u64 [%rd64], %rd412;
st.global.u64 [%rd64+8], %rd789;

BB65_118:
@%p34 bra BB65_120;

st.global.u64 [%rd64+16], %rd790;
st.global.u64 [%rd64+24], %rd791;

BB65_120:
@%p35 bra BB65_122;

st.global.u64 [%rd64+32], %rd792;
st.global.u64 [%rd64+40], %rd793;

BB65_122:
@%p36 bra BB65_124;

st.global.u64 [%rd64+48], %rd794;
st.global.u64 [%rd64+56], %rd795;

BB65_124:
@%p37 bra BB65_126;

st.global.u64 [%rd64+64], %rd796;
st.global.u64 [%rd64+72], %rd797;

BB65_126:
@%p38 bra BB65_128;

st.global.u64 [%rd64+80], %rd798;
st.global.u64 [%rd64+88], %rd799;

BB65_128:
@%p39 bra BB65_130;

st.global.u64 [%rd64+96], %rd800;
st.global.u64 [%rd64+104], %rd801;

BB65_130:
ld.param.u64 %rd506, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSK_EEEEvT__param_0+24];
cvta.to.global.u64 %rd221, %rd506;
bar.sync 0;
mad.lo.s32 %r64, %r68, -7, %r1;
mov.u32 %r41, 7;
min.u32 %r8, %r64, %r41;
mov.u32 %r65, 2;

BB65_131:
neg.s32 %r42, %r65;
and.b32 %r43, %r68, %r42;
add.s32 %r44, %r65, -1;
and.b32 %r45, %r44, %r68;
mul.lo.s32 %r46, %r45, 7;
min.u32 %r10, %r46, %r1;
mul.lo.s32 %r47, %r43, 7;
shr.u32 %r48, %r65, 1;
mul.lo.s32 %r49, %r48, 7;
min.u32 %r50, %r47, %r1;
add.s32 %r51, %r50, %r49;
min.u32 %r52, %r51, %r1;
add.s32 %r53, %r52, %r49;
min.u32 %r11, %r53, %r1;
sub.s32 %r54, %r52, %r50;
sub.s32 %r55, %r11, %r52;
cvt.u64.u32	%rd415, %r50;
add.s64 %rd224, %rd415, %rd1;
cvt.u64.u32	%rd225, %r52;
add.s64 %rd226, %rd225, %rd1;
setp.lt.u32	%p89, %r10, %r55;
sub.s32 %r56, %r10, %r55;
selp.b32	%r67, 0, %r56, %p89;
min.u32 %r66, %r54, %r10;
setp.ge.u32	%p90, %r67, %r66;
@%p90 bra BB65_134;

add.s32 %r14, %r10, -1;

BB65_133:
add.s32 %r57, %r66, %r67;
shr.u32 %r58, %r57, 1;
sub.s32 %r59, %r14, %r58;
cvt.u64.u32	%rd416, %r59;
add.s64 %rd417, %rd416, %rd226;
cvt.u64.u32	%rd418, %r58;
add.s64 %rd419, %rd224, %rd418;
shl.b64 %rd420, %rd417, 4;
add.s64 %rd421, %rd5, %rd420;
shl.b64 %rd422, %rd419, 4;
add.s64 %rd423, %rd5, %rd422;
ld.global.u64 %rd424, [%rd423];
ld.global.u64 %rd425, [%rd421];
setp.lt.s64	%p91, %rd425, %rd424;
add.s32 %r60, %r58, 1;
selp.b32	%r67, %r67, %r60, %p91;
selp.b32	%r66, %r58, %r66, %p91;
setp.lt.u32	%p92, %r67, %r66;
@%p92 bra BB65_133;

BB65_134:
cvt.u64.u32	%rd427, %r67;
add.s64 %rd227, %rd224, %rd427;
shl.b64 %rd428, %rd227, 4;
add.s64 %rd228, %rd5, %rd428;
shl.b64 %rd429, %rd226, 4;
add.s64 %rd229, %rd5, %rd429;
cvt.u64.u32	%rd430, %r10;
add.s64 %rd431, %rd430, %rd1;
add.s64 %rd432, %rd431, %rd225;
sub.s64 %rd230, %rd432, %rd427;
shl.b64 %rd433, %rd230, 4;
add.s64 %rd231, %rd5, %rd433;
cvt.u64.u32	%rd434, %r11;
add.s64 %rd435, %rd434, %rd1;
shl.b64 %rd436, %rd435, 4;
add.s64 %rd232, %rd5, %rd436;
mov.u64 %rd918, 0;
mov.pred %p93, 0;
@%p93 bra BB65_136;

BB65_135:
add.s64 %rd437, %rd2, %rd918;
mov.u16 %rs2, 0;
st.local.u8 [%rd437], %rs2;
add.s64 %rd918, %rd918, 1;
setp.lt.u64	%p94, %rd918, 16;
@%p94 bra BB65_135;

BB65_136:
ld.global.u64 %rd439, [%rd228];
ld.global.u64 %rd440, [%rd228+8];
st.local.u64 [%rd2+8], %rd440;
st.local.u64 [%rd2], %rd439;
mov.u64 %rd919, 0;
@%p93 bra BB65_138;

BB65_137:
add.s64 %rd441, %rd3, %rd919;
mov.u16 %rs3, 0;
st.local.u8 [%rd441], %rs3;
add.s64 %rd919, %rd919, 1;
setp.lt.u64	%p96, %rd919, 16;
@%p96 bra BB65_137;

BB65_138:
ld.global.u64 %rd442, [%rd231];
ld.global.u64 %rd443, [%rd231+8];
st.local.u64 [%rd3+8], %rd443;
st.local.u64 [%rd3], %rd442;
mov.pred %p134, -1;
setp.ge.u64	%p98, %rd231, %rd232;
@%p98 bra BB65_141;

mov.pred %p134, 0;
setp.ge.u64	%p100, %rd228, %rd229;
@%p100 bra BB65_141;

ld.local.u64 %rd444, [%rd2];
ld.local.u64 %rd445, [%rd3];
setp.ge.s64	%p134, %rd445, %rd444;

BB65_141:
selp.b64	%rd446, %rd2, %rd3, %p134;
ld.local.u64 %rd237, [%rd446];
ld.local.u64 %rd238, [%rd446+8];
@%p134 bra BB65_143;
bra.uni BB65_142;

BB65_143:
add.s64 %rd452, %rd428, %rd5;
add.s64 %rd241, %rd452, 16;
mov.u64 %rd964, %rd241;
ld.global.u64 %rd453, [%rd228+16];
st.local.u64 [%rd2], %rd453;
ld.global.u64 %rd454, [%rd228+24];
st.local.u64 [%rd2+8], %rd454;
mov.u64 %rd941, %rd231;
mov.u64 %rd942, %rd231;
mov.u64 %rd965, %rd241;
bra.uni BB65_144;

BB65_142:
add.s64 %rd448, %rd433, %rd5;
add.s64 %rd239, %rd448, 16;
mov.u64 %rd941, %rd239;
ld.global.u64 %rd449, [%rd231+16];
st.local.u64 [%rd3], %rd449;
ld.global.u64 %rd450, [%rd231+24];
st.local.u64 [%rd3+8], %rd450;
mov.u64 %rd942, %rd239;
mov.u64 %rd964, %rd228;
mov.u64 %rd965, %rd228;

BB65_144:
mov.u64 %rd246, %rd964;
mov.u64 %rd963, %rd965;
mov.u64 %rd244, %rd941;
mov.u64 %rd940, %rd942;
mov.pred %p135, -1;
setp.ge.u64	%p102, %rd940, %rd232;
@%p102 bra BB65_147;

mov.pred %p135, 0;
setp.ge.u64	%p104, %rd963, %rd229;
@%p104 bra BB65_147;

ld.local.u64 %rd455, [%rd2];
ld.local.u64 %rd456, [%rd3];
setp.ge.s64	%p135, %rd456, %rd455;

BB65_147:
selp.b64	%rd457, %rd2, %rd3, %p135;
ld.local.u64 %rd247, [%rd457];
ld.local.u64 %rd248, [%rd457+8];
@%p135 bra BB65_149;
bra.uni BB65_148;

BB65_149:
add.s64 %rd963, %rd963, 16;
add.s64 %rd252, %rd246, 16;
ld.global.u64 %rd460, [%rd246+16];
st.local.u64 [%rd2], %rd460;
ld.global.u64 %rd461, [%rd246+24];
st.local.u64 [%rd2+8], %rd461;
mov.u64 %rd939, %rd244;
mov.u64 %rd962, %rd252;
bra.uni BB65_150;

BB65_148:
add.s64 %rd940, %rd940, 16;
add.s64 %rd250, %rd244, 16;
ld.global.u64 %rd458, [%rd244+16];
st.local.u64 [%rd3], %rd458;
ld.global.u64 %rd459, [%rd244+24];
st.local.u64 [%rd3+8], %rd459;
mov.u64 %rd939, %rd250;
mov.u64 %rd962, %rd246;

BB65_150:
mov.u64 %rd256, %rd962;
mov.u64 %rd961, %rd963;
mov.u64 %rd254, %rd939;
mov.u64 %rd938, %rd940;
mov.pred %p136, -1;
setp.ge.u64	%p106, %rd938, %rd232;
@%p106 bra BB65_153;

mov.pred %p136, 0;
setp.ge.u64	%p108, %rd961, %rd229;
@%p108 bra BB65_153;

ld.local.u64 %rd462, [%rd2];
ld.local.u64 %rd463, [%rd3];
setp.ge.s64	%p136, %rd463, %rd462;

BB65_153:
selp.b64	%rd464, %rd2, %rd3, %p136;
ld.local.u64 %rd257, [%rd464];
ld.local.u64 %rd258, [%rd464+8];
@%p136 bra BB65_155;
bra.uni BB65_154;

BB65_155:
add.s64 %rd961, %rd961, 16;
add.s64 %rd262, %rd256, 16;
ld.global.u64 %rd467, [%rd256+16];
st.local.u64 [%rd2], %rd467;
ld.global.u64 %rd468, [%rd256+24];
st.local.u64 [%rd2+8], %rd468;
mov.u64 %rd937, %rd254;
mov.u64 %rd960, %rd262;
bra.uni BB65_156;

BB65_154:
add.s64 %rd938, %rd938, 16;
add.s64 %rd260, %rd254, 16;
ld.global.u64 %rd465, [%rd254+16];
st.local.u64 [%rd3], %rd465;
ld.global.u64 %rd466, [%rd254+24];
st.local.u64 [%rd3+8], %rd466;
mov.u64 %rd937, %rd260;
mov.u64 %rd960, %rd256;

BB65_156:
mov.u64 %rd266, %rd960;
mov.u64 %rd959, %rd961;
mov.u64 %rd264, %rd937;
mov.u64 %rd936, %rd938;
mov.pred %p137, -1;
setp.ge.u64	%p110, %rd936, %rd232;
@%p110 bra BB65_159;

mov.pred %p137, 0;
setp.ge.u64	%p112, %rd959, %rd229;
@%p112 bra BB65_159;

ld.local.u64 %rd469, [%rd2];
ld.local.u64 %rd470, [%rd3];
setp.ge.s64	%p137, %rd470, %rd469;

BB65_159:
selp.b64	%rd471, %rd2, %rd3, %p137;
ld.local.u64 %rd267, [%rd471];
ld.local.u64 %rd268, [%rd471+8];
@%p137 bra BB65_161;
bra.uni BB65_160;

BB65_161:
add.s64 %rd959, %rd959, 16;
add.s64 %rd272, %rd266, 16;
ld.global.u64 %rd474, [%rd266+16];
st.local.u64 [%rd2], %rd474;
ld.global.u64 %rd475, [%rd266+24];
st.local.u64 [%rd2+8], %rd475;
mov.u64 %rd935, %rd264;
mov.u64 %rd958, %rd272;
bra.uni BB65_162;

BB65_160:
add.s64 %rd936, %rd936, 16;
add.s64 %rd270, %rd264, 16;
ld.global.u64 %rd472, [%rd264+16];
st.local.u64 [%rd3], %rd472;
ld.global.u64 %rd473, [%rd264+24];
st.local.u64 [%rd3+8], %rd473;
mov.u64 %rd935, %rd270;
mov.u64 %rd958, %rd266;

BB65_162:
mov.u64 %rd276, %rd958;
mov.u64 %rd957, %rd959;
mov.u64 %rd274, %rd935;
mov.u64 %rd934, %rd936;
mov.pred %p138, -1;
setp.ge.u64	%p114, %rd934, %rd232;
@%p114 bra BB65_165;

mov.pred %p138, 0;
setp.ge.u64	%p116, %rd957, %rd229;
@%p116 bra BB65_165;

ld.local.u64 %rd476, [%rd2];
ld.local.u64 %rd477, [%rd3];
setp.ge.s64	%p138, %rd477, %rd476;

BB65_165:
selp.b64	%rd478, %rd2, %rd3, %p138;
ld.local.u64 %rd277, [%rd478];
ld.local.u64 %rd278, [%rd478+8];
@%p138 bra BB65_167;
bra.uni BB65_166;

BB65_167:
add.s64 %rd957, %rd957, 16;
add.s64 %rd282, %rd276, 16;
ld.global.u64 %rd481, [%rd276+16];
st.local.u64 [%rd2], %rd481;
ld.global.u64 %rd482, [%rd276+24];
st.local.u64 [%rd2+8], %rd482;
mov.u64 %rd933, %rd274;
mov.u64 %rd956, %rd282;
bra.uni BB65_168;

BB65_166:
add.s64 %rd934, %rd934, 16;
add.s64 %rd280, %rd274, 16;
ld.global.u64 %rd479, [%rd274+16];
st.local.u64 [%rd3], %rd479;
ld.global.u64 %rd480, [%rd274+24];
st.local.u64 [%rd3+8], %rd480;
mov.u64 %rd933, %rd280;
mov.u64 %rd956, %rd276;

BB65_168:
mov.u64 %rd286, %rd956;
mov.u64 %rd955, %rd957;
mov.u64 %rd284, %rd933;
mov.u64 %rd932, %rd934;
mov.pred %p139, -1;
setp.ge.u64	%p118, %rd932, %rd232;
@%p118 bra BB65_171;

mov.pred %p139, 0;
setp.ge.u64	%p120, %rd955, %rd229;
@%p120 bra BB65_171;

ld.local.u64 %rd483, [%rd2];
ld.local.u64 %rd484, [%rd3];
setp.ge.s64	%p139, %rd484, %rd483;

BB65_171:
selp.b64	%rd485, %rd2, %rd3, %p139;
ld.local.u64 %rd287, [%rd485];
ld.local.u64 %rd288, [%rd485+8];
@%p139 bra BB65_173;
bra.uni BB65_172;

BB65_173:
add.s64 %rd955, %rd955, 16;
add.s64 %rd292, %rd286, 16;
ld.global.u64 %rd488, [%rd286+16];
st.local.u64 [%rd2], %rd488;
ld.global.u64 %rd489, [%rd286+24];
st.local.u64 [%rd2+8], %rd489;
mov.u64 %rd931, %rd284;
mov.u64 %rd954, %rd292;
bra.uni BB65_174;

BB65_172:
add.s64 %rd932, %rd932, 16;
add.s64 %rd290, %rd284, 16;
ld.global.u64 %rd486, [%rd284+16];
st.local.u64 [%rd3], %rd486;
ld.global.u64 %rd487, [%rd284+24];
st.local.u64 [%rd3+8], %rd487;
mov.u64 %rd931, %rd290;
mov.u64 %rd954, %rd286;

BB65_174:
mov.pred %p121, -1;
setp.ge.u64	%p122, %rd932, %rd232;
mov.pred %p140, %p121;
@%p122 bra BB65_177;

setp.ge.u64	%p124, %rd955, %rd229;
mov.pred %p140, %p93;
@%p124 bra BB65_177;

ld.local.u64 %rd490, [%rd2];
ld.local.u64 %rd491, [%rd3];
setp.ge.s64	%p140, %rd491, %rd490;

BB65_177:
selp.b64	%rd492, %rd2, %rd3, %p140;
ld.local.u64 %rd297, [%rd492];
ld.local.u64 %rd298, [%rd492+8];
@%p140 bra BB65_179;
bra.uni BB65_178;

BB65_179:
ld.global.u64 %rd495, [%rd954+16];
st.local.u64 [%rd2], %rd495;
ld.global.u64 %rd496, [%rd954+24];
st.local.u64 [%rd2+8], %rd496;
bra.uni BB65_180;

BB65_178:
ld.global.u64 %rd493, [%rd931+16];
st.local.u64 [%rd3], %rd493;
ld.global.u64 %rd494, [%rd931+24];
st.local.u64 [%rd3+8], %rd494;

BB65_180:
setp.eq.s32	%p15, %r8, 0;
bar.sync 0;
@%p15 bra BB65_182;

st.global.u64 [%rd64], %rd237;
st.global.u64 [%rd64+8], %rd238;

BB65_182:
setp.lt.u32	%p125, %r8, 2;
@%p125 bra BB65_184;

st.global.u64 [%rd64+16], %rd247;
st.global.u64 [%rd64+24], %rd248;

BB65_184:
setp.lt.u32	%p126, %r8, 3;
@%p126 bra BB65_186;

st.global.u64 [%rd64+32], %rd257;
st.global.u64 [%rd64+40], %rd258;

BB65_186:
setp.lt.u32	%p127, %r8, 4;
@%p127 bra BB65_188;

st.global.u64 [%rd64+48], %rd267;
st.global.u64 [%rd64+56], %rd268;

BB65_188:
setp.lt.u32	%p128, %r8, 5;
@%p128 bra BB65_190;

st.global.u64 [%rd64+64], %rd277;
st.global.u64 [%rd64+72], %rd278;

BB65_190:
setp.lt.u32	%p129, %r8, 6;
@%p129 bra BB65_192;

st.global.u64 [%rd64+80], %rd287;
st.global.u64 [%rd64+88], %rd288;

BB65_192:
setp.lt.u32	%p130, %r8, 7;
@%p130 bra BB65_194;

st.global.u64 [%rd64+96], %rd297;
st.global.u64 [%rd64+104], %rd298;

BB65_194:
bar.sync 0;
shl.b32 %r65, %r65, 1;
setp.lt.u32	%p131, %r65, 257;
@%p131 bra BB65_131;

setp.ge.u32	%p132, %r68, %r1;
@%p132 bra BB65_197;

BB65_196:
cvt.u64.u32	%rd497, %r68;
add.s64 %rd498, %rd497, %rd307;
add.s64 %rd499, %rd497, %rd1;
shl.b64 %rd500, %rd499, 4;
add.s64 %rd501, %rd5, %rd500;
ld.global.u64 %rd502, [%rd501];
shl.b64 %rd503, %rd498, 4;
add.s64 %rd504, %rd221, %rd503;
st.global.u64 [%rd504], %rd502;
ld.global.u64 %rd505, [%rd501+8];
st.global.u64 [%rd504+8], %rd505;
add.s32 %r68, %r68, 256;
setp.lt.u32	%p133, %r68, %r1;
@%p133 bra BB65_196;

BB65_197:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0[40]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot66[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<137>;
.reg .b16 %rs<17>;
.reg .b32 %r<69>;
.reg .b64 %rd<952>;


mov.u64 %rd951, __local_depot66;
cvta.local.u64 %SP, %rd951;
ld.param.u64 %rd295, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+8];
ld.param.u64 %rd294, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0];
ld.param.u64 %rd296, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+16];
mov.u32 %r22, %ctaid.x;
mul.lo.s32 %r23, %r22, 1792;
cvt.u64.u32	%rd298, %r23;
sub.s64 %rd299, %rd296, %rd298;
cvt.u32.u64	%r24, %rd299;
mov.u32 %r25, 1792;
min.u32 %r1, %r24, %r25;
add.u64 %rd300, %SP, 16;
cvta.to.local.u64 %rd1, %rd300;
add.u64 %rd301, %SP, 0;
cvta.to.local.u64 %rd2, %rd301;
add.u64 %rd302, %SP, 32;
cvta.to.local.u64 %rd3, %rd302;
cvta.to.global.u64 %rd303, %rd294;
cvta.to.global.u64 %rd304, %rd295;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r68, %tid.x;
cvt.u64.u32	%rd305, %r68;
add.s64 %rd306, %rd305, %rd298;
shl.b64 %rd307, %rd306, 3;
add.s64 %rd4, %rd303, %rd307;
add.s64 %rd5, %rd304, %rd307;
@%p16 bra BB66_15;
bra.uni BB66_1;

BB66_15:
ld.global.u64 %rd518, [%rd4];
ld.global.u64 %rd500, [%rd5];
ld.global.u64 %rd519, [%rd4+2048];
ld.global.u64 %rd499, [%rd5+2048];
ld.global.u64 %rd520, [%rd4+4096];
ld.global.u64 %rd498, [%rd5+4096];
ld.global.u64 %rd521, [%rd4+6144];
ld.global.u64 %rd497, [%rd5+6144];
ld.global.u64 %rd522, [%rd4+8192];
ld.global.u64 %rd496, [%rd5+8192];
ld.global.u64 %rd523, [%rd4+10240];
ld.global.u64 %rd495, [%rd5+10240];
ld.global.u64 %rd494, [%rd4+12288];
ld.global.u64 %rd493, [%rd5+12288];
bra.uni BB66_16;

BB66_1:
mov.u64 %rd309, 0;
mov.u64 %rd500, %rd309;
setp.ge.u32	%p17, %r68, %r1;
mov.u64 %rd529, %rd309;
@%p17 bra BB66_3;

ld.global.u64 %rd6, [%rd4];
ld.global.u64 %rd500, [%rd5];
mov.u64 %rd529, %rd6;

BB66_3:
mov.u64 %rd506, %rd529;
mov.u64 %rd518, %rd506;
add.s32 %r26, %r68, 256;
mov.u64 %rd499, %rd309;
setp.ge.u32	%p18, %r26, %r1;
mov.u64 %rd528, %rd309;
@%p18 bra BB66_5;

ld.global.u64 %rd528, [%rd4+2048];
ld.global.u64 %rd499, [%rd5+2048];

BB66_5:
mov.u64 %rd519, %rd528;
add.s32 %r27, %r68, 512;
mov.u64 %rd498, %rd309;
setp.ge.u32	%p19, %r27, %r1;
mov.u64 %rd527, %rd309;
@%p19 bra BB66_7;

ld.global.u64 %rd527, [%rd4+4096];
ld.global.u64 %rd498, [%rd5+4096];

BB66_7:
mov.u64 %rd520, %rd527;
add.s32 %r28, %r68, 768;
mov.u64 %rd497, %rd309;
setp.ge.u32	%p20, %r28, %r1;
mov.u64 %rd526, %rd309;
@%p20 bra BB66_9;

ld.global.u64 %rd526, [%rd4+6144];
ld.global.u64 %rd497, [%rd5+6144];

BB66_9:
mov.u64 %rd521, %rd526;
add.s32 %r29, %r68, 1024;
mov.u64 %rd496, %rd309;
setp.ge.u32	%p21, %r29, %r1;
mov.u64 %rd525, %rd309;
@%p21 bra BB66_11;

ld.global.u64 %rd525, [%rd4+8192];
ld.global.u64 %rd496, [%rd5+8192];

BB66_11:
mov.u64 %rd522, %rd525;
add.s32 %r30, %r68, 1280;
mov.u64 %rd495, %rd309;
setp.ge.u32	%p22, %r30, %r1;
mov.u64 %rd524, %rd309;
@%p22 bra BB66_13;

ld.global.u64 %rd524, [%rd4+10240];
ld.global.u64 %rd495, [%rd5+10240];

BB66_13:
mov.u64 %rd523, %rd524;
mov.u64 %rd494, 0;
add.s32 %r31, %r68, 1536;
mov.u64 %rd493, %rd494;
setp.ge.u32	%p23, %r31, %r1;
@%p23 bra BB66_16;

ld.global.u64 %rd494, [%rd4+12288];
ld.global.u64 %rd493, [%rd5+12288];

BB66_16:
mul.wide.u32 %rd322, %r68, 16;
mov.u64 %rd323, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd60, %rd323, %rd322;
@%p16 bra BB66_30;
bra.uni BB66_17;

BB66_30:
st.shared.u64 [%rd60], %rd518;
st.shared.u64 [%rd60+8], %rd500;
st.shared.u64 [%rd60+4096], %rd519;
st.shared.u64 [%rd60+4104], %rd499;
st.shared.u64 [%rd60+8192], %rd520;
st.shared.u64 [%rd60+8200], %rd498;
st.shared.u64 [%rd60+12288], %rd521;
st.shared.u64 [%rd60+12296], %rd497;
st.shared.u64 [%rd60+16384], %rd522;
st.shared.u64 [%rd60+16392], %rd496;
st.shared.u64 [%rd60+20480], %rd523;
st.shared.u64 [%rd60+20488], %rd495;
bra.uni BB66_31;

BB66_17:
setp.ge.u32	%p25, %r68, %r1;
@%p25 bra BB66_19;

st.shared.u64 [%rd60], %rd518;
st.shared.u64 [%rd60+8], %rd500;

BB66_19:
add.s32 %r32, %r68, 256;
setp.ge.u32	%p26, %r32, %r1;
@%p26 bra BB66_21;

st.shared.u64 [%rd60+4096], %rd519;
st.shared.u64 [%rd60+4104], %rd499;

BB66_21:
add.s32 %r33, %r68, 512;
setp.ge.u32	%p27, %r33, %r1;
@%p27 bra BB66_23;

st.shared.u64 [%rd60+8192], %rd520;
st.shared.u64 [%rd60+8200], %rd498;

BB66_23:
add.s32 %r34, %r68, 768;
setp.ge.u32	%p28, %r34, %r1;
@%p28 bra BB66_25;

st.shared.u64 [%rd60+12288], %rd521;
st.shared.u64 [%rd60+12296], %rd497;

BB66_25:
add.s32 %r35, %r68, 1024;
setp.ge.u32	%p29, %r35, %r1;
@%p29 bra BB66_27;

st.shared.u64 [%rd60+16384], %rd522;
st.shared.u64 [%rd60+16392], %rd496;

BB66_27:
add.s32 %r36, %r68, 1280;
setp.ge.u32	%p30, %r36, %r1;
@%p30 bra BB66_29;

st.shared.u64 [%rd60+20480], %rd523;
st.shared.u64 [%rd60+20488], %rd495;

BB66_29:
add.s32 %r37, %r68, 1536;
setp.ge.u32	%p31, %r37, %r1;
@%p31 bra BB66_32;

BB66_31:
st.shared.u64 [%rd60+24576], %rd494;
st.shared.u64 [%rd60+24584], %rd493;

BB66_32:
bar.sync 0;
mov.u64 %rd324, 0;
st.local.u64 [%rd3], %rd324;
st.local.u64 [%rd3+8], %rd324;
st.local.u64 [%rd3+16], %rd324;
st.local.u64 [%rd3+24], %rd324;
st.local.u64 [%rd3+32], %rd324;
st.local.u64 [%rd3+40], %rd324;
st.local.u64 [%rd3+48], %rd324;
st.local.u64 [%rd3+56], %rd324;
st.local.u64 [%rd3+64], %rd324;
st.local.u64 [%rd3+72], %rd324;
st.local.u64 [%rd3+80], %rd324;
st.local.u64 [%rd3+88], %rd324;
st.local.u64 [%rd3+96], %rd324;
st.local.u64 [%rd3+104], %rd324;
mul.lo.s32 %r38, %r68, 7;
add.s32 %r39, %r38, 7;
setp.gt.u32	%p32, %r39, %r1;
mad.lo.s32 %r5, %r68, -7, %r1;
selp.b32	%r6, %r5, 7, %p32;
cvt.u64.u32	%rd62, %r38;
setp.eq.s32	%p33, %r6, 0;
mul.wide.u32 %rd325, %r38, 16;
add.s64 %rd63, %rd323, %rd325;
mov.u64 %rd883, %rd324;
@%p33 bra BB66_34;

ld.shared.u64 %rd327, [%rd63];
ld.shared.u64 %rd64, [%rd63+8];
st.local.u64 [%rd3], %rd327;
st.local.u64 [%rd3+8], %rd64;
mov.u64 %rd883, %rd64;

BB66_34:
mov.u64 %rd534, %rd883;
mov.u64 %rd870, %rd534;
mov.u64 %rd868, %rd324;
setp.lt.u32	%p34, %r6, 2;
mov.u64 %rd882, %rd324;
@%p34 bra BB66_36;

ld.shared.u64 %rd882, [%rd63+16];
ld.shared.u64 %rd868, [%rd63+24];
st.local.u64 [%rd3+16], %rd882;
st.local.u64 [%rd3+24], %rd868;

BB66_36:
mov.u64 %rd869, %rd882;
mov.u64 %rd866, %rd868;
mov.u64 %rd891, %rd324;
setp.lt.u32	%p35, %r6, 3;
mov.u64 %rd881, %rd324;
@%p35 bra BB66_38;

ld.shared.u64 %rd881, [%rd63+32];
ld.shared.u64 %rd891, [%rd63+40];
st.local.u64 [%rd3+32], %rd881;
st.local.u64 [%rd3+40], %rd891;

BB66_38:
mov.u64 %rd872, %rd881;
mov.u64 %rd889, %rd891;
mov.u64 %rd894, %rd324;
setp.lt.u32	%p36, %r6, 4;
mov.u64 %rd880, %rd324;
@%p36 bra BB66_40;

ld.shared.u64 %rd880, [%rd63+48];
ld.shared.u64 %rd894, [%rd63+56];
st.local.u64 [%rd3+48], %rd880;
st.local.u64 [%rd3+56], %rd894;

BB66_40:
mov.u64 %rd871, %rd880;
mov.u64 %rd892, %rd894;
mov.u64 %rd899, %rd324;
setp.lt.u32	%p37, %r6, 5;
mov.u64 %rd879, %rd324;
@%p37 bra BB66_42;

ld.shared.u64 %rd879, [%rd63+64];
ld.shared.u64 %rd899, [%rd63+72];
st.local.u64 [%rd3+64], %rd879;
st.local.u64 [%rd3+72], %rd899;

BB66_42:
mov.u64 %rd873, %rd879;
mov.u64 %rd897, %rd899;
mov.u64 %rd886, 0;
mov.u64 %rd902, %rd886;
setp.lt.u32	%p38, %r6, 6;
@%p38 bra BB66_44;

ld.shared.u64 %rd886, [%rd63+80];
ld.shared.u64 %rd902, [%rd63+88];
st.local.u64 [%rd3+80], %rd886;
st.local.u64 [%rd3+88], %rd902;

BB66_44:
mov.u64 %rd884, %rd886;
mov.u64 %rd900, %rd902;
mov.u64 %rd906, 0;
mov.u64 %rd904, %rd906;
setp.lt.u32	%p39, %r6, 7;
@%p39 bra BB66_46;

ld.shared.u64 %rd906, [%rd63+96];
ld.shared.u64 %rd904, [%rd63+104];
st.local.u64 [%rd3+96], %rd906;
st.local.u64 [%rd3+104], %rd904;

BB66_46:
mov.u64 %rd905, %rd906;
mov.u64 %rd903, %rd904;
setp.gt.u32	%p40, %r6, 6;
@%p40 bra BB66_73;

ld.local.u64 %rd340, [%rd3];
ld.local.u64 %rd341, [%rd3+8];
st.local.u64 [%rd2+8], %rd341;
st.local.u64 [%rd2], %rd340;
@%p34 bra BB66_49;

ld.local.u64 %rd346, [%rd2];
setp.lt.s64	%p42, %rd346, %rd869;
max.s64 %rd347, %rd869, %rd346;
add.s64 %rd348, %rd3, 16;
selp.b64	%rd349, %rd348, %rd2, %p42;
st.local.u64 [%rd2], %rd347;
ld.local.u64 %rd350, [%rd349+8];
st.local.u64 [%rd2+8], %rd350;

BB66_49:
@%p35 bra BB66_51;

ld.local.u64 %rd353, [%rd2];
setp.lt.s64	%p44, %rd353, %rd872;
max.s64 %rd354, %rd872, %rd353;
add.s64 %rd355, %rd3, 32;
selp.b64	%rd356, %rd355, %rd2, %p44;
st.local.u64 [%rd2], %rd354;
ld.local.u64 %rd357, [%rd356+8];
st.local.u64 [%rd2+8], %rd357;

BB66_51:
@%p36 bra BB66_53;

ld.local.u64 %rd360, [%rd2];
setp.lt.s64	%p46, %rd360, %rd871;
max.s64 %rd361, %rd871, %rd360;
add.s64 %rd362, %rd3, 48;
selp.b64	%rd363, %rd362, %rd2, %p46;
st.local.u64 [%rd2], %rd361;
ld.local.u64 %rd364, [%rd363+8];
st.local.u64 [%rd2+8], %rd364;

BB66_53:
@%p37 bra BB66_55;

ld.local.u64 %rd367, [%rd2];
setp.lt.s64	%p48, %rd367, %rd873;
max.s64 %rd368, %rd873, %rd367;
add.s64 %rd369, %rd3, 64;
selp.b64	%rd370, %rd369, %rd2, %p48;
st.local.u64 [%rd2], %rd368;
ld.local.u64 %rd371, [%rd370+8];
st.local.u64 [%rd2+8], %rd371;

BB66_55:
@%p38 bra BB66_57;

ld.local.u64 %rd374, [%rd2];
setp.lt.s64	%p50, %rd374, %rd884;
max.s64 %rd375, %rd884, %rd374;
add.s64 %rd376, %rd3, 80;
selp.b64	%rd377, %rd376, %rd2, %p50;
st.local.u64 [%rd2], %rd375;
ld.local.u64 %rd378, [%rd377+8];
st.local.u64 [%rd2+8], %rd378;

BB66_57:
@%p39 bra BB66_59;

ld.local.u64 %rd381, [%rd2];
setp.lt.s64	%p52, %rd381, %rd905;
max.s64 %rd382, %rd905, %rd381;
add.s64 %rd383, %rd3, 96;
selp.b64	%rd384, %rd383, %rd2, %p52;
st.local.u64 [%rd2], %rd382;
ld.local.u64 %rd385, [%rd384+8];
st.local.u64 [%rd2+8], %rd385;

BB66_59:
setp.ne.s32	%p53, %r6, 0;
mov.u64 %rd878, %rd870;
@%p53 bra BB66_61;

ld.local.u64 %rd388, [%rd2];
ld.local.u64 %rd878, [%rd2+8];
st.local.u64 [%rd3], %rd388;
st.local.u64 [%rd3+8], %rd878;

BB66_61:
mov.u64 %rd870, %rd878;
setp.gt.u32	%p54, %r6, 1;
mov.u64 %rd867, %rd866;
mov.u64 %rd877, %rd869;
@%p54 bra BB66_63;

ld.local.u64 %rd877, [%rd2];
ld.local.u64 %rd867, [%rd2+8];
st.local.u64 [%rd3+16], %rd877;
st.local.u64 [%rd3+24], %rd867;

BB66_63:
mov.u64 %rd869, %rd877;
mov.u64 %rd866, %rd867;
setp.gt.u32	%p55, %r6, 2;
mov.u64 %rd890, %rd889;
mov.u64 %rd876, %rd872;
@%p55 bra BB66_65;

ld.local.u64 %rd876, [%rd2];
ld.local.u64 %rd890, [%rd2+8];
st.local.u64 [%rd3+32], %rd876;
st.local.u64 [%rd3+40], %rd890;

BB66_65:
mov.u64 %rd872, %rd876;
mov.u64 %rd889, %rd890;
setp.gt.u32	%p56, %r6, 3;
mov.u64 %rd893, %rd892;
mov.u64 %rd875, %rd871;
@%p56 bra BB66_67;

ld.local.u64 %rd875, [%rd2];
ld.local.u64 %rd893, [%rd2+8];
st.local.u64 [%rd3+48], %rd875;
st.local.u64 [%rd3+56], %rd893;

BB66_67:
mov.u64 %rd871, %rd875;
mov.u64 %rd892, %rd893;
setp.gt.u32	%p57, %r6, 4;
mov.u64 %rd898, %rd897;
mov.u64 %rd874, %rd873;
@%p57 bra BB66_69;

ld.local.u64 %rd874, [%rd2];
ld.local.u64 %rd898, [%rd2+8];
st.local.u64 [%rd3+64], %rd874;
st.local.u64 [%rd3+72], %rd898;

BB66_69:
mov.u64 %rd873, %rd874;
mov.u64 %rd897, %rd898;
setp.gt.u32	%p58, %r6, 5;
mov.u64 %rd901, %rd900;
mov.u64 %rd885, %rd884;
@%p58 bra BB66_71;

ld.local.u64 %rd885, [%rd2];
ld.local.u64 %rd901, [%rd2+8];
st.local.u64 [%rd3+80], %rd885;
st.local.u64 [%rd3+88], %rd901;

BB66_71:
mov.u64 %rd884, %rd885;
mov.u64 %rd900, %rd901;
@%p40 bra BB66_73;

ld.local.u64 %rd905, [%rd2];
ld.local.u64 %rd903, [%rd2+8];
st.local.u64 [%rd3+96], %rd905;
st.local.u64 [%rd3+104], %rd903;

BB66_73:
mov.u64 %rd779, %rd869;
mov.u64 %rd778, %rd870;
mov.u64 %rd780, %rd866;
mov.u64 %rd783, %rd871;
mov.u64 %rd781, %rd872;
mov.u64 %rd782, %rd889;
mov.u64 %rd784, %rd892;
mov.u64 %rd787, %rd884;
mov.u64 %rd785, %rd873;
mov.u64 %rd786, %rd897;
mov.u64 %rd788, %rd900;
mov.u64 %rd789, %rd905;
mov.u64 %rd790, %rd903;
cvt.u32.u64	%r40, %rd62;
setp.ge.u32	%p60, %r40, %r1;
@%p60 bra BB66_116;

ld.local.u64 %rd127, [%rd3];
setp.ge.s64	%p61, %rd779, %rd127;
mov.u64 %rd863, %rd780;
mov.u64 %rd865, %rd778;
mov.u64 %rd862, %rd779;
mov.u64 %rd864, %rd127;
@%p61 bra BB66_76;

st.local.u64 [%rd3], %rd779;
st.local.u64 [%rd3+16], %rd127;
st.local.u64 [%rd3+8], %rd780;
st.local.u64 [%rd3+24], %rd778;
mov.u64 %rd865, %rd780;
mov.u64 %rd863, %rd778;
mov.u64 %rd620, %rd779;
mov.u64 %rd862, %rd127;
mov.u64 %rd864, %rd620;

BB66_76:
mov.u64 %rd854, %rd862;
mov.u64 %rd855, %rd863;
mov.u64 %rd844, %rd864;
mov.u64 %rd845, %rd865;
setp.ge.s64	%p62, %rd783, %rd781;
mov.u64 %rd888, %rd784;
mov.u64 %rd887, %rd782;
mov.u64 %rd860, %rd781;
mov.u64 %rd861, %rd783;
@%p62 bra BB66_78;

st.local.u64 [%rd3+32], %rd783;
st.local.u64 [%rd3+48], %rd781;
st.local.u64 [%rd3+40], %rd784;
st.local.u64 [%rd3+56], %rd782;
mov.u64 %rd887, %rd784;
mov.u64 %rd888, %rd782;
mov.u64 %rd861, %rd781;
mov.u64 %rd860, %rd783;

BB66_78:
mov.u64 %rd135, %rd860;
mov.u64 %rd134, %rd887;
mov.u64 %rd850, %rd861;
mov.u64 %rd851, %rd888;
setp.ge.s64	%p63, %rd787, %rd785;
mov.u64 %rd896, %rd788;
mov.u64 %rd895, %rd786;
mov.u64 %rd858, %rd785;
mov.u64 %rd859, %rd787;
@%p63 bra BB66_80;

st.local.u64 [%rd3+64], %rd787;
st.local.u64 [%rd3+80], %rd785;
st.local.u64 [%rd3+72], %rd788;
st.local.u64 [%rd3+88], %rd786;
mov.u64 %rd895, %rd788;
mov.u64 %rd896, %rd786;
mov.u64 %rd859, %rd785;
mov.u64 %rd858, %rd787;

BB66_80:
mov.u64 %rd139, %rd858;
mov.u64 %rd138, %rd895;
mov.u64 %rd137, %rd859;
mov.u64 %rd136, %rd896;
setp.ge.s64	%p64, %rd135, %rd854;
mov.u64 %rd856, %rd135;
mov.u64 %rd857, %rd134;
@%p64 bra BB66_82;

st.local.u64 [%rd3+16], %rd135;
st.local.u64 [%rd3+32], %rd854;
st.local.u64 [%rd3+24], %rd134;
st.local.u64 [%rd3+40], %rd855;
mov.u64 %rd627, %rd855;
mov.u64 %rd629, %rd854;
mov.u64 %rd855, %rd134;
mov.u64 %rd854, %rd135;
mov.u64 %rd856, %rd629;
mov.u64 %rd857, %rd627;

BB66_82:
mov.u64 %rd143, %rd854;
mov.u64 %rd142, %rd855;
mov.u64 %rd838, %rd856;
mov.u64 %rd839, %rd857;
setp.ge.s64	%p65, %rd139, %rd850;
mov.u64 %rd852, %rd139;
mov.u64 %rd853, %rd138;
@%p65 bra BB66_84;

st.local.u64 [%rd3+48], %rd139;
st.local.u64 [%rd3+64], %rd850;
st.local.u64 [%rd3+56], %rd138;
st.local.u64 [%rd3+72], %rd851;
mov.u64 %rd631, %rd851;
mov.u64 %rd633, %rd850;
mov.u64 %rd851, %rd138;
mov.u64 %rd850, %rd139;
mov.u64 %rd852, %rd633;
mov.u64 %rd853, %rd631;

BB66_84:
mov.u64 %rd147, %rd850;
mov.u64 %rd146, %rd851;
mov.u64 %rd834, %rd852;
mov.u64 %rd835, %rd853;
setp.ge.s64	%p66, %rd789, %rd137;
mov.u64 %rd849, %rd790;
mov.u64 %rd848, %rd789;
mov.u64 %rd846, %rd137;
mov.u64 %rd847, %rd136;
@%p66 bra BB66_86;

st.local.u64 [%rd3+80], %rd789;
st.local.u64 [%rd3+96], %rd137;
st.local.u64 [%rd3+88], %rd790;
st.local.u64 [%rd3+104], %rd136;
mov.u64 %rd584, %rd790;
mov.u64 %rd587, %rd789;
mov.u64 %rd849, %rd136;
mov.u64 %rd848, %rd137;
mov.u64 %rd846, %rd587;
mov.u64 %rd847, %rd584;

BB66_86:
mov.u64 %rd151, %rd846;
mov.u64 %rd150, %rd847;
mov.u64 %rd824, %rd848;
mov.u64 %rd825, %rd849;
setp.ge.s64	%p67, %rd143, %rd844;
mov.u64 %rd842, %rd143;
mov.u64 %rd843, %rd142;
@%p67 bra BB66_88;

st.local.u64 [%rd3], %rd143;
st.local.u64 [%rd3+16], %rd844;
st.local.u64 [%rd3+8], %rd142;
st.local.u64 [%rd3+24], %rd845;
mov.u64 %rd622, %rd845;
mov.u64 %rd625, %rd844;
mov.u64 %rd845, %rd142;
mov.u64 %rd844, %rd143;
mov.u64 %rd842, %rd625;
mov.u64 %rd843, %rd622;

BB66_88:
mov.u64 %rd830, %rd842;
mov.u64 %rd831, %rd843;
mov.u64 %rd820, %rd844;
mov.u64 %rd821, %rd845;
setp.ge.s64	%p68, %rd147, %rd838;
mov.u64 %rd840, %rd147;
mov.u64 %rd841, %rd146;
@%p68 bra BB66_90;

st.local.u64 [%rd3+32], %rd147;
st.local.u64 [%rd3+48], %rd838;
st.local.u64 [%rd3+40], %rd146;
st.local.u64 [%rd3+56], %rd839;
mov.u64 %rd647, %rd839;
mov.u64 %rd649, %rd838;
mov.u64 %rd839, %rd146;
mov.u64 %rd838, %rd147;
mov.u64 %rd840, %rd649;
mov.u64 %rd841, %rd647;

BB66_90:
mov.u64 %rd159, %rd838;
mov.u64 %rd158, %rd839;
mov.u64 %rd826, %rd840;
mov.u64 %rd827, %rd841;
setp.ge.s64	%p69, %rd151, %rd834;
mov.u64 %rd836, %rd151;
mov.u64 %rd837, %rd150;
@%p69 bra BB66_92;

st.local.u64 [%rd3+64], %rd151;
st.local.u64 [%rd3+80], %rd834;
st.local.u64 [%rd3+72], %rd150;
st.local.u64 [%rd3+88], %rd835;
mov.u64 %rd655, %rd835;
mov.u64 %rd657, %rd834;
mov.u64 %rd835, %rd150;
mov.u64 %rd834, %rd151;
mov.u64 %rd836, %rd657;
mov.u64 %rd837, %rd655;

BB66_92:
mov.u64 %rd163, %rd834;
mov.u64 %rd162, %rd835;
mov.u64 %rd161, %rd836;
mov.u64 %rd160, %rd837;
setp.ge.s64	%p70, %rd159, %rd830;
mov.u64 %rd832, %rd159;
mov.u64 %rd833, %rd158;
@%p70 bra BB66_94;

st.local.u64 [%rd3+16], %rd159;
st.local.u64 [%rd3+32], %rd830;
st.local.u64 [%rd3+24], %rd158;
st.local.u64 [%rd3+40], %rd831;
mov.u64 %rd675, %rd831;
mov.u64 %rd677, %rd830;
mov.u64 %rd831, %rd158;
mov.u64 %rd830, %rd159;
mov.u64 %rd832, %rd677;
mov.u64 %rd833, %rd675;

BB66_94:
mov.u64 %rd167, %rd830;
mov.u64 %rd166, %rd831;
mov.u64 %rd814, %rd832;
mov.u64 %rd815, %rd833;
setp.ge.s64	%p71, %rd163, %rd826;
mov.u64 %rd828, %rd163;
mov.u64 %rd829, %rd162;
@%p71 bra BB66_96;

st.local.u64 [%rd3+48], %rd163;
st.local.u64 [%rd3+64], %rd826;
st.local.u64 [%rd3+56], %rd162;
st.local.u64 [%rd3+72], %rd827;
mov.u64 %rd679, %rd827;
mov.u64 %rd681, %rd826;
mov.u64 %rd827, %rd162;
mov.u64 %rd826, %rd163;
mov.u64 %rd828, %rd681;
mov.u64 %rd829, %rd679;

BB66_96:
mov.u64 %rd171, %rd826;
mov.u64 %rd170, %rd827;
mov.u64 %rd810, %rd828;
mov.u64 %rd811, %rd829;
setp.ge.s64	%p72, %rd824, %rd161;
mov.u64 %rd822, %rd161;
mov.u64 %rd823, %rd160;
@%p72 bra BB66_98;

st.local.u64 [%rd3+80], %rd824;
st.local.u64 [%rd3+96], %rd161;
st.local.u64 [%rd3+88], %rd825;
st.local.u64 [%rd3+104], %rd160;
mov.u64 %rd663, %rd825;
mov.u64 %rd665, %rd824;
mov.u64 %rd825, %rd160;
mov.u64 %rd824, %rd161;
mov.u64 %rd822, %rd665;
mov.u64 %rd823, %rd663;

BB66_98:
mov.u64 %rd175, %rd822;
mov.u64 %rd174, %rd823;
mov.u64 %rd800, %rd824;
mov.u64 %rd801, %rd825;
setp.ge.s64	%p73, %rd167, %rd820;
mov.u64 %rd818, %rd167;
mov.u64 %rd819, %rd166;
@%p73 bra BB66_100;

st.local.u64 [%rd3], %rd167;
st.local.u64 [%rd3+16], %rd820;
st.local.u64 [%rd3+8], %rd166;
st.local.u64 [%rd3+24], %rd821;
mov.u64 %rd671, %rd821;
mov.u64 %rd673, %rd820;
mov.u64 %rd821, %rd166;
mov.u64 %rd820, %rd167;
mov.u64 %rd818, %rd673;
mov.u64 %rd819, %rd671;

BB66_100:
mov.u64 %rd806, %rd818;
mov.u64 %rd807, %rd819;
mov.u64 %rd177, %rd820;
mov.u64 %rd795, %rd821;
setp.ge.s64	%p74, %rd171, %rd814;
mov.u64 %rd816, %rd171;
mov.u64 %rd817, %rd170;
@%p74 bra BB66_102;

st.local.u64 [%rd3+32], %rd171;
st.local.u64 [%rd3+48], %rd814;
st.local.u64 [%rd3+40], %rd170;
st.local.u64 [%rd3+56], %rd815;
mov.u64 %rd695, %rd815;
mov.u64 %rd697, %rd814;
mov.u64 %rd815, %rd170;
mov.u64 %rd814, %rd171;
mov.u64 %rd816, %rd697;
mov.u64 %rd817, %rd695;

BB66_102:
mov.u64 %rd183, %rd814;
mov.u64 %rd182, %rd815;
mov.u64 %rd802, %rd816;
mov.u64 %rd803, %rd817;
setp.ge.s64	%p75, %rd175, %rd810;
mov.u64 %rd812, %rd175;
mov.u64 %rd813, %rd174;
@%p75 bra BB66_104;

st.local.u64 [%rd3+64], %rd175;
st.local.u64 [%rd3+80], %rd810;
st.local.u64 [%rd3+72], %rd174;
st.local.u64 [%rd3+88], %rd811;
mov.u64 %rd703, %rd811;
mov.u64 %rd705, %rd810;
mov.u64 %rd811, %rd174;
mov.u64 %rd810, %rd175;
mov.u64 %rd812, %rd705;
mov.u64 %rd813, %rd703;

BB66_104:
mov.u64 %rd187, %rd810;
mov.u64 %rd186, %rd811;
mov.u64 %rd185, %rd812;
mov.u64 %rd184, %rd813;
setp.ge.s64	%p76, %rd183, %rd806;
mov.u64 %rd808, %rd183;
mov.u64 %rd809, %rd182;
@%p76 bra BB66_106;

st.local.u64 [%rd3+16], %rd183;
st.local.u64 [%rd3+32], %rd806;
st.local.u64 [%rd3+24], %rd182;
st.local.u64 [%rd3+40], %rd807;
mov.u64 %rd722, %rd807;
mov.u64 %rd724, %rd806;
mov.u64 %rd807, %rd182;
mov.u64 %rd806, %rd183;
mov.u64 %rd808, %rd724;
mov.u64 %rd809, %rd722;

BB66_106:
mov.u64 %rd191, %rd806;
mov.u64 %rd190, %rd807;
mov.u64 %rd791, %rd808;
mov.u64 %rd792, %rd809;
setp.ge.s64	%p77, %rd187, %rd802;
mov.u64 %rd804, %rd187;
mov.u64 %rd805, %rd186;
@%p77 bra BB66_108;

st.local.u64 [%rd3+48], %rd187;
st.local.u64 [%rd3+64], %rd802;
st.local.u64 [%rd3+56], %rd186;
st.local.u64 [%rd3+72], %rd803;
mov.u64 %rd726, %rd803;
mov.u64 %rd728, %rd802;
mov.u64 %rd803, %rd186;
mov.u64 %rd802, %rd187;
mov.u64 %rd804, %rd728;
mov.u64 %rd805, %rd726;

BB66_108:
mov.u64 %rd195, %rd802;
mov.u64 %rd194, %rd803;
mov.u64 %rd785, %rd804;
mov.u64 %rd786, %rd805;
setp.ge.s64	%p78, %rd800, %rd185;
mov.u64 %rd798, %rd185;
mov.u64 %rd799, %rd184;
@%p78 bra BB66_110;

st.local.u64 [%rd3+80], %rd800;
st.local.u64 [%rd3+96], %rd185;
st.local.u64 [%rd3+88], %rd801;
st.local.u64 [%rd3+104], %rd184;
mov.u64 %rd711, %rd801;
mov.u64 %rd713, %rd800;
mov.u64 %rd801, %rd184;
mov.u64 %rd800, %rd185;
mov.u64 %rd798, %rd713;
mov.u64 %rd799, %rd711;

BB66_110:
mov.u64 %rd199, %rd798;
mov.u64 %rd198, %rd799;
mov.u64 %rd789, %rd800;
mov.u64 %rd790, %rd801;
setp.ge.s64	%p79, %rd191, %rd177;
mov.u64 %rd796, %rd191;
mov.u64 %rd797, %rd190;
@%p79 bra BB66_112;

st.local.u64 [%rd3], %rd191;
st.local.u64 [%rd3+16], %rd177;
st.local.u64 [%rd3+8], %rd190;
st.local.u64 [%rd3+24], %rd795;
mov.u64 %rd719, %rd795;
mov.u64 %rd795, %rd190;
mov.u64 %rd796, %rd177;
mov.u64 %rd797, %rd719;

BB66_112:
mov.u64 %rd778, %rd795;
mov.u64 %rd779, %rd796;
mov.u64 %rd780, %rd797;
setp.ge.s64	%p80, %rd195, %rd791;
mov.u64 %rd793, %rd195;
mov.u64 %rd794, %rd194;
@%p80 bra BB66_114;

st.local.u64 [%rd3+32], %rd195;
st.local.u64 [%rd3+48], %rd791;
st.local.u64 [%rd3+40], %rd194;
st.local.u64 [%rd3+56], %rd792;
mov.u64 %rd742, %rd792;
mov.u64 %rd744, %rd791;
mov.u64 %rd792, %rd194;
mov.u64 %rd791, %rd195;
mov.u64 %rd793, %rd744;
mov.u64 %rd794, %rd742;

BB66_114:
mov.u64 %rd781, %rd791;
mov.u64 %rd782, %rd792;
mov.u64 %rd783, %rd793;
mov.u64 %rd784, %rd794;
setp.ge.s64	%p81, %rd199, %rd785;
mov.u64 %rd787, %rd199;
mov.u64 %rd788, %rd198;
@%p81 bra BB66_116;

st.local.u64 [%rd3+64], %rd199;
st.local.u64 [%rd3+80], %rd785;
st.local.u64 [%rd3+72], %rd198;
st.local.u64 [%rd3+88], %rd786;
mov.u64 %rd749, %rd786;
mov.u64 %rd751, %rd785;
mov.u64 %rd786, %rd198;
mov.u64 %rd785, %rd199;
mov.u64 %rd787, %rd751;
mov.u64 %rd788, %rd749;

BB66_116:
@%p33 bra BB66_118;

ld.local.u64 %rd401, [%rd3];
st.shared.u64 [%rd63], %rd401;
st.shared.u64 [%rd63+8], %rd778;

BB66_118:
@%p34 bra BB66_120;

st.shared.u64 [%rd63+16], %rd779;
st.shared.u64 [%rd63+24], %rd780;

BB66_120:
@%p35 bra BB66_122;

st.shared.u64 [%rd63+32], %rd781;
st.shared.u64 [%rd63+40], %rd782;

BB66_122:
@%p36 bra BB66_124;

st.shared.u64 [%rd63+48], %rd783;
st.shared.u64 [%rd63+56], %rd784;

BB66_124:
@%p37 bra BB66_126;

st.shared.u64 [%rd63+64], %rd785;
st.shared.u64 [%rd63+72], %rd786;

BB66_126:
@%p38 bra BB66_128;

st.shared.u64 [%rd63+80], %rd787;
st.shared.u64 [%rd63+88], %rd788;

BB66_128:
@%p39 bra BB66_130;

st.shared.u64 [%rd63+96], %rd789;
st.shared.u64 [%rd63+104], %rd790;

BB66_130:
ld.param.u64 %rd489, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+24];
cvta.to.global.u64 %rd220, %rd489;
bar.sync 0;
mad.lo.s32 %r64, %r68, -7, %r1;
mov.u32 %r42, 7;
min.u32 %r7, %r64, %r42;
mov.u32 %r65, 2;

BB66_131:
neg.s32 %r43, %r65;
and.b32 %r44, %r68, %r43;
add.s32 %r45, %r65, -1;
and.b32 %r46, %r45, %r68;
mul.lo.s32 %r47, %r46, 7;
min.u32 %r9, %r47, %r1;
mul.lo.s32 %r48, %r44, 7;
shr.u32 %r49, %r65, 1;
mul.lo.s32 %r50, %r49, 7;
min.u32 %r51, %r48, %r1;
add.s32 %r52, %r51, %r50;
min.u32 %r53, %r52, %r1;
add.s32 %r54, %r53, %r50;
min.u32 %r10, %r54, %r1;
sub.s32 %r55, %r53, %r51;
sub.s32 %r56, %r10, %r53;
cvt.u64.u32	%rd221, %r51;
cvt.u64.u32	%rd222, %r53;
setp.lt.u32	%p89, %r9, %r56;
sub.s32 %r57, %r9, %r56;
selp.b32	%r67, 0, %r57, %p89;
min.u32 %r66, %r55, %r9;
setp.ge.u32	%p90, %r67, %r66;
@%p90 bra BB66_134;

add.s32 %r13, %r9, -1;

BB66_133:
add.s32 %r58, %r66, %r67;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r13, %r59;
cvt.u64.u32	%rd402, %r60;
add.s64 %rd403, %rd402, %rd222;
cvt.u64.u32	%rd404, %r59;
add.s64 %rd405, %rd404, %rd221;
shl.b64 %rd406, %rd403, 4;
add.s64 %rd408, %rd323, %rd406;
shl.b64 %rd409, %rd405, 4;
add.s64 %rd410, %rd323, %rd409;
ld.shared.u64 %rd411, [%rd410];
ld.shared.u64 %rd412, [%rd408];
setp.lt.s64	%p91, %rd412, %rd411;
add.s32 %r61, %r59, 1;
selp.b32	%r67, %r67, %r61, %p91;
selp.b32	%r66, %r59, %r66, %p91;
setp.lt.u32	%p92, %r67, %r66;
@%p92 bra BB66_133;

BB66_134:
cvt.u64.u32	%rd413, %r67;
add.s64 %rd223, %rd413, %rd221;
shl.b64 %rd414, %rd223, 4;
add.s64 %rd224, %rd323, %rd414;
shl.b64 %rd416, %rd222, 4;
add.s64 %rd225, %rd323, %rd416;
cvt.u64.u32	%rd417, %r9;
add.s64 %rd418, %rd222, %rd417;
sub.s64 %rd226, %rd418, %rd413;
shl.b64 %rd419, %rd226, 4;
add.s64 %rd227, %rd323, %rd419;
mul.wide.u32 %rd420, %r10, 16;
add.s64 %rd228, %rd323, %rd420;
ld.shared.u64 %rd421, [%rd224];
ld.shared.u64 %rd422, [%rd224+8];
st.local.u64 [%rd1+8], %rd422;
st.local.u64 [%rd1], %rd421;
ld.shared.u64 %rd423, [%rd227];
ld.shared.u64 %rd424, [%rd227+8];
st.local.u64 [%rd2+8], %rd424;
st.local.u64 [%rd2], %rd423;
mov.pred %p130, -1;
setp.ge.u64	%p94, %rd227, %rd228;
@%p94 bra BB66_137;

mov.pred %p130, 0;
setp.ge.u64	%p96, %rd224, %rd225;
@%p96 bra BB66_137;

ld.local.u64 %rd425, [%rd1];
ld.local.u64 %rd426, [%rd2];
setp.ge.s64	%p130, %rd426, %rd425;

BB66_137:
selp.b64	%rd427, %rd1, %rd2, %p130;
ld.local.u64 %rd229, [%rd427];
ld.local.u64 %rd230, [%rd427+8];
@%p130 bra BB66_139;
bra.uni BB66_138;

BB66_139:
mov.u64 %rd928, %rd227;
add.s64 %rd435, %rd414, %rd323;
add.s64 %rd235, %rd435, 16;
mov.u64 %rd950, %rd235;
ld.shared.u64 %rd436, [%rd224+16];
ld.shared.u64 %rd437, [%rd224+24];
st.local.u64 [%rd1], %rd436;
st.local.u64 [%rd1+8], %rd437;
mov.u64 %rd917, %rd227;
mov.u64 %rd939, %rd235;
bra.uni BB66_140;

BB66_138:
mov.u64 %rd950, %rd224;
add.s64 %rd430, %rd419, %rd323;
add.s64 %rd232, %rd430, 16;
mov.u64 %rd928, %rd232;
ld.shared.u64 %rd431, [%rd227+16];
ld.shared.u64 %rd432, [%rd227+24];
st.local.u64 [%rd2], %rd431;
st.local.u64 [%rd2+8], %rd432;
mov.u64 %rd917, %rd232;
mov.u64 %rd939, %rd224;

BB66_140:
mov.u64 %rd240, %rd950;
mov.u64 %rd938, %rd939;
mov.u64 %rd238, %rd928;
mov.u64 %rd916, %rd917;
mov.pred %p131, -1;
setp.ge.u64	%p98, %rd916, %rd228;
@%p98 bra BB66_143;

mov.pred %p131, 0;
setp.ge.u64	%p100, %rd938, %rd225;
@%p100 bra BB66_143;

ld.local.u64 %rd438, [%rd1];
ld.local.u64 %rd439, [%rd2];
setp.ge.s64	%p131, %rd439, %rd438;

BB66_143:
selp.b64	%rd440, %rd1, %rd2, %p131;
ld.local.u64 %rd241, [%rd440];
ld.local.u64 %rd242, [%rd440+8];
@%p131 bra BB66_145;
bra.uni BB66_144;

BB66_145:
add.s64 %rd938, %rd938, 16;
add.s64 %rd246, %rd240, 16;
ld.shared.u64 %rd443, [%rd240+16];
ld.shared.u64 %rd444, [%rd240+24];
st.local.u64 [%rd1], %rd443;
st.local.u64 [%rd1+8], %rd444;
mov.u64 %rd927, %rd238;
mov.u64 %rd949, %rd246;
bra.uni BB66_146;

BB66_144:
add.s64 %rd916, %rd916, 16;
add.s64 %rd244, %rd238, 16;
ld.shared.u64 %rd441, [%rd238+16];
ld.shared.u64 %rd442, [%rd238+24];
st.local.u64 [%rd2], %rd441;
st.local.u64 [%rd2+8], %rd442;
mov.u64 %rd927, %rd244;
mov.u64 %rd949, %rd240;

BB66_146:
mov.u64 %rd250, %rd949;
mov.u64 %rd937, %rd938;
mov.u64 %rd248, %rd927;
mov.u64 %rd915, %rd916;
mov.pred %p132, -1;
setp.ge.u64	%p102, %rd915, %rd228;
@%p102 bra BB66_149;

mov.pred %p132, 0;
setp.ge.u64	%p104, %rd937, %rd225;
@%p104 bra BB66_149;

ld.local.u64 %rd445, [%rd1];
ld.local.u64 %rd446, [%rd2];
setp.ge.s64	%p132, %rd446, %rd445;

BB66_149:
selp.b64	%rd447, %rd1, %rd2, %p132;
ld.local.u64 %rd251, [%rd447];
ld.local.u64 %rd252, [%rd447+8];
@%p132 bra BB66_151;
bra.uni BB66_150;

BB66_151:
add.s64 %rd937, %rd937, 16;
add.s64 %rd256, %rd250, 16;
ld.shared.u64 %rd450, [%rd250+16];
st.local.u64 [%rd1], %rd450;
ld.shared.u64 %rd451, [%rd250+24];
st.local.u64 [%rd1+8], %rd451;
mov.u64 %rd926, %rd248;
mov.u64 %rd948, %rd256;
bra.uni BB66_152;

BB66_150:
add.s64 %rd915, %rd915, 16;
add.s64 %rd254, %rd248, 16;
ld.shared.u64 %rd448, [%rd248+16];
st.local.u64 [%rd2], %rd448;
ld.shared.u64 %rd449, [%rd248+24];
st.local.u64 [%rd2+8], %rd449;
mov.u64 %rd926, %rd254;
mov.u64 %rd948, %rd250;

BB66_152:
mov.u64 %rd260, %rd948;
mov.u64 %rd936, %rd937;
mov.u64 %rd258, %rd926;
mov.u64 %rd914, %rd915;
mov.pred %p133, -1;
setp.ge.u64	%p106, %rd914, %rd228;
@%p106 bra BB66_155;

mov.pred %p133, 0;
setp.ge.u64	%p108, %rd936, %rd225;
@%p108 bra BB66_155;

ld.local.u64 %rd452, [%rd1];
ld.local.u64 %rd453, [%rd2];
setp.ge.s64	%p133, %rd453, %rd452;

BB66_155:
selp.b64	%rd454, %rd1, %rd2, %p133;
ld.local.u64 %rd261, [%rd454];
ld.local.u64 %rd262, [%rd454+8];
@%p133 bra BB66_157;
bra.uni BB66_156;

BB66_157:
add.s64 %rd936, %rd936, 16;
add.s64 %rd266, %rd260, 16;
ld.shared.u64 %rd457, [%rd260+16];
st.local.u64 [%rd1], %rd457;
ld.shared.u64 %rd458, [%rd260+24];
st.local.u64 [%rd1+8], %rd458;
mov.u64 %rd925, %rd258;
mov.u64 %rd947, %rd266;
bra.uni BB66_158;

BB66_156:
add.s64 %rd914, %rd914, 16;
add.s64 %rd264, %rd258, 16;
ld.shared.u64 %rd455, [%rd258+16];
st.local.u64 [%rd2], %rd455;
ld.shared.u64 %rd456, [%rd258+24];
st.local.u64 [%rd2+8], %rd456;
mov.u64 %rd925, %rd264;
mov.u64 %rd947, %rd260;

BB66_158:
mov.u64 %rd270, %rd947;
mov.u64 %rd935, %rd936;
mov.u64 %rd268, %rd925;
mov.u64 %rd913, %rd914;
mov.pred %p134, -1;
setp.ge.u64	%p110, %rd913, %rd228;
@%p110 bra BB66_161;

mov.pred %p134, 0;
setp.ge.u64	%p112, %rd935, %rd225;
@%p112 bra BB66_161;

ld.local.u64 %rd459, [%rd1];
ld.local.u64 %rd460, [%rd2];
setp.ge.s64	%p134, %rd460, %rd459;

BB66_161:
selp.b64	%rd461, %rd1, %rd2, %p134;
ld.local.u64 %rd271, [%rd461];
ld.local.u64 %rd272, [%rd461+8];
@%p134 bra BB66_163;
bra.uni BB66_162;

BB66_163:
add.s64 %rd935, %rd935, 16;
add.s64 %rd276, %rd270, 16;
ld.shared.u64 %rd464, [%rd270+16];
st.local.u64 [%rd1], %rd464;
ld.shared.u64 %rd465, [%rd270+24];
st.local.u64 [%rd1+8], %rd465;
mov.u64 %rd924, %rd268;
mov.u64 %rd946, %rd276;
bra.uni BB66_164;

BB66_162:
add.s64 %rd913, %rd913, 16;
add.s64 %rd274, %rd268, 16;
ld.shared.u64 %rd462, [%rd268+16];
st.local.u64 [%rd2], %rd462;
ld.shared.u64 %rd463, [%rd268+24];
st.local.u64 [%rd2+8], %rd463;
mov.u64 %rd924, %rd274;
mov.u64 %rd946, %rd270;

BB66_164:
mov.u64 %rd280, %rd946;
mov.u64 %rd934, %rd935;
mov.u64 %rd278, %rd924;
mov.u64 %rd912, %rd913;
mov.pred %p135, -1;
setp.ge.u64	%p114, %rd912, %rd228;
@%p114 bra BB66_167;

mov.pred %p135, 0;
setp.ge.u64	%p116, %rd934, %rd225;
@%p116 bra BB66_167;

ld.local.u64 %rd466, [%rd1];
ld.local.u64 %rd467, [%rd2];
setp.ge.s64	%p135, %rd467, %rd466;

BB66_167:
selp.b64	%rd468, %rd1, %rd2, %p135;
ld.local.u64 %rd281, [%rd468];
ld.local.u64 %rd282, [%rd468+8];
@%p135 bra BB66_169;
bra.uni BB66_168;

BB66_169:
add.s64 %rd934, %rd934, 16;
add.s64 %rd286, %rd280, 16;
ld.shared.u64 %rd471, [%rd280+16];
st.local.u64 [%rd1], %rd471;
ld.shared.u64 %rd472, [%rd280+24];
st.local.u64 [%rd1+8], %rd472;
mov.u64 %rd923, %rd278;
mov.u64 %rd945, %rd286;
bra.uni BB66_170;

BB66_168:
add.s64 %rd912, %rd912, 16;
add.s64 %rd284, %rd278, 16;
ld.shared.u64 %rd469, [%rd278+16];
st.local.u64 [%rd2], %rd469;
ld.shared.u64 %rd470, [%rd278+24];
st.local.u64 [%rd2+8], %rd470;
mov.u64 %rd923, %rd284;
mov.u64 %rd945, %rd280;

BB66_170:
mov.pred %p136, -1;
setp.ge.u64	%p118, %rd912, %rd228;
@%p118 bra BB66_173;

mov.pred %p136, 0;
setp.ge.u64	%p120, %rd934, %rd225;
@%p120 bra BB66_173;

ld.local.u64 %rd473, [%rd1];
ld.local.u64 %rd474, [%rd2];
setp.ge.s64	%p136, %rd474, %rd473;

BB66_173:
selp.b64	%rd475, %rd1, %rd2, %p136;
ld.local.u64 %rd291, [%rd475];
ld.local.u64 %rd292, [%rd475+8];
@%p136 bra BB66_175;
bra.uni BB66_174;

BB66_175:
ld.shared.u64 %rd478, [%rd945+16];
st.local.u64 [%rd1], %rd478;
ld.shared.u64 %rd479, [%rd945+24];
st.local.u64 [%rd1+8], %rd479;
bra.uni BB66_176;

BB66_174:
ld.shared.u64 %rd476, [%rd923+16];
st.local.u64 [%rd2], %rd476;
ld.shared.u64 %rd477, [%rd923+24];
st.local.u64 [%rd2+8], %rd477;

BB66_176:
setp.eq.s32	%p15, %r7, 0;
bar.sync 0;
@%p15 bra BB66_178;

st.shared.u64 [%rd63], %rd229;
st.shared.u64 [%rd63+8], %rd230;

BB66_178:
setp.lt.u32	%p121, %r7, 2;
@%p121 bra BB66_180;

st.shared.u64 [%rd63+16], %rd241;
st.shared.u64 [%rd63+24], %rd242;

BB66_180:
setp.lt.u32	%p122, %r7, 3;
@%p122 bra BB66_182;

st.shared.u64 [%rd63+32], %rd251;
st.shared.u64 [%rd63+40], %rd252;

BB66_182:
setp.lt.u32	%p123, %r7, 4;
@%p123 bra BB66_184;

st.shared.u64 [%rd63+48], %rd261;
st.shared.u64 [%rd63+56], %rd262;

BB66_184:
setp.lt.u32	%p124, %r7, 5;
@%p124 bra BB66_186;

st.shared.u64 [%rd63+64], %rd271;
st.shared.u64 [%rd63+72], %rd272;

BB66_186:
setp.lt.u32	%p125, %r7, 6;
@%p125 bra BB66_188;

st.shared.u64 [%rd63+80], %rd281;
st.shared.u64 [%rd63+88], %rd282;

BB66_188:
setp.lt.u32	%p126, %r7, 7;
@%p126 bra BB66_190;

st.shared.u64 [%rd63+96], %rd291;
st.shared.u64 [%rd63+104], %rd292;

BB66_190:
bar.sync 0;
shl.b32 %r65, %r65, 1;
setp.lt.u32	%p127, %r65, 257;
@%p127 bra BB66_131;

setp.ge.u32	%p128, %r68, %r1;
@%p128 bra BB66_193;

BB66_192:
cvt.u64.u32	%rd480, %r68;
add.s64 %rd481, %rd480, %rd298;
mul.wide.u32 %rd482, %r68, 16;
add.s64 %rd484, %rd323, %rd482;
ld.shared.u64 %rd485, [%rd484];
shl.b64 %rd486, %rd481, 4;
add.s64 %rd487, %rd220, %rd486;
ld.shared.u64 %rd488, [%rd484+8];
st.global.u64 [%rd487], %rd485;
st.global.u64 [%rd487+8], %rd488;
add.s32 %r68, %r68, 256;
setp.lt.u32	%p129, %r68, %r1;
@%p129 bra BB66_192;

BB66_193:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0[64]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot67[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<141>;
.reg .b16 %rs<4>;
.reg .b32 %r<69>;
.reg .b64 %rd<971>;


mov.u64 %rd970, __local_depot67;
cvta.local.u64 %SP, %rd970;
ld.param.u64 %rd305, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+56];
ld.param.u64 %rd300, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+8];
ld.param.u64 %rd299, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0];
ld.param.u64 %rd301, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+16];
ld.param.u64 %rd304, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+48];
mov.u32 %r23, %ctaid.x;
cvt.u64.u32	%rd306, %r23;
mul.lo.s64 %rd1, %rd306, %rd304;
mul.lo.s32 %r24, %r23, 1792;
cvt.u64.u32	%rd307, %r24;
sub.s64 %rd308, %rd301, %rd307;
cvt.u32.u64	%r25, %rd308;
mov.u32 %r26, 1792;
min.u32 %r1, %r25, %r26;
add.u64 %rd309, %SP, 16;
cvta.to.local.u64 %rd2, %rd309;
add.u64 %rd310, %SP, 0;
cvta.to.local.u64 %rd3, %rd310;
add.u64 %rd311, %SP, 32;
cvta.to.local.u64 %rd4, %rd311;
cvta.to.global.u64 %rd312, %rd299;
cvta.to.global.u64 %rd313, %rd300;
cvta.to.global.u64 %rd5, %rd305;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r68, %tid.x;
cvt.u64.u32	%rd314, %r68;
add.s64 %rd315, %rd314, %rd307;
shl.b64 %rd316, %rd315, 3;
add.s64 %rd6, %rd312, %rd316;
add.s64 %rd7, %rd313, %rd316;
@%p16 bra BB67_15;
bra.uni BB67_1;

BB67_15:
ld.global.u64 %rd535, [%rd6];
ld.global.u64 %rd523, [%rd7];
ld.global.u64 %rd536, [%rd6+2048];
ld.global.u64 %rd522, [%rd7+2048];
ld.global.u64 %rd537, [%rd6+4096];
ld.global.u64 %rd521, [%rd7+4096];
ld.global.u64 %rd538, [%rd6+6144];
ld.global.u64 %rd520, [%rd7+6144];
ld.global.u64 %rd519, [%rd6+8192];
ld.global.u64 %rd518, [%rd7+8192];
ld.global.u64 %rd517, [%rd6+10240];
ld.global.u64 %rd516, [%rd7+10240];
ld.global.u64 %rd515, [%rd6+12288];
ld.global.u64 %rd514, [%rd7+12288];
bra.uni BB67_16;

BB67_1:
mov.u64 %rd318, 0;
mov.u64 %rd523, %rd318;
setp.ge.u32	%p17, %r68, %r1;
mov.u64 %rd542, %rd318;
@%p17 bra BB67_3;

ld.global.u64 %rd8, [%rd6];
ld.global.u64 %rd523, [%rd7];
mov.u64 %rd542, %rd8;

BB67_3:
mov.u64 %rd527, %rd542;
mov.u64 %rd535, %rd527;
add.s32 %r27, %r68, 256;
mov.u64 %rd522, %rd318;
setp.ge.u32	%p18, %r27, %r1;
mov.u64 %rd541, %rd318;
@%p18 bra BB67_5;

ld.global.u64 %rd541, [%rd6+2048];
ld.global.u64 %rd522, [%rd7+2048];

BB67_5:
mov.u64 %rd536, %rd541;
add.s32 %r28, %r68, 512;
mov.u64 %rd521, %rd318;
setp.ge.u32	%p19, %r28, %r1;
mov.u64 %rd540, %rd318;
@%p19 bra BB67_7;

ld.global.u64 %rd540, [%rd6+4096];
ld.global.u64 %rd521, [%rd7+4096];

BB67_7:
mov.u64 %rd537, %rd540;
add.s32 %r29, %r68, 768;
mov.u64 %rd520, %rd318;
setp.ge.u32	%p20, %r29, %r1;
mov.u64 %rd539, %rd318;
@%p20 bra BB67_9;

ld.global.u64 %rd539, [%rd6+6144];
ld.global.u64 %rd520, [%rd7+6144];

BB67_9:
mov.u64 %rd538, %rd539;
mov.u64 %rd519, 0;
add.s32 %r30, %r68, 1024;
mov.u64 %rd518, %rd519;
setp.ge.u32	%p21, %r30, %r1;
@%p21 bra BB67_11;

ld.global.u64 %rd519, [%rd6+8192];
ld.global.u64 %rd518, [%rd7+8192];

BB67_11:
mov.u64 %rd517, 0;
add.s32 %r31, %r68, 1280;
mov.u64 %rd516, %rd517;
setp.ge.u32	%p22, %r31, %r1;
@%p22 bra BB67_13;

ld.global.u64 %rd517, [%rd6+10240];
ld.global.u64 %rd516, [%rd7+10240];

BB67_13:
mov.u64 %rd515, 0;
add.s32 %r32, %r68, 1536;
mov.u64 %rd514, %rd515;
setp.ge.u32	%p23, %r32, %r1;
@%p23 bra BB67_16;

ld.global.u64 %rd515, [%rd6+12288];
ld.global.u64 %rd514, [%rd7+12288];

BB67_16:
add.s64 %rd332, %rd314, %rd1;
shl.b64 %rd333, %rd332, 4;
add.s64 %rd62, %rd5, %rd333;
@%p16 bra BB67_30;
bra.uni BB67_17;

BB67_30:
st.global.u64 [%rd62], %rd535;
st.global.u64 [%rd62+8], %rd523;
st.global.u64 [%rd62+4096], %rd536;
st.global.u64 [%rd62+4104], %rd522;
st.global.u64 [%rd62+8192], %rd537;
st.global.u64 [%rd62+8200], %rd521;
st.global.u64 [%rd62+12288], %rd538;
st.global.u64 [%rd62+12296], %rd520;
st.global.u64 [%rd62+16384], %rd519;
st.global.u64 [%rd62+16392], %rd518;
st.global.u64 [%rd62+20480], %rd517;
st.global.u64 [%rd62+20488], %rd516;
bra.uni BB67_31;

BB67_17:
setp.ge.u32	%p25, %r68, %r1;
@%p25 bra BB67_19;

st.global.u64 [%rd62], %rd535;
st.global.u64 [%rd62+8], %rd523;

BB67_19:
add.s32 %r33, %r68, 256;
setp.ge.u32	%p26, %r33, %r1;
@%p26 bra BB67_21;

st.global.u64 [%rd62+4096], %rd536;
st.global.u64 [%rd62+4104], %rd522;

BB67_21:
add.s32 %r34, %r68, 512;
setp.ge.u32	%p27, %r34, %r1;
@%p27 bra BB67_23;

st.global.u64 [%rd62+8192], %rd537;
st.global.u64 [%rd62+8200], %rd521;

BB67_23:
add.s32 %r35, %r68, 768;
setp.ge.u32	%p28, %r35, %r1;
@%p28 bra BB67_25;

st.global.u64 [%rd62+12288], %rd538;
st.global.u64 [%rd62+12296], %rd520;

BB67_25:
add.s32 %r36, %r68, 1024;
setp.ge.u32	%p29, %r36, %r1;
@%p29 bra BB67_27;

st.global.u64 [%rd62+16384], %rd519;
st.global.u64 [%rd62+16392], %rd518;

BB67_27:
add.s32 %r37, %r68, 1280;
setp.ge.u32	%p30, %r37, %r1;
@%p30 bra BB67_29;

st.global.u64 [%rd62+20480], %rd517;
st.global.u64 [%rd62+20488], %rd516;

BB67_29:
add.s32 %r38, %r68, 1536;
setp.ge.u32	%p31, %r38, %r1;
@%p31 bra BB67_32;

BB67_31:
st.global.u64 [%rd62+24576], %rd515;
st.global.u64 [%rd62+24584], %rd514;

BB67_32:
bar.sync 0;
mov.u64 %rd334, 0;
st.local.u64 [%rd4], %rd334;
st.local.u64 [%rd4+8], %rd334;
st.local.u64 [%rd4+16], %rd334;
st.local.u64 [%rd4+24], %rd334;
st.local.u64 [%rd4+32], %rd334;
st.local.u64 [%rd4+40], %rd334;
st.local.u64 [%rd4+48], %rd334;
st.local.u64 [%rd4+56], %rd334;
st.local.u64 [%rd4+64], %rd334;
st.local.u64 [%rd4+72], %rd334;
st.local.u64 [%rd4+80], %rd334;
st.local.u64 [%rd4+88], %rd334;
st.local.u64 [%rd4+96], %rd334;
st.local.u64 [%rd4+104], %rd334;
mul.lo.s32 %r5, %r68, 7;
add.s32 %r39, %r5, 7;
setp.gt.u32	%p32, %r39, %r1;
mad.lo.s32 %r6, %r68, -7, %r1;
selp.b32	%r7, %r6, 7, %p32;
cvt.u64.u32	%rd335, %r5;
add.s64 %rd336, %rd335, %rd1;
setp.eq.s32	%p33, %r7, 0;
shl.b64 %rd337, %rd336, 4;
add.s64 %rd64, %rd5, %rd337;
mov.u64 %rd896, %rd334;
@%p33 bra BB67_34;

ld.global.u64 %rd338, [%rd64];
st.local.u64 [%rd4], %rd338;
ld.global.u64 %rd65, [%rd64+8];
st.local.u64 [%rd4+8], %rd65;
mov.u64 %rd896, %rd65;

BB67_34:
mov.u64 %rd547, %rd896;
mov.u64 %rd883, %rd547;
mov.u64 %rd881, %rd334;
setp.lt.u32	%p34, %r7, 2;
mov.u64 %rd895, %rd334;
@%p34 bra BB67_36;

ld.global.u64 %rd895, [%rd64+16];
ld.global.u64 %rd881, [%rd64+24];
st.local.u64 [%rd4+16], %rd895;
st.local.u64 [%rd4+24], %rd881;

BB67_36:
mov.u64 %rd882, %rd895;
mov.u64 %rd879, %rd881;
mov.u64 %rd904, %rd334;
setp.lt.u32	%p35, %r7, 3;
mov.u64 %rd894, %rd334;
@%p35 bra BB67_38;

ld.global.u64 %rd894, [%rd64+32];
ld.global.u64 %rd904, [%rd64+40];
st.local.u64 [%rd4+32], %rd894;
st.local.u64 [%rd4+40], %rd904;

BB67_38:
mov.u64 %rd885, %rd894;
mov.u64 %rd902, %rd904;
mov.u64 %rd907, %rd334;
setp.lt.u32	%p36, %r7, 4;
mov.u64 %rd893, %rd334;
@%p36 bra BB67_40;

ld.global.u64 %rd893, [%rd64+48];
ld.global.u64 %rd907, [%rd64+56];
st.local.u64 [%rd4+48], %rd893;
st.local.u64 [%rd4+56], %rd907;

BB67_40:
mov.u64 %rd884, %rd893;
mov.u64 %rd905, %rd907;
mov.u64 %rd912, %rd334;
setp.lt.u32	%p37, %r7, 5;
mov.u64 %rd892, %rd334;
@%p37 bra BB67_42;

ld.global.u64 %rd892, [%rd64+64];
ld.global.u64 %rd912, [%rd64+72];
st.local.u64 [%rd4+64], %rd892;
st.local.u64 [%rd4+72], %rd912;

BB67_42:
mov.u64 %rd886, %rd892;
mov.u64 %rd910, %rd912;
mov.u64 %rd899, 0;
mov.u64 %rd915, %rd899;
setp.lt.u32	%p38, %r7, 6;
@%p38 bra BB67_44;

ld.global.u64 %rd899, [%rd64+80];
ld.global.u64 %rd915, [%rd64+88];
st.local.u64 [%rd4+80], %rd899;
st.local.u64 [%rd4+88], %rd915;

BB67_44:
mov.u64 %rd897, %rd899;
mov.u64 %rd913, %rd915;
mov.u64 %rd919, 0;
mov.u64 %rd917, %rd919;
setp.lt.u32	%p39, %r7, 7;
@%p39 bra BB67_46;

ld.global.u64 %rd919, [%rd64+96];
ld.global.u64 %rd917, [%rd64+104];
st.local.u64 [%rd4+96], %rd919;
st.local.u64 [%rd4+104], %rd917;

BB67_46:
mov.u64 %rd918, %rd919;
mov.u64 %rd916, %rd917;
setp.gt.u32	%p40, %r7, 6;
@%p40 bra BB67_73;

ld.local.u64 %rd351, [%rd4];
ld.local.u64 %rd352, [%rd4+8];
st.local.u64 [%rd3+8], %rd352;
st.local.u64 [%rd3], %rd351;
@%p34 bra BB67_49;

ld.local.u64 %rd357, [%rd3];
setp.lt.s64	%p42, %rd357, %rd882;
max.s64 %rd358, %rd882, %rd357;
add.s64 %rd359, %rd4, 16;
selp.b64	%rd360, %rd359, %rd3, %p42;
st.local.u64 [%rd3], %rd358;
ld.local.u64 %rd361, [%rd360+8];
st.local.u64 [%rd3+8], %rd361;

BB67_49:
@%p35 bra BB67_51;

ld.local.u64 %rd364, [%rd3];
setp.lt.s64	%p44, %rd364, %rd885;
max.s64 %rd365, %rd885, %rd364;
add.s64 %rd366, %rd4, 32;
selp.b64	%rd367, %rd366, %rd3, %p44;
st.local.u64 [%rd3], %rd365;
ld.local.u64 %rd368, [%rd367+8];
st.local.u64 [%rd3+8], %rd368;

BB67_51:
@%p36 bra BB67_53;

ld.local.u64 %rd371, [%rd3];
setp.lt.s64	%p46, %rd371, %rd884;
max.s64 %rd372, %rd884, %rd371;
add.s64 %rd373, %rd4, 48;
selp.b64	%rd374, %rd373, %rd3, %p46;
st.local.u64 [%rd3], %rd372;
ld.local.u64 %rd375, [%rd374+8];
st.local.u64 [%rd3+8], %rd375;

BB67_53:
@%p37 bra BB67_55;

ld.local.u64 %rd378, [%rd3];
setp.lt.s64	%p48, %rd378, %rd886;
max.s64 %rd379, %rd886, %rd378;
add.s64 %rd380, %rd4, 64;
selp.b64	%rd381, %rd380, %rd3, %p48;
st.local.u64 [%rd3], %rd379;
ld.local.u64 %rd382, [%rd381+8];
st.local.u64 [%rd3+8], %rd382;

BB67_55:
@%p38 bra BB67_57;

ld.local.u64 %rd385, [%rd3];
setp.lt.s64	%p50, %rd385, %rd897;
max.s64 %rd386, %rd897, %rd385;
add.s64 %rd387, %rd4, 80;
selp.b64	%rd388, %rd387, %rd3, %p50;
st.local.u64 [%rd3], %rd386;
ld.local.u64 %rd389, [%rd388+8];
st.local.u64 [%rd3+8], %rd389;

BB67_57:
@%p39 bra BB67_59;

ld.local.u64 %rd392, [%rd3];
setp.lt.s64	%p52, %rd392, %rd918;
max.s64 %rd393, %rd918, %rd392;
add.s64 %rd394, %rd4, 96;
selp.b64	%rd395, %rd394, %rd3, %p52;
st.local.u64 [%rd3], %rd393;
ld.local.u64 %rd396, [%rd395+8];
st.local.u64 [%rd3+8], %rd396;

BB67_59:
setp.ne.s32	%p53, %r7, 0;
mov.u64 %rd891, %rd883;
@%p53 bra BB67_61;

ld.local.u64 %rd399, [%rd3];
ld.local.u64 %rd891, [%rd3+8];
st.local.u64 [%rd4], %rd399;
st.local.u64 [%rd4+8], %rd891;

BB67_61:
mov.u64 %rd883, %rd891;
setp.gt.u32	%p54, %r7, 1;
mov.u64 %rd880, %rd879;
mov.u64 %rd890, %rd882;
@%p54 bra BB67_63;

ld.local.u64 %rd890, [%rd3];
ld.local.u64 %rd880, [%rd3+8];
st.local.u64 [%rd4+16], %rd890;
st.local.u64 [%rd4+24], %rd880;

BB67_63:
mov.u64 %rd882, %rd890;
mov.u64 %rd879, %rd880;
setp.gt.u32	%p55, %r7, 2;
mov.u64 %rd903, %rd902;
mov.u64 %rd889, %rd885;
@%p55 bra BB67_65;

ld.local.u64 %rd889, [%rd3];
ld.local.u64 %rd903, [%rd3+8];
st.local.u64 [%rd4+32], %rd889;
st.local.u64 [%rd4+40], %rd903;

BB67_65:
mov.u64 %rd885, %rd889;
mov.u64 %rd902, %rd903;
setp.gt.u32	%p56, %r7, 3;
mov.u64 %rd906, %rd905;
mov.u64 %rd888, %rd884;
@%p56 bra BB67_67;

ld.local.u64 %rd888, [%rd3];
ld.local.u64 %rd906, [%rd3+8];
st.local.u64 [%rd4+48], %rd888;
st.local.u64 [%rd4+56], %rd906;

BB67_67:
mov.u64 %rd884, %rd888;
mov.u64 %rd905, %rd906;
setp.gt.u32	%p57, %r7, 4;
mov.u64 %rd911, %rd910;
mov.u64 %rd887, %rd886;
@%p57 bra BB67_69;

ld.local.u64 %rd887, [%rd3];
ld.local.u64 %rd911, [%rd3+8];
st.local.u64 [%rd4+64], %rd887;
st.local.u64 [%rd4+72], %rd911;

BB67_69:
mov.u64 %rd886, %rd887;
mov.u64 %rd910, %rd911;
setp.gt.u32	%p58, %r7, 5;
mov.u64 %rd914, %rd913;
mov.u64 %rd898, %rd897;
@%p58 bra BB67_71;

ld.local.u64 %rd898, [%rd3];
ld.local.u64 %rd914, [%rd3+8];
st.local.u64 [%rd4+80], %rd898;
st.local.u64 [%rd4+88], %rd914;

BB67_71:
mov.u64 %rd897, %rd898;
mov.u64 %rd913, %rd914;
@%p40 bra BB67_73;

ld.local.u64 %rd918, [%rd3];
ld.local.u64 %rd916, [%rd3+8];
st.local.u64 [%rd4+96], %rd918;
st.local.u64 [%rd4+104], %rd916;

BB67_73:
mov.u64 %rd792, %rd882;
mov.u64 %rd791, %rd883;
mov.u64 %rd793, %rd879;
mov.u64 %rd796, %rd884;
mov.u64 %rd794, %rd885;
mov.u64 %rd795, %rd902;
mov.u64 %rd797, %rd905;
mov.u64 %rd800, %rd897;
mov.u64 %rd798, %rd886;
mov.u64 %rd799, %rd910;
mov.u64 %rd801, %rd913;
mov.u64 %rd802, %rd918;
mov.u64 %rd803, %rd916;
mul.lo.s32 %r63, %r68, 7;
setp.ge.u32	%p60, %r63, %r1;
@%p60 bra BB67_116;

ld.local.u64 %rd128, [%rd4];
setp.ge.s64	%p61, %rd792, %rd128;
mov.u64 %rd876, %rd793;
mov.u64 %rd878, %rd791;
mov.u64 %rd875, %rd792;
mov.u64 %rd877, %rd128;
@%p61 bra BB67_76;

st.local.u64 [%rd4], %rd792;
st.local.u64 [%rd4+16], %rd128;
st.local.u64 [%rd4+8], %rd793;
st.local.u64 [%rd4+24], %rd791;
mov.u64 %rd878, %rd793;
mov.u64 %rd876, %rd791;
mov.u64 %rd633, %rd792;
mov.u64 %rd875, %rd128;
mov.u64 %rd877, %rd633;

BB67_76:
mov.u64 %rd867, %rd875;
mov.u64 %rd868, %rd876;
mov.u64 %rd857, %rd877;
mov.u64 %rd858, %rd878;
setp.ge.s64	%p62, %rd796, %rd794;
mov.u64 %rd901, %rd797;
mov.u64 %rd900, %rd795;
mov.u64 %rd873, %rd794;
mov.u64 %rd874, %rd796;
@%p62 bra BB67_78;

st.local.u64 [%rd4+32], %rd796;
st.local.u64 [%rd4+48], %rd794;
st.local.u64 [%rd4+40], %rd797;
st.local.u64 [%rd4+56], %rd795;
mov.u64 %rd900, %rd797;
mov.u64 %rd901, %rd795;
mov.u64 %rd874, %rd794;
mov.u64 %rd873, %rd796;

BB67_78:
mov.u64 %rd136, %rd873;
mov.u64 %rd135, %rd900;
mov.u64 %rd863, %rd874;
mov.u64 %rd864, %rd901;
setp.ge.s64	%p63, %rd800, %rd798;
mov.u64 %rd909, %rd801;
mov.u64 %rd908, %rd799;
mov.u64 %rd871, %rd798;
mov.u64 %rd872, %rd800;
@%p63 bra BB67_80;

st.local.u64 [%rd4+64], %rd800;
st.local.u64 [%rd4+80], %rd798;
st.local.u64 [%rd4+72], %rd801;
st.local.u64 [%rd4+88], %rd799;
mov.u64 %rd908, %rd801;
mov.u64 %rd909, %rd799;
mov.u64 %rd872, %rd798;
mov.u64 %rd871, %rd800;

BB67_80:
mov.u64 %rd140, %rd871;
mov.u64 %rd139, %rd908;
mov.u64 %rd138, %rd872;
mov.u64 %rd137, %rd909;
setp.ge.s64	%p64, %rd136, %rd867;
mov.u64 %rd869, %rd136;
mov.u64 %rd870, %rd135;
@%p64 bra BB67_82;

st.local.u64 [%rd4+16], %rd136;
st.local.u64 [%rd4+32], %rd867;
st.local.u64 [%rd4+24], %rd135;
st.local.u64 [%rd4+40], %rd868;
mov.u64 %rd640, %rd868;
mov.u64 %rd642, %rd867;
mov.u64 %rd868, %rd135;
mov.u64 %rd867, %rd136;
mov.u64 %rd869, %rd642;
mov.u64 %rd870, %rd640;

BB67_82:
mov.u64 %rd144, %rd867;
mov.u64 %rd143, %rd868;
mov.u64 %rd851, %rd869;
mov.u64 %rd852, %rd870;
setp.ge.s64	%p65, %rd140, %rd863;
mov.u64 %rd865, %rd140;
mov.u64 %rd866, %rd139;
@%p65 bra BB67_84;

st.local.u64 [%rd4+48], %rd140;
st.local.u64 [%rd4+64], %rd863;
st.local.u64 [%rd4+56], %rd139;
st.local.u64 [%rd4+72], %rd864;
mov.u64 %rd644, %rd864;
mov.u64 %rd646, %rd863;
mov.u64 %rd864, %rd139;
mov.u64 %rd863, %rd140;
mov.u64 %rd865, %rd646;
mov.u64 %rd866, %rd644;

BB67_84:
mov.u64 %rd148, %rd863;
mov.u64 %rd147, %rd864;
mov.u64 %rd847, %rd865;
mov.u64 %rd848, %rd866;
setp.ge.s64	%p66, %rd802, %rd138;
mov.u64 %rd862, %rd803;
mov.u64 %rd861, %rd802;
mov.u64 %rd859, %rd138;
mov.u64 %rd860, %rd137;
@%p66 bra BB67_86;

st.local.u64 [%rd4+80], %rd802;
st.local.u64 [%rd4+96], %rd138;
st.local.u64 [%rd4+88], %rd803;
st.local.u64 [%rd4+104], %rd137;
mov.u64 %rd597, %rd803;
mov.u64 %rd600, %rd802;
mov.u64 %rd862, %rd137;
mov.u64 %rd861, %rd138;
mov.u64 %rd859, %rd600;
mov.u64 %rd860, %rd597;

BB67_86:
mov.u64 %rd152, %rd859;
mov.u64 %rd151, %rd860;
mov.u64 %rd837, %rd861;
mov.u64 %rd838, %rd862;
setp.ge.s64	%p67, %rd144, %rd857;
mov.u64 %rd855, %rd144;
mov.u64 %rd856, %rd143;
@%p67 bra BB67_88;

st.local.u64 [%rd4], %rd144;
st.local.u64 [%rd4+16], %rd857;
st.local.u64 [%rd4+8], %rd143;
st.local.u64 [%rd4+24], %rd858;
mov.u64 %rd635, %rd858;
mov.u64 %rd638, %rd857;
mov.u64 %rd858, %rd143;
mov.u64 %rd857, %rd144;
mov.u64 %rd855, %rd638;
mov.u64 %rd856, %rd635;

BB67_88:
mov.u64 %rd843, %rd855;
mov.u64 %rd844, %rd856;
mov.u64 %rd833, %rd857;
mov.u64 %rd834, %rd858;
setp.ge.s64	%p68, %rd148, %rd851;
mov.u64 %rd853, %rd148;
mov.u64 %rd854, %rd147;
@%p68 bra BB67_90;

st.local.u64 [%rd4+32], %rd148;
st.local.u64 [%rd4+48], %rd851;
st.local.u64 [%rd4+40], %rd147;
st.local.u64 [%rd4+56], %rd852;
mov.u64 %rd660, %rd852;
mov.u64 %rd662, %rd851;
mov.u64 %rd852, %rd147;
mov.u64 %rd851, %rd148;
mov.u64 %rd853, %rd662;
mov.u64 %rd854, %rd660;

BB67_90:
mov.u64 %rd160, %rd851;
mov.u64 %rd159, %rd852;
mov.u64 %rd839, %rd853;
mov.u64 %rd840, %rd854;
setp.ge.s64	%p69, %rd152, %rd847;
mov.u64 %rd849, %rd152;
mov.u64 %rd850, %rd151;
@%p69 bra BB67_92;

st.local.u64 [%rd4+64], %rd152;
st.local.u64 [%rd4+80], %rd847;
st.local.u64 [%rd4+72], %rd151;
st.local.u64 [%rd4+88], %rd848;
mov.u64 %rd668, %rd848;
mov.u64 %rd670, %rd847;
mov.u64 %rd848, %rd151;
mov.u64 %rd847, %rd152;
mov.u64 %rd849, %rd670;
mov.u64 %rd850, %rd668;

BB67_92:
mov.u64 %rd164, %rd847;
mov.u64 %rd163, %rd848;
mov.u64 %rd162, %rd849;
mov.u64 %rd161, %rd850;
setp.ge.s64	%p70, %rd160, %rd843;
mov.u64 %rd845, %rd160;
mov.u64 %rd846, %rd159;
@%p70 bra BB67_94;

st.local.u64 [%rd4+16], %rd160;
st.local.u64 [%rd4+32], %rd843;
st.local.u64 [%rd4+24], %rd159;
st.local.u64 [%rd4+40], %rd844;
mov.u64 %rd688, %rd844;
mov.u64 %rd690, %rd843;
mov.u64 %rd844, %rd159;
mov.u64 %rd843, %rd160;
mov.u64 %rd845, %rd690;
mov.u64 %rd846, %rd688;

BB67_94:
mov.u64 %rd168, %rd843;
mov.u64 %rd167, %rd844;
mov.u64 %rd827, %rd845;
mov.u64 %rd828, %rd846;
setp.ge.s64	%p71, %rd164, %rd839;
mov.u64 %rd841, %rd164;
mov.u64 %rd842, %rd163;
@%p71 bra BB67_96;

st.local.u64 [%rd4+48], %rd164;
st.local.u64 [%rd4+64], %rd839;
st.local.u64 [%rd4+56], %rd163;
st.local.u64 [%rd4+72], %rd840;
mov.u64 %rd692, %rd840;
mov.u64 %rd694, %rd839;
mov.u64 %rd840, %rd163;
mov.u64 %rd839, %rd164;
mov.u64 %rd841, %rd694;
mov.u64 %rd842, %rd692;

BB67_96:
mov.u64 %rd172, %rd839;
mov.u64 %rd171, %rd840;
mov.u64 %rd823, %rd841;
mov.u64 %rd824, %rd842;
setp.ge.s64	%p72, %rd837, %rd162;
mov.u64 %rd835, %rd162;
mov.u64 %rd836, %rd161;
@%p72 bra BB67_98;

st.local.u64 [%rd4+80], %rd837;
st.local.u64 [%rd4+96], %rd162;
st.local.u64 [%rd4+88], %rd838;
st.local.u64 [%rd4+104], %rd161;
mov.u64 %rd676, %rd838;
mov.u64 %rd678, %rd837;
mov.u64 %rd838, %rd161;
mov.u64 %rd837, %rd162;
mov.u64 %rd835, %rd678;
mov.u64 %rd836, %rd676;

BB67_98:
mov.u64 %rd176, %rd835;
mov.u64 %rd175, %rd836;
mov.u64 %rd813, %rd837;
mov.u64 %rd814, %rd838;
setp.ge.s64	%p73, %rd168, %rd833;
mov.u64 %rd831, %rd168;
mov.u64 %rd832, %rd167;
@%p73 bra BB67_100;

st.local.u64 [%rd4], %rd168;
st.local.u64 [%rd4+16], %rd833;
st.local.u64 [%rd4+8], %rd167;
st.local.u64 [%rd4+24], %rd834;
mov.u64 %rd684, %rd834;
mov.u64 %rd686, %rd833;
mov.u64 %rd834, %rd167;
mov.u64 %rd833, %rd168;
mov.u64 %rd831, %rd686;
mov.u64 %rd832, %rd684;

BB67_100:
mov.u64 %rd819, %rd831;
mov.u64 %rd820, %rd832;
mov.u64 %rd178, %rd833;
mov.u64 %rd808, %rd834;
setp.ge.s64	%p74, %rd172, %rd827;
mov.u64 %rd829, %rd172;
mov.u64 %rd830, %rd171;
@%p74 bra BB67_102;

st.local.u64 [%rd4+32], %rd172;
st.local.u64 [%rd4+48], %rd827;
st.local.u64 [%rd4+40], %rd171;
st.local.u64 [%rd4+56], %rd828;
mov.u64 %rd708, %rd828;
mov.u64 %rd710, %rd827;
mov.u64 %rd828, %rd171;
mov.u64 %rd827, %rd172;
mov.u64 %rd829, %rd710;
mov.u64 %rd830, %rd708;

BB67_102:
mov.u64 %rd184, %rd827;
mov.u64 %rd183, %rd828;
mov.u64 %rd815, %rd829;
mov.u64 %rd816, %rd830;
setp.ge.s64	%p75, %rd176, %rd823;
mov.u64 %rd825, %rd176;
mov.u64 %rd826, %rd175;
@%p75 bra BB67_104;

st.local.u64 [%rd4+64], %rd176;
st.local.u64 [%rd4+80], %rd823;
st.local.u64 [%rd4+72], %rd175;
st.local.u64 [%rd4+88], %rd824;
mov.u64 %rd716, %rd824;
mov.u64 %rd718, %rd823;
mov.u64 %rd824, %rd175;
mov.u64 %rd823, %rd176;
mov.u64 %rd825, %rd718;
mov.u64 %rd826, %rd716;

BB67_104:
mov.u64 %rd188, %rd823;
mov.u64 %rd187, %rd824;
mov.u64 %rd186, %rd825;
mov.u64 %rd185, %rd826;
setp.ge.s64	%p76, %rd184, %rd819;
mov.u64 %rd821, %rd184;
mov.u64 %rd822, %rd183;
@%p76 bra BB67_106;

st.local.u64 [%rd4+16], %rd184;
st.local.u64 [%rd4+32], %rd819;
st.local.u64 [%rd4+24], %rd183;
st.local.u64 [%rd4+40], %rd820;
mov.u64 %rd735, %rd820;
mov.u64 %rd737, %rd819;
mov.u64 %rd820, %rd183;
mov.u64 %rd819, %rd184;
mov.u64 %rd821, %rd737;
mov.u64 %rd822, %rd735;

BB67_106:
mov.u64 %rd192, %rd819;
mov.u64 %rd191, %rd820;
mov.u64 %rd804, %rd821;
mov.u64 %rd805, %rd822;
setp.ge.s64	%p77, %rd188, %rd815;
mov.u64 %rd817, %rd188;
mov.u64 %rd818, %rd187;
@%p77 bra BB67_108;

st.local.u64 [%rd4+48], %rd188;
st.local.u64 [%rd4+64], %rd815;
st.local.u64 [%rd4+56], %rd187;
st.local.u64 [%rd4+72], %rd816;
mov.u64 %rd739, %rd816;
mov.u64 %rd741, %rd815;
mov.u64 %rd816, %rd187;
mov.u64 %rd815, %rd188;
mov.u64 %rd817, %rd741;
mov.u64 %rd818, %rd739;

BB67_108:
mov.u64 %rd196, %rd815;
mov.u64 %rd195, %rd816;
mov.u64 %rd798, %rd817;
mov.u64 %rd799, %rd818;
setp.ge.s64	%p78, %rd813, %rd186;
mov.u64 %rd811, %rd186;
mov.u64 %rd812, %rd185;
@%p78 bra BB67_110;

st.local.u64 [%rd4+80], %rd813;
st.local.u64 [%rd4+96], %rd186;
st.local.u64 [%rd4+88], %rd814;
st.local.u64 [%rd4+104], %rd185;
mov.u64 %rd724, %rd814;
mov.u64 %rd726, %rd813;
mov.u64 %rd814, %rd185;
mov.u64 %rd813, %rd186;
mov.u64 %rd811, %rd726;
mov.u64 %rd812, %rd724;

BB67_110:
mov.u64 %rd200, %rd811;
mov.u64 %rd199, %rd812;
mov.u64 %rd802, %rd813;
mov.u64 %rd803, %rd814;
setp.ge.s64	%p79, %rd192, %rd178;
mov.u64 %rd809, %rd192;
mov.u64 %rd810, %rd191;
@%p79 bra BB67_112;

st.local.u64 [%rd4], %rd192;
st.local.u64 [%rd4+16], %rd178;
st.local.u64 [%rd4+8], %rd191;
st.local.u64 [%rd4+24], %rd808;
mov.u64 %rd732, %rd808;
mov.u64 %rd808, %rd191;
mov.u64 %rd809, %rd178;
mov.u64 %rd810, %rd732;

BB67_112:
mov.u64 %rd791, %rd808;
mov.u64 %rd792, %rd809;
mov.u64 %rd793, %rd810;
setp.ge.s64	%p80, %rd196, %rd804;
mov.u64 %rd806, %rd196;
mov.u64 %rd807, %rd195;
@%p80 bra BB67_114;

st.local.u64 [%rd4+32], %rd196;
st.local.u64 [%rd4+48], %rd804;
st.local.u64 [%rd4+40], %rd195;
st.local.u64 [%rd4+56], %rd805;
mov.u64 %rd755, %rd805;
mov.u64 %rd757, %rd804;
mov.u64 %rd805, %rd195;
mov.u64 %rd804, %rd196;
mov.u64 %rd806, %rd757;
mov.u64 %rd807, %rd755;

BB67_114:
mov.u64 %rd794, %rd804;
mov.u64 %rd795, %rd805;
mov.u64 %rd796, %rd806;
mov.u64 %rd797, %rd807;
setp.ge.s64	%p81, %rd200, %rd798;
mov.u64 %rd800, %rd200;
mov.u64 %rd801, %rd199;
@%p81 bra BB67_116;

st.local.u64 [%rd4+64], %rd200;
st.local.u64 [%rd4+80], %rd798;
st.local.u64 [%rd4+72], %rd199;
st.local.u64 [%rd4+88], %rd799;
mov.u64 %rd762, %rd799;
mov.u64 %rd764, %rd798;
mov.u64 %rd799, %rd199;
mov.u64 %rd798, %rd200;
mov.u64 %rd800, %rd764;
mov.u64 %rd801, %rd762;

BB67_116:
@%p33 bra BB67_118;

ld.local.u64 %rd412, [%rd4];
st.global.u64 [%rd64], %rd412;
st.global.u64 [%rd64+8], %rd791;

BB67_118:
@%p34 bra BB67_120;

st.global.u64 [%rd64+16], %rd792;
st.global.u64 [%rd64+24], %rd793;

BB67_120:
@%p35 bra BB67_122;

st.global.u64 [%rd64+32], %rd794;
st.global.u64 [%rd64+40], %rd795;

BB67_122:
@%p36 bra BB67_124;

st.global.u64 [%rd64+48], %rd796;
st.global.u64 [%rd64+56], %rd797;

BB67_124:
@%p37 bra BB67_126;

st.global.u64 [%rd64+64], %rd798;
st.global.u64 [%rd64+72], %rd799;

BB67_126:
@%p38 bra BB67_128;

st.global.u64 [%rd64+80], %rd800;
st.global.u64 [%rd64+88], %rd801;

BB67_128:
@%p39 bra BB67_130;

st.global.u64 [%rd64+96], %rd802;
st.global.u64 [%rd64+104], %rd803;

BB67_130:
ld.param.u64 %rd508, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+32];
ld.param.u64 %rd507, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+24];
cvta.to.global.u64 %rd221, %rd507;
cvta.to.global.u64 %rd222, %rd508;
bar.sync 0;
mad.lo.s32 %r64, %r68, -7, %r1;
mov.u32 %r41, 7;
min.u32 %r8, %r64, %r41;
mov.u32 %r65, 2;

BB67_131:
neg.s32 %r42, %r65;
and.b32 %r43, %r68, %r42;
add.s32 %r44, %r65, -1;
and.b32 %r45, %r44, %r68;
mul.lo.s32 %r46, %r45, 7;
min.u32 %r10, %r46, %r1;
mul.lo.s32 %r47, %r43, 7;
shr.u32 %r48, %r65, 1;
mul.lo.s32 %r49, %r48, 7;
min.u32 %r50, %r47, %r1;
add.s32 %r51, %r50, %r49;
min.u32 %r52, %r51, %r1;
add.s32 %r53, %r52, %r49;
min.u32 %r11, %r53, %r1;
sub.s32 %r54, %r52, %r50;
sub.s32 %r55, %r11, %r52;
cvt.u64.u32	%rd415, %r50;
add.s64 %rd225, %rd415, %rd1;
cvt.u64.u32	%rd226, %r52;
add.s64 %rd227, %rd226, %rd1;
setp.lt.u32	%p89, %r10, %r55;
sub.s32 %r56, %r10, %r55;
selp.b32	%r67, 0, %r56, %p89;
min.u32 %r66, %r54, %r10;
setp.ge.u32	%p90, %r67, %r66;
@%p90 bra BB67_134;

add.s32 %r14, %r10, -1;

BB67_133:
add.s32 %r57, %r66, %r67;
shr.u32 %r58, %r57, 1;
sub.s32 %r59, %r14, %r58;
cvt.u64.u32	%rd416, %r59;
add.s64 %rd417, %rd416, %rd227;
cvt.u64.u32	%rd418, %r58;
add.s64 %rd419, %rd225, %rd418;
shl.b64 %rd420, %rd417, 4;
add.s64 %rd421, %rd5, %rd420;
shl.b64 %rd422, %rd419, 4;
add.s64 %rd423, %rd5, %rd422;
ld.global.u64 %rd424, [%rd423];
ld.global.u64 %rd425, [%rd421];
setp.lt.s64	%p91, %rd425, %rd424;
add.s32 %r60, %r58, 1;
selp.b32	%r67, %r67, %r60, %p91;
selp.b32	%r66, %r58, %r66, %p91;
setp.lt.u32	%p92, %r67, %r66;
@%p92 bra BB67_133;

BB67_134:
cvt.u64.u32	%rd427, %r67;
add.s64 %rd228, %rd225, %rd427;
shl.b64 %rd428, %rd228, 4;
add.s64 %rd229, %rd5, %rd428;
shl.b64 %rd429, %rd227, 4;
add.s64 %rd230, %rd5, %rd429;
cvt.u64.u32	%rd430, %r10;
add.s64 %rd431, %rd430, %rd1;
add.s64 %rd432, %rd431, %rd226;
sub.s64 %rd231, %rd432, %rd427;
shl.b64 %rd433, %rd231, 4;
add.s64 %rd232, %rd5, %rd433;
cvt.u64.u32	%rd434, %r11;
add.s64 %rd435, %rd434, %rd1;
shl.b64 %rd436, %rd435, 4;
add.s64 %rd233, %rd5, %rd436;
mov.u64 %rd920, 0;
mov.pred %p93, 0;
@%p93 bra BB67_136;

BB67_135:
add.s64 %rd437, %rd2, %rd920;
mov.u16 %rs2, 0;
st.local.u8 [%rd437], %rs2;
add.s64 %rd920, %rd920, 1;
setp.lt.u64	%p94, %rd920, 16;
@%p94 bra BB67_135;

BB67_136:
ld.global.u64 %rd439, [%rd229];
ld.global.u64 %rd440, [%rd229+8];
st.local.u64 [%rd2+8], %rd440;
st.local.u64 [%rd2], %rd439;
mov.u64 %rd921, 0;
@%p93 bra BB67_138;

BB67_137:
add.s64 %rd441, %rd3, %rd921;
mov.u16 %rs3, 0;
st.local.u8 [%rd441], %rs3;
add.s64 %rd921, %rd921, 1;
setp.lt.u64	%p96, %rd921, 16;
@%p96 bra BB67_137;

BB67_138:
ld.global.u64 %rd442, [%rd232];
ld.global.u64 %rd443, [%rd232+8];
st.local.u64 [%rd3+8], %rd443;
st.local.u64 [%rd3], %rd442;
mov.pred %p134, -1;
setp.ge.u64	%p98, %rd232, %rd233;
@%p98 bra BB67_141;

mov.pred %p134, 0;
setp.ge.u64	%p100, %rd229, %rd230;
@%p100 bra BB67_141;

ld.local.u64 %rd444, [%rd2];
ld.local.u64 %rd445, [%rd3];
setp.ge.s64	%p134, %rd445, %rd444;

BB67_141:
selp.b64	%rd446, %rd2, %rd3, %p134;
ld.local.u64 %rd238, [%rd446];
ld.local.u64 %rd239, [%rd446+8];
@%p134 bra BB67_143;
bra.uni BB67_142;

BB67_143:
add.s64 %rd452, %rd428, %rd5;
add.s64 %rd241, %rd452, 16;
ld.global.u64 %rd453, [%rd229+16];
st.local.u64 [%rd2], %rd453;
ld.global.u64 %rd454, [%rd229+24];
st.local.u64 [%rd2+8], %rd454;
mov.u64 %rd944, %rd232;
mov.u64 %rd945, %rd232;
mov.u64 %rd968, %rd241;
mov.u64 %rd969, %rd241;
bra.uni BB67_144;

BB67_142:
add.s64 %rd448, %rd433, %rd5;
add.s64 %rd240, %rd448, 16;
ld.global.u64 %rd449, [%rd232+16];
st.local.u64 [%rd3], %rd449;
ld.global.u64 %rd450, [%rd232+24];
st.local.u64 [%rd3+8], %rd450;
mov.u64 %rd944, %rd240;
mov.u64 %rd945, %rd240;
mov.u64 %rd968, %rd229;
mov.u64 %rd969, %rd229;

BB67_144:
mov.u64 %rd245, %rd968;
mov.u64 %rd967, %rd969;
mov.u64 %rd243, %rd944;
mov.u64 %rd943, %rd945;
mov.pred %p135, -1;
setp.ge.u64	%p102, %rd943, %rd233;
@%p102 bra BB67_147;

mov.pred %p135, 0;
setp.ge.u64	%p104, %rd967, %rd230;
@%p104 bra BB67_147;

ld.local.u64 %rd455, [%rd2];
ld.local.u64 %rd456, [%rd3];
setp.ge.s64	%p135, %rd456, %rd455;

BB67_147:
selp.b64	%rd457, %rd2, %rd3, %p135;
ld.local.u64 %rd246, [%rd457];
ld.local.u64 %rd247, [%rd457+8];
@%p135 bra BB67_149;
bra.uni BB67_148;

BB67_149:
add.s64 %rd967, %rd967, 16;
add.s64 %rd251, %rd245, 16;
ld.global.u64 %rd460, [%rd245+16];
st.local.u64 [%rd2], %rd460;
ld.global.u64 %rd461, [%rd245+24];
st.local.u64 [%rd2+8], %rd461;
mov.u64 %rd942, %rd243;
mov.u64 %rd966, %rd251;
bra.uni BB67_150;

BB67_148:
add.s64 %rd943, %rd943, 16;
add.s64 %rd249, %rd243, 16;
ld.global.u64 %rd458, [%rd243+16];
st.local.u64 [%rd3], %rd458;
ld.global.u64 %rd459, [%rd243+24];
st.local.u64 [%rd3+8], %rd459;
mov.u64 %rd942, %rd249;
mov.u64 %rd966, %rd245;

BB67_150:
mov.u64 %rd255, %rd966;
mov.u64 %rd965, %rd967;
mov.u64 %rd253, %rd942;
mov.u64 %rd941, %rd943;
mov.pred %p136, -1;
setp.ge.u64	%p106, %rd941, %rd233;
@%p106 bra BB67_153;

mov.pred %p136, 0;
setp.ge.u64	%p108, %rd965, %rd230;
@%p108 bra BB67_153;

ld.local.u64 %rd462, [%rd2];
ld.local.u64 %rd463, [%rd3];
setp.ge.s64	%p136, %rd463, %rd462;

BB67_153:
selp.b64	%rd464, %rd2, %rd3, %p136;
ld.local.u64 %rd256, [%rd464];
ld.local.u64 %rd257, [%rd464+8];
@%p136 bra BB67_155;
bra.uni BB67_154;

BB67_155:
add.s64 %rd965, %rd965, 16;
add.s64 %rd261, %rd255, 16;
ld.global.u64 %rd467, [%rd255+16];
st.local.u64 [%rd2], %rd467;
ld.global.u64 %rd468, [%rd255+24];
st.local.u64 [%rd2+8], %rd468;
mov.u64 %rd940, %rd253;
mov.u64 %rd964, %rd261;
bra.uni BB67_156;

BB67_154:
add.s64 %rd941, %rd941, 16;
add.s64 %rd259, %rd253, 16;
ld.global.u64 %rd465, [%rd253+16];
st.local.u64 [%rd3], %rd465;
ld.global.u64 %rd466, [%rd253+24];
st.local.u64 [%rd3+8], %rd466;
mov.u64 %rd940, %rd259;
mov.u64 %rd964, %rd255;

BB67_156:
mov.u64 %rd265, %rd964;
mov.u64 %rd963, %rd965;
mov.u64 %rd263, %rd940;
mov.u64 %rd939, %rd941;
mov.pred %p137, -1;
setp.ge.u64	%p110, %rd939, %rd233;
@%p110 bra BB67_159;

mov.pred %p137, 0;
setp.ge.u64	%p112, %rd963, %rd230;
@%p112 bra BB67_159;

ld.local.u64 %rd469, [%rd2];
ld.local.u64 %rd470, [%rd3];
setp.ge.s64	%p137, %rd470, %rd469;

BB67_159:
selp.b64	%rd471, %rd2, %rd3, %p137;
ld.local.u64 %rd266, [%rd471];
ld.local.u64 %rd267, [%rd471+8];
@%p137 bra BB67_161;
bra.uni BB67_160;

BB67_161:
add.s64 %rd963, %rd963, 16;
add.s64 %rd271, %rd265, 16;
ld.global.u64 %rd474, [%rd265+16];
st.local.u64 [%rd2], %rd474;
ld.global.u64 %rd475, [%rd265+24];
st.local.u64 [%rd2+8], %rd475;
mov.u64 %rd938, %rd263;
mov.u64 %rd962, %rd271;
bra.uni BB67_162;

BB67_160:
add.s64 %rd939, %rd939, 16;
add.s64 %rd269, %rd263, 16;
ld.global.u64 %rd472, [%rd263+16];
st.local.u64 [%rd3], %rd472;
ld.global.u64 %rd473, [%rd263+24];
st.local.u64 [%rd3+8], %rd473;
mov.u64 %rd938, %rd269;
mov.u64 %rd962, %rd265;

BB67_162:
mov.u64 %rd275, %rd962;
mov.u64 %rd961, %rd963;
mov.u64 %rd273, %rd938;
mov.u64 %rd937, %rd939;
mov.pred %p138, -1;
setp.ge.u64	%p114, %rd937, %rd233;
@%p114 bra BB67_165;

mov.pred %p138, 0;
setp.ge.u64	%p116, %rd961, %rd230;
@%p116 bra BB67_165;

ld.local.u64 %rd476, [%rd2];
ld.local.u64 %rd477, [%rd3];
setp.ge.s64	%p138, %rd477, %rd476;

BB67_165:
selp.b64	%rd478, %rd2, %rd3, %p138;
ld.local.u64 %rd276, [%rd478];
ld.local.u64 %rd277, [%rd478+8];
@%p138 bra BB67_167;
bra.uni BB67_166;

BB67_167:
add.s64 %rd961, %rd961, 16;
add.s64 %rd281, %rd275, 16;
ld.global.u64 %rd481, [%rd275+16];
st.local.u64 [%rd2], %rd481;
ld.global.u64 %rd482, [%rd275+24];
st.local.u64 [%rd2+8], %rd482;
mov.u64 %rd936, %rd273;
mov.u64 %rd960, %rd281;
bra.uni BB67_168;

BB67_166:
add.s64 %rd937, %rd937, 16;
add.s64 %rd279, %rd273, 16;
ld.global.u64 %rd479, [%rd273+16];
st.local.u64 [%rd3], %rd479;
ld.global.u64 %rd480, [%rd273+24];
st.local.u64 [%rd3+8], %rd480;
mov.u64 %rd936, %rd279;
mov.u64 %rd960, %rd275;

BB67_168:
mov.u64 %rd285, %rd960;
mov.u64 %rd959, %rd961;
mov.u64 %rd283, %rd936;
mov.u64 %rd935, %rd937;
mov.pred %p139, -1;
setp.ge.u64	%p118, %rd935, %rd233;
@%p118 bra BB67_171;

mov.pred %p139, 0;
setp.ge.u64	%p120, %rd959, %rd230;
@%p120 bra BB67_171;

ld.local.u64 %rd483, [%rd2];
ld.local.u64 %rd484, [%rd3];
setp.ge.s64	%p139, %rd484, %rd483;

BB67_171:
selp.b64	%rd485, %rd2, %rd3, %p139;
ld.local.u64 %rd286, [%rd485];
ld.local.u64 %rd287, [%rd485+8];
@%p139 bra BB67_173;
bra.uni BB67_172;

BB67_173:
add.s64 %rd959, %rd959, 16;
add.s64 %rd291, %rd285, 16;
ld.global.u64 %rd488, [%rd285+16];
st.local.u64 [%rd2], %rd488;
ld.global.u64 %rd489, [%rd285+24];
st.local.u64 [%rd2+8], %rd489;
mov.u64 %rd934, %rd283;
mov.u64 %rd958, %rd291;
bra.uni BB67_174;

BB67_172:
add.s64 %rd935, %rd935, 16;
add.s64 %rd289, %rd283, 16;
ld.global.u64 %rd486, [%rd283+16];
st.local.u64 [%rd3], %rd486;
ld.global.u64 %rd487, [%rd283+24];
st.local.u64 [%rd3+8], %rd487;
mov.u64 %rd934, %rd289;
mov.u64 %rd958, %rd285;

BB67_174:
mov.pred %p121, -1;
setp.ge.u64	%p122, %rd935, %rd233;
mov.pred %p140, %p121;
@%p122 bra BB67_177;

setp.ge.u64	%p124, %rd959, %rd230;
mov.pred %p140, %p93;
@%p124 bra BB67_177;

ld.local.u64 %rd490, [%rd2];
ld.local.u64 %rd491, [%rd3];
setp.ge.s64	%p140, %rd491, %rd490;

BB67_177:
selp.b64	%rd492, %rd2, %rd3, %p140;
ld.local.u64 %rd296, [%rd492];
ld.local.u64 %rd297, [%rd492+8];
@%p140 bra BB67_179;
bra.uni BB67_178;

BB67_179:
ld.global.u64 %rd495, [%rd958+16];
st.local.u64 [%rd2], %rd495;
ld.global.u64 %rd496, [%rd958+24];
st.local.u64 [%rd2+8], %rd496;
bra.uni BB67_180;

BB67_178:
ld.global.u64 %rd493, [%rd934+16];
st.local.u64 [%rd3], %rd493;
ld.global.u64 %rd494, [%rd934+24];
st.local.u64 [%rd3+8], %rd494;

BB67_180:
setp.eq.s32	%p15, %r8, 0;
bar.sync 0;
@%p15 bra BB67_182;

st.global.u64 [%rd64], %rd238;
st.global.u64 [%rd64+8], %rd239;

BB67_182:
setp.lt.u32	%p125, %r8, 2;
@%p125 bra BB67_184;

st.global.u64 [%rd64+16], %rd246;
st.global.u64 [%rd64+24], %rd247;

BB67_184:
setp.lt.u32	%p126, %r8, 3;
@%p126 bra BB67_186;

st.global.u64 [%rd64+32], %rd256;
st.global.u64 [%rd64+40], %rd257;

BB67_186:
setp.lt.u32	%p127, %r8, 4;
@%p127 bra BB67_188;

st.global.u64 [%rd64+48], %rd266;
st.global.u64 [%rd64+56], %rd267;

BB67_188:
setp.lt.u32	%p128, %r8, 5;
@%p128 bra BB67_190;

st.global.u64 [%rd64+64], %rd276;
st.global.u64 [%rd64+72], %rd277;

BB67_190:
setp.lt.u32	%p129, %r8, 6;
@%p129 bra BB67_192;

st.global.u64 [%rd64+80], %rd286;
st.global.u64 [%rd64+88], %rd287;

BB67_192:
setp.lt.u32	%p130, %r8, 7;
@%p130 bra BB67_194;

st.global.u64 [%rd64+96], %rd296;
st.global.u64 [%rd64+104], %rd297;

BB67_194:
bar.sync 0;
shl.b32 %r65, %r65, 1;
setp.lt.u32	%p131, %r65, 257;
@%p131 bra BB67_131;

setp.ge.u32	%p132, %r68, %r1;
@%p132 bra BB67_197;

BB67_196:
cvt.u64.u32	%rd497, %r68;
add.s64 %rd498, %rd497, %rd307;
shl.b64 %rd499, %rd498, 3;
add.s64 %rd500, %rd221, %rd499;
add.s64 %rd501, %rd222, %rd499;
add.s64 %rd502, %rd497, %rd1;
shl.b64 %rd503, %rd502, 4;
add.s64 %rd504, %rd5, %rd503;
ld.global.u64 %rd505, [%rd504];
st.global.u64 [%rd500], %rd505;
ld.global.u64 %rd506, [%rd504+8];
st.global.u64 [%rd501], %rd506;
add.s32 %r68, %r68, 256;
setp.lt.u32	%p133, %r68, %r1;
@%p133 bra BB67_196;

BB67_197:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0[48]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot68[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<137>;
.reg .b16 %rs<17>;
.reg .b32 %r<69>;
.reg .b64 %rd<953>;


mov.u64 %rd952, __local_depot68;
cvta.local.u64 %SP, %rd952;
ld.param.u64 %rd296, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+8];
ld.param.u64 %rd295, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0];
ld.param.u64 %rd297, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+16];
mov.u32 %r22, %ctaid.x;
mul.lo.s32 %r23, %r22, 1792;
cvt.u64.u32	%rd300, %r23;
sub.s64 %rd301, %rd297, %rd300;
cvt.u32.u64	%r24, %rd301;
mov.u32 %r25, 1792;
min.u32 %r1, %r24, %r25;
add.u64 %rd302, %SP, 16;
cvta.to.local.u64 %rd1, %rd302;
add.u64 %rd303, %SP, 0;
cvta.to.local.u64 %rd2, %rd303;
add.u64 %rd304, %SP, 32;
cvta.to.local.u64 %rd3, %rd304;
cvta.to.global.u64 %rd305, %rd295;
cvta.to.global.u64 %rd306, %rd296;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r68, %tid.x;
cvt.u64.u32	%rd307, %r68;
add.s64 %rd308, %rd307, %rd300;
shl.b64 %rd309, %rd308, 3;
add.s64 %rd4, %rd305, %rd309;
add.s64 %rd5, %rd306, %rd309;
@%p16 bra BB68_15;
bra.uni BB68_1;

BB68_15:
ld.global.u64 %rd521, [%rd4];
ld.global.u64 %rd506, [%rd5];
ld.global.u64 %rd522, [%rd4+2048];
ld.global.u64 %rd505, [%rd5+2048];
ld.global.u64 %rd523, [%rd4+4096];
ld.global.u64 %rd504, [%rd5+4096];
ld.global.u64 %rd524, [%rd4+6144];
ld.global.u64 %rd503, [%rd5+6144];
ld.global.u64 %rd525, [%rd4+8192];
ld.global.u64 %rd502, [%rd5+8192];
ld.global.u64 %rd501, [%rd4+10240];
ld.global.u64 %rd500, [%rd5+10240];
ld.global.u64 %rd499, [%rd4+12288];
ld.global.u64 %rd498, [%rd5+12288];
bra.uni BB68_16;

BB68_1:
mov.u64 %rd311, 0;
mov.u64 %rd506, %rd311;
setp.ge.u32	%p17, %r68, %r1;
mov.u64 %rd530, %rd311;
@%p17 bra BB68_3;

ld.global.u64 %rd6, [%rd4];
ld.global.u64 %rd506, [%rd5];
mov.u64 %rd530, %rd6;

BB68_3:
mov.u64 %rd511, %rd530;
mov.u64 %rd521, %rd511;
add.s32 %r26, %r68, 256;
mov.u64 %rd505, %rd311;
setp.ge.u32	%p18, %r26, %r1;
mov.u64 %rd529, %rd311;
@%p18 bra BB68_5;

ld.global.u64 %rd529, [%rd4+2048];
ld.global.u64 %rd505, [%rd5+2048];

BB68_5:
mov.u64 %rd522, %rd529;
add.s32 %r27, %r68, 512;
mov.u64 %rd504, %rd311;
setp.ge.u32	%p19, %r27, %r1;
mov.u64 %rd528, %rd311;
@%p19 bra BB68_7;

ld.global.u64 %rd528, [%rd4+4096];
ld.global.u64 %rd504, [%rd5+4096];

BB68_7:
mov.u64 %rd523, %rd528;
add.s32 %r28, %r68, 768;
mov.u64 %rd503, %rd311;
setp.ge.u32	%p20, %r28, %r1;
mov.u64 %rd527, %rd311;
@%p20 bra BB68_9;

ld.global.u64 %rd527, [%rd4+6144];
ld.global.u64 %rd503, [%rd5+6144];

BB68_9:
mov.u64 %rd524, %rd527;
add.s32 %r29, %r68, 1024;
mov.u64 %rd502, %rd311;
setp.ge.u32	%p21, %r29, %r1;
mov.u64 %rd526, %rd311;
@%p21 bra BB68_11;

ld.global.u64 %rd526, [%rd4+8192];
ld.global.u64 %rd502, [%rd5+8192];

BB68_11:
mov.u64 %rd525, %rd526;
mov.u64 %rd501, 0;
add.s32 %r30, %r68, 1280;
mov.u64 %rd500, %rd501;
setp.ge.u32	%p22, %r30, %r1;
@%p22 bra BB68_13;

ld.global.u64 %rd501, [%rd4+10240];
ld.global.u64 %rd500, [%rd5+10240];

BB68_13:
mov.u64 %rd499, 0;
add.s32 %r31, %r68, 1536;
mov.u64 %rd498, %rd499;
setp.ge.u32	%p23, %r31, %r1;
@%p23 bra BB68_16;

ld.global.u64 %rd499, [%rd4+12288];
ld.global.u64 %rd498, [%rd5+12288];

BB68_16:
mul.wide.u32 %rd324, %r68, 16;
mov.u64 %rd325, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd60, %rd325, %rd324;
@%p16 bra BB68_30;
bra.uni BB68_17;

BB68_30:
st.shared.u64 [%rd60], %rd521;
st.shared.u64 [%rd60+8], %rd506;
st.shared.u64 [%rd60+4096], %rd522;
st.shared.u64 [%rd60+4104], %rd505;
st.shared.u64 [%rd60+8192], %rd523;
st.shared.u64 [%rd60+8200], %rd504;
st.shared.u64 [%rd60+12288], %rd524;
st.shared.u64 [%rd60+12296], %rd503;
st.shared.u64 [%rd60+16384], %rd525;
st.shared.u64 [%rd60+16392], %rd502;
st.shared.u64 [%rd60+20480], %rd501;
st.shared.u64 [%rd60+20488], %rd500;
bra.uni BB68_31;

BB68_17:
setp.ge.u32	%p25, %r68, %r1;
@%p25 bra BB68_19;

st.shared.u64 [%rd60], %rd521;
st.shared.u64 [%rd60+8], %rd506;

BB68_19:
add.s32 %r32, %r68, 256;
setp.ge.u32	%p26, %r32, %r1;
@%p26 bra BB68_21;

st.shared.u64 [%rd60+4096], %rd522;
st.shared.u64 [%rd60+4104], %rd505;

BB68_21:
add.s32 %r33, %r68, 512;
setp.ge.u32	%p27, %r33, %r1;
@%p27 bra BB68_23;

st.shared.u64 [%rd60+8192], %rd523;
st.shared.u64 [%rd60+8200], %rd504;

BB68_23:
add.s32 %r34, %r68, 768;
setp.ge.u32	%p28, %r34, %r1;
@%p28 bra BB68_25;

st.shared.u64 [%rd60+12288], %rd524;
st.shared.u64 [%rd60+12296], %rd503;

BB68_25:
add.s32 %r35, %r68, 1024;
setp.ge.u32	%p29, %r35, %r1;
@%p29 bra BB68_27;

st.shared.u64 [%rd60+16384], %rd525;
st.shared.u64 [%rd60+16392], %rd502;

BB68_27:
add.s32 %r36, %r68, 1280;
setp.ge.u32	%p30, %r36, %r1;
@%p30 bra BB68_29;

st.shared.u64 [%rd60+20480], %rd501;
st.shared.u64 [%rd60+20488], %rd500;

BB68_29:
add.s32 %r37, %r68, 1536;
setp.ge.u32	%p31, %r37, %r1;
@%p31 bra BB68_32;

BB68_31:
st.shared.u64 [%rd60+24576], %rd499;
st.shared.u64 [%rd60+24584], %rd498;

BB68_32:
bar.sync 0;
mov.u64 %rd326, 0;
st.local.u64 [%rd3], %rd326;
st.local.u64 [%rd3+8], %rd326;
st.local.u64 [%rd3+16], %rd326;
st.local.u64 [%rd3+24], %rd326;
st.local.u64 [%rd3+32], %rd326;
st.local.u64 [%rd3+40], %rd326;
st.local.u64 [%rd3+48], %rd326;
st.local.u64 [%rd3+56], %rd326;
st.local.u64 [%rd3+64], %rd326;
st.local.u64 [%rd3+72], %rd326;
st.local.u64 [%rd3+80], %rd326;
st.local.u64 [%rd3+88], %rd326;
st.local.u64 [%rd3+96], %rd326;
st.local.u64 [%rd3+104], %rd326;
mul.lo.s32 %r38, %r68, 7;
add.s32 %r39, %r38, 7;
setp.gt.u32	%p32, %r39, %r1;
mad.lo.s32 %r5, %r68, -7, %r1;
selp.b32	%r6, %r5, 7, %p32;
cvt.u64.u32	%rd62, %r38;
setp.eq.s32	%p33, %r6, 0;
mul.wide.u32 %rd327, %r38, 16;
add.s64 %rd63, %rd325, %rd327;
mov.u64 %rd884, %rd326;
@%p33 bra BB68_34;

ld.shared.u64 %rd329, [%rd63];
ld.shared.u64 %rd64, [%rd63+8];
st.local.u64 [%rd3], %rd329;
st.local.u64 [%rd3+8], %rd64;
mov.u64 %rd884, %rd64;

BB68_34:
mov.u64 %rd535, %rd884;
mov.u64 %rd871, %rd535;
mov.u64 %rd869, %rd326;
setp.lt.u32	%p34, %r6, 2;
mov.u64 %rd883, %rd326;
@%p34 bra BB68_36;

ld.shared.u64 %rd883, [%rd63+16];
ld.shared.u64 %rd869, [%rd63+24];
st.local.u64 [%rd3+16], %rd883;
st.local.u64 [%rd3+24], %rd869;

BB68_36:
mov.u64 %rd870, %rd883;
mov.u64 %rd867, %rd869;
mov.u64 %rd892, %rd326;
setp.lt.u32	%p35, %r6, 3;
mov.u64 %rd882, %rd326;
@%p35 bra BB68_38;

ld.shared.u64 %rd882, [%rd63+32];
ld.shared.u64 %rd892, [%rd63+40];
st.local.u64 [%rd3+32], %rd882;
st.local.u64 [%rd3+40], %rd892;

BB68_38:
mov.u64 %rd873, %rd882;
mov.u64 %rd890, %rd892;
mov.u64 %rd895, %rd326;
setp.lt.u32	%p36, %r6, 4;
mov.u64 %rd881, %rd326;
@%p36 bra BB68_40;

ld.shared.u64 %rd881, [%rd63+48];
ld.shared.u64 %rd895, [%rd63+56];
st.local.u64 [%rd3+48], %rd881;
st.local.u64 [%rd3+56], %rd895;

BB68_40:
mov.u64 %rd872, %rd881;
mov.u64 %rd893, %rd895;
mov.u64 %rd900, %rd326;
setp.lt.u32	%p37, %r6, 5;
mov.u64 %rd880, %rd326;
@%p37 bra BB68_42;

ld.shared.u64 %rd880, [%rd63+64];
ld.shared.u64 %rd900, [%rd63+72];
st.local.u64 [%rd3+64], %rd880;
st.local.u64 [%rd3+72], %rd900;

BB68_42:
mov.u64 %rd874, %rd880;
mov.u64 %rd898, %rd900;
mov.u64 %rd887, 0;
mov.u64 %rd903, %rd887;
setp.lt.u32	%p38, %r6, 6;
@%p38 bra BB68_44;

ld.shared.u64 %rd887, [%rd63+80];
ld.shared.u64 %rd903, [%rd63+88];
st.local.u64 [%rd3+80], %rd887;
st.local.u64 [%rd3+88], %rd903;

BB68_44:
mov.u64 %rd885, %rd887;
mov.u64 %rd901, %rd903;
mov.u64 %rd907, 0;
mov.u64 %rd905, %rd907;
setp.lt.u32	%p39, %r6, 7;
@%p39 bra BB68_46;

ld.shared.u64 %rd907, [%rd63+96];
ld.shared.u64 %rd905, [%rd63+104];
st.local.u64 [%rd3+96], %rd907;
st.local.u64 [%rd3+104], %rd905;

BB68_46:
mov.u64 %rd906, %rd907;
mov.u64 %rd904, %rd905;
setp.gt.u32	%p40, %r6, 6;
@%p40 bra BB68_73;

ld.local.u64 %rd342, [%rd3];
ld.local.u64 %rd343, [%rd3+8];
st.local.u64 [%rd2+8], %rd343;
st.local.u64 [%rd2], %rd342;
@%p34 bra BB68_49;

ld.local.u64 %rd348, [%rd2];
setp.lt.s64	%p42, %rd348, %rd870;
max.s64 %rd349, %rd870, %rd348;
add.s64 %rd350, %rd3, 16;
selp.b64	%rd351, %rd350, %rd2, %p42;
st.local.u64 [%rd2], %rd349;
ld.local.u64 %rd352, [%rd351+8];
st.local.u64 [%rd2+8], %rd352;

BB68_49:
@%p35 bra BB68_51;

ld.local.u64 %rd355, [%rd2];
setp.lt.s64	%p44, %rd355, %rd873;
max.s64 %rd356, %rd873, %rd355;
add.s64 %rd357, %rd3, 32;
selp.b64	%rd358, %rd357, %rd2, %p44;
st.local.u64 [%rd2], %rd356;
ld.local.u64 %rd359, [%rd358+8];
st.local.u64 [%rd2+8], %rd359;

BB68_51:
@%p36 bra BB68_53;

ld.local.u64 %rd362, [%rd2];
setp.lt.s64	%p46, %rd362, %rd872;
max.s64 %rd363, %rd872, %rd362;
add.s64 %rd364, %rd3, 48;
selp.b64	%rd365, %rd364, %rd2, %p46;
st.local.u64 [%rd2], %rd363;
ld.local.u64 %rd366, [%rd365+8];
st.local.u64 [%rd2+8], %rd366;

BB68_53:
@%p37 bra BB68_55;

ld.local.u64 %rd369, [%rd2];
setp.lt.s64	%p48, %rd369, %rd874;
max.s64 %rd370, %rd874, %rd369;
add.s64 %rd371, %rd3, 64;
selp.b64	%rd372, %rd371, %rd2, %p48;
st.local.u64 [%rd2], %rd370;
ld.local.u64 %rd373, [%rd372+8];
st.local.u64 [%rd2+8], %rd373;

BB68_55:
@%p38 bra BB68_57;

ld.local.u64 %rd376, [%rd2];
setp.lt.s64	%p50, %rd376, %rd885;
max.s64 %rd377, %rd885, %rd376;
add.s64 %rd378, %rd3, 80;
selp.b64	%rd379, %rd378, %rd2, %p50;
st.local.u64 [%rd2], %rd377;
ld.local.u64 %rd380, [%rd379+8];
st.local.u64 [%rd2+8], %rd380;

BB68_57:
@%p39 bra BB68_59;

ld.local.u64 %rd383, [%rd2];
setp.lt.s64	%p52, %rd383, %rd906;
max.s64 %rd384, %rd906, %rd383;
add.s64 %rd385, %rd3, 96;
selp.b64	%rd386, %rd385, %rd2, %p52;
st.local.u64 [%rd2], %rd384;
ld.local.u64 %rd387, [%rd386+8];
st.local.u64 [%rd2+8], %rd387;

BB68_59:
setp.ne.s32	%p53, %r6, 0;
mov.u64 %rd879, %rd871;
@%p53 bra BB68_61;

ld.local.u64 %rd390, [%rd2];
ld.local.u64 %rd879, [%rd2+8];
st.local.u64 [%rd3], %rd390;
st.local.u64 [%rd3+8], %rd879;

BB68_61:
mov.u64 %rd871, %rd879;
setp.gt.u32	%p54, %r6, 1;
mov.u64 %rd868, %rd867;
mov.u64 %rd878, %rd870;
@%p54 bra BB68_63;

ld.local.u64 %rd878, [%rd2];
ld.local.u64 %rd868, [%rd2+8];
st.local.u64 [%rd3+16], %rd878;
st.local.u64 [%rd3+24], %rd868;

BB68_63:
mov.u64 %rd870, %rd878;
mov.u64 %rd867, %rd868;
setp.gt.u32	%p55, %r6, 2;
mov.u64 %rd891, %rd890;
mov.u64 %rd877, %rd873;
@%p55 bra BB68_65;

ld.local.u64 %rd877, [%rd2];
ld.local.u64 %rd891, [%rd2+8];
st.local.u64 [%rd3+32], %rd877;
st.local.u64 [%rd3+40], %rd891;

BB68_65:
mov.u64 %rd873, %rd877;
mov.u64 %rd890, %rd891;
setp.gt.u32	%p56, %r6, 3;
mov.u64 %rd894, %rd893;
mov.u64 %rd876, %rd872;
@%p56 bra BB68_67;

ld.local.u64 %rd876, [%rd2];
ld.local.u64 %rd894, [%rd2+8];
st.local.u64 [%rd3+48], %rd876;
st.local.u64 [%rd3+56], %rd894;

BB68_67:
mov.u64 %rd872, %rd876;
mov.u64 %rd893, %rd894;
setp.gt.u32	%p57, %r6, 4;
mov.u64 %rd899, %rd898;
mov.u64 %rd875, %rd874;
@%p57 bra BB68_69;

ld.local.u64 %rd875, [%rd2];
ld.local.u64 %rd899, [%rd2+8];
st.local.u64 [%rd3+64], %rd875;
st.local.u64 [%rd3+72], %rd899;

BB68_69:
mov.u64 %rd874, %rd875;
mov.u64 %rd898, %rd899;
setp.gt.u32	%p58, %r6, 5;
mov.u64 %rd902, %rd901;
mov.u64 %rd886, %rd885;
@%p58 bra BB68_71;

ld.local.u64 %rd886, [%rd2];
ld.local.u64 %rd902, [%rd2+8];
st.local.u64 [%rd3+80], %rd886;
st.local.u64 [%rd3+88], %rd902;

BB68_71:
mov.u64 %rd885, %rd886;
mov.u64 %rd901, %rd902;
@%p40 bra BB68_73;

ld.local.u64 %rd906, [%rd2];
ld.local.u64 %rd904, [%rd2+8];
st.local.u64 [%rd3+96], %rd906;
st.local.u64 [%rd3+104], %rd904;

BB68_73:
mov.u64 %rd780, %rd870;
mov.u64 %rd779, %rd871;
mov.u64 %rd781, %rd867;
mov.u64 %rd784, %rd872;
mov.u64 %rd782, %rd873;
mov.u64 %rd783, %rd890;
mov.u64 %rd785, %rd893;
mov.u64 %rd788, %rd885;
mov.u64 %rd786, %rd874;
mov.u64 %rd787, %rd898;
mov.u64 %rd789, %rd901;
mov.u64 %rd790, %rd906;
mov.u64 %rd791, %rd904;
cvt.u32.u64	%r40, %rd62;
setp.ge.u32	%p60, %r40, %r1;
@%p60 bra BB68_116;

ld.local.u64 %rd127, [%rd3];
setp.ge.s64	%p61, %rd780, %rd127;
mov.u64 %rd864, %rd781;
mov.u64 %rd866, %rd779;
mov.u64 %rd863, %rd780;
mov.u64 %rd865, %rd127;
@%p61 bra BB68_76;

st.local.u64 [%rd3], %rd780;
st.local.u64 [%rd3+16], %rd127;
st.local.u64 [%rd3+8], %rd781;
st.local.u64 [%rd3+24], %rd779;
mov.u64 %rd866, %rd781;
mov.u64 %rd864, %rd779;
mov.u64 %rd621, %rd780;
mov.u64 %rd863, %rd127;
mov.u64 %rd865, %rd621;

BB68_76:
mov.u64 %rd855, %rd863;
mov.u64 %rd856, %rd864;
mov.u64 %rd845, %rd865;
mov.u64 %rd846, %rd866;
setp.ge.s64	%p62, %rd784, %rd782;
mov.u64 %rd889, %rd785;
mov.u64 %rd888, %rd783;
mov.u64 %rd861, %rd782;
mov.u64 %rd862, %rd784;
@%p62 bra BB68_78;

st.local.u64 [%rd3+32], %rd784;
st.local.u64 [%rd3+48], %rd782;
st.local.u64 [%rd3+40], %rd785;
st.local.u64 [%rd3+56], %rd783;
mov.u64 %rd888, %rd785;
mov.u64 %rd889, %rd783;
mov.u64 %rd862, %rd782;
mov.u64 %rd861, %rd784;

BB68_78:
mov.u64 %rd135, %rd861;
mov.u64 %rd134, %rd888;
mov.u64 %rd851, %rd862;
mov.u64 %rd852, %rd889;
setp.ge.s64	%p63, %rd788, %rd786;
mov.u64 %rd897, %rd789;
mov.u64 %rd896, %rd787;
mov.u64 %rd859, %rd786;
mov.u64 %rd860, %rd788;
@%p63 bra BB68_80;

st.local.u64 [%rd3+64], %rd788;
st.local.u64 [%rd3+80], %rd786;
st.local.u64 [%rd3+72], %rd789;
st.local.u64 [%rd3+88], %rd787;
mov.u64 %rd896, %rd789;
mov.u64 %rd897, %rd787;
mov.u64 %rd860, %rd786;
mov.u64 %rd859, %rd788;

BB68_80:
mov.u64 %rd139, %rd859;
mov.u64 %rd138, %rd896;
mov.u64 %rd137, %rd860;
mov.u64 %rd136, %rd897;
setp.ge.s64	%p64, %rd135, %rd855;
mov.u64 %rd857, %rd135;
mov.u64 %rd858, %rd134;
@%p64 bra BB68_82;

st.local.u64 [%rd3+16], %rd135;
st.local.u64 [%rd3+32], %rd855;
st.local.u64 [%rd3+24], %rd134;
st.local.u64 [%rd3+40], %rd856;
mov.u64 %rd628, %rd856;
mov.u64 %rd630, %rd855;
mov.u64 %rd856, %rd134;
mov.u64 %rd855, %rd135;
mov.u64 %rd857, %rd630;
mov.u64 %rd858, %rd628;

BB68_82:
mov.u64 %rd143, %rd855;
mov.u64 %rd142, %rd856;
mov.u64 %rd839, %rd857;
mov.u64 %rd840, %rd858;
setp.ge.s64	%p65, %rd139, %rd851;
mov.u64 %rd853, %rd139;
mov.u64 %rd854, %rd138;
@%p65 bra BB68_84;

st.local.u64 [%rd3+48], %rd139;
st.local.u64 [%rd3+64], %rd851;
st.local.u64 [%rd3+56], %rd138;
st.local.u64 [%rd3+72], %rd852;
mov.u64 %rd632, %rd852;
mov.u64 %rd634, %rd851;
mov.u64 %rd852, %rd138;
mov.u64 %rd851, %rd139;
mov.u64 %rd853, %rd634;
mov.u64 %rd854, %rd632;

BB68_84:
mov.u64 %rd147, %rd851;
mov.u64 %rd146, %rd852;
mov.u64 %rd835, %rd853;
mov.u64 %rd836, %rd854;
setp.ge.s64	%p66, %rd790, %rd137;
mov.u64 %rd850, %rd791;
mov.u64 %rd849, %rd790;
mov.u64 %rd847, %rd137;
mov.u64 %rd848, %rd136;
@%p66 bra BB68_86;

st.local.u64 [%rd3+80], %rd790;
st.local.u64 [%rd3+96], %rd137;
st.local.u64 [%rd3+88], %rd791;
st.local.u64 [%rd3+104], %rd136;
mov.u64 %rd585, %rd791;
mov.u64 %rd588, %rd790;
mov.u64 %rd850, %rd136;
mov.u64 %rd849, %rd137;
mov.u64 %rd847, %rd588;
mov.u64 %rd848, %rd585;

BB68_86:
mov.u64 %rd151, %rd847;
mov.u64 %rd150, %rd848;
mov.u64 %rd825, %rd849;
mov.u64 %rd826, %rd850;
setp.ge.s64	%p67, %rd143, %rd845;
mov.u64 %rd843, %rd143;
mov.u64 %rd844, %rd142;
@%p67 bra BB68_88;

st.local.u64 [%rd3], %rd143;
st.local.u64 [%rd3+16], %rd845;
st.local.u64 [%rd3+8], %rd142;
st.local.u64 [%rd3+24], %rd846;
mov.u64 %rd623, %rd846;
mov.u64 %rd626, %rd845;
mov.u64 %rd846, %rd142;
mov.u64 %rd845, %rd143;
mov.u64 %rd843, %rd626;
mov.u64 %rd844, %rd623;

BB68_88:
mov.u64 %rd831, %rd843;
mov.u64 %rd832, %rd844;
mov.u64 %rd821, %rd845;
mov.u64 %rd822, %rd846;
setp.ge.s64	%p68, %rd147, %rd839;
mov.u64 %rd841, %rd147;
mov.u64 %rd842, %rd146;
@%p68 bra BB68_90;

st.local.u64 [%rd3+32], %rd147;
st.local.u64 [%rd3+48], %rd839;
st.local.u64 [%rd3+40], %rd146;
st.local.u64 [%rd3+56], %rd840;
mov.u64 %rd648, %rd840;
mov.u64 %rd650, %rd839;
mov.u64 %rd840, %rd146;
mov.u64 %rd839, %rd147;
mov.u64 %rd841, %rd650;
mov.u64 %rd842, %rd648;

BB68_90:
mov.u64 %rd159, %rd839;
mov.u64 %rd158, %rd840;
mov.u64 %rd827, %rd841;
mov.u64 %rd828, %rd842;
setp.ge.s64	%p69, %rd151, %rd835;
mov.u64 %rd837, %rd151;
mov.u64 %rd838, %rd150;
@%p69 bra BB68_92;

st.local.u64 [%rd3+64], %rd151;
st.local.u64 [%rd3+80], %rd835;
st.local.u64 [%rd3+72], %rd150;
st.local.u64 [%rd3+88], %rd836;
mov.u64 %rd656, %rd836;
mov.u64 %rd658, %rd835;
mov.u64 %rd836, %rd150;
mov.u64 %rd835, %rd151;
mov.u64 %rd837, %rd658;
mov.u64 %rd838, %rd656;

BB68_92:
mov.u64 %rd163, %rd835;
mov.u64 %rd162, %rd836;
mov.u64 %rd161, %rd837;
mov.u64 %rd160, %rd838;
setp.ge.s64	%p70, %rd159, %rd831;
mov.u64 %rd833, %rd159;
mov.u64 %rd834, %rd158;
@%p70 bra BB68_94;

st.local.u64 [%rd3+16], %rd159;
st.local.u64 [%rd3+32], %rd831;
st.local.u64 [%rd3+24], %rd158;
st.local.u64 [%rd3+40], %rd832;
mov.u64 %rd676, %rd832;
mov.u64 %rd678, %rd831;
mov.u64 %rd832, %rd158;
mov.u64 %rd831, %rd159;
mov.u64 %rd833, %rd678;
mov.u64 %rd834, %rd676;

BB68_94:
mov.u64 %rd167, %rd831;
mov.u64 %rd166, %rd832;
mov.u64 %rd815, %rd833;
mov.u64 %rd816, %rd834;
setp.ge.s64	%p71, %rd163, %rd827;
mov.u64 %rd829, %rd163;
mov.u64 %rd830, %rd162;
@%p71 bra BB68_96;

st.local.u64 [%rd3+48], %rd163;
st.local.u64 [%rd3+64], %rd827;
st.local.u64 [%rd3+56], %rd162;
st.local.u64 [%rd3+72], %rd828;
mov.u64 %rd680, %rd828;
mov.u64 %rd682, %rd827;
mov.u64 %rd828, %rd162;
mov.u64 %rd827, %rd163;
mov.u64 %rd829, %rd682;
mov.u64 %rd830, %rd680;

BB68_96:
mov.u64 %rd171, %rd827;
mov.u64 %rd170, %rd828;
mov.u64 %rd811, %rd829;
mov.u64 %rd812, %rd830;
setp.ge.s64	%p72, %rd825, %rd161;
mov.u64 %rd823, %rd161;
mov.u64 %rd824, %rd160;
@%p72 bra BB68_98;

st.local.u64 [%rd3+80], %rd825;
st.local.u64 [%rd3+96], %rd161;
st.local.u64 [%rd3+88], %rd826;
st.local.u64 [%rd3+104], %rd160;
mov.u64 %rd664, %rd826;
mov.u64 %rd666, %rd825;
mov.u64 %rd826, %rd160;
mov.u64 %rd825, %rd161;
mov.u64 %rd823, %rd666;
mov.u64 %rd824, %rd664;

BB68_98:
mov.u64 %rd175, %rd823;
mov.u64 %rd174, %rd824;
mov.u64 %rd801, %rd825;
mov.u64 %rd802, %rd826;
setp.ge.s64	%p73, %rd167, %rd821;
mov.u64 %rd819, %rd167;
mov.u64 %rd820, %rd166;
@%p73 bra BB68_100;

st.local.u64 [%rd3], %rd167;
st.local.u64 [%rd3+16], %rd821;
st.local.u64 [%rd3+8], %rd166;
st.local.u64 [%rd3+24], %rd822;
mov.u64 %rd672, %rd822;
mov.u64 %rd674, %rd821;
mov.u64 %rd822, %rd166;
mov.u64 %rd821, %rd167;
mov.u64 %rd819, %rd674;
mov.u64 %rd820, %rd672;

BB68_100:
mov.u64 %rd807, %rd819;
mov.u64 %rd808, %rd820;
mov.u64 %rd177, %rd821;
mov.u64 %rd796, %rd822;
setp.ge.s64	%p74, %rd171, %rd815;
mov.u64 %rd817, %rd171;
mov.u64 %rd818, %rd170;
@%p74 bra BB68_102;

st.local.u64 [%rd3+32], %rd171;
st.local.u64 [%rd3+48], %rd815;
st.local.u64 [%rd3+40], %rd170;
st.local.u64 [%rd3+56], %rd816;
mov.u64 %rd696, %rd816;
mov.u64 %rd698, %rd815;
mov.u64 %rd816, %rd170;
mov.u64 %rd815, %rd171;
mov.u64 %rd817, %rd698;
mov.u64 %rd818, %rd696;

BB68_102:
mov.u64 %rd183, %rd815;
mov.u64 %rd182, %rd816;
mov.u64 %rd803, %rd817;
mov.u64 %rd804, %rd818;
setp.ge.s64	%p75, %rd175, %rd811;
mov.u64 %rd813, %rd175;
mov.u64 %rd814, %rd174;
@%p75 bra BB68_104;

st.local.u64 [%rd3+64], %rd175;
st.local.u64 [%rd3+80], %rd811;
st.local.u64 [%rd3+72], %rd174;
st.local.u64 [%rd3+88], %rd812;
mov.u64 %rd704, %rd812;
mov.u64 %rd706, %rd811;
mov.u64 %rd812, %rd174;
mov.u64 %rd811, %rd175;
mov.u64 %rd813, %rd706;
mov.u64 %rd814, %rd704;

BB68_104:
mov.u64 %rd187, %rd811;
mov.u64 %rd186, %rd812;
mov.u64 %rd185, %rd813;
mov.u64 %rd184, %rd814;
setp.ge.s64	%p76, %rd183, %rd807;
mov.u64 %rd809, %rd183;
mov.u64 %rd810, %rd182;
@%p76 bra BB68_106;

st.local.u64 [%rd3+16], %rd183;
st.local.u64 [%rd3+32], %rd807;
st.local.u64 [%rd3+24], %rd182;
st.local.u64 [%rd3+40], %rd808;
mov.u64 %rd723, %rd808;
mov.u64 %rd725, %rd807;
mov.u64 %rd808, %rd182;
mov.u64 %rd807, %rd183;
mov.u64 %rd809, %rd725;
mov.u64 %rd810, %rd723;

BB68_106:
mov.u64 %rd191, %rd807;
mov.u64 %rd190, %rd808;
mov.u64 %rd792, %rd809;
mov.u64 %rd793, %rd810;
setp.ge.s64	%p77, %rd187, %rd803;
mov.u64 %rd805, %rd187;
mov.u64 %rd806, %rd186;
@%p77 bra BB68_108;

st.local.u64 [%rd3+48], %rd187;
st.local.u64 [%rd3+64], %rd803;
st.local.u64 [%rd3+56], %rd186;
st.local.u64 [%rd3+72], %rd804;
mov.u64 %rd727, %rd804;
mov.u64 %rd729, %rd803;
mov.u64 %rd804, %rd186;
mov.u64 %rd803, %rd187;
mov.u64 %rd805, %rd729;
mov.u64 %rd806, %rd727;

BB68_108:
mov.u64 %rd195, %rd803;
mov.u64 %rd194, %rd804;
mov.u64 %rd786, %rd805;
mov.u64 %rd787, %rd806;
setp.ge.s64	%p78, %rd801, %rd185;
mov.u64 %rd799, %rd185;
mov.u64 %rd800, %rd184;
@%p78 bra BB68_110;

st.local.u64 [%rd3+80], %rd801;
st.local.u64 [%rd3+96], %rd185;
st.local.u64 [%rd3+88], %rd802;
st.local.u64 [%rd3+104], %rd184;
mov.u64 %rd712, %rd802;
mov.u64 %rd714, %rd801;
mov.u64 %rd802, %rd184;
mov.u64 %rd801, %rd185;
mov.u64 %rd799, %rd714;
mov.u64 %rd800, %rd712;

BB68_110:
mov.u64 %rd199, %rd799;
mov.u64 %rd198, %rd800;
mov.u64 %rd790, %rd801;
mov.u64 %rd791, %rd802;
setp.ge.s64	%p79, %rd191, %rd177;
mov.u64 %rd797, %rd191;
mov.u64 %rd798, %rd190;
@%p79 bra BB68_112;

st.local.u64 [%rd3], %rd191;
st.local.u64 [%rd3+16], %rd177;
st.local.u64 [%rd3+8], %rd190;
st.local.u64 [%rd3+24], %rd796;
mov.u64 %rd720, %rd796;
mov.u64 %rd796, %rd190;
mov.u64 %rd797, %rd177;
mov.u64 %rd798, %rd720;

BB68_112:
mov.u64 %rd779, %rd796;
mov.u64 %rd780, %rd797;
mov.u64 %rd781, %rd798;
setp.ge.s64	%p80, %rd195, %rd792;
mov.u64 %rd794, %rd195;
mov.u64 %rd795, %rd194;
@%p80 bra BB68_114;

st.local.u64 [%rd3+32], %rd195;
st.local.u64 [%rd3+48], %rd792;
st.local.u64 [%rd3+40], %rd194;
st.local.u64 [%rd3+56], %rd793;
mov.u64 %rd743, %rd793;
mov.u64 %rd745, %rd792;
mov.u64 %rd793, %rd194;
mov.u64 %rd792, %rd195;
mov.u64 %rd794, %rd745;
mov.u64 %rd795, %rd743;

BB68_114:
mov.u64 %rd782, %rd792;
mov.u64 %rd783, %rd793;
mov.u64 %rd784, %rd794;
mov.u64 %rd785, %rd795;
setp.ge.s64	%p81, %rd199, %rd786;
mov.u64 %rd788, %rd199;
mov.u64 %rd789, %rd198;
@%p81 bra BB68_116;

st.local.u64 [%rd3+64], %rd199;
st.local.u64 [%rd3+80], %rd786;
st.local.u64 [%rd3+72], %rd198;
st.local.u64 [%rd3+88], %rd787;
mov.u64 %rd750, %rd787;
mov.u64 %rd752, %rd786;
mov.u64 %rd787, %rd198;
mov.u64 %rd786, %rd199;
mov.u64 %rd788, %rd752;
mov.u64 %rd789, %rd750;

BB68_116:
@%p33 bra BB68_118;

ld.local.u64 %rd403, [%rd3];
st.shared.u64 [%rd63], %rd403;
st.shared.u64 [%rd63+8], %rd779;

BB68_118:
@%p34 bra BB68_120;

st.shared.u64 [%rd63+16], %rd780;
st.shared.u64 [%rd63+24], %rd781;

BB68_120:
@%p35 bra BB68_122;

st.shared.u64 [%rd63+32], %rd782;
st.shared.u64 [%rd63+40], %rd783;

BB68_122:
@%p36 bra BB68_124;

st.shared.u64 [%rd63+48], %rd784;
st.shared.u64 [%rd63+56], %rd785;

BB68_124:
@%p37 bra BB68_126;

st.shared.u64 [%rd63+64], %rd786;
st.shared.u64 [%rd63+72], %rd787;

BB68_126:
@%p38 bra BB68_128;

st.shared.u64 [%rd63+80], %rd788;
st.shared.u64 [%rd63+88], %rd789;

BB68_128:
@%p39 bra BB68_130;

st.shared.u64 [%rd63+96], %rd790;
st.shared.u64 [%rd63+104], %rd791;

BB68_130:
ld.param.u64 %rd493, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+32];
ld.param.u64 %rd492, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+24];
cvta.to.global.u64 %rd220, %rd492;
cvta.to.global.u64 %rd221, %rd493;
bar.sync 0;
mad.lo.s32 %r64, %r68, -7, %r1;
mov.u32 %r42, 7;
min.u32 %r7, %r64, %r42;
mov.u32 %r65, 2;

BB68_131:
neg.s32 %r43, %r65;
and.b32 %r44, %r68, %r43;
add.s32 %r45, %r65, -1;
and.b32 %r46, %r45, %r68;
mul.lo.s32 %r47, %r46, 7;
min.u32 %r9, %r47, %r1;
mul.lo.s32 %r48, %r44, 7;
shr.u32 %r49, %r65, 1;
mul.lo.s32 %r50, %r49, 7;
min.u32 %r51, %r48, %r1;
add.s32 %r52, %r51, %r50;
min.u32 %r53, %r52, %r1;
add.s32 %r54, %r53, %r50;
min.u32 %r10, %r54, %r1;
sub.s32 %r55, %r53, %r51;
sub.s32 %r56, %r10, %r53;
cvt.u64.u32	%rd222, %r51;
cvt.u64.u32	%rd223, %r53;
setp.lt.u32	%p89, %r9, %r56;
sub.s32 %r57, %r9, %r56;
selp.b32	%r67, 0, %r57, %p89;
min.u32 %r66, %r55, %r9;
setp.ge.u32	%p90, %r67, %r66;
@%p90 bra BB68_134;

add.s32 %r13, %r9, -1;

BB68_133:
add.s32 %r58, %r66, %r67;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r13, %r59;
cvt.u64.u32	%rd404, %r60;
add.s64 %rd405, %rd404, %rd223;
cvt.u64.u32	%rd406, %r59;
add.s64 %rd407, %rd406, %rd222;
shl.b64 %rd408, %rd405, 4;
add.s64 %rd410, %rd325, %rd408;
shl.b64 %rd411, %rd407, 4;
add.s64 %rd412, %rd325, %rd411;
ld.shared.u64 %rd413, [%rd412];
ld.shared.u64 %rd414, [%rd410];
setp.lt.s64	%p91, %rd414, %rd413;
add.s32 %r61, %r59, 1;
selp.b32	%r67, %r67, %r61, %p91;
selp.b32	%r66, %r59, %r66, %p91;
setp.lt.u32	%p92, %r67, %r66;
@%p92 bra BB68_133;

BB68_134:
cvt.u64.u32	%rd415, %r67;
add.s64 %rd224, %rd415, %rd222;
shl.b64 %rd416, %rd224, 4;
add.s64 %rd225, %rd325, %rd416;
shl.b64 %rd418, %rd223, 4;
add.s64 %rd226, %rd325, %rd418;
cvt.u64.u32	%rd419, %r9;
add.s64 %rd420, %rd223, %rd419;
sub.s64 %rd227, %rd420, %rd415;
shl.b64 %rd421, %rd227, 4;
add.s64 %rd228, %rd325, %rd421;
mul.wide.u32 %rd422, %r10, 16;
add.s64 %rd229, %rd325, %rd422;
ld.shared.u64 %rd423, [%rd225];
ld.shared.u64 %rd424, [%rd225+8];
st.local.u64 [%rd1+8], %rd424;
st.local.u64 [%rd1], %rd423;
ld.shared.u64 %rd425, [%rd228];
ld.shared.u64 %rd426, [%rd228+8];
st.local.u64 [%rd2+8], %rd426;
st.local.u64 [%rd2], %rd425;
mov.pred %p130, -1;
setp.ge.u64	%p94, %rd228, %rd229;
@%p94 bra BB68_137;

mov.pred %p130, 0;
setp.ge.u64	%p96, %rd225, %rd226;
@%p96 bra BB68_137;

ld.local.u64 %rd427, [%rd1];
ld.local.u64 %rd428, [%rd2];
setp.ge.s64	%p130, %rd428, %rd427;

BB68_137:
selp.b64	%rd429, %rd1, %rd2, %p130;
ld.local.u64 %rd230, [%rd429];
ld.local.u64 %rd231, [%rd429+8];
@%p130 bra BB68_139;
bra.uni BB68_138;

BB68_139:
mov.u64 %rd929, %rd228;
add.s64 %rd437, %rd416, %rd325;
add.s64 %rd236, %rd437, 16;
mov.u64 %rd951, %rd236;
ld.shared.u64 %rd438, [%rd225+16];
ld.shared.u64 %rd439, [%rd225+24];
st.local.u64 [%rd1], %rd438;
st.local.u64 [%rd1+8], %rd439;
mov.u64 %rd918, %rd228;
mov.u64 %rd940, %rd236;
bra.uni BB68_140;

BB68_138:
mov.u64 %rd951, %rd225;
add.s64 %rd432, %rd421, %rd325;
add.s64 %rd233, %rd432, 16;
mov.u64 %rd929, %rd233;
ld.shared.u64 %rd433, [%rd228+16];
ld.shared.u64 %rd434, [%rd228+24];
st.local.u64 [%rd2], %rd433;
st.local.u64 [%rd2+8], %rd434;
mov.u64 %rd918, %rd233;
mov.u64 %rd940, %rd225;

BB68_140:
mov.u64 %rd241, %rd951;
mov.u64 %rd939, %rd940;
mov.u64 %rd239, %rd929;
mov.u64 %rd917, %rd918;
mov.pred %p131, -1;
setp.ge.u64	%p98, %rd917, %rd229;
@%p98 bra BB68_143;

mov.pred %p131, 0;
setp.ge.u64	%p100, %rd939, %rd226;
@%p100 bra BB68_143;

ld.local.u64 %rd440, [%rd1];
ld.local.u64 %rd441, [%rd2];
setp.ge.s64	%p131, %rd441, %rd440;

BB68_143:
selp.b64	%rd442, %rd1, %rd2, %p131;
ld.local.u64 %rd242, [%rd442];
ld.local.u64 %rd243, [%rd442+8];
@%p131 bra BB68_145;
bra.uni BB68_144;

BB68_145:
add.s64 %rd939, %rd939, 16;
add.s64 %rd247, %rd241, 16;
ld.shared.u64 %rd445, [%rd241+16];
ld.shared.u64 %rd446, [%rd241+24];
st.local.u64 [%rd1], %rd445;
st.local.u64 [%rd1+8], %rd446;
mov.u64 %rd928, %rd239;
mov.u64 %rd950, %rd247;
bra.uni BB68_146;

BB68_144:
add.s64 %rd917, %rd917, 16;
add.s64 %rd245, %rd239, 16;
ld.shared.u64 %rd443, [%rd239+16];
ld.shared.u64 %rd444, [%rd239+24];
st.local.u64 [%rd2], %rd443;
st.local.u64 [%rd2+8], %rd444;
mov.u64 %rd928, %rd245;
mov.u64 %rd950, %rd241;

BB68_146:
mov.u64 %rd251, %rd950;
mov.u64 %rd938, %rd939;
mov.u64 %rd249, %rd928;
mov.u64 %rd916, %rd917;
mov.pred %p132, -1;
setp.ge.u64	%p102, %rd916, %rd229;
@%p102 bra BB68_149;

mov.pred %p132, 0;
setp.ge.u64	%p104, %rd938, %rd226;
@%p104 bra BB68_149;

ld.local.u64 %rd447, [%rd1];
ld.local.u64 %rd448, [%rd2];
setp.ge.s64	%p132, %rd448, %rd447;

BB68_149:
selp.b64	%rd449, %rd1, %rd2, %p132;
ld.local.u64 %rd252, [%rd449];
ld.local.u64 %rd253, [%rd449+8];
@%p132 bra BB68_151;
bra.uni BB68_150;

BB68_151:
add.s64 %rd938, %rd938, 16;
add.s64 %rd257, %rd251, 16;
ld.shared.u64 %rd452, [%rd251+16];
st.local.u64 [%rd1], %rd452;
ld.shared.u64 %rd453, [%rd251+24];
st.local.u64 [%rd1+8], %rd453;
mov.u64 %rd927, %rd249;
mov.u64 %rd949, %rd257;
bra.uni BB68_152;

BB68_150:
add.s64 %rd916, %rd916, 16;
add.s64 %rd255, %rd249, 16;
ld.shared.u64 %rd450, [%rd249+16];
st.local.u64 [%rd2], %rd450;
ld.shared.u64 %rd451, [%rd249+24];
st.local.u64 [%rd2+8], %rd451;
mov.u64 %rd927, %rd255;
mov.u64 %rd949, %rd251;

BB68_152:
mov.u64 %rd261, %rd949;
mov.u64 %rd937, %rd938;
mov.u64 %rd259, %rd927;
mov.u64 %rd915, %rd916;
mov.pred %p133, -1;
setp.ge.u64	%p106, %rd915, %rd229;
@%p106 bra BB68_155;

mov.pred %p133, 0;
setp.ge.u64	%p108, %rd937, %rd226;
@%p108 bra BB68_155;

ld.local.u64 %rd454, [%rd1];
ld.local.u64 %rd455, [%rd2];
setp.ge.s64	%p133, %rd455, %rd454;

BB68_155:
selp.b64	%rd456, %rd1, %rd2, %p133;
ld.local.u64 %rd262, [%rd456];
ld.local.u64 %rd263, [%rd456+8];
@%p133 bra BB68_157;
bra.uni BB68_156;

BB68_157:
add.s64 %rd937, %rd937, 16;
add.s64 %rd267, %rd261, 16;
ld.shared.u64 %rd459, [%rd261+16];
st.local.u64 [%rd1], %rd459;
ld.shared.u64 %rd460, [%rd261+24];
st.local.u64 [%rd1+8], %rd460;
mov.u64 %rd926, %rd259;
mov.u64 %rd948, %rd267;
bra.uni BB68_158;

BB68_156:
add.s64 %rd915, %rd915, 16;
add.s64 %rd265, %rd259, 16;
ld.shared.u64 %rd457, [%rd259+16];
st.local.u64 [%rd2], %rd457;
ld.shared.u64 %rd458, [%rd259+24];
st.local.u64 [%rd2+8], %rd458;
mov.u64 %rd926, %rd265;
mov.u64 %rd948, %rd261;

BB68_158:
mov.u64 %rd271, %rd948;
mov.u64 %rd936, %rd937;
mov.u64 %rd269, %rd926;
mov.u64 %rd914, %rd915;
mov.pred %p134, -1;
setp.ge.u64	%p110, %rd914, %rd229;
@%p110 bra BB68_161;

mov.pred %p134, 0;
setp.ge.u64	%p112, %rd936, %rd226;
@%p112 bra BB68_161;

ld.local.u64 %rd461, [%rd1];
ld.local.u64 %rd462, [%rd2];
setp.ge.s64	%p134, %rd462, %rd461;

BB68_161:
selp.b64	%rd463, %rd1, %rd2, %p134;
ld.local.u64 %rd272, [%rd463];
ld.local.u64 %rd273, [%rd463+8];
@%p134 bra BB68_163;
bra.uni BB68_162;

BB68_163:
add.s64 %rd936, %rd936, 16;
add.s64 %rd277, %rd271, 16;
ld.shared.u64 %rd466, [%rd271+16];
st.local.u64 [%rd1], %rd466;
ld.shared.u64 %rd467, [%rd271+24];
st.local.u64 [%rd1+8], %rd467;
mov.u64 %rd925, %rd269;
mov.u64 %rd947, %rd277;
bra.uni BB68_164;

BB68_162:
add.s64 %rd914, %rd914, 16;
add.s64 %rd275, %rd269, 16;
ld.shared.u64 %rd464, [%rd269+16];
st.local.u64 [%rd2], %rd464;
ld.shared.u64 %rd465, [%rd269+24];
st.local.u64 [%rd2+8], %rd465;
mov.u64 %rd925, %rd275;
mov.u64 %rd947, %rd271;

BB68_164:
mov.u64 %rd281, %rd947;
mov.u64 %rd935, %rd936;
mov.u64 %rd279, %rd925;
mov.u64 %rd913, %rd914;
mov.pred %p135, -1;
setp.ge.u64	%p114, %rd913, %rd229;
@%p114 bra BB68_167;

mov.pred %p135, 0;
setp.ge.u64	%p116, %rd935, %rd226;
@%p116 bra BB68_167;

ld.local.u64 %rd468, [%rd1];
ld.local.u64 %rd469, [%rd2];
setp.ge.s64	%p135, %rd469, %rd468;

BB68_167:
selp.b64	%rd470, %rd1, %rd2, %p135;
ld.local.u64 %rd282, [%rd470];
ld.local.u64 %rd283, [%rd470+8];
@%p135 bra BB68_169;
bra.uni BB68_168;

BB68_169:
add.s64 %rd935, %rd935, 16;
add.s64 %rd287, %rd281, 16;
ld.shared.u64 %rd473, [%rd281+16];
st.local.u64 [%rd1], %rd473;
ld.shared.u64 %rd474, [%rd281+24];
st.local.u64 [%rd1+8], %rd474;
mov.u64 %rd924, %rd279;
mov.u64 %rd946, %rd287;
bra.uni BB68_170;

BB68_168:
add.s64 %rd913, %rd913, 16;
add.s64 %rd285, %rd279, 16;
ld.shared.u64 %rd471, [%rd279+16];
st.local.u64 [%rd2], %rd471;
ld.shared.u64 %rd472, [%rd279+24];
st.local.u64 [%rd2+8], %rd472;
mov.u64 %rd924, %rd285;
mov.u64 %rd946, %rd281;

BB68_170:
mov.pred %p136, -1;
setp.ge.u64	%p118, %rd913, %rd229;
@%p118 bra BB68_173;

mov.pred %p136, 0;
setp.ge.u64	%p120, %rd935, %rd226;
@%p120 bra BB68_173;

ld.local.u64 %rd475, [%rd1];
ld.local.u64 %rd476, [%rd2];
setp.ge.s64	%p136, %rd476, %rd475;

BB68_173:
selp.b64	%rd477, %rd1, %rd2, %p136;
ld.local.u64 %rd292, [%rd477];
ld.local.u64 %rd293, [%rd477+8];
@%p136 bra BB68_175;
bra.uni BB68_174;

BB68_175:
ld.shared.u64 %rd480, [%rd946+16];
st.local.u64 [%rd1], %rd480;
ld.shared.u64 %rd481, [%rd946+24];
st.local.u64 [%rd1+8], %rd481;
bra.uni BB68_176;

BB68_174:
ld.shared.u64 %rd478, [%rd924+16];
st.local.u64 [%rd2], %rd478;
ld.shared.u64 %rd479, [%rd924+24];
st.local.u64 [%rd2+8], %rd479;

BB68_176:
setp.eq.s32	%p15, %r7, 0;
bar.sync 0;
@%p15 bra BB68_178;

st.shared.u64 [%rd63], %rd230;
st.shared.u64 [%rd63+8], %rd231;

BB68_178:
setp.lt.u32	%p121, %r7, 2;
@%p121 bra BB68_180;

st.shared.u64 [%rd63+16], %rd242;
st.shared.u64 [%rd63+24], %rd243;

BB68_180:
setp.lt.u32	%p122, %r7, 3;
@%p122 bra BB68_182;

st.shared.u64 [%rd63+32], %rd252;
st.shared.u64 [%rd63+40], %rd253;

BB68_182:
setp.lt.u32	%p123, %r7, 4;
@%p123 bra BB68_184;

st.shared.u64 [%rd63+48], %rd262;
st.shared.u64 [%rd63+56], %rd263;

BB68_184:
setp.lt.u32	%p124, %r7, 5;
@%p124 bra BB68_186;

st.shared.u64 [%rd63+64], %rd272;
st.shared.u64 [%rd63+72], %rd273;

BB68_186:
setp.lt.u32	%p125, %r7, 6;
@%p125 bra BB68_188;

st.shared.u64 [%rd63+80], %rd282;
st.shared.u64 [%rd63+88], %rd283;

BB68_188:
setp.lt.u32	%p126, %r7, 7;
@%p126 bra BB68_190;

st.shared.u64 [%rd63+96], %rd292;
st.shared.u64 [%rd63+104], %rd293;

BB68_190:
bar.sync 0;
shl.b32 %r65, %r65, 1;
setp.lt.u32	%p127, %r65, 257;
@%p127 bra BB68_131;

setp.ge.u32	%p128, %r68, %r1;
@%p128 bra BB68_193;

BB68_192:
cvt.u64.u32	%rd482, %r68;
add.s64 %rd483, %rd482, %rd300;
shl.b64 %rd484, %rd483, 3;
add.s64 %rd485, %rd220, %rd484;
add.s64 %rd486, %rd221, %rd484;
mul.wide.u32 %rd487, %r68, 16;
add.s64 %rd489, %rd325, %rd487;
ld.shared.u64 %rd490, [%rd489];
ld.shared.u64 %rd491, [%rd489+8];
st.global.u64 [%rd485], %rd490;
st.global.u64 [%rd486], %rd491;
add.s32 %r68, %r68, 256;
setp.lt.u32	%p129, %r68, %r1;
@%p129 bra BB68_192;

BB68_193:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot69[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<4>;
.reg .b32 %r<95>;
.reg .b64 %rd<537>;


mov.u64 %rd536, __local_depot69;
cvta.local.u64 %SP, %rd536;
ld.param.u64 %rd202, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+40];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+24];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0];
ld.param.u64 %rd203, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+56];
ld.param.u64 %rd204, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+64];
ld.param.u64 %rd201, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+32];
ld.param.u64 %rd200, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+16];
ld.param.u64 %rd199, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd199;
cvta.to.global.u64 %rd2, %rd200;
cvta.to.global.u64 %rd205, %rd201;
cvta.to.global.u64 %rd3, %rd204;
mov.u32 %r34, %ctaid.x;
cvt.u64.u32	%rd206, %r34;
mul.lo.s64 %rd4, %rd206, %rd203;
mul.wide.u32 %rd207, %r34, 4;
add.s64 %rd208, %rd205, %rd207;
neg.s32 %r35, %r32;
and.b32 %r1, %r34, %r35;
shr.s32 %r2, %r32, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd208];
ld.global.u32 %r36, [%rd208+4];
add.s32 %r37, %r3, %r36;
min.s32 %r91, %r37, %r5;
add.s32 %r38, %r34, %r2;
mul.lo.s32 %r39, %r38, 1792;
sub.s32 %r40, %r39, %r4;
min.s32 %r7, %r40, %r5;
add.s32 %r41, %r39, 1792;
sub.s32 %r42, %r41, %r36;
min.s32 %r90, %r42, %r5;
add.s32 %r43, %r32, -1;
and.b32 %r44, %r34, %r43;
setp.ne.s32	%p15, %r43, %r44;
@%p15 bra BB69_2;

add.s32 %r45, %r1, %r2;
mul.lo.s32 %r46, %r45, 1792;
min.s32 %r91, %r46, %r5;
mad.lo.s32 %r47, %r2, 2, %r1;
mul.lo.s32 %r48, %r47, 1792;
min.s32 %r90, %r48, %r5;

BB69_2:
add.s32 %r49, %r3, %r4;
sub.s32 %r13, %r90, %r7;
sub.s32 %r14, %r91, %r49;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r94, %tid.x;
cvt.u64.u32	%rd209, %r94;
cvt.u64.u32	%rd210, %r49;
add.s64 %rd211, %rd209, %rd210;
shl.b64 %rd212, %rd211, 3;
add.s64 %rd5, %rd1, %rd212;
add.s64 %rd6, %rd2, %rd212;
@%p16 bra BB69_17;
bra.uni BB69_3;

BB69_17:
ld.global.u64 %rd459, [%rd5];
ld.global.u64 %rd440, [%rd6];
ld.global.u64 %rd460, [%rd5+2048];
ld.global.u64 %rd439, [%rd6+2048];
ld.global.u64 %rd461, [%rd5+4096];
ld.global.u64 %rd438, [%rd6+4096];
ld.global.u64 %rd462, [%rd5+6144];
ld.global.u64 %rd437, [%rd6+6144];
ld.global.u64 %rd463, [%rd5+8192];
ld.global.u64 %rd436, [%rd6+8192];
ld.global.u64 %rd464, [%rd5+10240];
ld.global.u64 %rd435, [%rd6+10240];
ld.global.u64 %rd465, [%rd5+12288];
ld.global.u64 %rd434, [%rd6+12288];
bra.uni BB69_18;

BB69_3:
mov.u64 %rd214, 0;
mov.u64 %rd440, %rd214;
setp.ge.u32	%p17, %r94, %r14;
mov.u64 %rd471, %rd214;
@%p17 bra BB69_5;

ld.global.u64 %rd7, [%rd5];
ld.global.u64 %rd440, [%rd6];
mov.u64 %rd471, %rd7;

BB69_5:
mov.u64 %rd447, %rd471;
mov.u64 %rd459, %rd447;
add.s32 %r50, %r94, 256;
mov.u64 %rd439, %rd214;
setp.ge.u32	%p18, %r50, %r14;
mov.u64 %rd470, %rd214;
@%p18 bra BB69_7;

ld.global.u64 %rd470, [%rd5+2048];
ld.global.u64 %rd439, [%rd6+2048];

BB69_7:
mov.u64 %rd460, %rd470;
add.s32 %r51, %r94, 512;
mov.u64 %rd438, %rd214;
setp.ge.u32	%p19, %r51, %r14;
mov.u64 %rd469, %rd214;
@%p19 bra BB69_9;

ld.global.u64 %rd469, [%rd5+4096];
ld.global.u64 %rd438, [%rd6+4096];

BB69_9:
mov.u64 %rd461, %rd469;
add.s32 %r52, %r94, 768;
mov.u64 %rd437, %rd214;
setp.ge.u32	%p20, %r52, %r14;
mov.u64 %rd468, %rd214;
@%p20 bra BB69_11;

ld.global.u64 %rd468, [%rd5+6144];
ld.global.u64 %rd437, [%rd6+6144];

BB69_11:
mov.u64 %rd462, %rd468;
add.s32 %r53, %r94, 1024;
mov.u64 %rd436, %rd214;
setp.ge.u32	%p21, %r53, %r14;
mov.u64 %rd467, %rd214;
@%p21 bra BB69_13;

ld.global.u64 %rd467, [%rd5+8192];
ld.global.u64 %rd436, [%rd6+8192];

BB69_13:
mov.u64 %rd463, %rd467;
add.s32 %r54, %r94, 1280;
mov.u64 %rd435, %rd214;
setp.ge.u32	%p22, %r54, %r14;
mov.u64 %rd466, %rd214;
@%p22 bra BB69_15;

ld.global.u64 %rd466, [%rd5+10240];
ld.global.u64 %rd435, [%rd6+10240];

BB69_15:
mov.u64 %rd464, %rd466;
add.s32 %r55, %r94, 1536;
mov.u64 %rd434, %rd214;
setp.ge.u32	%p23, %r55, %r14;
mov.u64 %rd465, %rd214;
@%p23 bra BB69_18;

ld.global.u64 %rd465, [%rd5+12288];
ld.global.u64 %rd434, [%rd6+12288];

BB69_18:
add.s64 %rd228, %rd209, %rd4;
shl.b64 %rd229, %rd228, 4;
add.s64 %rd61, %rd3, %rd229;
@%p16 bra BB69_32;
bra.uni BB69_19;

BB69_32:
st.global.u64 [%rd61], %rd459;
st.global.u64 [%rd61+8], %rd440;
st.global.u64 [%rd61+4096], %rd460;
st.global.u64 [%rd61+4104], %rd439;
st.global.u64 [%rd61+8192], %rd461;
st.global.u64 [%rd61+8200], %rd438;
st.global.u64 [%rd61+12288], %rd462;
st.global.u64 [%rd61+12296], %rd437;
st.global.u64 [%rd61+16384], %rd463;
st.global.u64 [%rd61+16392], %rd436;
st.global.u64 [%rd61+20480], %rd464;
st.global.u64 [%rd61+20488], %rd435;
bra.uni BB69_33;

BB69_19:
setp.ge.u32	%p25, %r94, %r14;
@%p25 bra BB69_21;

st.global.u64 [%rd61], %rd459;
st.global.u64 [%rd61+8], %rd440;

BB69_21:
add.s32 %r59, %r94, 256;
setp.ge.u32	%p26, %r59, %r14;
@%p26 bra BB69_23;

st.global.u64 [%rd61+4096], %rd460;
st.global.u64 [%rd61+4104], %rd439;

BB69_23:
add.s32 %r61, %r94, 512;
setp.ge.u32	%p27, %r61, %r14;
@%p27 bra BB69_25;

st.global.u64 [%rd61+8192], %rd461;
st.global.u64 [%rd61+8200], %rd438;

BB69_25:
add.s32 %r63, %r94, 768;
setp.ge.u32	%p28, %r63, %r14;
@%p28 bra BB69_27;

st.global.u64 [%rd61+12288], %rd462;
st.global.u64 [%rd61+12296], %rd437;

BB69_27:
add.s32 %r65, %r94, 1024;
setp.ge.u32	%p29, %r65, %r14;
@%p29 bra BB69_29;

st.global.u64 [%rd61+16384], %rd463;
st.global.u64 [%rd61+16392], %rd436;

BB69_29:
add.s32 %r67, %r94, 1280;
setp.ge.u32	%p30, %r67, %r14;
@%p30 bra BB69_31;

st.global.u64 [%rd61+20480], %rd464;
st.global.u64 [%rd61+20488], %rd435;

BB69_31:
add.s32 %r69, %r94, 1536;
setp.ge.u32	%p31, %r69, %r14;
@%p31 bra BB69_34;

BB69_33:
st.global.u64 [%rd61+24576], %rd465;
st.global.u64 [%rd61+24584], %rd434;

BB69_34:
cvt.u64.u32	%rd230, %r7;
cvt.u64.u32	%rd62, %r14;
add.s64 %rd63, %rd62, %rd4;
add.s64 %rd232, %rd209, %rd230;
shl.b64 %rd233, %rd232, 3;
add.s64 %rd64, %rd1, %rd233;
add.s64 %rd65, %rd2, %rd233;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB69_49;
bra.uni BB69_35;

BB69_49:
ld.global.u64 %rd497, [%rd64];
ld.global.u64 %rd478, [%rd65];
ld.global.u64 %rd498, [%rd64+2048];
ld.global.u64 %rd477, [%rd65+2048];
ld.global.u64 %rd499, [%rd64+4096];
ld.global.u64 %rd476, [%rd65+4096];
ld.global.u64 %rd500, [%rd64+6144];
ld.global.u64 %rd475, [%rd65+6144];
ld.global.u64 %rd501, [%rd64+8192];
ld.global.u64 %rd474, [%rd65+8192];
ld.global.u64 %rd502, [%rd64+10240];
ld.global.u64 %rd473, [%rd65+10240];
ld.global.u64 %rd503, [%rd64+12288];
ld.global.u64 %rd472, [%rd65+12288];
bra.uni BB69_50;

BB69_35:
mov.u64 %rd235, 0;
mov.u64 %rd478, %rd235;
setp.ge.u32	%p33, %r94, %r13;
mov.u64 %rd509, %rd235;
@%p33 bra BB69_37;

ld.global.u64 %rd66, [%rd64];
ld.global.u64 %rd478, [%rd65];
mov.u64 %rd509, %rd66;

BB69_37:
mov.u64 %rd485, %rd509;
mov.u64 %rd497, %rd485;
add.s32 %r70, %r94, 256;
mov.u64 %rd477, %rd235;
setp.ge.u32	%p34, %r70, %r13;
mov.u64 %rd508, %rd235;
@%p34 bra BB69_39;

ld.global.u64 %rd508, [%rd64+2048];
ld.global.u64 %rd477, [%rd65+2048];

BB69_39:
mov.u64 %rd498, %rd508;
add.s32 %r71, %r94, 512;
mov.u64 %rd476, %rd235;
setp.ge.u32	%p35, %r71, %r13;
mov.u64 %rd507, %rd235;
@%p35 bra BB69_41;

ld.global.u64 %rd507, [%rd64+4096];
ld.global.u64 %rd476, [%rd65+4096];

BB69_41:
mov.u64 %rd499, %rd507;
add.s32 %r72, %r94, 768;
mov.u64 %rd475, %rd235;
setp.ge.u32	%p36, %r72, %r13;
mov.u64 %rd506, %rd235;
@%p36 bra BB69_43;

ld.global.u64 %rd506, [%rd64+6144];
ld.global.u64 %rd475, [%rd65+6144];

BB69_43:
mov.u64 %rd500, %rd506;
add.s32 %r73, %r94, 1024;
mov.u64 %rd474, %rd235;
setp.ge.u32	%p37, %r73, %r13;
mov.u64 %rd505, %rd235;
@%p37 bra BB69_45;

ld.global.u64 %rd505, [%rd64+8192];
ld.global.u64 %rd474, [%rd65+8192];

BB69_45:
mov.u64 %rd501, %rd505;
add.s32 %r74, %r94, 1280;
mov.u64 %rd473, %rd235;
setp.ge.u32	%p38, %r74, %r13;
mov.u64 %rd504, %rd235;
@%p38 bra BB69_47;

ld.global.u64 %rd504, [%rd64+10240];
ld.global.u64 %rd473, [%rd65+10240];

BB69_47:
mov.u64 %rd502, %rd504;
add.s32 %r75, %r94, 1536;
mov.u64 %rd472, %rd235;
setp.ge.u32	%p39, %r75, %r13;
mov.u64 %rd503, %rd235;
@%p39 bra BB69_50;

ld.global.u64 %rd503, [%rd64+12288];
ld.global.u64 %rd472, [%rd65+12288];

BB69_50:
add.s64 %rd249, %rd209, %rd63;
shl.b64 %rd250, %rd249, 4;
add.s64 %rd120, %rd3, %rd250;
@%p32 bra BB69_64;
bra.uni BB69_51;

BB69_64:
st.global.u64 [%rd120], %rd497;
st.global.u64 [%rd120+8], %rd478;
st.global.u64 [%rd120+4096], %rd498;
st.global.u64 [%rd120+4104], %rd477;
st.global.u64 [%rd120+8192], %rd499;
st.global.u64 [%rd120+8200], %rd476;
st.global.u64 [%rd120+12288], %rd500;
st.global.u64 [%rd120+12296], %rd475;
st.global.u64 [%rd120+16384], %rd501;
st.global.u64 [%rd120+16392], %rd474;
st.global.u64 [%rd120+20480], %rd502;
st.global.u64 [%rd120+20488], %rd473;
bra.uni BB69_65;

BB69_51:
setp.ge.u32	%p41, %r94, %r13;
@%p41 bra BB69_53;

st.global.u64 [%rd120], %rd497;
st.global.u64 [%rd120+8], %rd478;

BB69_53:
add.s32 %r76, %r94, 256;
setp.ge.u32	%p42, %r76, %r13;
@%p42 bra BB69_55;

st.global.u64 [%rd120+4096], %rd498;
st.global.u64 [%rd120+4104], %rd477;

BB69_55:
add.s32 %r77, %r94, 512;
setp.ge.u32	%p43, %r77, %r13;
@%p43 bra BB69_57;

st.global.u64 [%rd120+8192], %rd499;
st.global.u64 [%rd120+8200], %rd476;

BB69_57:
add.s32 %r78, %r94, 768;
setp.ge.u32	%p44, %r78, %r13;
@%p44 bra BB69_59;

st.global.u64 [%rd120+12288], %rd500;
st.global.u64 [%rd120+12296], %rd475;

BB69_59:
add.s32 %r79, %r94, 1024;
setp.ge.u32	%p45, %r79, %r13;
@%p45 bra BB69_61;

st.global.u64 [%rd120+16384], %rd501;
st.global.u64 [%rd120+16392], %rd474;

BB69_61:
add.s32 %r80, %r94, 1280;
setp.ge.u32	%p46, %r80, %r13;
@%p46 bra BB69_63;

st.global.u64 [%rd120+20480], %rd502;
st.global.u64 [%rd120+20488], %rd473;

BB69_63:
add.s32 %r81, %r94, 1536;
setp.ge.u32	%p47, %r81, %r13;
@%p47 bra BB69_66;

BB69_65:
st.global.u64 [%rd120+24576], %rd503;
st.global.u64 [%rd120+24584], %rd472;

BB69_66:
bar.sync 0;
mul.lo.s32 %r19, %r94, 7;
add.s32 %r20, %r14, %r13;
min.u32 %r21, %r19, %r20;
setp.lt.u32	%p48, %r21, %r13;
sub.s32 %r82, %r21, %r13;
selp.b32	%r93, 0, %r82, %p48;
min.u32 %r92, %r14, %r21;
setp.ge.u32	%p49, %r93, %r92;
@%p49 bra BB69_69;

add.s32 %r24, %r21, -1;

BB69_68:
add.s32 %r83, %r92, %r93;
shr.u32 %r84, %r83, 1;
sub.s32 %r85, %r24, %r84;
cvt.u64.u32	%rd251, %r85;
add.s64 %rd252, %rd251, %rd63;
cvt.u64.u32	%rd253, %r84;
add.s64 %rd254, %rd253, %rd4;
shl.b64 %rd255, %rd252, 4;
add.s64 %rd256, %rd3, %rd255;
shl.b64 %rd257, %rd254, 4;
add.s64 %rd258, %rd3, %rd257;
ld.global.u64 %rd259, [%rd258];
ld.global.u64 %rd260, [%rd256];
setp.lt.s64	%p50, %rd260, %rd259;
add.s32 %r86, %r84, 1;
selp.b32	%r93, %r93, %r86, %p50;
selp.b32	%r92, %r84, %r92, %p50;
setp.lt.u32	%p51, %r93, %r92;
@%p51 bra BB69_68;

BB69_69:
cvt.u64.u32	%rd262, %r93;
add.s64 %rd121, %rd262, %rd4;
shl.b64 %rd263, %rd121, 4;
add.s64 %rd123, %rd3, %rd263;
mov.u64 %rd524, %rd123;
shl.b64 %rd264, %rd63, 4;
add.s64 %rd124, %rd3, %rd264;
sub.s32 %r87, %r21, %r93;
cvt.u64.u32	%rd265, %r87;
add.s64 %rd125, %rd63, %rd265;
shl.b64 %rd266, %rd125, 4;
add.s64 %rd127, %rd3, %rd266;
mov.u64 %rd512, %rd127;
cvt.u64.u32	%rd267, %r13;
add.s64 %rd268, %rd267, %rd4;
add.s64 %rd269, %rd268, %rd62;
shl.b64 %rd270, %rd269, 4;
add.s64 %rd128, %rd3, %rd270;
add.u64 %rd271, %SP, 0;
cvta.to.local.u64 %rd129, %rd271;
mov.u64 %rd510, 0;
mov.pred %p52, 0;
@%p52 bra BB69_71;

BB69_70:
add.s64 %rd272, %rd129, %rd510;
mov.u16 %rs2, 0;
st.local.u8 [%rd272], %rs2;
add.s64 %rd510, %rd510, 1;
setp.lt.u64	%p53, %rd510, 16;
@%p53 bra BB69_70;

BB69_71:
ld.global.u64 %rd274, [%rd123];
ld.global.u64 %rd275, [%rd123+8];
st.local.u64 [%rd129+8], %rd275;
st.local.u64 [%rd129], %rd274;
add.u64 %rd278, %SP, 16;
cvta.to.local.u64 %rd132, %rd278;
mov.u64 %rd511, 0;
@%p52 bra BB69_73;

BB69_72:
add.s64 %rd279, %rd132, %rd511;
mov.u16 %rs3, 0;
st.local.u8 [%rd279], %rs3;
add.s64 %rd511, %rd511, 1;
setp.lt.u64	%p55, %rd511, 16;
@%p55 bra BB69_72;

BB69_73:
ld.global.u64 %rd280, [%rd127];
ld.global.u64 %rd281, [%rd127+8];
st.local.u64 [%rd132+8], %rd281;
st.local.u64 [%rd132], %rd280;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd127, %rd128;
@%p57 bra BB69_76;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd123, %rd124;
@%p59 bra BB69_76;

ld.local.u64 %rd288, [%rd129];
ld.local.u64 %rd289, [%rd132];
setp.ge.s64	%p86, %rd289, %rd288;

BB69_76:
selp.b64	%rd294, %rd129, %rd132, %p86;
ld.local.u64 %rd135, [%rd294];
ld.local.u64 %rd136, [%rd294+8];
@%p86 bra BB69_78;
bra.uni BB69_77;

BB69_78:
add.s64 %rd302, %rd263, %rd3;
add.s64 %rd524, %rd302, 16;
mov.u64 %rd140, %rd524;
ld.global.u64 %rd303, [%rd123+16];
st.local.u64 [%rd129], %rd303;
ld.global.u64 %rd306, [%rd123+24];
st.local.u64 [%rd129+8], %rd306;
mov.u64 %rd523, %rd127;
mov.u64 %rd535, %rd140;
bra.uni BB69_79;

BB69_77:
add.s64 %rd296, %rd266, %rd3;
add.s64 %rd512, %rd296, 16;
mov.u64 %rd138, %rd512;
ld.global.u64 %rd297, [%rd127+16];
st.local.u64 [%rd132], %rd297;
ld.global.u64 %rd300, [%rd127+24];
st.local.u64 [%rd132+8], %rd300;
mov.u64 %rd523, %rd138;
mov.u64 %rd535, %rd123;

BB69_79:
mov.u64 %rd144, %rd535;
mov.u64 %rd142, %rd523;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd512, %rd128;
@%p61 bra BB69_82;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd524, %rd124;
@%p63 bra BB69_82;

ld.local.u64 %rd311, [%rd129];
ld.local.u64 %rd312, [%rd132];
setp.ge.s64	%p87, %rd312, %rd311;

BB69_82:
selp.b64	%rd317, %rd129, %rd132, %p87;
ld.local.u64 %rd145, [%rd317];
ld.local.u64 %rd146, [%rd317+8];
@%p87 bra BB69_84;
bra.uni BB69_83;

BB69_84:
add.s64 %rd524, %rd524, 16;
add.s64 %rd150, %rd144, 16;
ld.global.u64 %rd322, [%rd144+16];
st.local.u64 [%rd129], %rd322;
ld.global.u64 %rd325, [%rd144+24];
st.local.u64 [%rd129+8], %rd325;
mov.u64 %rd522, %rd142;
mov.u64 %rd534, %rd150;
bra.uni BB69_85;

BB69_83:
add.s64 %rd512, %rd512, 16;
add.s64 %rd148, %rd142, 16;
ld.global.u64 %rd318, [%rd142+16];
st.local.u64 [%rd132], %rd318;
ld.global.u64 %rd321, [%rd142+24];
st.local.u64 [%rd132+8], %rd321;
mov.u64 %rd522, %rd148;
mov.u64 %rd534, %rd144;

BB69_85:
mov.u64 %rd154, %rd534;
mov.u64 %rd152, %rd522;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd512, %rd128;
@%p65 bra BB69_88;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd524, %rd124;
@%p67 bra BB69_88;

ld.local.u64 %rd330, [%rd129];
ld.local.u64 %rd331, [%rd132];
setp.ge.s64	%p88, %rd331, %rd330;

BB69_88:
selp.b64	%rd336, %rd129, %rd132, %p88;
ld.local.u64 %rd155, [%rd336];
ld.local.u64 %rd156, [%rd336+8];
@%p88 bra BB69_90;
bra.uni BB69_89;

BB69_90:
add.s64 %rd524, %rd524, 16;
add.s64 %rd160, %rd154, 16;
ld.global.u64 %rd341, [%rd154+16];
st.local.u64 [%rd129], %rd341;
ld.global.u64 %rd344, [%rd154+24];
st.local.u64 [%rd129+8], %rd344;
mov.u64 %rd521, %rd152;
mov.u64 %rd533, %rd160;
bra.uni BB69_91;

BB69_89:
add.s64 %rd512, %rd512, 16;
add.s64 %rd158, %rd152, 16;
ld.global.u64 %rd337, [%rd152+16];
st.local.u64 [%rd132], %rd337;
ld.global.u64 %rd340, [%rd152+24];
st.local.u64 [%rd132+8], %rd340;
mov.u64 %rd521, %rd158;
mov.u64 %rd533, %rd154;

BB69_91:
mov.u64 %rd164, %rd533;
mov.u64 %rd162, %rd521;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd512, %rd128;
@%p69 bra BB69_94;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd524, %rd124;
@%p71 bra BB69_94;

ld.local.u64 %rd349, [%rd129];
ld.local.u64 %rd350, [%rd132];
setp.ge.s64	%p89, %rd350, %rd349;

BB69_94:
selp.b64	%rd355, %rd129, %rd132, %p89;
ld.local.u64 %rd165, [%rd355];
ld.local.u64 %rd166, [%rd355+8];
@%p89 bra BB69_96;
bra.uni BB69_95;

BB69_96:
add.s64 %rd524, %rd524, 16;
add.s64 %rd170, %rd164, 16;
ld.global.u64 %rd360, [%rd164+16];
st.local.u64 [%rd129], %rd360;
ld.global.u64 %rd363, [%rd164+24];
st.local.u64 [%rd129+8], %rd363;
mov.u64 %rd520, %rd162;
mov.u64 %rd532, %rd170;
bra.uni BB69_97;

BB69_95:
add.s64 %rd512, %rd512, 16;
add.s64 %rd168, %rd162, 16;
ld.global.u64 %rd356, [%rd162+16];
st.local.u64 [%rd132], %rd356;
ld.global.u64 %rd359, [%rd162+24];
st.local.u64 [%rd132+8], %rd359;
mov.u64 %rd520, %rd168;
mov.u64 %rd532, %rd164;

BB69_97:
mov.u64 %rd174, %rd532;
mov.u64 %rd172, %rd520;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd512, %rd128;
@%p73 bra BB69_100;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd524, %rd124;
@%p75 bra BB69_100;

ld.local.u64 %rd368, [%rd129];
ld.local.u64 %rd369, [%rd132];
setp.ge.s64	%p90, %rd369, %rd368;

BB69_100:
selp.b64	%rd374, %rd129, %rd132, %p90;
ld.local.u64 %rd175, [%rd374];
ld.local.u64 %rd176, [%rd374+8];
@%p90 bra BB69_102;
bra.uni BB69_101;

BB69_102:
add.s64 %rd524, %rd524, 16;
add.s64 %rd180, %rd174, 16;
ld.global.u64 %rd379, [%rd174+16];
st.local.u64 [%rd129], %rd379;
ld.global.u64 %rd382, [%rd174+24];
st.local.u64 [%rd129+8], %rd382;
mov.u64 %rd519, %rd172;
mov.u64 %rd531, %rd180;
bra.uni BB69_103;

BB69_101:
add.s64 %rd512, %rd512, 16;
add.s64 %rd178, %rd172, 16;
ld.global.u64 %rd375, [%rd172+16];
st.local.u64 [%rd132], %rd375;
ld.global.u64 %rd378, [%rd172+24];
st.local.u64 [%rd132+8], %rd378;
mov.u64 %rd519, %rd178;
mov.u64 %rd531, %rd174;

BB69_103:
mov.u64 %rd184, %rd531;
mov.u64 %rd182, %rd519;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd512, %rd128;
@%p77 bra BB69_106;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd524, %rd124;
@%p79 bra BB69_106;

ld.local.u64 %rd387, [%rd129];
ld.local.u64 %rd388, [%rd132];
setp.ge.s64	%p91, %rd388, %rd387;

BB69_106:
selp.b64	%rd393, %rd129, %rd132, %p91;
ld.local.u64 %rd185, [%rd393];
ld.local.u64 %rd186, [%rd393+8];
@%p91 bra BB69_108;
bra.uni BB69_107;

BB69_108:
add.s64 %rd524, %rd524, 16;
add.s64 %rd190, %rd184, 16;
ld.global.u64 %rd398, [%rd184+16];
st.local.u64 [%rd129], %rd398;
ld.global.u64 %rd401, [%rd184+24];
st.local.u64 [%rd129+8], %rd401;
mov.u64 %rd518, %rd182;
mov.u64 %rd530, %rd190;
bra.uni BB69_109;

BB69_107:
add.s64 %rd512, %rd512, 16;
add.s64 %rd188, %rd182, 16;
ld.global.u64 %rd394, [%rd182+16];
st.local.u64 [%rd132], %rd394;
ld.global.u64 %rd397, [%rd182+24];
st.local.u64 [%rd132+8], %rd397;
mov.u64 %rd518, %rd188;
mov.u64 %rd530, %rd184;

BB69_109:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd512, %rd128;
mov.pred %p92, %p80;
@%p81 bra BB69_112;

setp.ge.u64	%p83, %rd524, %rd124;
mov.pred %p92, %p52;
@%p83 bra BB69_112;

ld.local.u64 %rd406, [%rd129];
ld.local.u64 %rd407, [%rd132];
setp.ge.s64	%p92, %rd407, %rd406;

BB69_112:
selp.b64	%rd412, %rd129, %rd132, %p92;
ld.local.u64 %rd195, [%rd412];
ld.local.u64 %rd196, [%rd412+8];
@%p92 bra BB69_114;
bra.uni BB69_113;

BB69_114:
ld.global.u64 %rd417, [%rd530+16];
st.local.u64 [%rd129], %rd417;
ld.global.u64 %rd420, [%rd530+24];
st.local.u64 [%rd129+8], %rd420;
bra.uni BB69_115;

BB69_113:
ld.global.u64 %rd413, [%rd518+16];
st.local.u64 [%rd132], %rd413;
ld.global.u64 %rd416, [%rd518+24];
st.local.u64 [%rd132+8], %rd416;

BB69_115:
cvta.to.global.u64 %rd197, %rd202;
bar.sync 0;
cvt.u64.u32	%rd421, %r19;
add.s64 %rd422, %rd421, %rd4;
shl.b64 %rd423, %rd422, 4;
add.s64 %rd424, %rd3, %rd423;
st.global.u64 [%rd424], %rd135;
st.global.u64 [%rd424+8], %rd136;
st.global.u64 [%rd424+16], %rd145;
st.global.u64 [%rd424+24], %rd146;
st.global.u64 [%rd424+32], %rd155;
st.global.u64 [%rd424+40], %rd156;
st.global.u64 [%rd424+48], %rd165;
st.global.u64 [%rd424+56], %rd166;
st.global.u64 [%rd424+64], %rd175;
st.global.u64 [%rd424+72], %rd176;
st.global.u64 [%rd424+80], %rd185;
st.global.u64 [%rd424+88], %rd186;
st.global.u64 [%rd424+96], %rd195;
st.global.u64 [%rd424+104], %rd196;
bar.sync 0;
mul.lo.s32 %r89, %r34, 1792;
cvt.u64.u32	%rd198, %r89;
setp.ge.u32	%p84, %r94, %r20;
@%p84 bra BB69_117;

BB69_116:
cvt.u64.u32	%rd425, %r94;
add.s64 %rd426, %rd425, %rd198;
add.s64 %rd427, %rd425, %rd4;
shl.b64 %rd428, %rd427, 4;
add.s64 %rd429, %rd3, %rd428;
ld.global.u64 %rd430, [%rd429];
shl.b64 %rd431, %rd426, 4;
add.s64 %rd432, %rd197, %rd431;
st.global.u64 [%rd432], %rd430;
ld.global.u64 %rd433, [%rd429+8];
st.global.u64 [%rd432+8], %rd433;
add.s32 %r94, %r94, 256;
setp.lt.u32	%p85, %r94, %r20;
@%p85 bra BB69_116;

BB69_117:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot70[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<102>;
.reg .b64 %rd<541>;


mov.u64 %rd540, __local_depot70;
cvta.local.u64 %SP, %rd540;
ld.param.u64 %rd196, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+40];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+24];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0];
ld.param.u64 %rd195, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+32];
ld.param.u64 %rd194, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+16];
ld.param.u64 %rd193, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd193;
cvta.to.global.u64 %rd2, %rd194;
cvta.to.global.u64 %rd197, %rd195;
mov.u32 %r34, %ctaid.x;
mul.wide.u32 %rd198, %r34, 4;
add.s64 %rd199, %rd197, %rd198;
neg.s32 %r35, %r32;
and.b32 %r1, %r34, %r35;
shr.s32 %r2, %r32, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd199];
ld.global.u32 %r36, [%rd199+4];
add.s32 %r37, %r3, %r36;
min.s32 %r98, %r37, %r5;
add.s32 %r38, %r34, %r2;
mul.lo.s32 %r39, %r38, 1792;
sub.s32 %r40, %r39, %r4;
min.s32 %r7, %r40, %r5;
add.s32 %r41, %r39, 1792;
sub.s32 %r42, %r41, %r36;
min.s32 %r97, %r42, %r5;
add.s32 %r43, %r32, -1;
and.b32 %r44, %r34, %r43;
setp.ne.s32	%p15, %r43, %r44;
@%p15 bra BB70_2;

add.s32 %r45, %r1, %r2;
mul.lo.s32 %r46, %r45, 1792;
min.s32 %r98, %r46, %r5;
mad.lo.s32 %r47, %r2, 2, %r1;
mul.lo.s32 %r48, %r47, 1792;
min.s32 %r97, %r48, %r5;

BB70_2:
add.s32 %r49, %r3, %r4;
sub.s32 %r13, %r97, %r7;
sub.s32 %r14, %r98, %r49;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r101, %tid.x;
cvt.u64.u32	%rd200, %r101;
cvt.u64.u32	%rd201, %r49;
add.s64 %rd202, %rd200, %rd201;
shl.b64 %rd203, %rd202, 3;
add.s64 %rd3, %rd1, %rd203;
add.s64 %rd4, %rd2, %rd203;
@%p16 bra BB70_17;
bra.uni BB70_3;

BB70_17:
ld.global.u64 %rd465, [%rd3];
ld.global.u64 %rd446, [%rd4];
ld.global.u64 %rd466, [%rd3+2048];
ld.global.u64 %rd445, [%rd4+2048];
ld.global.u64 %rd467, [%rd3+4096];
ld.global.u64 %rd444, [%rd4+4096];
ld.global.u64 %rd468, [%rd3+6144];
ld.global.u64 %rd443, [%rd4+6144];
ld.global.u64 %rd469, [%rd3+8192];
ld.global.u64 %rd442, [%rd4+8192];
ld.global.u64 %rd470, [%rd3+10240];
ld.global.u64 %rd441, [%rd4+10240];
ld.global.u64 %rd471, [%rd3+12288];
ld.global.u64 %rd440, [%rd4+12288];
bra.uni BB70_18;

BB70_3:
mov.u64 %rd205, 0;
mov.u64 %rd446, %rd205;
setp.ge.u32	%p17, %r101, %r14;
mov.u64 %rd477, %rd205;
@%p17 bra BB70_5;

ld.global.u64 %rd5, [%rd3];
ld.global.u64 %rd446, [%rd4];
mov.u64 %rd477, %rd5;

BB70_5:
mov.u64 %rd453, %rd477;
mov.u64 %rd465, %rd453;
add.s32 %r50, %r101, 256;
mov.u64 %rd445, %rd205;
setp.ge.u32	%p18, %r50, %r14;
mov.u64 %rd476, %rd205;
@%p18 bra BB70_7;

ld.global.u64 %rd476, [%rd3+2048];
ld.global.u64 %rd445, [%rd4+2048];

BB70_7:
mov.u64 %rd466, %rd476;
add.s32 %r51, %r101, 512;
mov.u64 %rd444, %rd205;
setp.ge.u32	%p19, %r51, %r14;
mov.u64 %rd475, %rd205;
@%p19 bra BB70_9;

ld.global.u64 %rd475, [%rd3+4096];
ld.global.u64 %rd444, [%rd4+4096];

BB70_9:
mov.u64 %rd467, %rd475;
add.s32 %r52, %r101, 768;
mov.u64 %rd443, %rd205;
setp.ge.u32	%p20, %r52, %r14;
mov.u64 %rd474, %rd205;
@%p20 bra BB70_11;

ld.global.u64 %rd474, [%rd3+6144];
ld.global.u64 %rd443, [%rd4+6144];

BB70_11:
mov.u64 %rd468, %rd474;
add.s32 %r53, %r101, 1024;
mov.u64 %rd442, %rd205;
setp.ge.u32	%p21, %r53, %r14;
mov.u64 %rd473, %rd205;
@%p21 bra BB70_13;

ld.global.u64 %rd473, [%rd3+8192];
ld.global.u64 %rd442, [%rd4+8192];

BB70_13:
mov.u64 %rd469, %rd473;
add.s32 %r54, %r101, 1280;
mov.u64 %rd441, %rd205;
setp.ge.u32	%p22, %r54, %r14;
mov.u64 %rd472, %rd205;
@%p22 bra BB70_15;

ld.global.u64 %rd472, [%rd3+10240];
ld.global.u64 %rd441, [%rd4+10240];

BB70_15:
mov.u64 %rd470, %rd472;
add.s32 %r55, %r101, 1536;
mov.u64 %rd440, %rd205;
setp.ge.u32	%p23, %r55, %r14;
mov.u64 %rd471, %rd205;
@%p23 bra BB70_18;

ld.global.u64 %rd471, [%rd3+12288];
ld.global.u64 %rd440, [%rd4+12288];

BB70_18:
@%p16 bra BB70_33;
bra.uni BB70_19;

BB70_33:
mov.u32 %r76, %tid.x;
mul.wide.u32 %rd239, %r76, 16;
mov.u64 %rd240, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd241, %rd240, %rd239;
st.shared.u64 [%rd241], %rd465;
st.shared.u64 [%rd241+8], %rd446;
st.shared.u64 [%rd241+4096], %rd466;
st.shared.u64 [%rd241+4104], %rd445;
st.shared.u64 [%rd241+8192], %rd467;
st.shared.u64 [%rd241+8200], %rd444;
st.shared.u64 [%rd241+12288], %rd468;
st.shared.u64 [%rd241+12296], %rd443;
st.shared.u64 [%rd241+16384], %rd469;
st.shared.u64 [%rd241+16392], %rd442;
st.shared.u64 [%rd241+20480], %rd470;
st.shared.u64 [%rd241+20488], %rd441;
st.shared.u64 [%rd241+24576], %rd471;
st.shared.u64 [%rd241+24584], %rd440;
bra.uni BB70_34;

BB70_19:
setp.ge.u32	%p25, %r101, %r14;
@%p25 bra BB70_21;

mul.wide.u32 %rd218, %r101, 16;
mov.u64 %rd219, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd220, %rd219, %rd218;
st.shared.u64 [%rd220], %rd465;
st.shared.u64 [%rd220+8], %rd446;

BB70_21:
add.s32 %r59, %r101, 256;
setp.ge.u32	%p26, %r59, %r14;
@%p26 bra BB70_23;

mul.wide.u32 %rd221, %r101, 16;
mov.u64 %rd222, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd223, %rd222, %rd221;
st.shared.u64 [%rd223+4096], %rd466;
st.shared.u64 [%rd223+4104], %rd445;

BB70_23:
add.s32 %r62, %r101, 512;
setp.ge.u32	%p27, %r62, %r14;
@%p27 bra BB70_25;

mul.wide.u32 %rd224, %r101, 16;
mov.u64 %rd225, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd226, %rd225, %rd224;
st.shared.u64 [%rd226+8192], %rd467;
st.shared.u64 [%rd226+8200], %rd444;

BB70_25:
add.s32 %r65, %r101, 768;
setp.ge.u32	%p28, %r65, %r14;
@%p28 bra BB70_27;

mul.wide.u32 %rd227, %r101, 16;
mov.u64 %rd228, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd229, %rd228, %rd227;
st.shared.u64 [%rd229+12288], %rd468;
st.shared.u64 [%rd229+12296], %rd443;

BB70_27:
add.s32 %r68, %r101, 1024;
setp.ge.u32	%p29, %r68, %r14;
@%p29 bra BB70_29;

mul.wide.u32 %rd230, %r101, 16;
mov.u64 %rd231, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd232, %rd231, %rd230;
st.shared.u64 [%rd232+16384], %rd469;
st.shared.u64 [%rd232+16392], %rd442;

BB70_29:
add.s32 %r71, %r101, 1280;
setp.ge.u32	%p30, %r71, %r14;
@%p30 bra BB70_31;

mul.wide.u32 %rd233, %r101, 16;
mov.u64 %rd234, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd235, %rd234, %rd233;
st.shared.u64 [%rd235+20480], %rd470;
st.shared.u64 [%rd235+20488], %rd441;

BB70_31:
add.s32 %r74, %r101, 1536;
setp.ge.u32	%p31, %r74, %r14;
@%p31 bra BB70_34;

mul.wide.u32 %rd236, %r101, 16;
mov.u64 %rd237, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd238, %rd237, %rd236;
st.shared.u64 [%rd238+24576], %rd471;
st.shared.u64 [%rd238+24584], %rd440;

BB70_34:
cvt.u64.u32	%rd242, %r7;
cvt.u64.u32	%rd59, %r14;
add.s64 %rd244, %rd200, %rd242;
shl.b64 %rd245, %rd244, 3;
add.s64 %rd60, %rd1, %rd245;
add.s64 %rd61, %rd2, %rd245;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB70_49;
bra.uni BB70_35;

BB70_49:
ld.global.u64 %rd503, [%rd60];
ld.global.u64 %rd484, [%rd61];
ld.global.u64 %rd504, [%rd60+2048];
ld.global.u64 %rd483, [%rd61+2048];
ld.global.u64 %rd505, [%rd60+4096];
ld.global.u64 %rd482, [%rd61+4096];
ld.global.u64 %rd506, [%rd60+6144];
ld.global.u64 %rd481, [%rd61+6144];
ld.global.u64 %rd507, [%rd60+8192];
ld.global.u64 %rd480, [%rd61+8192];
ld.global.u64 %rd508, [%rd60+10240];
ld.global.u64 %rd479, [%rd61+10240];
ld.global.u64 %rd509, [%rd60+12288];
ld.global.u64 %rd478, [%rd61+12288];
bra.uni BB70_50;

BB70_35:
mov.u64 %rd247, 0;
mov.u64 %rd484, %rd247;
setp.ge.u32	%p33, %r101, %r13;
mov.u64 %rd515, %rd247;
@%p33 bra BB70_37;

ld.global.u64 %rd62, [%rd60];
ld.global.u64 %rd484, [%rd61];
mov.u64 %rd515, %rd62;

BB70_37:
mov.u64 %rd491, %rd515;
mov.u64 %rd503, %rd491;
add.s32 %r77, %r101, 256;
mov.u64 %rd483, %rd247;
setp.ge.u32	%p34, %r77, %r13;
mov.u64 %rd514, %rd247;
@%p34 bra BB70_39;

ld.global.u64 %rd514, [%rd60+2048];
ld.global.u64 %rd483, [%rd61+2048];

BB70_39:
mov.u64 %rd504, %rd514;
add.s32 %r78, %r101, 512;
mov.u64 %rd482, %rd247;
setp.ge.u32	%p35, %r78, %r13;
mov.u64 %rd513, %rd247;
@%p35 bra BB70_41;

ld.global.u64 %rd513, [%rd60+4096];
ld.global.u64 %rd482, [%rd61+4096];

BB70_41:
mov.u64 %rd505, %rd513;
add.s32 %r79, %r101, 768;
mov.u64 %rd481, %rd247;
setp.ge.u32	%p36, %r79, %r13;
mov.u64 %rd512, %rd247;
@%p36 bra BB70_43;

ld.global.u64 %rd512, [%rd60+6144];
ld.global.u64 %rd481, [%rd61+6144];

BB70_43:
mov.u64 %rd506, %rd512;
add.s32 %r80, %r101, 1024;
mov.u64 %rd480, %rd247;
setp.ge.u32	%p37, %r80, %r13;
mov.u64 %rd511, %rd247;
@%p37 bra BB70_45;

ld.global.u64 %rd511, [%rd60+8192];
ld.global.u64 %rd480, [%rd61+8192];

BB70_45:
mov.u64 %rd507, %rd511;
add.s32 %r81, %r101, 1280;
mov.u64 %rd479, %rd247;
setp.ge.u32	%p38, %r81, %r13;
mov.u64 %rd510, %rd247;
@%p38 bra BB70_47;

ld.global.u64 %rd510, [%rd60+10240];
ld.global.u64 %rd479, [%rd61+10240];

BB70_47:
mov.u64 %rd508, %rd510;
add.s32 %r82, %r101, 1536;
mov.u64 %rd478, %rd247;
setp.ge.u32	%p39, %r82, %r13;
mov.u64 %rd509, %rd247;
@%p39 bra BB70_50;

ld.global.u64 %rd509, [%rd60+12288];
ld.global.u64 %rd478, [%rd61+12288];

BB70_50:
add.s64 %rd261, %rd200, %rd59;
shl.b64 %rd262, %rd261, 4;
mov.u64 %rd263, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd116, %rd263, %rd262;
@%p32 bra BB70_64;
bra.uni BB70_51;

BB70_64:
st.shared.u64 [%rd116], %rd503;
st.shared.u64 [%rd116+8], %rd484;
st.shared.u64 [%rd116+4096], %rd504;
st.shared.u64 [%rd116+4104], %rd483;
st.shared.u64 [%rd116+8192], %rd505;
st.shared.u64 [%rd116+8200], %rd482;
st.shared.u64 [%rd116+12288], %rd506;
st.shared.u64 [%rd116+12296], %rd481;
st.shared.u64 [%rd116+16384], %rd507;
st.shared.u64 [%rd116+16392], %rd480;
st.shared.u64 [%rd116+20480], %rd508;
st.shared.u64 [%rd116+20488], %rd479;
bra.uni BB70_65;

BB70_51:
setp.ge.u32	%p41, %r101, %r13;
@%p41 bra BB70_53;

st.shared.u64 [%rd116], %rd503;
st.shared.u64 [%rd116+8], %rd484;

BB70_53:
add.s32 %r83, %r101, 256;
setp.ge.u32	%p42, %r83, %r13;
@%p42 bra BB70_55;

st.shared.u64 [%rd116+4096], %rd504;
st.shared.u64 [%rd116+4104], %rd483;

BB70_55:
add.s32 %r84, %r101, 512;
setp.ge.u32	%p43, %r84, %r13;
@%p43 bra BB70_57;

st.shared.u64 [%rd116+8192], %rd505;
st.shared.u64 [%rd116+8200], %rd482;

BB70_57:
add.s32 %r85, %r101, 768;
setp.ge.u32	%p44, %r85, %r13;
@%p44 bra BB70_59;

st.shared.u64 [%rd116+12288], %rd506;
st.shared.u64 [%rd116+12296], %rd481;

BB70_59:
add.s32 %r86, %r101, 1024;
setp.ge.u32	%p45, %r86, %r13;
@%p45 bra BB70_61;

st.shared.u64 [%rd116+16384], %rd507;
st.shared.u64 [%rd116+16392], %rd480;

BB70_61:
add.s32 %r87, %r101, 1280;
setp.ge.u32	%p46, %r87, %r13;
@%p46 bra BB70_63;

st.shared.u64 [%rd116+20480], %rd508;
st.shared.u64 [%rd116+20488], %rd479;

BB70_63:
add.s32 %r88, %r101, 1536;
setp.ge.u32	%p47, %r88, %r13;
@%p47 bra BB70_66;

BB70_65:
st.shared.u64 [%rd116+24576], %rd509;
st.shared.u64 [%rd116+24584], %rd478;

BB70_66:
bar.sync 0;
mul.lo.s32 %r19, %r101, 7;
add.s32 %r20, %r14, %r13;
min.u32 %r21, %r19, %r20;
setp.lt.u32	%p48, %r21, %r13;
sub.s32 %r89, %r21, %r13;
selp.b32	%r100, 0, %r89, %p48;
min.u32 %r99, %r14, %r21;
setp.ge.u32	%p49, %r100, %r99;
@%p49 bra BB70_69;

add.s32 %r24, %r21, -1;

BB70_68:
add.s32 %r90, %r99, %r100;
shr.u32 %r91, %r90, 1;
sub.s32 %r92, %r24, %r91;
cvt.u64.u32	%rd264, %r92;
add.s64 %rd265, %rd264, %rd59;
shl.b64 %rd266, %rd265, 4;
add.s64 %rd268, %rd263, %rd266;
mul.wide.u32 %rd269, %r91, 16;
add.s64 %rd270, %rd263, %rd269;
ld.shared.u64 %rd271, [%rd270];
ld.shared.u64 %rd272, [%rd268];
setp.lt.s64	%p50, %rd272, %rd271;
add.s32 %r93, %r91, 1;
selp.b32	%r100, %r100, %r93, %p50;
selp.b32	%r99, %r91, %r99, %p50;
setp.lt.u32	%p51, %r100, %r99;
@%p51 bra BB70_68;

BB70_69:
cvt.u64.u32	%rd117, %r100;
mul.wide.u32 %rd273, %r100, 16;
add.s64 %rd120, %rd263, %rd273;
mov.u64 %rd528, %rd120;
shl.b64 %rd275, %rd59, 4;
add.s64 %rd121, %rd263, %rd275;
sub.s32 %r94, %r21, %r100;
cvt.u64.u32	%rd276, %r94;
add.s64 %rd122, %rd276, %rd59;
shl.b64 %rd277, %rd122, 4;
add.s64 %rd125, %rd263, %rd277;
mov.u64 %rd516, %rd125;
cvt.u64.u32	%rd278, %r13;
add.s64 %rd279, %rd59, %rd278;
shl.b64 %rd280, %rd279, 4;
add.s64 %rd126, %rd263, %rd280;
ld.shared.u64 %rd281, [%rd120];
ld.shared.u64 %rd282, [%rd120+8];
add.u64 %rd283, %SP, 0;
cvta.to.local.u64 %rd284, %rd283;
st.local.u64 [%rd284+8], %rd282;
st.local.u64 [%rd284], %rd281;
ld.shared.u64 %rd285, [%rd125];
ld.shared.u64 %rd286, [%rd125+8];
add.u64 %rd287, %SP, 16;
cvta.to.local.u64 %rd288, %rd287;
st.local.u64 [%rd288+8], %rd286;
st.local.u64 [%rd288], %rd285;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd125, %rd126;
@%p53 bra BB70_72;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd120, %rd121;
@%p55 bra BB70_72;

ld.local.u64 %rd293, [%rd284];
ld.local.u64 %rd294, [%rd288];
setp.ge.s64	%p82, %rd294, %rd293;

BB70_72:
selp.b64	%rd299, %rd284, %rd288, %p82;
ld.local.u64 %rd127, [%rd299];
ld.local.u64 %rd128, [%rd299+8];
@%p82 bra BB70_74;
bra.uni BB70_73;

BB70_74:
mov.u64 %rd527, %rd125;
shl.b64 %rd307, %rd117, 4;
add.s64 %rd309, %rd307, %rd263;
add.s64 %rd528, %rd309, 16;
mov.u64 %rd539, %rd528;
ld.shared.u64 %rd310, [%rd120+16];
ld.shared.u64 %rd313, [%rd120+24];
st.local.u64 [%rd284], %rd310;
st.local.u64 [%rd284+8], %rd313;
bra.uni BB70_75;

BB70_73:
mov.u64 %rd539, %rd120;
add.s64 %rd302, %rd277, %rd263;
add.s64 %rd516, %rd302, 16;
mov.u64 %rd527, %rd516;
ld.shared.u64 %rd303, [%rd125+16];
ld.shared.u64 %rd306, [%rd125+24];
st.local.u64 [%rd288], %rd303;
st.local.u64 [%rd288+8], %rd306;

BB70_75:
mov.u64 %rd138, %rd539;
mov.u64 %rd136, %rd527;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd516, %rd126;
@%p57 bra BB70_78;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd528, %rd121;
@%p59 bra BB70_78;

ld.local.u64 %rd318, [%rd284];
ld.local.u64 %rd319, [%rd288];
setp.ge.s64	%p83, %rd319, %rd318;

BB70_78:
selp.b64	%rd324, %rd284, %rd288, %p83;
ld.local.u64 %rd139, [%rd324];
ld.local.u64 %rd140, [%rd324+8];
@%p83 bra BB70_80;
bra.uni BB70_79;

BB70_80:
add.s64 %rd528, %rd528, 16;
add.s64 %rd144, %rd138, 16;
ld.shared.u64 %rd329, [%rd138+16];
ld.shared.u64 %rd332, [%rd138+24];
st.local.u64 [%rd284], %rd329;
st.local.u64 [%rd284+8], %rd332;
mov.u64 %rd526, %rd136;
mov.u64 %rd538, %rd144;
bra.uni BB70_81;

BB70_79:
add.s64 %rd516, %rd516, 16;
add.s64 %rd142, %rd136, 16;
ld.shared.u64 %rd325, [%rd136+16];
ld.shared.u64 %rd328, [%rd136+24];
st.local.u64 [%rd288], %rd325;
st.local.u64 [%rd288+8], %rd328;
mov.u64 %rd526, %rd142;
mov.u64 %rd538, %rd138;

BB70_81:
mov.u64 %rd148, %rd538;
mov.u64 %rd146, %rd526;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd516, %rd126;
@%p61 bra BB70_84;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd528, %rd121;
@%p63 bra BB70_84;

ld.local.u64 %rd337, [%rd284];
ld.local.u64 %rd338, [%rd288];
setp.ge.s64	%p84, %rd338, %rd337;

BB70_84:
selp.b64	%rd343, %rd284, %rd288, %p84;
ld.local.u64 %rd149, [%rd343];
ld.local.u64 %rd150, [%rd343+8];
@%p84 bra BB70_86;
bra.uni BB70_85;

BB70_86:
add.s64 %rd528, %rd528, 16;
add.s64 %rd154, %rd148, 16;
ld.shared.u64 %rd348, [%rd148+16];
st.local.u64 [%rd284], %rd348;
ld.shared.u64 %rd351, [%rd148+24];
st.local.u64 [%rd284+8], %rd351;
mov.u64 %rd525, %rd146;
mov.u64 %rd537, %rd154;
bra.uni BB70_87;

BB70_85:
add.s64 %rd516, %rd516, 16;
add.s64 %rd152, %rd146, 16;
ld.shared.u64 %rd344, [%rd146+16];
st.local.u64 [%rd288], %rd344;
ld.shared.u64 %rd347, [%rd146+24];
st.local.u64 [%rd288+8], %rd347;
mov.u64 %rd525, %rd152;
mov.u64 %rd537, %rd148;

BB70_87:
mov.u64 %rd158, %rd537;
mov.u64 %rd156, %rd525;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd516, %rd126;
@%p65 bra BB70_90;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd528, %rd121;
@%p67 bra BB70_90;

ld.local.u64 %rd356, [%rd284];
ld.local.u64 %rd357, [%rd288];
setp.ge.s64	%p85, %rd357, %rd356;

BB70_90:
selp.b64	%rd362, %rd284, %rd288, %p85;
ld.local.u64 %rd159, [%rd362];
ld.local.u64 %rd160, [%rd362+8];
@%p85 bra BB70_92;
bra.uni BB70_91;

BB70_92:
add.s64 %rd528, %rd528, 16;
add.s64 %rd164, %rd158, 16;
ld.shared.u64 %rd367, [%rd158+16];
st.local.u64 [%rd284], %rd367;
ld.shared.u64 %rd370, [%rd158+24];
st.local.u64 [%rd284+8], %rd370;
mov.u64 %rd524, %rd156;
mov.u64 %rd536, %rd164;
bra.uni BB70_93;

BB70_91:
add.s64 %rd516, %rd516, 16;
add.s64 %rd162, %rd156, 16;
ld.shared.u64 %rd363, [%rd156+16];
st.local.u64 [%rd288], %rd363;
ld.shared.u64 %rd366, [%rd156+24];
st.local.u64 [%rd288+8], %rd366;
mov.u64 %rd524, %rd162;
mov.u64 %rd536, %rd158;

BB70_93:
mov.u64 %rd168, %rd536;
mov.u64 %rd166, %rd524;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd516, %rd126;
@%p69 bra BB70_96;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd528, %rd121;
@%p71 bra BB70_96;

ld.local.u64 %rd375, [%rd284];
ld.local.u64 %rd376, [%rd288];
setp.ge.s64	%p86, %rd376, %rd375;

BB70_96:
selp.b64	%rd381, %rd284, %rd288, %p86;
ld.local.u64 %rd169, [%rd381];
ld.local.u64 %rd170, [%rd381+8];
@%p86 bra BB70_98;
bra.uni BB70_97;

BB70_98:
add.s64 %rd528, %rd528, 16;
add.s64 %rd174, %rd168, 16;
ld.shared.u64 %rd386, [%rd168+16];
st.local.u64 [%rd284], %rd386;
ld.shared.u64 %rd389, [%rd168+24];
st.local.u64 [%rd284+8], %rd389;
mov.u64 %rd523, %rd166;
mov.u64 %rd535, %rd174;
bra.uni BB70_99;

BB70_97:
add.s64 %rd516, %rd516, 16;
add.s64 %rd172, %rd166, 16;
ld.shared.u64 %rd382, [%rd166+16];
st.local.u64 [%rd288], %rd382;
ld.shared.u64 %rd385, [%rd166+24];
st.local.u64 [%rd288+8], %rd385;
mov.u64 %rd523, %rd172;
mov.u64 %rd535, %rd168;

BB70_99:
mov.u64 %rd178, %rd535;
mov.u64 %rd176, %rd523;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd516, %rd126;
@%p73 bra BB70_102;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd528, %rd121;
@%p75 bra BB70_102;

ld.local.u64 %rd394, [%rd284];
ld.local.u64 %rd395, [%rd288];
setp.ge.s64	%p87, %rd395, %rd394;

BB70_102:
selp.b64	%rd400, %rd284, %rd288, %p87;
ld.local.u64 %rd179, [%rd400];
ld.local.u64 %rd180, [%rd400+8];
@%p87 bra BB70_104;
bra.uni BB70_103;

BB70_104:
add.s64 %rd528, %rd528, 16;
add.s64 %rd184, %rd178, 16;
ld.shared.u64 %rd405, [%rd178+16];
st.local.u64 [%rd284], %rd405;
ld.shared.u64 %rd408, [%rd178+24];
st.local.u64 [%rd284+8], %rd408;
mov.u64 %rd522, %rd176;
mov.u64 %rd534, %rd184;
bra.uni BB70_105;

BB70_103:
add.s64 %rd516, %rd516, 16;
add.s64 %rd182, %rd176, 16;
ld.shared.u64 %rd401, [%rd176+16];
st.local.u64 [%rd288], %rd401;
ld.shared.u64 %rd404, [%rd176+24];
st.local.u64 [%rd288+8], %rd404;
mov.u64 %rd522, %rd182;
mov.u64 %rd534, %rd178;

BB70_105:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd516, %rd126;
@%p77 bra BB70_108;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd528, %rd121;
@%p79 bra BB70_108;

ld.local.u64 %rd413, [%rd284];
ld.local.u64 %rd414, [%rd288];
setp.ge.s64	%p88, %rd414, %rd413;

BB70_108:
selp.b64	%rd419, %rd284, %rd288, %p88;
ld.local.u64 %rd189, [%rd419];
ld.local.u64 %rd190, [%rd419+8];
@%p88 bra BB70_110;
bra.uni BB70_109;

BB70_110:
ld.shared.u64 %rd424, [%rd534+16];
st.local.u64 [%rd284], %rd424;
ld.shared.u64 %rd427, [%rd534+24];
st.local.u64 [%rd284+8], %rd427;
bra.uni BB70_111;

BB70_109:
ld.shared.u64 %rd420, [%rd522+16];
st.local.u64 [%rd288], %rd420;
ld.shared.u64 %rd423, [%rd522+24];
st.local.u64 [%rd288+8], %rd423;

BB70_111:
cvta.to.global.u64 %rd191, %rd196;
bar.sync 0;
mul.wide.u32 %rd428, %r19, 16;
add.s64 %rd430, %rd263, %rd428;
st.shared.u64 [%rd430], %rd127;
st.shared.u64 [%rd430+8], %rd128;
st.shared.u64 [%rd430+16], %rd139;
st.shared.u64 [%rd430+24], %rd140;
st.shared.u64 [%rd430+32], %rd149;
st.shared.u64 [%rd430+40], %rd150;
st.shared.u64 [%rd430+48], %rd159;
st.shared.u64 [%rd430+56], %rd160;
st.shared.u64 [%rd430+64], %rd169;
st.shared.u64 [%rd430+72], %rd170;
st.shared.u64 [%rd430+80], %rd179;
st.shared.u64 [%rd430+88], %rd180;
st.shared.u64 [%rd430+96], %rd189;
st.shared.u64 [%rd430+104], %rd190;
bar.sync 0;
mul.lo.s32 %r96, %r34, 1792;
cvt.u64.u32	%rd192, %r96;
setp.ge.u32	%p80, %r101, %r20;
@%p80 bra BB70_113;

BB70_112:
cvt.u64.u32	%rd431, %r101;
add.s64 %rd432, %rd431, %rd192;
mul.wide.u32 %rd433, %r101, 16;
add.s64 %rd435, %rd263, %rd433;
ld.shared.u64 %rd436, [%rd435];
shl.b64 %rd437, %rd432, 4;
add.s64 %rd438, %rd191, %rd437;
ld.shared.u64 %rd439, [%rd435+8];
st.global.u64 [%rd438], %rd436;
st.global.u64 [%rd438+8], %rd439;
add.s32 %r101, %r101, 256;
setp.lt.u32	%p81, %r101, %r20;
@%p81 bra BB70_112;

BB70_113:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot71[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<4>;
.reg .b32 %r<95>;
.reg .b64 %rd<556>;


mov.u64 %rd555, __local_depot71;
cvta.local.u64 %SP, %rd555;
ld.param.u64 %rd198, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+40];
ld.param.u64 %rd197, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+32];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+16];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0];
ld.param.u64 %rd199, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+56];
ld.param.u64 %rd200, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+64];
ld.param.u64 %rd196, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+24];
ld.param.u64 %rd195, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd195;
cvta.to.global.u64 %rd201, %rd196;
cvta.to.global.u64 %rd2, %rd200;
mov.u32 %r34, %ctaid.x;
cvt.u64.u32	%rd202, %r34;
mul.lo.s64 %rd3, %rd202, %rd199;
mul.wide.u32 %rd203, %r34, 4;
add.s64 %rd204, %rd201, %rd203;
neg.s32 %r35, %r32;
and.b32 %r1, %r34, %r35;
shr.s32 %r2, %r32, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd204];
ld.global.u32 %r36, [%rd204+4];
add.s32 %r37, %r3, %r36;
min.s32 %r91, %r37, %r5;
add.s32 %r38, %r34, %r2;
mul.lo.s32 %r39, %r38, 1792;
sub.s32 %r40, %r39, %r4;
min.s32 %r7, %r40, %r5;
add.s32 %r41, %r39, 1792;
sub.s32 %r42, %r41, %r36;
min.s32 %r90, %r42, %r5;
add.s32 %r43, %r32, -1;
and.b32 %r44, %r34, %r43;
setp.ne.s32	%p15, %r43, %r44;
@%p15 bra BB71_2;

add.s32 %r45, %r1, %r2;
mul.lo.s32 %r46, %r45, 1792;
min.s32 %r91, %r46, %r5;
mad.lo.s32 %r47, %r2, 2, %r1;
mul.lo.s32 %r48, %r47, 1792;
min.s32 %r90, %r48, %r5;

BB71_2:
add.s32 %r49, %r3, %r4;
sub.s32 %r13, %r90, %r7;
sub.s32 %r14, %r91, %r49;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r94, %tid.x;
cvt.u64.u32	%rd205, %r94;
cvt.u64.u32	%rd206, %r49;
add.s64 %rd207, %rd205, %rd206;
shl.b64 %rd208, %rd207, 4;
add.s64 %rd4, %rd1, %rd208;
@%p16 bra BB71_17;
bra.uni BB71_3;

BB71_17:
ld.global.u64 %rd456, [%rd4];
ld.global.u64 %rd437, [%rd4+8];
ld.global.u64 %rd457, [%rd4+4096];
ld.global.u64 %rd436, [%rd4+4104];
ld.global.u64 %rd458, [%rd4+8192];
ld.global.u64 %rd435, [%rd4+8200];
ld.global.u64 %rd459, [%rd4+12288];
ld.global.u64 %rd434, [%rd4+12296];
ld.global.u64 %rd460, [%rd4+16384];
ld.global.u64 %rd433, [%rd4+16392];
ld.global.u64 %rd461, [%rd4+20480];
ld.global.u64 %rd432, [%rd4+20488];
ld.global.u64 %rd462, [%rd4+24576];
ld.global.u64 %rd431, [%rd4+24584];
bra.uni BB71_18;

BB71_3:
mov.u64 %rd210, 0;
mov.u64 %rd437, %rd210;
setp.ge.u32	%p17, %r94, %r14;
mov.u64 %rd468, %rd210;
@%p17 bra BB71_5;

ld.global.u64 %rd5, [%rd4];
ld.global.u64 %rd437, [%rd4+8];
mov.u64 %rd468, %rd5;

BB71_5:
mov.u64 %rd444, %rd468;
mov.u64 %rd456, %rd444;
add.s32 %r50, %r94, 256;
mov.u64 %rd436, %rd210;
setp.ge.u32	%p18, %r50, %r14;
mov.u64 %rd467, %rd210;
@%p18 bra BB71_7;

ld.global.u64 %rd467, [%rd4+4096];
ld.global.u64 %rd436, [%rd4+4104];

BB71_7:
mov.u64 %rd457, %rd467;
add.s32 %r51, %r94, 512;
mov.u64 %rd435, %rd210;
setp.ge.u32	%p19, %r51, %r14;
mov.u64 %rd466, %rd210;
@%p19 bra BB71_9;

ld.global.u64 %rd466, [%rd4+8192];
ld.global.u64 %rd435, [%rd4+8200];

BB71_9:
mov.u64 %rd458, %rd466;
add.s32 %r52, %r94, 768;
mov.u64 %rd434, %rd210;
setp.ge.u32	%p20, %r52, %r14;
mov.u64 %rd465, %rd210;
@%p20 bra BB71_11;

ld.global.u64 %rd465, [%rd4+12288];
ld.global.u64 %rd434, [%rd4+12296];

BB71_11:
mov.u64 %rd459, %rd465;
add.s32 %r53, %r94, 1024;
mov.u64 %rd433, %rd210;
setp.ge.u32	%p21, %r53, %r14;
mov.u64 %rd464, %rd210;
@%p21 bra BB71_13;

ld.global.u64 %rd464, [%rd4+16384];
ld.global.u64 %rd433, [%rd4+16392];

BB71_13:
mov.u64 %rd460, %rd464;
add.s32 %r54, %r94, 1280;
mov.u64 %rd432, %rd210;
setp.ge.u32	%p22, %r54, %r14;
mov.u64 %rd463, %rd210;
@%p22 bra BB71_15;

ld.global.u64 %rd463, [%rd4+20480];
ld.global.u64 %rd432, [%rd4+20488];

BB71_15:
mov.u64 %rd461, %rd463;
add.s32 %r55, %r94, 1536;
mov.u64 %rd431, %rd210;
setp.ge.u32	%p23, %r55, %r14;
mov.u64 %rd462, %rd210;
@%p23 bra BB71_18;

ld.global.u64 %rd462, [%rd4+24576];
ld.global.u64 %rd431, [%rd4+24584];

BB71_18:
add.s64 %rd224, %rd205, %rd3;
shl.b64 %rd225, %rd224, 4;
add.s64 %rd59, %rd2, %rd225;
@%p16 bra BB71_32;
bra.uni BB71_19;

BB71_32:
st.global.u64 [%rd59], %rd456;
st.global.u64 [%rd59+8], %rd437;
st.global.u64 [%rd59+4096], %rd457;
st.global.u64 [%rd59+4104], %rd436;
st.global.u64 [%rd59+8192], %rd458;
st.global.u64 [%rd59+8200], %rd435;
st.global.u64 [%rd59+12288], %rd459;
st.global.u64 [%rd59+12296], %rd434;
st.global.u64 [%rd59+16384], %rd460;
st.global.u64 [%rd59+16392], %rd433;
st.global.u64 [%rd59+20480], %rd461;
st.global.u64 [%rd59+20488], %rd432;
bra.uni BB71_33;

BB71_19:
setp.ge.u32	%p25, %r94, %r14;
@%p25 bra BB71_21;

st.global.u64 [%rd59], %rd456;
st.global.u64 [%rd59+8], %rd437;

BB71_21:
add.s32 %r59, %r94, 256;
setp.ge.u32	%p26, %r59, %r14;
@%p26 bra BB71_23;

st.global.u64 [%rd59+4096], %rd457;
st.global.u64 [%rd59+4104], %rd436;

BB71_23:
add.s32 %r61, %r94, 512;
setp.ge.u32	%p27, %r61, %r14;
@%p27 bra BB71_25;

st.global.u64 [%rd59+8192], %rd458;
st.global.u64 [%rd59+8200], %rd435;

BB71_25:
add.s32 %r63, %r94, 768;
setp.ge.u32	%p28, %r63, %r14;
@%p28 bra BB71_27;

st.global.u64 [%rd59+12288], %rd459;
st.global.u64 [%rd59+12296], %rd434;

BB71_27:
add.s32 %r65, %r94, 1024;
setp.ge.u32	%p29, %r65, %r14;
@%p29 bra BB71_29;

st.global.u64 [%rd59+16384], %rd460;
st.global.u64 [%rd59+16392], %rd433;

BB71_29:
add.s32 %r67, %r94, 1280;
setp.ge.u32	%p30, %r67, %r14;
@%p30 bra BB71_31;

st.global.u64 [%rd59+20480], %rd461;
st.global.u64 [%rd59+20488], %rd432;

BB71_31:
add.s32 %r69, %r94, 1536;
setp.ge.u32	%p31, %r69, %r14;
@%p31 bra BB71_34;

BB71_33:
st.global.u64 [%rd59+24576], %rd462;
st.global.u64 [%rd59+24584], %rd431;

BB71_34:
cvt.u64.u32	%rd226, %r7;
cvt.u64.u32	%rd60, %r14;
add.s64 %rd61, %rd60, %rd3;
add.s64 %rd228, %rd205, %rd226;
shl.b64 %rd229, %rd228, 4;
add.s64 %rd62, %rd1, %rd229;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB71_49;
bra.uni BB71_35;

BB71_49:
ld.global.u64 %rd494, [%rd62];
ld.global.u64 %rd475, [%rd62+8];
ld.global.u64 %rd495, [%rd62+4096];
ld.global.u64 %rd474, [%rd62+4104];
ld.global.u64 %rd496, [%rd62+8192];
ld.global.u64 %rd473, [%rd62+8200];
ld.global.u64 %rd497, [%rd62+12288];
ld.global.u64 %rd472, [%rd62+12296];
ld.global.u64 %rd498, [%rd62+16384];
ld.global.u64 %rd471, [%rd62+16392];
ld.global.u64 %rd499, [%rd62+20480];
ld.global.u64 %rd470, [%rd62+20488];
ld.global.u64 %rd500, [%rd62+24576];
ld.global.u64 %rd469, [%rd62+24584];
bra.uni BB71_50;

BB71_35:
mov.u64 %rd231, 0;
mov.u64 %rd475, %rd231;
setp.ge.u32	%p33, %r94, %r13;
mov.u64 %rd506, %rd231;
@%p33 bra BB71_37;

ld.global.u64 %rd63, [%rd62];
ld.global.u64 %rd475, [%rd62+8];
mov.u64 %rd506, %rd63;

BB71_37:
mov.u64 %rd482, %rd506;
mov.u64 %rd494, %rd482;
add.s32 %r70, %r94, 256;
mov.u64 %rd474, %rd231;
setp.ge.u32	%p34, %r70, %r13;
mov.u64 %rd505, %rd231;
@%p34 bra BB71_39;

ld.global.u64 %rd505, [%rd62+4096];
ld.global.u64 %rd474, [%rd62+4104];

BB71_39:
mov.u64 %rd495, %rd505;
add.s32 %r71, %r94, 512;
mov.u64 %rd473, %rd231;
setp.ge.u32	%p35, %r71, %r13;
mov.u64 %rd504, %rd231;
@%p35 bra BB71_41;

ld.global.u64 %rd504, [%rd62+8192];
ld.global.u64 %rd473, [%rd62+8200];

BB71_41:
mov.u64 %rd496, %rd504;
add.s32 %r72, %r94, 768;
mov.u64 %rd472, %rd231;
setp.ge.u32	%p36, %r72, %r13;
mov.u64 %rd503, %rd231;
@%p36 bra BB71_43;

ld.global.u64 %rd503, [%rd62+12288];
ld.global.u64 %rd472, [%rd62+12296];

BB71_43:
mov.u64 %rd497, %rd503;
add.s32 %r73, %r94, 1024;
mov.u64 %rd471, %rd231;
setp.ge.u32	%p37, %r73, %r13;
mov.u64 %rd502, %rd231;
@%p37 bra BB71_45;

ld.global.u64 %rd502, [%rd62+16384];
ld.global.u64 %rd471, [%rd62+16392];

BB71_45:
mov.u64 %rd498, %rd502;
add.s32 %r74, %r94, 1280;
mov.u64 %rd470, %rd231;
setp.ge.u32	%p38, %r74, %r13;
mov.u64 %rd501, %rd231;
@%p38 bra BB71_47;

ld.global.u64 %rd501, [%rd62+20480];
ld.global.u64 %rd470, [%rd62+20488];

BB71_47:
mov.u64 %rd499, %rd501;
add.s32 %r75, %r94, 1536;
mov.u64 %rd469, %rd231;
setp.ge.u32	%p39, %r75, %r13;
mov.u64 %rd500, %rd231;
@%p39 bra BB71_50;

ld.global.u64 %rd500, [%rd62+24576];
ld.global.u64 %rd469, [%rd62+24584];

BB71_50:
add.s64 %rd245, %rd205, %rd61;
shl.b64 %rd246, %rd245, 4;
add.s64 %rd117, %rd2, %rd246;
@%p32 bra BB71_64;
bra.uni BB71_51;

BB71_64:
st.global.u64 [%rd117], %rd494;
st.global.u64 [%rd117+8], %rd475;
st.global.u64 [%rd117+4096], %rd495;
st.global.u64 [%rd117+4104], %rd474;
st.global.u64 [%rd117+8192], %rd496;
st.global.u64 [%rd117+8200], %rd473;
st.global.u64 [%rd117+12288], %rd497;
st.global.u64 [%rd117+12296], %rd472;
st.global.u64 [%rd117+16384], %rd498;
st.global.u64 [%rd117+16392], %rd471;
st.global.u64 [%rd117+20480], %rd499;
st.global.u64 [%rd117+20488], %rd470;
bra.uni BB71_65;

BB71_51:
setp.ge.u32	%p41, %r94, %r13;
@%p41 bra BB71_53;

st.global.u64 [%rd117], %rd494;
st.global.u64 [%rd117+8], %rd475;

BB71_53:
add.s32 %r76, %r94, 256;
setp.ge.u32	%p42, %r76, %r13;
@%p42 bra BB71_55;

st.global.u64 [%rd117+4096], %rd495;
st.global.u64 [%rd117+4104], %rd474;

BB71_55:
add.s32 %r77, %r94, 512;
setp.ge.u32	%p43, %r77, %r13;
@%p43 bra BB71_57;

st.global.u64 [%rd117+8192], %rd496;
st.global.u64 [%rd117+8200], %rd473;

BB71_57:
add.s32 %r78, %r94, 768;
setp.ge.u32	%p44, %r78, %r13;
@%p44 bra BB71_59;

st.global.u64 [%rd117+12288], %rd497;
st.global.u64 [%rd117+12296], %rd472;

BB71_59:
add.s32 %r79, %r94, 1024;
setp.ge.u32	%p45, %r79, %r13;
@%p45 bra BB71_61;

st.global.u64 [%rd117+16384], %rd498;
st.global.u64 [%rd117+16392], %rd471;

BB71_61:
add.s32 %r80, %r94, 1280;
setp.ge.u32	%p46, %r80, %r13;
@%p46 bra BB71_63;

st.global.u64 [%rd117+20480], %rd499;
st.global.u64 [%rd117+20488], %rd470;

BB71_63:
add.s32 %r81, %r94, 1536;
setp.ge.u32	%p47, %r81, %r13;
@%p47 bra BB71_66;

BB71_65:
st.global.u64 [%rd117+24576], %rd500;
st.global.u64 [%rd117+24584], %rd469;

BB71_66:
bar.sync 0;
mul.lo.s32 %r19, %r94, 7;
add.s32 %r20, %r14, %r13;
min.u32 %r21, %r19, %r20;
setp.lt.u32	%p48, %r21, %r13;
sub.s32 %r82, %r21, %r13;
selp.b32	%r93, 0, %r82, %p48;
min.u32 %r92, %r14, %r21;
setp.ge.u32	%p49, %r93, %r92;
@%p49 bra BB71_69;

add.s32 %r24, %r21, -1;

BB71_68:
add.s32 %r83, %r92, %r93;
shr.u32 %r84, %r83, 1;
sub.s32 %r85, %r24, %r84;
cvt.u64.u32	%rd247, %r85;
add.s64 %rd248, %rd247, %rd61;
cvt.u64.u32	%rd249, %r84;
add.s64 %rd250, %rd249, %rd3;
shl.b64 %rd251, %rd248, 4;
add.s64 %rd252, %rd2, %rd251;
shl.b64 %rd253, %rd250, 4;
add.s64 %rd254, %rd2, %rd253;
ld.global.u64 %rd255, [%rd254];
ld.global.u64 %rd256, [%rd252];
setp.lt.s64	%p50, %rd256, %rd255;
add.s32 %r86, %r84, 1;
selp.b32	%r93, %r93, %r86, %p50;
selp.b32	%r92, %r84, %r92, %p50;
setp.lt.u32	%p51, %r93, %r92;
@%p51 bra BB71_68;

BB71_69:
cvt.u64.u32	%rd258, %r93;
add.s64 %rd118, %rd258, %rd3;
shl.b64 %rd259, %rd118, 4;
add.s64 %rd119, %rd2, %rd259;
shl.b64 %rd260, %rd61, 4;
add.s64 %rd120, %rd2, %rd260;
sub.s32 %r87, %r21, %r93;
cvt.u64.u32	%rd261, %r87;
add.s64 %rd121, %rd61, %rd261;
shl.b64 %rd262, %rd121, 4;
add.s64 %rd122, %rd2, %rd262;
cvt.u64.u32	%rd263, %r13;
add.s64 %rd264, %rd263, %rd3;
add.s64 %rd265, %rd264, %rd60;
shl.b64 %rd266, %rd265, 4;
add.s64 %rd123, %rd2, %rd266;
add.u64 %rd267, %SP, 0;
cvta.to.local.u64 %rd124, %rd267;
mov.u64 %rd507, 0;
mov.pred %p52, 0;
@%p52 bra BB71_71;

BB71_70:
add.s64 %rd268, %rd124, %rd507;
mov.u16 %rs2, 0;
st.local.u8 [%rd268], %rs2;
add.s64 %rd507, %rd507, 1;
setp.lt.u64	%p53, %rd507, 16;
@%p53 bra BB71_70;

BB71_71:
ld.global.u64 %rd270, [%rd119];
ld.global.u64 %rd271, [%rd119+8];
st.local.u64 [%rd124+8], %rd271;
st.local.u64 [%rd124], %rd270;
add.u64 %rd274, %SP, 16;
cvta.to.local.u64 %rd127, %rd274;
mov.u64 %rd508, 0;
@%p52 bra BB71_73;

BB71_72:
add.s64 %rd275, %rd127, %rd508;
mov.u16 %rs3, 0;
st.local.u8 [%rd275], %rs3;
add.s64 %rd508, %rd508, 1;
setp.lt.u64	%p55, %rd508, 16;
@%p55 bra BB71_72;

BB71_73:
ld.global.u64 %rd276, [%rd122];
ld.global.u64 %rd277, [%rd122+8];
st.local.u64 [%rd127+8], %rd277;
st.local.u64 [%rd127], %rd276;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd122, %rd123;
@%p57 bra BB71_76;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd119, %rd120;
@%p59 bra BB71_76;

ld.local.u64 %rd284, [%rd124];
ld.local.u64 %rd285, [%rd127];
setp.ge.s64	%p86, %rd285, %rd284;

BB71_76:
selp.b64	%rd290, %rd124, %rd127, %p86;
ld.local.u64 %rd130, [%rd290];
ld.local.u64 %rd131, [%rd290+8];
@%p86 bra BB71_78;
bra.uni BB71_77;

BB71_78:
add.s64 %rd298, %rd259, %rd2;
add.s64 %rd134, %rd298, 16;
mov.u64 %rd553, %rd134;
ld.global.u64 %rd299, [%rd119+16];
st.local.u64 [%rd124], %rd299;
ld.global.u64 %rd302, [%rd119+24];
st.local.u64 [%rd124+8], %rd302;
mov.u64 %rd530, %rd122;
mov.u64 %rd531, %rd122;
mov.u64 %rd554, %rd134;
bra.uni BB71_79;

BB71_77:
add.s64 %rd292, %rd262, %rd2;
add.s64 %rd132, %rd292, 16;
mov.u64 %rd530, %rd132;
ld.global.u64 %rd293, [%rd122+16];
st.local.u64 [%rd127], %rd293;
ld.global.u64 %rd296, [%rd122+24];
st.local.u64 [%rd127+8], %rd296;
mov.u64 %rd531, %rd132;
mov.u64 %rd553, %rd119;
mov.u64 %rd554, %rd119;

BB71_79:
mov.u64 %rd139, %rd553;
mov.u64 %rd552, %rd554;
mov.u64 %rd137, %rd530;
mov.u64 %rd529, %rd531;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd529, %rd123;
@%p61 bra BB71_82;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd552, %rd120;
@%p63 bra BB71_82;

ld.local.u64 %rd307, [%rd124];
ld.local.u64 %rd308, [%rd127];
setp.ge.s64	%p87, %rd308, %rd307;

BB71_82:
selp.b64	%rd313, %rd124, %rd127, %p87;
ld.local.u64 %rd140, [%rd313];
ld.local.u64 %rd141, [%rd313+8];
@%p87 bra BB71_84;
bra.uni BB71_83;

BB71_84:
add.s64 %rd552, %rd552, 16;
add.s64 %rd145, %rd139, 16;
ld.global.u64 %rd318, [%rd139+16];
st.local.u64 [%rd124], %rd318;
ld.global.u64 %rd321, [%rd139+24];
st.local.u64 [%rd124+8], %rd321;
mov.u64 %rd528, %rd137;
mov.u64 %rd551, %rd145;
bra.uni BB71_85;

BB71_83:
add.s64 %rd529, %rd529, 16;
add.s64 %rd143, %rd137, 16;
ld.global.u64 %rd314, [%rd137+16];
st.local.u64 [%rd127], %rd314;
ld.global.u64 %rd317, [%rd137+24];
st.local.u64 [%rd127+8], %rd317;
mov.u64 %rd528, %rd143;
mov.u64 %rd551, %rd139;

BB71_85:
mov.u64 %rd149, %rd551;
mov.u64 %rd550, %rd552;
mov.u64 %rd147, %rd528;
mov.u64 %rd527, %rd529;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd527, %rd123;
@%p65 bra BB71_88;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd550, %rd120;
@%p67 bra BB71_88;

ld.local.u64 %rd326, [%rd124];
ld.local.u64 %rd327, [%rd127];
setp.ge.s64	%p88, %rd327, %rd326;

BB71_88:
selp.b64	%rd332, %rd124, %rd127, %p88;
ld.local.u64 %rd150, [%rd332];
ld.local.u64 %rd151, [%rd332+8];
@%p88 bra BB71_90;
bra.uni BB71_89;

BB71_90:
add.s64 %rd550, %rd550, 16;
add.s64 %rd155, %rd149, 16;
ld.global.u64 %rd337, [%rd149+16];
st.local.u64 [%rd124], %rd337;
ld.global.u64 %rd340, [%rd149+24];
st.local.u64 [%rd124+8], %rd340;
mov.u64 %rd526, %rd147;
mov.u64 %rd549, %rd155;
bra.uni BB71_91;

BB71_89:
add.s64 %rd527, %rd527, 16;
add.s64 %rd153, %rd147, 16;
ld.global.u64 %rd333, [%rd147+16];
st.local.u64 [%rd127], %rd333;
ld.global.u64 %rd336, [%rd147+24];
st.local.u64 [%rd127+8], %rd336;
mov.u64 %rd526, %rd153;
mov.u64 %rd549, %rd149;

BB71_91:
mov.u64 %rd159, %rd549;
mov.u64 %rd548, %rd550;
mov.u64 %rd157, %rd526;
mov.u64 %rd525, %rd527;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd525, %rd123;
@%p69 bra BB71_94;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd548, %rd120;
@%p71 bra BB71_94;

ld.local.u64 %rd345, [%rd124];
ld.local.u64 %rd346, [%rd127];
setp.ge.s64	%p89, %rd346, %rd345;

BB71_94:
selp.b64	%rd351, %rd124, %rd127, %p89;
ld.local.u64 %rd160, [%rd351];
ld.local.u64 %rd161, [%rd351+8];
@%p89 bra BB71_96;
bra.uni BB71_95;

BB71_96:
add.s64 %rd548, %rd548, 16;
add.s64 %rd165, %rd159, 16;
ld.global.u64 %rd356, [%rd159+16];
st.local.u64 [%rd124], %rd356;
ld.global.u64 %rd359, [%rd159+24];
st.local.u64 [%rd124+8], %rd359;
mov.u64 %rd524, %rd157;
mov.u64 %rd547, %rd165;
bra.uni BB71_97;

BB71_95:
add.s64 %rd525, %rd525, 16;
add.s64 %rd163, %rd157, 16;
ld.global.u64 %rd352, [%rd157+16];
st.local.u64 [%rd127], %rd352;
ld.global.u64 %rd355, [%rd157+24];
st.local.u64 [%rd127+8], %rd355;
mov.u64 %rd524, %rd163;
mov.u64 %rd547, %rd159;

BB71_97:
mov.u64 %rd169, %rd547;
mov.u64 %rd546, %rd548;
mov.u64 %rd167, %rd524;
mov.u64 %rd523, %rd525;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd523, %rd123;
@%p73 bra BB71_100;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd546, %rd120;
@%p75 bra BB71_100;

ld.local.u64 %rd364, [%rd124];
ld.local.u64 %rd365, [%rd127];
setp.ge.s64	%p90, %rd365, %rd364;

BB71_100:
selp.b64	%rd370, %rd124, %rd127, %p90;
ld.local.u64 %rd170, [%rd370];
ld.local.u64 %rd171, [%rd370+8];
@%p90 bra BB71_102;
bra.uni BB71_101;

BB71_102:
add.s64 %rd546, %rd546, 16;
add.s64 %rd175, %rd169, 16;
ld.global.u64 %rd375, [%rd169+16];
st.local.u64 [%rd124], %rd375;
ld.global.u64 %rd378, [%rd169+24];
st.local.u64 [%rd124+8], %rd378;
mov.u64 %rd522, %rd167;
mov.u64 %rd545, %rd175;
bra.uni BB71_103;

BB71_101:
add.s64 %rd523, %rd523, 16;
add.s64 %rd173, %rd167, 16;
ld.global.u64 %rd371, [%rd167+16];
st.local.u64 [%rd127], %rd371;
ld.global.u64 %rd374, [%rd167+24];
st.local.u64 [%rd127+8], %rd374;
mov.u64 %rd522, %rd173;
mov.u64 %rd545, %rd169;

BB71_103:
mov.u64 %rd179, %rd545;
mov.u64 %rd544, %rd546;
mov.u64 %rd177, %rd522;
mov.u64 %rd521, %rd523;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd521, %rd123;
@%p77 bra BB71_106;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd544, %rd120;
@%p79 bra BB71_106;

ld.local.u64 %rd383, [%rd124];
ld.local.u64 %rd384, [%rd127];
setp.ge.s64	%p91, %rd384, %rd383;

BB71_106:
selp.b64	%rd389, %rd124, %rd127, %p91;
ld.local.u64 %rd180, [%rd389];
ld.local.u64 %rd181, [%rd389+8];
@%p91 bra BB71_108;
bra.uni BB71_107;

BB71_108:
add.s64 %rd544, %rd544, 16;
add.s64 %rd185, %rd179, 16;
ld.global.u64 %rd394, [%rd179+16];
st.local.u64 [%rd124], %rd394;
ld.global.u64 %rd397, [%rd179+24];
st.local.u64 [%rd124+8], %rd397;
mov.u64 %rd520, %rd177;
mov.u64 %rd543, %rd185;
bra.uni BB71_109;

BB71_107:
add.s64 %rd521, %rd521, 16;
add.s64 %rd183, %rd177, 16;
ld.global.u64 %rd390, [%rd177+16];
st.local.u64 [%rd127], %rd390;
ld.global.u64 %rd393, [%rd177+24];
st.local.u64 [%rd127+8], %rd393;
mov.u64 %rd520, %rd183;
mov.u64 %rd543, %rd179;

BB71_109:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd521, %rd123;
mov.pred %p92, %p80;
@%p81 bra BB71_112;

setp.ge.u64	%p83, %rd544, %rd120;
mov.pred %p92, %p52;
@%p83 bra BB71_112;

ld.local.u64 %rd402, [%rd124];
ld.local.u64 %rd403, [%rd127];
setp.ge.s64	%p92, %rd403, %rd402;

BB71_112:
selp.b64	%rd408, %rd124, %rd127, %p92;
ld.local.u64 %rd190, [%rd408];
ld.local.u64 %rd191, [%rd408+8];
@%p92 bra BB71_114;
bra.uni BB71_113;

BB71_114:
ld.global.u64 %rd413, [%rd543+16];
st.local.u64 [%rd124], %rd413;
ld.global.u64 %rd416, [%rd543+24];
st.local.u64 [%rd124+8], %rd416;
bra.uni BB71_115;

BB71_113:
ld.global.u64 %rd409, [%rd520+16];
st.local.u64 [%rd127], %rd409;
ld.global.u64 %rd412, [%rd520+24];
st.local.u64 [%rd127+8], %rd412;

BB71_115:
cvta.to.global.u64 %rd192, %rd197;
cvta.to.global.u64 %rd193, %rd198;
bar.sync 0;
cvt.u64.u32	%rd417, %r19;
add.s64 %rd418, %rd417, %rd3;
shl.b64 %rd419, %rd418, 4;
add.s64 %rd420, %rd2, %rd419;
st.global.u64 [%rd420], %rd130;
st.global.u64 [%rd420+8], %rd131;
st.global.u64 [%rd420+16], %rd140;
st.global.u64 [%rd420+24], %rd141;
st.global.u64 [%rd420+32], %rd150;
st.global.u64 [%rd420+40], %rd151;
st.global.u64 [%rd420+48], %rd160;
st.global.u64 [%rd420+56], %rd161;
st.global.u64 [%rd420+64], %rd170;
st.global.u64 [%rd420+72], %rd171;
st.global.u64 [%rd420+80], %rd180;
st.global.u64 [%rd420+88], %rd181;
st.global.u64 [%rd420+96], %rd190;
st.global.u64 [%rd420+104], %rd191;
bar.sync 0;
mul.lo.s32 %r89, %r34, 1792;
cvt.u64.u32	%rd194, %r89;
setp.ge.u32	%p84, %r94, %r20;
@%p84 bra BB71_117;

BB71_116:
cvt.u64.u32	%rd421, %r94;
add.s64 %rd422, %rd421, %rd194;
shl.b64 %rd423, %rd422, 3;
add.s64 %rd424, %rd192, %rd423;
add.s64 %rd425, %rd193, %rd423;
add.s64 %rd426, %rd421, %rd3;
shl.b64 %rd427, %rd426, 4;
add.s64 %rd428, %rd2, %rd427;
ld.global.u64 %rd429, [%rd428];
st.global.u64 [%rd424], %rd429;
ld.global.u64 %rd430, [%rd428+8];
st.global.u64 [%rd425], %rd430;
add.s32 %r94, %r94, 256;
setp.lt.u32	%p85, %r94, %r20;
@%p85 bra BB71_116;

BB71_117:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot72[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<104>;
.reg .b64 %rd<556>;


mov.u64 %rd555, __local_depot72;
cvta.local.u64 %SP, %rd555;
ld.param.u64 %rd190, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+40];
ld.param.u64 %rd189, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+32];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+16];
ld.param.u32 %r31, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0];
ld.param.u64 %rd188, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+24];
ld.param.u64 %rd187, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+8];
ld.param.v4.u8 {%rs9, %rs10, %rs11, %rs12}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+52];
mov.u16 %rs8, %rs12;
mov.u16 %rs7, %rs11;
mov.u16 %rs6, %rs10;
mov.u16 %rs5, %rs9;
ld.param.v4.u8 {%rs13, %rs14, %rs15, %rs16}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+48];
mov.u16 %rs4, %rs16;
mov.u16 %rs3, %rs15;
mov.u16 %rs2, %rs14;
mov.u16 %rs1, %rs13;
cvta.to.global.u64 %rd1, %rd187;
cvta.to.global.u64 %rd191, %rd188;
mov.u32 %r33, %ctaid.x;
mul.wide.u32 %rd192, %r33, 4;
add.s64 %rd193, %rd191, %rd192;
neg.s32 %r34, %r31;
and.b32 %r1, %r33, %r34;
shr.s32 %r2, %r31, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd193];
ld.global.u32 %r35, [%rd193+4];
add.s32 %r36, %r3, %r35;
min.s32 %r100, %r36, %r5;
add.s32 %r37, %r33, %r2;
mul.lo.s32 %r38, %r37, 1792;
sub.s32 %r39, %r38, %r4;
min.s32 %r7, %r39, %r5;
add.s32 %r40, %r38, 1792;
sub.s32 %r41, %r40, %r35;
min.s32 %r99, %r41, %r5;
add.s32 %r42, %r31, -1;
and.b32 %r43, %r33, %r42;
setp.ne.s32	%p15, %r42, %r43;
@%p15 bra BB72_2;

add.s32 %r44, %r1, %r2;
mul.lo.s32 %r45, %r44, 1792;
min.s32 %r100, %r45, %r5;
mad.lo.s32 %r46, %r2, 2, %r1;
mul.lo.s32 %r47, %r46, 1792;
min.s32 %r99, %r47, %r5;

BB72_2:
add.s32 %r48, %r3, %r4;
sub.s32 %r13, %r99, %r7;
sub.s32 %r14, %r100, %r48;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r103, %tid.x;
cvt.u64.u32	%rd194, %r103;
cvt.u64.u32	%rd195, %r48;
add.s64 %rd196, %rd194, %rd195;
shl.b64 %rd197, %rd196, 4;
add.s64 %rd2, %rd1, %rd197;
@%p16 bra BB72_17;
bra.uni BB72_3;

BB72_17:
ld.global.u64 %rd460, [%rd2];
ld.global.u64 %rd441, [%rd2+8];
ld.global.u64 %rd461, [%rd2+4096];
ld.global.u64 %rd440, [%rd2+4104];
ld.global.u64 %rd462, [%rd2+8192];
ld.global.u64 %rd439, [%rd2+8200];
ld.global.u64 %rd463, [%rd2+12288];
ld.global.u64 %rd438, [%rd2+12296];
ld.global.u64 %rd464, [%rd2+16384];
ld.global.u64 %rd437, [%rd2+16392];
ld.global.u64 %rd465, [%rd2+20480];
ld.global.u64 %rd436, [%rd2+20488];
ld.global.u64 %rd466, [%rd2+24576];
ld.global.u64 %rd435, [%rd2+24584];
bra.uni BB72_18;

BB72_3:
mov.u64 %rd199, 0;
mov.u64 %rd441, %rd199;
setp.ge.u32	%p17, %r103, %r14;
mov.u64 %rd472, %rd199;
@%p17 bra BB72_5;

ld.global.u64 %rd3, [%rd2];
ld.global.u64 %rd441, [%rd2+8];
mov.u64 %rd472, %rd3;

BB72_5:
mov.u64 %rd448, %rd472;
mov.u64 %rd460, %rd448;
add.s32 %r49, %r103, 256;
mov.u64 %rd440, %rd199;
setp.ge.u32	%p18, %r49, %r14;
mov.u64 %rd471, %rd199;
@%p18 bra BB72_7;

ld.global.u64 %rd471, [%rd2+4096];
ld.global.u64 %rd440, [%rd2+4104];

BB72_7:
mov.u64 %rd461, %rd471;
add.s32 %r50, %r103, 512;
mov.u64 %rd439, %rd199;
setp.ge.u32	%p19, %r50, %r14;
mov.u64 %rd470, %rd199;
@%p19 bra BB72_9;

ld.global.u64 %rd470, [%rd2+8192];
ld.global.u64 %rd439, [%rd2+8200];

BB72_9:
mov.u64 %rd462, %rd470;
add.s32 %r51, %r103, 768;
mov.u64 %rd438, %rd199;
setp.ge.u32	%p20, %r51, %r14;
mov.u64 %rd469, %rd199;
@%p20 bra BB72_11;

ld.global.u64 %rd469, [%rd2+12288];
ld.global.u64 %rd438, [%rd2+12296];

BB72_11:
mov.u64 %rd463, %rd469;
add.s32 %r52, %r103, 1024;
mov.u64 %rd437, %rd199;
setp.ge.u32	%p21, %r52, %r14;
mov.u64 %rd468, %rd199;
@%p21 bra BB72_13;

ld.global.u64 %rd468, [%rd2+16384];
ld.global.u64 %rd437, [%rd2+16392];

BB72_13:
mov.u64 %rd464, %rd468;
add.s32 %r53, %r103, 1280;
mov.u64 %rd436, %rd199;
setp.ge.u32	%p22, %r53, %r14;
mov.u64 %rd467, %rd199;
@%p22 bra BB72_15;

ld.global.u64 %rd467, [%rd2+20480];
ld.global.u64 %rd436, [%rd2+20488];

BB72_15:
mov.u64 %rd465, %rd467;
add.s32 %r54, %r103, 1536;
mov.u64 %rd435, %rd199;
setp.ge.u32	%p23, %r54, %r14;
mov.u64 %rd466, %rd199;
@%p23 bra BB72_18;

ld.global.u64 %rd466, [%rd2+24576];
ld.global.u64 %rd435, [%rd2+24584];

BB72_18:
@%p16 bra BB72_33;
bra.uni BB72_19;

BB72_33:
mov.u32 %r75, %tid.x;
mul.wide.u32 %rd233, %r75, 16;
mov.u64 %rd234, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd235, %rd234, %rd233;
st.shared.u64 [%rd235], %rd460;
st.shared.u64 [%rd235+8], %rd441;
st.shared.u64 [%rd235+4096], %rd461;
st.shared.u64 [%rd235+4104], %rd440;
st.shared.u64 [%rd235+8192], %rd462;
st.shared.u64 [%rd235+8200], %rd439;
st.shared.u64 [%rd235+12288], %rd463;
st.shared.u64 [%rd235+12296], %rd438;
st.shared.u64 [%rd235+16384], %rd464;
st.shared.u64 [%rd235+16392], %rd437;
st.shared.u64 [%rd235+20480], %rd465;
st.shared.u64 [%rd235+20488], %rd436;
st.shared.u64 [%rd235+24576], %rd466;
st.shared.u64 [%rd235+24584], %rd435;
bra.uni BB72_34;

BB72_19:
setp.ge.u32	%p25, %r103, %r14;
@%p25 bra BB72_21;

mul.wide.u32 %rd212, %r103, 16;
mov.u64 %rd213, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd214, %rd213, %rd212;
st.shared.u64 [%rd214], %rd460;
st.shared.u64 [%rd214+8], %rd441;

BB72_21:
add.s32 %r58, %r103, 256;
setp.ge.u32	%p26, %r58, %r14;
@%p26 bra BB72_23;

mul.wide.u32 %rd215, %r103, 16;
mov.u64 %rd216, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd217, %rd216, %rd215;
st.shared.u64 [%rd217+4096], %rd461;
st.shared.u64 [%rd217+4104], %rd440;

BB72_23:
add.s32 %r61, %r103, 512;
setp.ge.u32	%p27, %r61, %r14;
@%p27 bra BB72_25;

mul.wide.u32 %rd218, %r103, 16;
mov.u64 %rd219, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd220, %rd219, %rd218;
st.shared.u64 [%rd220+8192], %rd462;
st.shared.u64 [%rd220+8200], %rd439;

BB72_25:
add.s32 %r64, %r103, 768;
setp.ge.u32	%p28, %r64, %r14;
@%p28 bra BB72_27;

mul.wide.u32 %rd221, %r103, 16;
mov.u64 %rd222, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd223, %rd222, %rd221;
st.shared.u64 [%rd223+12288], %rd463;
st.shared.u64 [%rd223+12296], %rd438;

BB72_27:
add.s32 %r67, %r103, 1024;
setp.ge.u32	%p29, %r67, %r14;
@%p29 bra BB72_29;

mul.wide.u32 %rd224, %r103, 16;
mov.u64 %rd225, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd226, %rd225, %rd224;
st.shared.u64 [%rd226+16384], %rd464;
st.shared.u64 [%rd226+16392], %rd437;

BB72_29:
add.s32 %r70, %r103, 1280;
setp.ge.u32	%p30, %r70, %r14;
@%p30 bra BB72_31;

mul.wide.u32 %rd227, %r103, 16;
mov.u64 %rd228, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd229, %rd228, %rd227;
st.shared.u64 [%rd229+20480], %rd465;
st.shared.u64 [%rd229+20488], %rd436;

BB72_31:
add.s32 %r73, %r103, 1536;
setp.ge.u32	%p31, %r73, %r14;
@%p31 bra BB72_34;

mul.wide.u32 %rd230, %r103, 16;
mov.u64 %rd231, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd232, %rd231, %rd230;
st.shared.u64 [%rd232+24576], %rd466;
st.shared.u64 [%rd232+24584], %rd435;

BB72_34:
cvt.u64.u32	%rd236, %r7;
cvt.u64.u32	%rd57, %r14;
add.s64 %rd238, %rd194, %rd236;
shl.b64 %rd239, %rd238, 4;
add.s64 %rd58, %rd1, %rd239;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB72_49;
bra.uni BB72_35;

BB72_49:
ld.global.u64 %rd498, [%rd58];
ld.global.u64 %rd479, [%rd58+8];
ld.global.u64 %rd499, [%rd58+4096];
ld.global.u64 %rd478, [%rd58+4104];
ld.global.u64 %rd500, [%rd58+8192];
ld.global.u64 %rd477, [%rd58+8200];
ld.global.u64 %rd501, [%rd58+12288];
ld.global.u64 %rd476, [%rd58+12296];
ld.global.u64 %rd502, [%rd58+16384];
ld.global.u64 %rd475, [%rd58+16392];
ld.global.u64 %rd503, [%rd58+20480];
ld.global.u64 %rd474, [%rd58+20488];
ld.global.u64 %rd504, [%rd58+24576];
ld.global.u64 %rd473, [%rd58+24584];
bra.uni BB72_50;

BB72_35:
mov.u64 %rd241, 0;
mov.u64 %rd479, %rd241;
setp.ge.u32	%p33, %r103, %r13;
mov.u64 %rd510, %rd241;
@%p33 bra BB72_37;

ld.global.u64 %rd59, [%rd58];
ld.global.u64 %rd479, [%rd58+8];
mov.u64 %rd510, %rd59;

BB72_37:
mov.u64 %rd486, %rd510;
mov.u64 %rd498, %rd486;
add.s32 %r76, %r103, 256;
mov.u64 %rd478, %rd241;
setp.ge.u32	%p34, %r76, %r13;
mov.u64 %rd509, %rd241;
@%p34 bra BB72_39;

ld.global.u64 %rd509, [%rd58+4096];
ld.global.u64 %rd478, [%rd58+4104];

BB72_39:
mov.u64 %rd499, %rd509;
add.s32 %r77, %r103, 512;
mov.u64 %rd477, %rd241;
setp.ge.u32	%p35, %r77, %r13;
mov.u64 %rd508, %rd241;
@%p35 bra BB72_41;

ld.global.u64 %rd508, [%rd58+8192];
ld.global.u64 %rd477, [%rd58+8200];

BB72_41:
mov.u64 %rd500, %rd508;
add.s32 %r78, %r103, 768;
mov.u64 %rd476, %rd241;
setp.ge.u32	%p36, %r78, %r13;
mov.u64 %rd507, %rd241;
@%p36 bra BB72_43;

ld.global.u64 %rd507, [%rd58+12288];
ld.global.u64 %rd476, [%rd58+12296];

BB72_43:
mov.u64 %rd501, %rd507;
add.s32 %r79, %r103, 1024;
mov.u64 %rd475, %rd241;
setp.ge.u32	%p37, %r79, %r13;
mov.u64 %rd506, %rd241;
@%p37 bra BB72_45;

ld.global.u64 %rd506, [%rd58+16384];
ld.global.u64 %rd475, [%rd58+16392];

BB72_45:
mov.u64 %rd502, %rd506;
add.s32 %r80, %r103, 1280;
mov.u64 %rd474, %rd241;
setp.ge.u32	%p38, %r80, %r13;
mov.u64 %rd505, %rd241;
@%p38 bra BB72_47;

ld.global.u64 %rd505, [%rd58+20480];
ld.global.u64 %rd474, [%rd58+20488];

BB72_47:
mov.u64 %rd503, %rd505;
add.s32 %r81, %r103, 1536;
mov.u64 %rd473, %rd241;
setp.ge.u32	%p39, %r81, %r13;
mov.u64 %rd504, %rd241;
@%p39 bra BB72_50;

ld.global.u64 %rd504, [%rd58+24576];
ld.global.u64 %rd473, [%rd58+24584];

BB72_50:
add.s64 %rd255, %rd194, %rd57;
shl.b64 %rd256, %rd255, 4;
mov.u64 %rd257, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd113, %rd257, %rd256;
@%p32 bra BB72_64;
bra.uni BB72_51;

BB72_64:
st.shared.u64 [%rd113], %rd498;
st.shared.u64 [%rd113+8], %rd479;
st.shared.u64 [%rd113+4096], %rd499;
st.shared.u64 [%rd113+4104], %rd478;
st.shared.u64 [%rd113+8192], %rd500;
st.shared.u64 [%rd113+8200], %rd477;
st.shared.u64 [%rd113+12288], %rd501;
st.shared.u64 [%rd113+12296], %rd476;
st.shared.u64 [%rd113+16384], %rd502;
st.shared.u64 [%rd113+16392], %rd475;
st.shared.u64 [%rd113+20480], %rd503;
st.shared.u64 [%rd113+20488], %rd474;
bra.uni BB72_65;

BB72_51:
setp.ge.u32	%p41, %r103, %r13;
@%p41 bra BB72_53;

st.shared.u64 [%rd113], %rd498;
st.shared.u64 [%rd113+8], %rd479;

BB72_53:
add.s32 %r82, %r103, 256;
setp.ge.u32	%p42, %r82, %r13;
@%p42 bra BB72_55;

st.shared.u64 [%rd113+4096], %rd499;
st.shared.u64 [%rd113+4104], %rd478;

BB72_55:
add.s32 %r83, %r103, 512;
setp.ge.u32	%p43, %r83, %r13;
@%p43 bra BB72_57;

st.shared.u64 [%rd113+8192], %rd500;
st.shared.u64 [%rd113+8200], %rd477;

BB72_57:
add.s32 %r84, %r103, 768;
setp.ge.u32	%p44, %r84, %r13;
@%p44 bra BB72_59;

st.shared.u64 [%rd113+12288], %rd501;
st.shared.u64 [%rd113+12296], %rd476;

BB72_59:
add.s32 %r85, %r103, 1024;
setp.ge.u32	%p45, %r85, %r13;
@%p45 bra BB72_61;

st.shared.u64 [%rd113+16384], %rd502;
st.shared.u64 [%rd113+16392], %rd475;

BB72_61:
add.s32 %r86, %r103, 1280;
setp.ge.u32	%p46, %r86, %r13;
@%p46 bra BB72_63;

st.shared.u64 [%rd113+20480], %rd503;
st.shared.u64 [%rd113+20488], %rd474;

BB72_63:
add.s32 %r87, %r103, 1536;
setp.ge.u32	%p47, %r87, %r13;
@%p47 bra BB72_66;

BB72_65:
st.shared.u64 [%rd113+24576], %rd504;
st.shared.u64 [%rd113+24584], %rd473;

BB72_66:
bar.sync 0;
mul.lo.s32 %r89, %r103, 7;
add.s32 %r18, %r14, %r13;
min.u32 %r19, %r89, %r18;
setp.lt.u32	%p48, %r19, %r13;
sub.s32 %r90, %r19, %r13;
selp.b32	%r102, 0, %r90, %p48;
min.u32 %r101, %r14, %r19;
setp.ge.u32	%p49, %r102, %r101;
@%p49 bra BB72_69;

add.s32 %r22, %r19, -1;

BB72_68:
add.s32 %r91, %r101, %r102;
shr.u32 %r92, %r91, 1;
sub.s32 %r93, %r22, %r92;
cvt.u64.u32	%rd258, %r93;
add.s64 %rd259, %rd258, %rd57;
shl.b64 %rd260, %rd259, 4;
add.s64 %rd262, %rd257, %rd260;
mul.wide.u32 %rd263, %r92, 16;
add.s64 %rd264, %rd257, %rd263;
ld.shared.u64 %rd265, [%rd264];
ld.shared.u64 %rd266, [%rd262];
setp.lt.s64	%p50, %rd266, %rd265;
add.s32 %r94, %r92, 1;
selp.b32	%r102, %r102, %r94, %p50;
selp.b32	%r101, %r92, %r101, %p50;
setp.lt.u32	%p51, %r102, %r101;
@%p51 bra BB72_68;

BB72_69:
cvt.u64.u32	%rd114, %r102;
mul.wide.u32 %rd267, %r102, 16;
add.s64 %rd115, %rd257, %rd267;
shl.b64 %rd269, %rd57, 4;
add.s64 %rd116, %rd257, %rd269;
sub.s32 %r95, %r19, %r102;
cvt.u64.u32	%rd270, %r95;
add.s64 %rd117, %rd270, %rd57;
shl.b64 %rd271, %rd117, 4;
add.s64 %rd118, %rd257, %rd271;
cvt.u64.u32	%rd272, %r13;
add.s64 %rd273, %rd57, %rd272;
shl.b64 %rd274, %rd273, 4;
add.s64 %rd119, %rd257, %rd274;
ld.shared.u64 %rd275, [%rd115];
ld.shared.u64 %rd276, [%rd115+8];
add.u64 %rd277, %SP, 0;
cvta.to.local.u64 %rd278, %rd277;
st.local.u64 [%rd278+8], %rd276;
st.local.u64 [%rd278], %rd275;
ld.shared.u64 %rd279, [%rd118];
ld.shared.u64 %rd280, [%rd118+8];
add.u64 %rd281, %SP, 16;
cvta.to.local.u64 %rd282, %rd281;
st.local.u64 [%rd282+8], %rd280;
st.local.u64 [%rd282], %rd279;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd118, %rd119;
@%p53 bra BB72_72;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd115, %rd116;
@%p55 bra BB72_72;

ld.local.u64 %rd287, [%rd278];
ld.local.u64 %rd288, [%rd282];
setp.ge.s64	%p82, %rd288, %rd287;

BB72_72:
selp.b64	%rd293, %rd278, %rd282, %p82;
ld.local.u64 %rd120, [%rd293];
ld.local.u64 %rd121, [%rd293+8];
@%p82 bra BB72_74;
bra.uni BB72_73;

BB72_74:
mov.u64 %rd532, %rd118;
shl.b64 %rd301, %rd114, 4;
add.s64 %rd303, %rd301, %rd257;
add.s64 %rd126, %rd303, 16;
mov.u64 %rd554, %rd126;
ld.shared.u64 %rd304, [%rd115+16];
ld.shared.u64 %rd307, [%rd115+24];
st.local.u64 [%rd278], %rd304;
st.local.u64 [%rd278+8], %rd307;
mov.u64 %rd521, %rd118;
mov.u64 %rd543, %rd126;
bra.uni BB72_75;

BB72_73:
mov.u64 %rd554, %rd115;
add.s64 %rd296, %rd271, %rd257;
add.s64 %rd123, %rd296, 16;
mov.u64 %rd532, %rd123;
ld.shared.u64 %rd297, [%rd118+16];
ld.shared.u64 %rd300, [%rd118+24];
st.local.u64 [%rd282], %rd297;
st.local.u64 [%rd282+8], %rd300;
mov.u64 %rd521, %rd123;
mov.u64 %rd543, %rd115;

BB72_75:
mov.u64 %rd131, %rd554;
mov.u64 %rd542, %rd543;
mov.u64 %rd129, %rd532;
mov.u64 %rd520, %rd521;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd520, %rd119;
@%p57 bra BB72_78;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd542, %rd116;
@%p59 bra BB72_78;

ld.local.u64 %rd312, [%rd278];
ld.local.u64 %rd313, [%rd282];
setp.ge.s64	%p83, %rd313, %rd312;

BB72_78:
selp.b64	%rd318, %rd278, %rd282, %p83;
ld.local.u64 %rd132, [%rd318];
ld.local.u64 %rd133, [%rd318+8];
@%p83 bra BB72_80;
bra.uni BB72_79;

BB72_80:
add.s64 %rd542, %rd542, 16;
add.s64 %rd137, %rd131, 16;
ld.shared.u64 %rd323, [%rd131+16];
ld.shared.u64 %rd326, [%rd131+24];
st.local.u64 [%rd278], %rd323;
st.local.u64 [%rd278+8], %rd326;
mov.u64 %rd531, %rd129;
mov.u64 %rd553, %rd137;
bra.uni BB72_81;

BB72_79:
add.s64 %rd520, %rd520, 16;
add.s64 %rd135, %rd129, 16;
ld.shared.u64 %rd319, [%rd129+16];
ld.shared.u64 %rd322, [%rd129+24];
st.local.u64 [%rd282], %rd319;
st.local.u64 [%rd282+8], %rd322;
mov.u64 %rd531, %rd135;
mov.u64 %rd553, %rd131;

BB72_81:
mov.u64 %rd141, %rd553;
mov.u64 %rd541, %rd542;
mov.u64 %rd139, %rd531;
mov.u64 %rd519, %rd520;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd519, %rd119;
@%p61 bra BB72_84;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd541, %rd116;
@%p63 bra BB72_84;

ld.local.u64 %rd331, [%rd278];
ld.local.u64 %rd332, [%rd282];
setp.ge.s64	%p84, %rd332, %rd331;

BB72_84:
selp.b64	%rd337, %rd278, %rd282, %p84;
ld.local.u64 %rd142, [%rd337];
ld.local.u64 %rd143, [%rd337+8];
@%p84 bra BB72_86;
bra.uni BB72_85;

BB72_86:
add.s64 %rd541, %rd541, 16;
add.s64 %rd147, %rd141, 16;
ld.shared.u64 %rd342, [%rd141+16];
st.local.u64 [%rd278], %rd342;
ld.shared.u64 %rd345, [%rd141+24];
st.local.u64 [%rd278+8], %rd345;
mov.u64 %rd530, %rd139;
mov.u64 %rd552, %rd147;
bra.uni BB72_87;

BB72_85:
add.s64 %rd519, %rd519, 16;
add.s64 %rd145, %rd139, 16;
ld.shared.u64 %rd338, [%rd139+16];
st.local.u64 [%rd282], %rd338;
ld.shared.u64 %rd341, [%rd139+24];
st.local.u64 [%rd282+8], %rd341;
mov.u64 %rd530, %rd145;
mov.u64 %rd552, %rd141;

BB72_87:
mov.u64 %rd151, %rd552;
mov.u64 %rd540, %rd541;
mov.u64 %rd149, %rd530;
mov.u64 %rd518, %rd519;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd518, %rd119;
@%p65 bra BB72_90;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd540, %rd116;
@%p67 bra BB72_90;

ld.local.u64 %rd350, [%rd278];
ld.local.u64 %rd351, [%rd282];
setp.ge.s64	%p85, %rd351, %rd350;

BB72_90:
selp.b64	%rd356, %rd278, %rd282, %p85;
ld.local.u64 %rd152, [%rd356];
ld.local.u64 %rd153, [%rd356+8];
@%p85 bra BB72_92;
bra.uni BB72_91;

BB72_92:
add.s64 %rd540, %rd540, 16;
add.s64 %rd157, %rd151, 16;
ld.shared.u64 %rd361, [%rd151+16];
st.local.u64 [%rd278], %rd361;
ld.shared.u64 %rd364, [%rd151+24];
st.local.u64 [%rd278+8], %rd364;
mov.u64 %rd529, %rd149;
mov.u64 %rd551, %rd157;
bra.uni BB72_93;

BB72_91:
add.s64 %rd518, %rd518, 16;
add.s64 %rd155, %rd149, 16;
ld.shared.u64 %rd357, [%rd149+16];
st.local.u64 [%rd282], %rd357;
ld.shared.u64 %rd360, [%rd149+24];
st.local.u64 [%rd282+8], %rd360;
mov.u64 %rd529, %rd155;
mov.u64 %rd551, %rd151;

BB72_93:
mov.u64 %rd161, %rd551;
mov.u64 %rd539, %rd540;
mov.u64 %rd159, %rd529;
mov.u64 %rd517, %rd518;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd517, %rd119;
@%p69 bra BB72_96;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd539, %rd116;
@%p71 bra BB72_96;

ld.local.u64 %rd369, [%rd278];
ld.local.u64 %rd370, [%rd282];
setp.ge.s64	%p86, %rd370, %rd369;

BB72_96:
selp.b64	%rd375, %rd278, %rd282, %p86;
ld.local.u64 %rd162, [%rd375];
ld.local.u64 %rd163, [%rd375+8];
@%p86 bra BB72_98;
bra.uni BB72_97;

BB72_98:
add.s64 %rd539, %rd539, 16;
add.s64 %rd167, %rd161, 16;
ld.shared.u64 %rd380, [%rd161+16];
st.local.u64 [%rd278], %rd380;
ld.shared.u64 %rd383, [%rd161+24];
st.local.u64 [%rd278+8], %rd383;
mov.u64 %rd528, %rd159;
mov.u64 %rd550, %rd167;
bra.uni BB72_99;

BB72_97:
add.s64 %rd517, %rd517, 16;
add.s64 %rd165, %rd159, 16;
ld.shared.u64 %rd376, [%rd159+16];
st.local.u64 [%rd282], %rd376;
ld.shared.u64 %rd379, [%rd159+24];
st.local.u64 [%rd282+8], %rd379;
mov.u64 %rd528, %rd165;
mov.u64 %rd550, %rd161;

BB72_99:
mov.u64 %rd171, %rd550;
mov.u64 %rd538, %rd539;
mov.u64 %rd169, %rd528;
mov.u64 %rd516, %rd517;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd516, %rd119;
@%p73 bra BB72_102;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd538, %rd116;
@%p75 bra BB72_102;

ld.local.u64 %rd388, [%rd278];
ld.local.u64 %rd389, [%rd282];
setp.ge.s64	%p87, %rd389, %rd388;

BB72_102:
selp.b64	%rd394, %rd278, %rd282, %p87;
ld.local.u64 %rd172, [%rd394];
ld.local.u64 %rd173, [%rd394+8];
@%p87 bra BB72_104;
bra.uni BB72_103;

BB72_104:
add.s64 %rd538, %rd538, 16;
add.s64 %rd177, %rd171, 16;
ld.shared.u64 %rd399, [%rd171+16];
st.local.u64 [%rd278], %rd399;
ld.shared.u64 %rd402, [%rd171+24];
st.local.u64 [%rd278+8], %rd402;
mov.u64 %rd527, %rd169;
mov.u64 %rd549, %rd177;
bra.uni BB72_105;

BB72_103:
add.s64 %rd516, %rd516, 16;
add.s64 %rd175, %rd169, 16;
ld.shared.u64 %rd395, [%rd169+16];
st.local.u64 [%rd282], %rd395;
ld.shared.u64 %rd398, [%rd169+24];
st.local.u64 [%rd282+8], %rd398;
mov.u64 %rd527, %rd175;
mov.u64 %rd549, %rd171;

BB72_105:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd516, %rd119;
@%p77 bra BB72_108;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd538, %rd116;
@%p79 bra BB72_108;

ld.local.u64 %rd407, [%rd278];
ld.local.u64 %rd408, [%rd282];
setp.ge.s64	%p88, %rd408, %rd407;

BB72_108:
selp.b64	%rd413, %rd278, %rd282, %p88;
ld.local.u64 %rd182, [%rd413];
ld.local.u64 %rd183, [%rd413+8];
@%p88 bra BB72_110;
bra.uni BB72_109;

BB72_110:
ld.shared.u64 %rd418, [%rd549+16];
st.local.u64 [%rd278], %rd418;
ld.shared.u64 %rd421, [%rd549+24];
st.local.u64 [%rd278+8], %rd421;
bra.uni BB72_111;

BB72_109:
ld.shared.u64 %rd414, [%rd527+16];
st.local.u64 [%rd282], %rd414;
ld.shared.u64 %rd417, [%rd527+24];
st.local.u64 [%rd282+8], %rd417;

BB72_111:
cvta.to.global.u64 %rd184, %rd189;
cvta.to.global.u64 %rd185, %rd190;
bar.sync 0;
mul.wide.u32 %rd422, %r89, 16;
add.s64 %rd424, %rd257, %rd422;
st.shared.u64 [%rd424], %rd120;
st.shared.u64 [%rd424+8], %rd121;
st.shared.u64 [%rd424+16], %rd132;
st.shared.u64 [%rd424+24], %rd133;
st.shared.u64 [%rd424+32], %rd142;
st.shared.u64 [%rd424+40], %rd143;
st.shared.u64 [%rd424+48], %rd152;
st.shared.u64 [%rd424+56], %rd153;
st.shared.u64 [%rd424+64], %rd162;
st.shared.u64 [%rd424+72], %rd163;
st.shared.u64 [%rd424+80], %rd172;
st.shared.u64 [%rd424+88], %rd173;
st.shared.u64 [%rd424+96], %rd182;
st.shared.u64 [%rd424+104], %rd183;
bar.sync 0;
mul.lo.s32 %r98, %r33, 1792;
cvt.u64.u32	%rd186, %r98;
setp.ge.u32	%p80, %r103, %r18;
@%p80 bra BB72_113;

BB72_112:
cvt.u64.u32	%rd425, %r103;
add.s64 %rd426, %rd425, %rd186;
shl.b64 %rd427, %rd426, 3;
add.s64 %rd428, %rd184, %rd427;
add.s64 %rd429, %rd185, %rd427;
mul.wide.u32 %rd430, %r103, 16;
add.s64 %rd432, %rd257, %rd430;
ld.shared.u64 %rd433, [%rd432];
ld.shared.u64 %rd434, [%rd432+8];
st.global.u64 [%rd428], %rd433;
st.global.u64 [%rd429], %rd434;
add.s32 %r103, %r103, 256;
setp.lt.u32	%p81, %r103, %r18;
@%p81 bra BB72_112;

BB72_113:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot73[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<4>;
.reg .b32 %r<92>;
.reg .b64 %rd<657>;


mov.u64 %rd656, __local_depot73;
cvta.local.u64 %SP, %rd656;
ld.param.u64 %rd225, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+56];
ld.param.u64 %rd224, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+40];
ld.param.u64 %rd219, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0];
ld.param.u64 %rd222, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+24];
ld.param.u64 %rd226, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+64];
ld.param.u64 %rd223, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+32];
ld.param.u64 %rd221, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+16];
ld.param.u64 %rd220, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd220;
cvta.to.global.u64 %rd2, %rd221;
cvta.to.global.u64 %rd227, %rd223;
cvta.to.global.u64 %rd3, %rd226;
mov.u32 %r17, %ctaid.x;
cvt.u32.u64	%r1, %rd222;
cvt.u32.u64	%r18, %rd219;
mul.wide.u32 %rd228, %r17, 8;
add.s64 %rd229, %rd227, %rd228;
ld.global.u32 %r2, [%rd229];
ld.global.u32 %r19, [%rd229+8];
neg.s32 %r20, %r18;
and.b32 %r3, %r17, %r20;
shr.s32 %r4, %r18, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r91, %r21, %r1;
add.s32 %r22, %r17, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r90, %r26, %r1;
add.s32 %r27, %r18, -1;
and.b32 %r28, %r17, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB73_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r91, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r90, %r32, %r1;

BB73_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd230, %r90;
cvt.s64.s32	%rd4, %r7;
sub.s64 %rd5, %rd230, %rd4;
cvt.s64.s32	%rd231, %r91;
cvt.s64.s32	%rd232, %r33;
sub.s64 %rd6, %rd231, %rd232;
setp.gt.s64	%p16, %rd6, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd655, %r13;
add.s64 %rd233, %rd655, %rd232;
shl.b64 %rd234, %rd233, 3;
add.s64 %rd8, %rd1, %rd234;
add.s64 %rd9, %rd2, %rd234;
@%p16 bra BB73_17;
bra.uni BB73_3;

BB73_17:
ld.global.u64 %rd553, [%rd8];
ld.global.u64 %rd534, [%rd9];
ld.global.u64 %rd554, [%rd8+2048];
ld.global.u64 %rd533, [%rd9+2048];
ld.global.u64 %rd555, [%rd8+4096];
ld.global.u64 %rd532, [%rd9+4096];
ld.global.u64 %rd556, [%rd8+6144];
ld.global.u64 %rd531, [%rd9+6144];
ld.global.u64 %rd557, [%rd8+8192];
ld.global.u64 %rd530, [%rd9+8192];
ld.global.u64 %rd558, [%rd8+10240];
ld.global.u64 %rd529, [%rd9+10240];
ld.global.u64 %rd559, [%rd8+12288];
ld.global.u64 %rd528, [%rd9+12288];
bra.uni BB73_18;

BB73_3:
mov.u64 %rd236, 0;
mov.u64 %rd534, %rd236;
setp.ge.s64	%p17, %rd655, %rd6;
mov.u64 %rd565, %rd236;
@%p17 bra BB73_5;

ld.global.u64 %rd10, [%rd8];
ld.global.u64 %rd534, [%rd9];
mov.u64 %rd565, %rd10;

BB73_5:
mov.u64 %rd541, %rd565;
mov.u64 %rd553, %rd541;
cvt.u32.u64	%r34, %rd655;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd239, %r35;
mov.u64 %rd533, %rd236;
setp.ge.s64	%p18, %rd239, %rd6;
mov.u64 %rd564, %rd236;
@%p18 bra BB73_7;

ld.global.u64 %rd564, [%rd8+2048];
ld.global.u64 %rd533, [%rd9+2048];

BB73_7:
mov.u64 %rd554, %rd564;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd242, %r36;
mov.u64 %rd532, %rd236;
setp.ge.s64	%p19, %rd242, %rd6;
mov.u64 %rd563, %rd236;
@%p19 bra BB73_9;

ld.global.u64 %rd563, [%rd8+4096];
ld.global.u64 %rd532, [%rd9+4096];

BB73_9:
mov.u64 %rd555, %rd563;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd245, %r37;
mov.u64 %rd531, %rd236;
setp.ge.s64	%p20, %rd245, %rd6;
mov.u64 %rd562, %rd236;
@%p20 bra BB73_11;

ld.global.u64 %rd562, [%rd8+6144];
ld.global.u64 %rd531, [%rd9+6144];

BB73_11:
mov.u64 %rd556, %rd562;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd248, %r38;
mov.u64 %rd530, %rd236;
setp.ge.s64	%p21, %rd248, %rd6;
mov.u64 %rd561, %rd236;
@%p21 bra BB73_13;

ld.global.u64 %rd561, [%rd8+8192];
ld.global.u64 %rd530, [%rd9+8192];

BB73_13:
mov.u64 %rd557, %rd561;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd251, %r39;
mov.u64 %rd529, %rd236;
setp.ge.s64	%p22, %rd251, %rd6;
mov.u64 %rd560, %rd236;
@%p22 bra BB73_15;

ld.global.u64 %rd560, [%rd8+10240];
ld.global.u64 %rd529, [%rd9+10240];

BB73_15:
mov.u64 %rd558, %rd560;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd254, %r40;
mov.u64 %rd528, %rd236;
setp.ge.s64	%p23, %rd254, %rd6;
mov.u64 %rd559, %rd236;
@%p23 bra BB73_18;

ld.global.u64 %rd559, [%rd8+12288];
ld.global.u64 %rd528, [%rd9+12288];

BB73_18:
@%p16 bra BB73_33;
bra.uni BB73_19;

BB73_33:
cvt.u64.u32	%rd304, %r13;
cvt.u64.u32	%rd305, %r17;
mul.lo.s64 %rd306, %rd305, %rd225;
add.s64 %rd307, %rd304, %rd306;
shl.b64 %rd308, %rd307, 4;
add.s64 %rd309, %rd3, %rd308;
st.global.u64 [%rd309], %rd553;
st.global.u64 [%rd309+8], %rd534;
st.global.u64 [%rd309+4096], %rd554;
st.global.u64 [%rd309+4104], %rd533;
st.global.u64 [%rd309+8192], %rd555;
st.global.u64 [%rd309+8200], %rd532;
st.global.u64 [%rd309+12288], %rd556;
st.global.u64 [%rd309+12296], %rd531;
st.global.u64 [%rd309+16384], %rd557;
st.global.u64 [%rd309+16392], %rd530;
st.global.u64 [%rd309+20480], %rd558;
st.global.u64 [%rd309+20488], %rd529;
st.global.u64 [%rd309+24576], %rd559;
st.global.u64 [%rd309+24584], %rd528;
bra.uni BB73_34;

BB73_19:
setp.ge.s64	%p25, %rd655, %rd6;
@%p25 bra BB73_21;

cvt.u64.u32	%rd257, %r17;
mul.lo.s64 %rd258, %rd257, %rd225;
add.s64 %rd259, %rd655, %rd258;
shl.b64 %rd260, %rd259, 4;
add.s64 %rd261, %rd3, %rd260;
st.global.u64 [%rd261], %rd553;
st.global.u64 [%rd261+8], %rd534;

BB73_21:
add.s32 %r45, %r13, 256;
cvt.u64.u32	%rd262, %r45;
setp.ge.s64	%p26, %rd262, %rd6;
@%p26 bra BB73_23;

cvt.u64.u32	%rd264, %r17;
mul.lo.s64 %rd265, %rd264, %rd225;
add.s64 %rd266, %rd655, %rd265;
shl.b64 %rd267, %rd266, 4;
add.s64 %rd268, %rd3, %rd267;
st.global.u64 [%rd268+4096], %rd554;
st.global.u64 [%rd268+4104], %rd533;

BB73_23:
add.s32 %r49, %r13, 512;
cvt.u64.u32	%rd269, %r49;
setp.ge.s64	%p27, %rd269, %rd6;
@%p27 bra BB73_25;

cvt.u64.u32	%rd271, %r17;
mul.lo.s64 %rd272, %rd271, %rd225;
add.s64 %rd273, %rd655, %rd272;
shl.b64 %rd274, %rd273, 4;
add.s64 %rd275, %rd3, %rd274;
st.global.u64 [%rd275+8192], %rd555;
st.global.u64 [%rd275+8200], %rd532;

BB73_25:
add.s32 %r53, %r13, 768;
cvt.u64.u32	%rd276, %r53;
setp.ge.s64	%p28, %rd276, %rd6;
@%p28 bra BB73_27;

cvt.u64.u32	%rd278, %r17;
mul.lo.s64 %rd279, %rd278, %rd225;
add.s64 %rd280, %rd655, %rd279;
shl.b64 %rd281, %rd280, 4;
add.s64 %rd282, %rd3, %rd281;
st.global.u64 [%rd282+12288], %rd556;
st.global.u64 [%rd282+12296], %rd531;

BB73_27:
add.s32 %r57, %r13, 1024;
cvt.u64.u32	%rd283, %r57;
setp.ge.s64	%p29, %rd283, %rd6;
@%p29 bra BB73_29;

cvt.u64.u32	%rd285, %r17;
mul.lo.s64 %rd286, %rd285, %rd225;
add.s64 %rd287, %rd655, %rd286;
shl.b64 %rd288, %rd287, 4;
add.s64 %rd289, %rd3, %rd288;
st.global.u64 [%rd289+16384], %rd557;
st.global.u64 [%rd289+16392], %rd530;

BB73_29:
add.s32 %r61, %r13, 1280;
cvt.u64.u32	%rd290, %r61;
setp.ge.s64	%p30, %rd290, %rd6;
@%p30 bra BB73_31;

cvt.u64.u32	%rd292, %r17;
mul.lo.s64 %rd293, %rd292, %rd225;
add.s64 %rd294, %rd655, %rd293;
shl.b64 %rd295, %rd294, 4;
add.s64 %rd296, %rd3, %rd295;
st.global.u64 [%rd296+20480], %rd558;
st.global.u64 [%rd296+20488], %rd529;

BB73_31:
add.s32 %r65, %r13, 1536;
cvt.u64.u32	%rd297, %r65;
setp.ge.s64	%p31, %rd297, %rd6;
@%p31 bra BB73_34;

cvt.u64.u32	%rd299, %r17;
mul.lo.s64 %rd300, %rd299, %rd225;
add.s64 %rd301, %rd655, %rd300;
shl.b64 %rd302, %rd301, 4;
add.s64 %rd303, %rd3, %rd302;
st.global.u64 [%rd303+24576], %rd559;
st.global.u64 [%rd303+24584], %rd528;

BB73_34:
cvt.u64.u32	%rd310, %r17;
mul.lo.s64 %rd65, %rd310, %rd225;
add.s64 %rd66, %rd6, %rd65;
add.s64 %rd311, %rd655, %rd4;
shl.b64 %rd312, %rd311, 3;
add.s64 %rd68, %rd1, %rd312;
add.s64 %rd69, %rd2, %rd312;
setp.gt.s64	%p32, %rd5, 1791;
@%p32 bra BB73_49;
bra.uni BB73_35;

BB73_49:
ld.global.u64 %rd591, [%rd68];
ld.global.u64 %rd572, [%rd69];
ld.global.u64 %rd592, [%rd68+2048];
ld.global.u64 %rd571, [%rd69+2048];
ld.global.u64 %rd593, [%rd68+4096];
ld.global.u64 %rd570, [%rd69+4096];
ld.global.u64 %rd594, [%rd68+6144];
ld.global.u64 %rd569, [%rd69+6144];
ld.global.u64 %rd595, [%rd68+8192];
ld.global.u64 %rd568, [%rd69+8192];
ld.global.u64 %rd596, [%rd68+10240];
ld.global.u64 %rd567, [%rd69+10240];
ld.global.u64 %rd597, [%rd68+12288];
ld.global.u64 %rd566, [%rd69+12288];
bra.uni BB73_50;

BB73_35:
mov.u64 %rd314, 0;
mov.u64 %rd572, %rd314;
setp.ge.s64	%p33, %rd655, %rd5;
mov.u64 %rd603, %rd314;
@%p33 bra BB73_37;

ld.global.u64 %rd70, [%rd68];
ld.global.u64 %rd572, [%rd69];
mov.u64 %rd603, %rd70;

BB73_37:
mov.u64 %rd579, %rd603;
mov.u64 %rd591, %rd579;
cvt.u32.u64	%r71, %rd655;
add.s32 %r72, %r71, 256;
cvt.u64.u32	%rd317, %r72;
mov.u64 %rd571, %rd314;
setp.ge.s64	%p34, %rd317, %rd5;
mov.u64 %rd602, %rd314;
@%p34 bra BB73_39;

ld.global.u64 %rd602, [%rd68+2048];
ld.global.u64 %rd571, [%rd69+2048];

BB73_39:
mov.u64 %rd592, %rd602;
add.s32 %r73, %r13, 512;
cvt.u64.u32	%rd320, %r73;
mov.u64 %rd570, %rd314;
setp.ge.s64	%p35, %rd320, %rd5;
mov.u64 %rd601, %rd314;
@%p35 bra BB73_41;

ld.global.u64 %rd601, [%rd68+4096];
ld.global.u64 %rd570, [%rd69+4096];

BB73_41:
mov.u64 %rd593, %rd601;
add.s32 %r74, %r13, 768;
cvt.u64.u32	%rd323, %r74;
mov.u64 %rd569, %rd314;
setp.ge.s64	%p36, %rd323, %rd5;
mov.u64 %rd600, %rd314;
@%p36 bra BB73_43;

ld.global.u64 %rd600, [%rd68+6144];
ld.global.u64 %rd569, [%rd69+6144];

BB73_43:
mov.u64 %rd594, %rd600;
add.s32 %r75, %r13, 1024;
cvt.u64.u32	%rd326, %r75;
mov.u64 %rd568, %rd314;
setp.ge.s64	%p37, %rd326, %rd5;
mov.u64 %rd599, %rd314;
@%p37 bra BB73_45;

ld.global.u64 %rd599, [%rd68+8192];
ld.global.u64 %rd568, [%rd69+8192];

BB73_45:
mov.u64 %rd595, %rd599;
add.s32 %r76, %r13, 1280;
cvt.u64.u32	%rd329, %r76;
mov.u64 %rd567, %rd314;
setp.ge.s64	%p38, %rd329, %rd5;
mov.u64 %rd598, %rd314;
@%p38 bra BB73_47;

ld.global.u64 %rd598, [%rd68+10240];
ld.global.u64 %rd567, [%rd69+10240];

BB73_47:
mov.u64 %rd596, %rd598;
add.s32 %r77, %r13, 1536;
cvt.u64.u32	%rd332, %r77;
mov.u64 %rd566, %rd314;
setp.ge.s64	%p39, %rd332, %rd5;
mov.u64 %rd597, %rd314;
@%p39 bra BB73_50;

ld.global.u64 %rd597, [%rd68+12288];
ld.global.u64 %rd566, [%rd69+12288];

BB73_50:
add.s64 %rd333, %rd655, %rd66;
shl.b64 %rd334, %rd333, 4;
add.s64 %rd125, %rd3, %rd334;
@%p32 bra BB73_64;
bra.uni BB73_51;

BB73_64:
st.global.u64 [%rd125], %rd591;
st.global.u64 [%rd125+8], %rd572;
st.global.u64 [%rd125+4096], %rd592;
st.global.u64 [%rd125+4104], %rd571;
st.global.u64 [%rd125+8192], %rd593;
st.global.u64 [%rd125+8200], %rd570;
st.global.u64 [%rd125+12288], %rd594;
st.global.u64 [%rd125+12296], %rd569;
st.global.u64 [%rd125+16384], %rd595;
st.global.u64 [%rd125+16392], %rd568;
st.global.u64 [%rd125+20480], %rd596;
st.global.u64 [%rd125+20488], %rd567;
bra.uni BB73_65;

BB73_51:
setp.ge.s64	%p41, %rd655, %rd5;
@%p41 bra BB73_53;

st.global.u64 [%rd125], %rd591;
st.global.u64 [%rd125+8], %rd572;

BB73_53:
cvt.u32.u64	%r78, %rd655;
add.s32 %r79, %r78, 256;
cvt.u64.u32	%rd335, %r79;
setp.ge.s64	%p42, %rd335, %rd5;
@%p42 bra BB73_55;

st.global.u64 [%rd125+4096], %rd592;
st.global.u64 [%rd125+4104], %rd571;

BB73_55:
add.s32 %r80, %r13, 512;
cvt.u64.u32	%rd336, %r80;
setp.ge.s64	%p43, %rd336, %rd5;
@%p43 bra BB73_57;

st.global.u64 [%rd125+8192], %rd593;
st.global.u64 [%rd125+8200], %rd570;

BB73_57:
add.s32 %r81, %r13, 768;
cvt.u64.u32	%rd337, %r81;
setp.ge.s64	%p44, %rd337, %rd5;
@%p44 bra BB73_59;

st.global.u64 [%rd125+12288], %rd594;
st.global.u64 [%rd125+12296], %rd569;

BB73_59:
add.s32 %r82, %r13, 1024;
cvt.u64.u32	%rd338, %r82;
setp.ge.s64	%p45, %rd338, %rd5;
@%p45 bra BB73_61;

st.global.u64 [%rd125+16384], %rd595;
st.global.u64 [%rd125+16392], %rd568;

BB73_61:
add.s32 %r83, %r13, 1280;
cvt.u64.u32	%rd339, %r83;
setp.ge.s64	%p46, %rd339, %rd5;
@%p46 bra BB73_63;

st.global.u64 [%rd125+20480], %rd596;
st.global.u64 [%rd125+20488], %rd567;

BB73_63:
add.s32 %r84, %r13, 1536;
cvt.u64.u32	%rd340, %r84;
setp.ge.s64	%p47, %rd340, %rd5;
@%p47 bra BB73_66;

BB73_65:
st.global.u64 [%rd125+24576], %rd597;
st.global.u64 [%rd125+24584], %rd566;

BB73_66:
bar.sync 0;
mul.lo.s32 %r85, %r13, 7;
cvt.u64.u32	%rd126, %r85;
add.s64 %rd127, %rd6, %rd5;
min.s64 %rd128, %rd126, %rd127;
setp.lt.s64	%p48, %rd128, %rd5;
sub.s64 %rd341, %rd128, %rd5;
selp.b64	%rd605, 0, %rd341, %p48;
min.s64 %rd604, %rd6, %rd128;
setp.ge.s64	%p49, %rd605, %rd604;
@%p49 bra BB73_69;

add.s64 %rd342, %rd66, %rd128;
add.s64 %rd131, %rd342, -1;

BB73_68:
add.s64 %rd343, %rd604, %rd605;
shr.s64 %rd344, %rd343, 1;
sub.s64 %rd345, %rd131, %rd344;
add.s64 %rd346, %rd344, %rd65;
shl.b64 %rd347, %rd345, 4;
add.s64 %rd348, %rd3, %rd347;
shl.b64 %rd349, %rd346, 4;
add.s64 %rd350, %rd3, %rd349;
ld.global.u64 %rd351, [%rd350];
ld.global.u64 %rd352, [%rd348];
setp.lt.s64	%p50, %rd352, %rd351;
add.s64 %rd353, %rd344, 1;
selp.b64	%rd605, %rd605, %rd353, %p50;
selp.b64	%rd604, %rd344, %rd604, %p50;
setp.lt.s64	%p51, %rd605, %rd604;
@%p51 bra BB73_68;

BB73_69:
add.s64 %rd137, %rd605, %rd65;
shl.b64 %rd357, %rd137, 4;
add.s64 %rd138, %rd3, %rd357;
shl.b64 %rd358, %rd66, 4;
add.s64 %rd139, %rd3, %rd358;
add.s64 %rd359, %rd66, %rd128;
sub.s64 %rd140, %rd359, %rd605;
shl.b64 %rd360, %rd140, 4;
add.s64 %rd141, %rd3, %rd360;
add.s64 %rd361, %rd127, %rd65;
shl.b64 %rd362, %rd361, 4;
add.s64 %rd142, %rd3, %rd362;
add.u64 %rd363, %SP, 0;
cvta.to.local.u64 %rd143, %rd363;
mov.u64 %rd606, 0;
mov.pred %p52, 0;
@%p52 bra BB73_71;

BB73_70:
add.s64 %rd364, %rd143, %rd606;
mov.u16 %rs2, 0;
st.local.u8 [%rd364], %rs2;
add.s64 %rd606, %rd606, 1;
setp.lt.u64	%p53, %rd606, 16;
@%p53 bra BB73_70;

BB73_71:
ld.global.u64 %rd366, [%rd138];
ld.global.u64 %rd367, [%rd138+8];
st.local.u64 [%rd143+8], %rd367;
st.local.u64 [%rd143], %rd366;
add.u64 %rd370, %SP, 16;
cvta.to.local.u64 %rd146, %rd370;
mov.u64 %rd607, 0;
@%p52 bra BB73_73;

BB73_72:
add.s64 %rd371, %rd146, %rd607;
mov.u16 %rs3, 0;
st.local.u8 [%rd371], %rs3;
add.s64 %rd607, %rd607, 1;
setp.lt.u64	%p55, %rd607, 16;
@%p55 bra BB73_72;

BB73_73:
ld.global.u64 %rd372, [%rd141];
ld.global.u64 %rd373, [%rd141+8];
st.local.u64 [%rd146+8], %rd373;
st.local.u64 [%rd146], %rd372;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd141, %rd142;
@%p57 bra BB73_76;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd138, %rd139;
@%p59 bra BB73_76;

ld.local.u64 %rd380, [%rd143];
ld.local.u64 %rd381, [%rd146];
setp.ge.s64	%p86, %rd381, %rd380;

BB73_76:
selp.b64	%rd386, %rd143, %rd146, %p86;
ld.local.u64 %rd149, [%rd386];
ld.local.u64 %rd150, [%rd386+8];
@%p86 bra BB73_78;
bra.uni BB73_77;

BB73_78:
add.s64 %rd394, %rd357, %rd3;
add.s64 %rd153, %rd394, 16;
mov.u64 %rd652, %rd153;
ld.global.u64 %rd395, [%rd138+16];
st.local.u64 [%rd143], %rd395;
ld.global.u64 %rd398, [%rd138+24];
st.local.u64 [%rd143+8], %rd398;
mov.u64 %rd629, %rd141;
mov.u64 %rd630, %rd141;
mov.u64 %rd653, %rd153;
bra.uni BB73_79;

BB73_77:
add.s64 %rd388, %rd360, %rd3;
add.s64 %rd151, %rd388, 16;
mov.u64 %rd629, %rd151;
ld.global.u64 %rd389, [%rd141+16];
st.local.u64 [%rd146], %rd389;
ld.global.u64 %rd392, [%rd141+24];
st.local.u64 [%rd146+8], %rd392;
mov.u64 %rd630, %rd151;
mov.u64 %rd652, %rd138;
mov.u64 %rd653, %rd138;

BB73_79:
mov.u64 %rd158, %rd652;
mov.u64 %rd651, %rd653;
mov.u64 %rd156, %rd629;
mov.u64 %rd628, %rd630;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd628, %rd142;
@%p61 bra BB73_82;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd651, %rd139;
@%p63 bra BB73_82;

ld.local.u64 %rd403, [%rd143];
ld.local.u64 %rd404, [%rd146];
setp.ge.s64	%p87, %rd404, %rd403;

BB73_82:
selp.b64	%rd409, %rd143, %rd146, %p87;
ld.local.u64 %rd159, [%rd409];
ld.local.u64 %rd160, [%rd409+8];
@%p87 bra BB73_84;
bra.uni BB73_83;

BB73_84:
add.s64 %rd651, %rd651, 16;
add.s64 %rd164, %rd158, 16;
ld.global.u64 %rd414, [%rd158+16];
st.local.u64 [%rd143], %rd414;
ld.global.u64 %rd417, [%rd158+24];
st.local.u64 [%rd143+8], %rd417;
mov.u64 %rd627, %rd156;
mov.u64 %rd650, %rd164;
bra.uni BB73_85;

BB73_83:
add.s64 %rd628, %rd628, 16;
add.s64 %rd162, %rd156, 16;
ld.global.u64 %rd410, [%rd156+16];
st.local.u64 [%rd146], %rd410;
ld.global.u64 %rd413, [%rd156+24];
st.local.u64 [%rd146+8], %rd413;
mov.u64 %rd627, %rd162;
mov.u64 %rd650, %rd158;

BB73_85:
mov.u64 %rd168, %rd650;
mov.u64 %rd649, %rd651;
mov.u64 %rd166, %rd627;
mov.u64 %rd626, %rd628;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd626, %rd142;
@%p65 bra BB73_88;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd649, %rd139;
@%p67 bra BB73_88;

ld.local.u64 %rd422, [%rd143];
ld.local.u64 %rd423, [%rd146];
setp.ge.s64	%p88, %rd423, %rd422;

BB73_88:
selp.b64	%rd428, %rd143, %rd146, %p88;
ld.local.u64 %rd169, [%rd428];
ld.local.u64 %rd170, [%rd428+8];
@%p88 bra BB73_90;
bra.uni BB73_89;

BB73_90:
add.s64 %rd649, %rd649, 16;
add.s64 %rd174, %rd168, 16;
ld.global.u64 %rd433, [%rd168+16];
st.local.u64 [%rd143], %rd433;
ld.global.u64 %rd436, [%rd168+24];
st.local.u64 [%rd143+8], %rd436;
mov.u64 %rd625, %rd166;
mov.u64 %rd648, %rd174;
bra.uni BB73_91;

BB73_89:
add.s64 %rd626, %rd626, 16;
add.s64 %rd172, %rd166, 16;
ld.global.u64 %rd429, [%rd166+16];
st.local.u64 [%rd146], %rd429;
ld.global.u64 %rd432, [%rd166+24];
st.local.u64 [%rd146+8], %rd432;
mov.u64 %rd625, %rd172;
mov.u64 %rd648, %rd168;

BB73_91:
mov.u64 %rd178, %rd648;
mov.u64 %rd647, %rd649;
mov.u64 %rd176, %rd625;
mov.u64 %rd624, %rd626;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd624, %rd142;
@%p69 bra BB73_94;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd647, %rd139;
@%p71 bra BB73_94;

ld.local.u64 %rd441, [%rd143];
ld.local.u64 %rd442, [%rd146];
setp.ge.s64	%p89, %rd442, %rd441;

BB73_94:
selp.b64	%rd447, %rd143, %rd146, %p89;
ld.local.u64 %rd179, [%rd447];
ld.local.u64 %rd180, [%rd447+8];
@%p89 bra BB73_96;
bra.uni BB73_95;

BB73_96:
add.s64 %rd647, %rd647, 16;
add.s64 %rd184, %rd178, 16;
ld.global.u64 %rd452, [%rd178+16];
st.local.u64 [%rd143], %rd452;
ld.global.u64 %rd455, [%rd178+24];
st.local.u64 [%rd143+8], %rd455;
mov.u64 %rd623, %rd176;
mov.u64 %rd646, %rd184;
bra.uni BB73_97;

BB73_95:
add.s64 %rd624, %rd624, 16;
add.s64 %rd182, %rd176, 16;
ld.global.u64 %rd448, [%rd176+16];
st.local.u64 [%rd146], %rd448;
ld.global.u64 %rd451, [%rd176+24];
st.local.u64 [%rd146+8], %rd451;
mov.u64 %rd623, %rd182;
mov.u64 %rd646, %rd178;

BB73_97:
mov.u64 %rd188, %rd646;
mov.u64 %rd645, %rd647;
mov.u64 %rd186, %rd623;
mov.u64 %rd622, %rd624;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd622, %rd142;
@%p73 bra BB73_100;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd645, %rd139;
@%p75 bra BB73_100;

ld.local.u64 %rd460, [%rd143];
ld.local.u64 %rd461, [%rd146];
setp.ge.s64	%p90, %rd461, %rd460;

BB73_100:
selp.b64	%rd466, %rd143, %rd146, %p90;
ld.local.u64 %rd189, [%rd466];
ld.local.u64 %rd190, [%rd466+8];
@%p90 bra BB73_102;
bra.uni BB73_101;

BB73_102:
add.s64 %rd645, %rd645, 16;
add.s64 %rd194, %rd188, 16;
ld.global.u64 %rd471, [%rd188+16];
st.local.u64 [%rd143], %rd471;
ld.global.u64 %rd474, [%rd188+24];
st.local.u64 [%rd143+8], %rd474;
mov.u64 %rd621, %rd186;
mov.u64 %rd644, %rd194;
bra.uni BB73_103;

BB73_101:
add.s64 %rd622, %rd622, 16;
add.s64 %rd192, %rd186, 16;
ld.global.u64 %rd467, [%rd186+16];
st.local.u64 [%rd146], %rd467;
ld.global.u64 %rd470, [%rd186+24];
st.local.u64 [%rd146+8], %rd470;
mov.u64 %rd621, %rd192;
mov.u64 %rd644, %rd188;

BB73_103:
mov.u64 %rd198, %rd644;
mov.u64 %rd643, %rd645;
mov.u64 %rd196, %rd621;
mov.u64 %rd620, %rd622;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd620, %rd142;
@%p77 bra BB73_106;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd643, %rd139;
@%p79 bra BB73_106;

ld.local.u64 %rd479, [%rd143];
ld.local.u64 %rd480, [%rd146];
setp.ge.s64	%p91, %rd480, %rd479;

BB73_106:
selp.b64	%rd485, %rd143, %rd146, %p91;
ld.local.u64 %rd199, [%rd485];
ld.local.u64 %rd200, [%rd485+8];
@%p91 bra BB73_108;
bra.uni BB73_107;

BB73_108:
add.s64 %rd643, %rd643, 16;
add.s64 %rd204, %rd198, 16;
ld.global.u64 %rd490, [%rd198+16];
st.local.u64 [%rd143], %rd490;
ld.global.u64 %rd493, [%rd198+24];
st.local.u64 [%rd143+8], %rd493;
mov.u64 %rd619, %rd196;
mov.u64 %rd642, %rd204;
bra.uni BB73_109;

BB73_107:
add.s64 %rd620, %rd620, 16;
add.s64 %rd202, %rd196, 16;
ld.global.u64 %rd486, [%rd196+16];
st.local.u64 [%rd146], %rd486;
ld.global.u64 %rd489, [%rd196+24];
st.local.u64 [%rd146+8], %rd489;
mov.u64 %rd619, %rd202;
mov.u64 %rd642, %rd198;

BB73_109:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd620, %rd142;
mov.pred %p92, %p80;
@%p81 bra BB73_112;

setp.ge.u64	%p83, %rd643, %rd139;
mov.pred %p92, %p52;
@%p83 bra BB73_112;

ld.local.u64 %rd498, [%rd143];
ld.local.u64 %rd499, [%rd146];
setp.ge.s64	%p92, %rd499, %rd498;

BB73_112:
selp.b64	%rd504, %rd143, %rd146, %p92;
ld.local.u64 %rd209, [%rd504];
ld.local.u64 %rd210, [%rd504+8];
@%p92 bra BB73_114;
bra.uni BB73_113;

BB73_114:
ld.global.u64 %rd509, [%rd642+16];
st.local.u64 [%rd143], %rd509;
ld.global.u64 %rd512, [%rd642+24];
st.local.u64 [%rd143+8], %rd512;
bra.uni BB73_115;

BB73_113:
ld.global.u64 %rd505, [%rd619+16];
st.local.u64 [%rd146], %rd505;
ld.global.u64 %rd508, [%rd619+24];
st.local.u64 [%rd146+8], %rd508;

BB73_115:
bar.sync 0;
add.s64 %rd515, %rd126, %rd65;
shl.b64 %rd516, %rd515, 4;
add.s64 %rd517, %rd3, %rd516;
st.global.u64 [%rd517], %rd149;
st.global.u64 [%rd517+8], %rd150;
st.global.u64 [%rd517+16], %rd159;
st.global.u64 [%rd517+24], %rd160;
st.global.u64 [%rd517+32], %rd169;
st.global.u64 [%rd517+40], %rd170;
st.global.u64 [%rd517+48], %rd179;
st.global.u64 [%rd517+56], %rd180;
st.global.u64 [%rd517+64], %rd189;
st.global.u64 [%rd517+72], %rd190;
st.global.u64 [%rd517+80], %rd199;
st.global.u64 [%rd517+88], %rd200;
st.global.u64 [%rd517+96], %rd209;
st.global.u64 [%rd517+104], %rd210;
bar.sync 0;
setp.ge.s64	%p84, %rd655, %rd127;
@%p84 bra BB73_118;

mov.u32 %r89, %tid.x;
cvta.to.global.u64 %rd518, %rd224;
mul.wide.u32 %rd654, %r89, 16;
mul.wide.u32 %rd520, %r17, 1792;
shl.b64 %rd521, %rd520, 4;
add.s64 %rd213, %rd518, %rd521;
mul.lo.s64 %rd522, %rd225, %rd310;
shl.b64 %rd523, %rd522, 4;
add.s64 %rd214, %rd3, %rd523;

BB73_117:
add.s64 %rd524, %rd214, %rd654;
ld.global.u64 %rd525, [%rd524];
add.s64 %rd526, %rd213, %rd654;
st.global.u64 [%rd526], %rd525;
ld.global.u64 %rd527, [%rd524+8];
st.global.u64 [%rd526+8], %rd527;
add.s64 %rd654, %rd654, 4096;
add.s64 %rd655, %rd655, 256;
setp.lt.s64	%p85, %rd655, %rd127;
@%p85 bra BB73_117;

BB73_118:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot74[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<80>;
.reg .b64 %rd<595>;


mov.u64 %rd594, __local_depot74;
cvta.local.u64 %SP, %rd594;
ld.param.u64 %rd220, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+40];
ld.param.u64 %rd215, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0];
ld.param.u64 %rd218, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+24];
ld.param.u64 %rd219, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+32];
ld.param.u64 %rd217, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+16];
ld.param.u64 %rd216, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd216;
cvta.to.global.u64 %rd2, %rd217;
cvta.to.global.u64 %rd221, %rd219;
cvt.u32.u64	%r1, %rd218;
cvt.u32.u64	%r17, %rd215;
mov.u32 %r18, %ctaid.x;
mul.wide.u32 %rd222, %r18, 8;
add.s64 %rd223, %rd221, %rd222;
ld.global.u32 %r2, [%rd223];
ld.global.u32 %r19, [%rd223+8];
neg.s32 %r20, %r17;
and.b32 %r3, %r18, %r20;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r79, %r21, %r1;
add.s32 %r22, %r18, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r78, %r26, %r1;
add.s32 %r27, %r17, -1;
and.b32 %r28, %r18, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB74_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r79, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r78, %r32, %r1;

BB74_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd224, %r78;
cvt.s64.s32	%rd3, %r7;
sub.s64 %rd4, %rd224, %rd3;
cvt.s64.s32	%rd225, %r79;
cvt.s64.s32	%rd226, %r33;
sub.s64 %rd5, %rd225, %rd226;
setp.gt.s64	%p16, %rd5, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd593, %r13;
add.s64 %rd227, %rd593, %rd226;
shl.b64 %rd228, %rd227, 3;
add.s64 %rd7, %rd1, %rd228;
add.s64 %rd8, %rd2, %rd228;
@%p16 bra BB74_17;
bra.uni BB74_3;

BB74_17:
ld.global.u64 %rd514, [%rd7];
ld.global.u64 %rd495, [%rd8];
ld.global.u64 %rd515, [%rd7+2048];
ld.global.u64 %rd494, [%rd8+2048];
ld.global.u64 %rd516, [%rd7+4096];
ld.global.u64 %rd493, [%rd8+4096];
ld.global.u64 %rd517, [%rd7+6144];
ld.global.u64 %rd492, [%rd8+6144];
ld.global.u64 %rd518, [%rd7+8192];
ld.global.u64 %rd491, [%rd8+8192];
ld.global.u64 %rd519, [%rd7+10240];
ld.global.u64 %rd490, [%rd8+10240];
ld.global.u64 %rd520, [%rd7+12288];
ld.global.u64 %rd489, [%rd8+12288];
bra.uni BB74_18;

BB74_3:
mov.u64 %rd230, 0;
mov.u64 %rd495, %rd230;
setp.ge.s64	%p17, %rd593, %rd5;
mov.u64 %rd526, %rd230;
@%p17 bra BB74_5;

ld.global.u64 %rd9, [%rd7];
ld.global.u64 %rd495, [%rd8];
mov.u64 %rd526, %rd9;

BB74_5:
mov.u64 %rd502, %rd526;
mov.u64 %rd514, %rd502;
cvt.u32.u64	%r34, %rd593;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd233, %r35;
mov.u64 %rd494, %rd230;
setp.ge.s64	%p18, %rd233, %rd5;
mov.u64 %rd525, %rd230;
@%p18 bra BB74_7;

ld.global.u64 %rd525, [%rd7+2048];
ld.global.u64 %rd494, [%rd8+2048];

BB74_7:
mov.u64 %rd515, %rd525;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd236, %r36;
mov.u64 %rd493, %rd230;
setp.ge.s64	%p19, %rd236, %rd5;
mov.u64 %rd524, %rd230;
@%p19 bra BB74_9;

ld.global.u64 %rd524, [%rd7+4096];
ld.global.u64 %rd493, [%rd8+4096];

BB74_9:
mov.u64 %rd516, %rd524;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd239, %r37;
mov.u64 %rd492, %rd230;
setp.ge.s64	%p20, %rd239, %rd5;
mov.u64 %rd523, %rd230;
@%p20 bra BB74_11;

ld.global.u64 %rd523, [%rd7+6144];
ld.global.u64 %rd492, [%rd8+6144];

BB74_11:
mov.u64 %rd517, %rd523;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd242, %r38;
mov.u64 %rd491, %rd230;
setp.ge.s64	%p21, %rd242, %rd5;
mov.u64 %rd522, %rd230;
@%p21 bra BB74_13;

ld.global.u64 %rd522, [%rd7+8192];
ld.global.u64 %rd491, [%rd8+8192];

BB74_13:
mov.u64 %rd518, %rd522;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd245, %r39;
mov.u64 %rd490, %rd230;
setp.ge.s64	%p22, %rd245, %rd5;
mov.u64 %rd521, %rd230;
@%p22 bra BB74_15;

ld.global.u64 %rd521, [%rd7+10240];
ld.global.u64 %rd490, [%rd8+10240];

BB74_15:
mov.u64 %rd519, %rd521;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd248, %r40;
mov.u64 %rd489, %rd230;
setp.ge.s64	%p23, %rd248, %rd5;
mov.u64 %rd520, %rd230;
@%p23 bra BB74_18;

ld.global.u64 %rd520, [%rd7+12288];
ld.global.u64 %rd489, [%rd8+12288];

BB74_18:
@%p16 bra BB74_33;
bra.uni BB74_19;

BB74_33:
mul.wide.u32 %rd277, %r13, 16;
mov.u64 %rd278, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd279, %rd278, %rd277;
st.shared.u64 [%rd279], %rd514;
st.shared.u64 [%rd279+8], %rd495;
st.shared.u64 [%rd279+4096], %rd515;
st.shared.u64 [%rd279+4104], %rd494;
st.shared.u64 [%rd279+8192], %rd516;
st.shared.u64 [%rd279+8200], %rd493;
st.shared.u64 [%rd279+12288], %rd517;
st.shared.u64 [%rd279+12296], %rd492;
st.shared.u64 [%rd279+16384], %rd518;
st.shared.u64 [%rd279+16392], %rd491;
st.shared.u64 [%rd279+20480], %rd519;
st.shared.u64 [%rd279+20488], %rd490;
st.shared.u64 [%rd279+24576], %rd520;
st.shared.u64 [%rd279+24584], %rd489;
bra.uni BB74_34;

BB74_19:
setp.ge.s64	%p25, %rd593, %rd5;
@%p25 bra BB74_21;

mul.wide.u32 %rd250, %r13, 16;
mov.u64 %rd251, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd252, %rd251, %rd250;
st.shared.u64 [%rd252], %rd514;
st.shared.u64 [%rd252+8], %rd495;

BB74_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd253, %r44;
setp.ge.s64	%p26, %rd253, %rd5;
@%p26 bra BB74_23;

mul.wide.u32 %rd254, %r13, 16;
mov.u64 %rd255, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd256, %rd255, %rd254;
st.shared.u64 [%rd256+4096], %rd515;
st.shared.u64 [%rd256+4104], %rd494;

BB74_23:
add.s32 %r47, %r13, 512;
cvt.u64.u32	%rd257, %r47;
setp.ge.s64	%p27, %rd257, %rd5;
@%p27 bra BB74_25;

mul.wide.u32 %rd258, %r13, 16;
mov.u64 %rd259, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd260, %rd259, %rd258;
st.shared.u64 [%rd260+8192], %rd516;
st.shared.u64 [%rd260+8200], %rd493;

BB74_25:
add.s32 %r50, %r13, 768;
cvt.u64.u32	%rd261, %r50;
setp.ge.s64	%p28, %rd261, %rd5;
@%p28 bra BB74_27;

mul.wide.u32 %rd262, %r13, 16;
mov.u64 %rd263, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd264, %rd263, %rd262;
st.shared.u64 [%rd264+12288], %rd517;
st.shared.u64 [%rd264+12296], %rd492;

BB74_27:
add.s32 %r53, %r13, 1024;
cvt.u64.u32	%rd265, %r53;
setp.ge.s64	%p29, %rd265, %rd5;
@%p29 bra BB74_29;

mul.wide.u32 %rd266, %r13, 16;
mov.u64 %rd267, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd268, %rd267, %rd266;
st.shared.u64 [%rd268+16384], %rd518;
st.shared.u64 [%rd268+16392], %rd491;

BB74_29:
add.s32 %r56, %r13, 1280;
cvt.u64.u32	%rd269, %r56;
setp.ge.s64	%p30, %rd269, %rd5;
@%p30 bra BB74_31;

mul.wide.u32 %rd270, %r13, 16;
mov.u64 %rd271, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd272, %rd271, %rd270;
st.shared.u64 [%rd272+20480], %rd519;
st.shared.u64 [%rd272+20488], %rd490;

BB74_31:
add.s32 %r59, %r13, 1536;
cvt.u64.u32	%rd273, %r59;
setp.ge.s64	%p31, %rd273, %rd5;
@%p31 bra BB74_34;

mul.wide.u32 %rd274, %r13, 16;
mov.u64 %rd275, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd276, %rd275, %rd274;
st.shared.u64 [%rd276+24576], %rd520;
st.shared.u64 [%rd276+24584], %rd489;

BB74_34:
setp.gt.s64	%p32, %rd4, 1791;
add.s64 %rd280, %rd593, %rd3;
shl.b64 %rd281, %rd280, 3;
add.s64 %rd64, %rd1, %rd281;
add.s64 %rd65, %rd2, %rd281;
@%p32 bra BB74_49;
bra.uni BB74_35;

BB74_49:
ld.global.u64 %rd552, [%rd64];
ld.global.u64 %rd533, [%rd65];
ld.global.u64 %rd553, [%rd64+2048];
ld.global.u64 %rd532, [%rd65+2048];
ld.global.u64 %rd554, [%rd64+4096];
ld.global.u64 %rd531, [%rd65+4096];
ld.global.u64 %rd555, [%rd64+6144];
ld.global.u64 %rd530, [%rd65+6144];
ld.global.u64 %rd556, [%rd64+8192];
ld.global.u64 %rd529, [%rd65+8192];
ld.global.u64 %rd557, [%rd64+10240];
ld.global.u64 %rd528, [%rd65+10240];
ld.global.u64 %rd558, [%rd64+12288];
ld.global.u64 %rd527, [%rd65+12288];
bra.uni BB74_50;

BB74_35:
mov.u64 %rd283, 0;
mov.u64 %rd533, %rd283;
setp.ge.s64	%p33, %rd593, %rd4;
mov.u64 %rd564, %rd283;
@%p33 bra BB74_37;

ld.global.u64 %rd66, [%rd64];
ld.global.u64 %rd533, [%rd65];
mov.u64 %rd564, %rd66;

BB74_37:
mov.u64 %rd540, %rd564;
mov.u64 %rd552, %rd540;
cvt.u32.u64	%r62, %rd593;
add.s32 %r63, %r62, 256;
cvt.u64.u32	%rd286, %r63;
mov.u64 %rd532, %rd283;
setp.ge.s64	%p34, %rd286, %rd4;
mov.u64 %rd563, %rd283;
@%p34 bra BB74_39;

ld.global.u64 %rd563, [%rd64+2048];
ld.global.u64 %rd532, [%rd65+2048];

BB74_39:
mov.u64 %rd553, %rd563;
add.s32 %r64, %r13, 512;
cvt.u64.u32	%rd289, %r64;
mov.u64 %rd531, %rd283;
setp.ge.s64	%p35, %rd289, %rd4;
mov.u64 %rd562, %rd283;
@%p35 bra BB74_41;

ld.global.u64 %rd562, [%rd64+4096];
ld.global.u64 %rd531, [%rd65+4096];

BB74_41:
mov.u64 %rd554, %rd562;
add.s32 %r65, %r13, 768;
cvt.u64.u32	%rd292, %r65;
mov.u64 %rd530, %rd283;
setp.ge.s64	%p36, %rd292, %rd4;
mov.u64 %rd561, %rd283;
@%p36 bra BB74_43;

ld.global.u64 %rd561, [%rd64+6144];
ld.global.u64 %rd530, [%rd65+6144];

BB74_43:
mov.u64 %rd555, %rd561;
add.s32 %r66, %r13, 1024;
cvt.u64.u32	%rd295, %r66;
mov.u64 %rd529, %rd283;
setp.ge.s64	%p37, %rd295, %rd4;
mov.u64 %rd560, %rd283;
@%p37 bra BB74_45;

ld.global.u64 %rd560, [%rd64+8192];
ld.global.u64 %rd529, [%rd65+8192];

BB74_45:
mov.u64 %rd556, %rd560;
add.s32 %r67, %r13, 1280;
cvt.u64.u32	%rd298, %r67;
mov.u64 %rd528, %rd283;
setp.ge.s64	%p38, %rd298, %rd4;
mov.u64 %rd559, %rd283;
@%p38 bra BB74_47;

ld.global.u64 %rd559, [%rd64+10240];
ld.global.u64 %rd528, [%rd65+10240];

BB74_47:
mov.u64 %rd557, %rd559;
add.s32 %r68, %r13, 1536;
cvt.u64.u32	%rd301, %r68;
mov.u64 %rd527, %rd283;
setp.ge.s64	%p39, %rd301, %rd4;
mov.u64 %rd558, %rd283;
@%p39 bra BB74_50;

ld.global.u64 %rd558, [%rd64+12288];
ld.global.u64 %rd527, [%rd65+12288];

BB74_50:
add.s64 %rd302, %rd593, %rd5;
shl.b64 %rd303, %rd302, 4;
mov.u64 %rd304, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd121, %rd304, %rd303;
@%p32 bra BB74_64;
bra.uni BB74_51;

BB74_64:
st.shared.u64 [%rd121], %rd552;
st.shared.u64 [%rd121+8], %rd533;
st.shared.u64 [%rd121+4096], %rd553;
st.shared.u64 [%rd121+4104], %rd532;
st.shared.u64 [%rd121+8192], %rd554;
st.shared.u64 [%rd121+8200], %rd531;
st.shared.u64 [%rd121+12288], %rd555;
st.shared.u64 [%rd121+12296], %rd530;
st.shared.u64 [%rd121+16384], %rd556;
st.shared.u64 [%rd121+16392], %rd529;
st.shared.u64 [%rd121+20480], %rd557;
st.shared.u64 [%rd121+20488], %rd528;
bra.uni BB74_65;

BB74_51:
setp.ge.s64	%p41, %rd593, %rd4;
@%p41 bra BB74_53;

st.shared.u64 [%rd121], %rd552;
st.shared.u64 [%rd121+8], %rd533;

BB74_53:
cvt.u32.u64	%r69, %rd593;
add.s32 %r70, %r69, 256;
cvt.u64.u32	%rd305, %r70;
setp.ge.s64	%p42, %rd305, %rd4;
@%p42 bra BB74_55;

st.shared.u64 [%rd121+4096], %rd553;
st.shared.u64 [%rd121+4104], %rd532;

BB74_55:
add.s32 %r71, %r13, 512;
cvt.u64.u32	%rd306, %r71;
setp.ge.s64	%p43, %rd306, %rd4;
@%p43 bra BB74_57;

st.shared.u64 [%rd121+8192], %rd554;
st.shared.u64 [%rd121+8200], %rd531;

BB74_57:
add.s32 %r72, %r13, 768;
cvt.u64.u32	%rd307, %r72;
setp.ge.s64	%p44, %rd307, %rd4;
@%p44 bra BB74_59;

st.shared.u64 [%rd121+12288], %rd555;
st.shared.u64 [%rd121+12296], %rd530;

BB74_59:
add.s32 %r73, %r13, 1024;
cvt.u64.u32	%rd308, %r73;
setp.ge.s64	%p45, %rd308, %rd4;
@%p45 bra BB74_61;

st.shared.u64 [%rd121+16384], %rd556;
st.shared.u64 [%rd121+16392], %rd529;

BB74_61:
add.s32 %r74, %r13, 1280;
cvt.u64.u32	%rd309, %r74;
setp.ge.s64	%p46, %rd309, %rd4;
@%p46 bra BB74_63;

st.shared.u64 [%rd121+20480], %rd557;
st.shared.u64 [%rd121+20488], %rd528;

BB74_63:
add.s32 %r75, %r13, 1536;
cvt.u64.u32	%rd310, %r75;
setp.ge.s64	%p47, %rd310, %rd4;
@%p47 bra BB74_66;

BB74_65:
st.shared.u64 [%rd121+24576], %rd558;
st.shared.u64 [%rd121+24584], %rd527;

BB74_66:
bar.sync 0;
mul.lo.s32 %r76, %r13, 7;
cvt.u64.u32	%rd122, %r76;
add.s64 %rd123, %rd5, %rd4;
min.s64 %rd124, %rd122, %rd123;
setp.lt.s64	%p48, %rd124, %rd4;
sub.s64 %rd311, %rd124, %rd4;
selp.b64	%rd566, 0, %rd311, %p48;
min.s64 %rd565, %rd5, %rd124;
setp.ge.s64	%p49, %rd566, %rd565;
@%p49 bra BB74_69;

add.s64 %rd312, %rd5, %rd124;
add.s64 %rd127, %rd312, -1;

BB74_68:
add.s64 %rd313, %rd565, %rd566;
shr.s64 %rd314, %rd313, 1;
sub.s64 %rd315, %rd127, %rd314;
shl.b64 %rd316, %rd315, 4;
add.s64 %rd318, %rd304, %rd316;
shl.b64 %rd319, %rd314, 4;
add.s64 %rd320, %rd304, %rd319;
ld.shared.u64 %rd321, [%rd320];
ld.shared.u64 %rd322, [%rd318];
setp.lt.s64	%p50, %rd322, %rd321;
add.s64 %rd323, %rd314, 1;
selp.b64	%rd566, %rd566, %rd323, %p50;
selp.b64	%rd565, %rd314, %rd565, %p50;
setp.lt.s64	%p51, %rd566, %rd565;
@%p51 bra BB74_68;

BB74_69:
shl.b64 %rd324, %rd566, 4;
add.s64 %rd135, %rd304, %rd324;
mov.u64 %rd579, %rd135;
shl.b64 %rd326, %rd5, 4;
add.s64 %rd136, %rd304, %rd326;
add.s64 %rd327, %rd124, %rd5;
sub.s64 %rd137, %rd327, %rd566;
shl.b64 %rd328, %rd137, 4;
add.s64 %rd140, %rd304, %rd328;
mov.u64 %rd567, %rd140;
ld.shared.u64 %rd329, [%rd135];
ld.shared.u64 %rd330, [%rd135+8];
add.u64 %rd331, %SP, 0;
cvta.to.local.u64 %rd332, %rd331;
st.local.u64 [%rd332+8], %rd330;
st.local.u64 [%rd332], %rd329;
ld.shared.u64 %rd333, [%rd140];
ld.shared.u64 %rd334, [%rd140+8];
add.u64 %rd335, %SP, 16;
cvta.to.local.u64 %rd336, %rd335;
st.local.u64 [%rd336+8], %rd334;
st.local.u64 [%rd336], %rd333;
shl.b64 %rd337, %rd123, 4;
add.s64 %rd141, %rd304, %rd337;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd140, %rd141;
@%p53 bra BB74_72;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd135, %rd136;
@%p55 bra BB74_72;

ld.local.u64 %rd342, [%rd332];
ld.local.u64 %rd343, [%rd336];
setp.ge.s64	%p82, %rd343, %rd342;

BB74_72:
selp.b64	%rd348, %rd332, %rd336, %p82;
ld.local.u64 %rd142, [%rd348];
ld.local.u64 %rd143, [%rd348+8];
@%p82 bra BB74_74;
bra.uni BB74_73;

BB74_74:
mov.u64 %rd578, %rd140;
add.s64 %rd358, %rd324, %rd304;
add.s64 %rd579, %rd358, 16;
mov.u64 %rd590, %rd579;
ld.shared.u64 %rd359, [%rd135+16];
ld.shared.u64 %rd362, [%rd135+24];
st.local.u64 [%rd332], %rd359;
st.local.u64 [%rd332+8], %rd362;
bra.uni BB74_75;

BB74_73:
mov.u64 %rd590, %rd135;
add.s64 %rd351, %rd328, %rd304;
add.s64 %rd567, %rd351, 16;
mov.u64 %rd578, %rd567;
ld.shared.u64 %rd352, [%rd140+16];
ld.shared.u64 %rd355, [%rd140+24];
st.local.u64 [%rd336], %rd352;
st.local.u64 [%rd336+8], %rd355;

BB74_75:
mov.u64 %rd153, %rd590;
mov.u64 %rd151, %rd578;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd567, %rd141;
@%p57 bra BB74_78;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd579, %rd136;
@%p59 bra BB74_78;

ld.local.u64 %rd367, [%rd332];
ld.local.u64 %rd368, [%rd336];
setp.ge.s64	%p83, %rd368, %rd367;

BB74_78:
selp.b64	%rd373, %rd332, %rd336, %p83;
ld.local.u64 %rd154, [%rd373];
ld.local.u64 %rd155, [%rd373+8];
@%p83 bra BB74_80;
bra.uni BB74_79;

BB74_80:
add.s64 %rd579, %rd579, 16;
add.s64 %rd159, %rd153, 16;
ld.shared.u64 %rd378, [%rd153+16];
ld.shared.u64 %rd381, [%rd153+24];
st.local.u64 [%rd332], %rd378;
st.local.u64 [%rd332+8], %rd381;
mov.u64 %rd577, %rd151;
mov.u64 %rd589, %rd159;
bra.uni BB74_81;

BB74_79:
add.s64 %rd567, %rd567, 16;
add.s64 %rd157, %rd151, 16;
ld.shared.u64 %rd374, [%rd151+16];
ld.shared.u64 %rd377, [%rd151+24];
st.local.u64 [%rd336], %rd374;
st.local.u64 [%rd336+8], %rd377;
mov.u64 %rd577, %rd157;
mov.u64 %rd589, %rd153;

BB74_81:
mov.u64 %rd163, %rd589;
mov.u64 %rd161, %rd577;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd567, %rd141;
@%p61 bra BB74_84;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd579, %rd136;
@%p63 bra BB74_84;

ld.local.u64 %rd386, [%rd332];
ld.local.u64 %rd387, [%rd336];
setp.ge.s64	%p84, %rd387, %rd386;

BB74_84:
selp.b64	%rd392, %rd332, %rd336, %p84;
ld.local.u64 %rd164, [%rd392];
ld.local.u64 %rd165, [%rd392+8];
@%p84 bra BB74_86;
bra.uni BB74_85;

BB74_86:
add.s64 %rd579, %rd579, 16;
add.s64 %rd169, %rd163, 16;
ld.shared.u64 %rd397, [%rd163+16];
st.local.u64 [%rd332], %rd397;
ld.shared.u64 %rd400, [%rd163+24];
st.local.u64 [%rd332+8], %rd400;
mov.u64 %rd576, %rd161;
mov.u64 %rd588, %rd169;
bra.uni BB74_87;

BB74_85:
add.s64 %rd567, %rd567, 16;
add.s64 %rd167, %rd161, 16;
ld.shared.u64 %rd393, [%rd161+16];
st.local.u64 [%rd336], %rd393;
ld.shared.u64 %rd396, [%rd161+24];
st.local.u64 [%rd336+8], %rd396;
mov.u64 %rd576, %rd167;
mov.u64 %rd588, %rd163;

BB74_87:
mov.u64 %rd173, %rd588;
mov.u64 %rd171, %rd576;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd567, %rd141;
@%p65 bra BB74_90;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd579, %rd136;
@%p67 bra BB74_90;

ld.local.u64 %rd405, [%rd332];
ld.local.u64 %rd406, [%rd336];
setp.ge.s64	%p85, %rd406, %rd405;

BB74_90:
selp.b64	%rd411, %rd332, %rd336, %p85;
ld.local.u64 %rd174, [%rd411];
ld.local.u64 %rd175, [%rd411+8];
@%p85 bra BB74_92;
bra.uni BB74_91;

BB74_92:
add.s64 %rd579, %rd579, 16;
add.s64 %rd179, %rd173, 16;
ld.shared.u64 %rd416, [%rd173+16];
st.local.u64 [%rd332], %rd416;
ld.shared.u64 %rd419, [%rd173+24];
st.local.u64 [%rd332+8], %rd419;
mov.u64 %rd575, %rd171;
mov.u64 %rd587, %rd179;
bra.uni BB74_93;

BB74_91:
add.s64 %rd567, %rd567, 16;
add.s64 %rd177, %rd171, 16;
ld.shared.u64 %rd412, [%rd171+16];
st.local.u64 [%rd336], %rd412;
ld.shared.u64 %rd415, [%rd171+24];
st.local.u64 [%rd336+8], %rd415;
mov.u64 %rd575, %rd177;
mov.u64 %rd587, %rd173;

BB74_93:
mov.u64 %rd183, %rd587;
mov.u64 %rd181, %rd575;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd567, %rd141;
@%p69 bra BB74_96;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd579, %rd136;
@%p71 bra BB74_96;

ld.local.u64 %rd424, [%rd332];
ld.local.u64 %rd425, [%rd336];
setp.ge.s64	%p86, %rd425, %rd424;

BB74_96:
selp.b64	%rd430, %rd332, %rd336, %p86;
ld.local.u64 %rd184, [%rd430];
ld.local.u64 %rd185, [%rd430+8];
@%p86 bra BB74_98;
bra.uni BB74_97;

BB74_98:
add.s64 %rd579, %rd579, 16;
add.s64 %rd189, %rd183, 16;
ld.shared.u64 %rd435, [%rd183+16];
st.local.u64 [%rd332], %rd435;
ld.shared.u64 %rd438, [%rd183+24];
st.local.u64 [%rd332+8], %rd438;
mov.u64 %rd574, %rd181;
mov.u64 %rd586, %rd189;
bra.uni BB74_99;

BB74_97:
add.s64 %rd567, %rd567, 16;
add.s64 %rd187, %rd181, 16;
ld.shared.u64 %rd431, [%rd181+16];
st.local.u64 [%rd336], %rd431;
ld.shared.u64 %rd434, [%rd181+24];
st.local.u64 [%rd336+8], %rd434;
mov.u64 %rd574, %rd187;
mov.u64 %rd586, %rd183;

BB74_99:
mov.u64 %rd193, %rd586;
mov.u64 %rd191, %rd574;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd567, %rd141;
@%p73 bra BB74_102;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd579, %rd136;
@%p75 bra BB74_102;

ld.local.u64 %rd443, [%rd332];
ld.local.u64 %rd444, [%rd336];
setp.ge.s64	%p87, %rd444, %rd443;

BB74_102:
selp.b64	%rd449, %rd332, %rd336, %p87;
ld.local.u64 %rd194, [%rd449];
ld.local.u64 %rd195, [%rd449+8];
@%p87 bra BB74_104;
bra.uni BB74_103;

BB74_104:
add.s64 %rd579, %rd579, 16;
add.s64 %rd199, %rd193, 16;
ld.shared.u64 %rd454, [%rd193+16];
st.local.u64 [%rd332], %rd454;
ld.shared.u64 %rd457, [%rd193+24];
st.local.u64 [%rd332+8], %rd457;
mov.u64 %rd573, %rd191;
mov.u64 %rd585, %rd199;
bra.uni BB74_105;

BB74_103:
add.s64 %rd567, %rd567, 16;
add.s64 %rd197, %rd191, 16;
ld.shared.u64 %rd450, [%rd191+16];
st.local.u64 [%rd336], %rd450;
ld.shared.u64 %rd453, [%rd191+24];
st.local.u64 [%rd336+8], %rd453;
mov.u64 %rd573, %rd197;
mov.u64 %rd585, %rd193;

BB74_105:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd567, %rd141;
@%p77 bra BB74_108;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd579, %rd136;
@%p79 bra BB74_108;

ld.local.u64 %rd462, [%rd332];
ld.local.u64 %rd463, [%rd336];
setp.ge.s64	%p88, %rd463, %rd462;

BB74_108:
selp.b64	%rd468, %rd332, %rd336, %p88;
ld.local.u64 %rd204, [%rd468];
ld.local.u64 %rd205, [%rd468+8];
@%p88 bra BB74_110;
bra.uni BB74_109;

BB74_110:
ld.shared.u64 %rd473, [%rd585+16];
st.local.u64 [%rd332], %rd473;
ld.shared.u64 %rd476, [%rd585+24];
st.local.u64 [%rd332+8], %rd476;
bra.uni BB74_111;

BB74_109:
ld.shared.u64 %rd469, [%rd573+16];
st.local.u64 [%rd336], %rd469;
ld.shared.u64 %rd472, [%rd573+24];
st.local.u64 [%rd336+8], %rd472;

BB74_111:
bar.sync 0;
shl.b64 %rd477, %rd122, 4;
add.s64 %rd479, %rd304, %rd477;
st.shared.u64 [%rd479], %rd142;
st.shared.u64 [%rd479+8], %rd143;
st.shared.u64 [%rd479+16], %rd154;
st.shared.u64 [%rd479+24], %rd155;
st.shared.u64 [%rd479+32], %rd164;
st.shared.u64 [%rd479+40], %rd165;
st.shared.u64 [%rd479+48], %rd174;
st.shared.u64 [%rd479+56], %rd175;
st.shared.u64 [%rd479+64], %rd184;
st.shared.u64 [%rd479+72], %rd185;
st.shared.u64 [%rd479+80], %rd194;
st.shared.u64 [%rd479+88], %rd195;
st.shared.u64 [%rd479+96], %rd204;
st.shared.u64 [%rd479+104], %rd205;
bar.sync 0;
setp.ge.s64	%p80, %rd593, %rd123;
@%p80 bra BB74_114;

cvta.to.global.u64 %rd480, %rd220;
cvt.u64.u32	%rd481, %r13;
mul.wide.u32 %rd482, %r13, 16;
add.s64 %rd592, %rd304, %rd482;
mul.wide.u32 %rd484, %r18, 1792;
add.s64 %rd485, %rd484, %rd481;
shl.b64 %rd486, %rd485, 4;
add.s64 %rd591, %rd480, %rd486;

BB74_113:
ld.shared.u64 %rd487, [%rd592];
ld.shared.u64 %rd488, [%rd592+8];
st.global.u64 [%rd591], %rd487;
st.global.u64 [%rd591+8], %rd488;
add.s64 %rd592, %rd592, 4096;
add.s64 %rd591, %rd591, 4096;
add.s64 %rd593, %rd593, 256;
setp.lt.s64	%p81, %rd593, %rd123;
@%p81 bra BB74_113;

BB74_114:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot75[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<94>;
.reg .b16 %rs<4>;
.reg .b32 %r<102>;
.reg .b64 %rd<665>;


mov.u64 %rd664, __local_depot75;
cvta.local.u64 %SP, %rd664;
ld.param.u64 %rd225, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+56];
ld.param.u64 %rd224, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+40];
ld.param.u64 %rd223, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+32];
ld.param.u64 %rd219, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0];
ld.param.u64 %rd221, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+16];
ld.param.u64 %rd226, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+64];
ld.param.u64 %rd222, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+24];
ld.param.u64 %rd220, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd220;
cvta.to.global.u64 %rd227, %rd222;
cvta.to.global.u64 %rd2, %rd226;
mov.u32 %r16, %ctaid.x;
cvt.u32.u64	%r1, %rd221;
cvt.u32.u64	%r17, %rd219;
mul.wide.u32 %rd228, %r16, 8;
add.s64 %rd229, %rd227, %rd228;
ld.global.u32 %r2, [%rd229];
ld.global.u32 %r18, [%rd229+8];
neg.s32 %r19, %r17;
and.b32 %r3, %r16, %r19;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r20, %r18, %r5;
min.s32 %r101, %r20, %r1;
add.s32 %r21, %r16, %r4;
mul.lo.s32 %r22, %r21, 1792;
sub.s32 %r23, %r22, %r2;
min.s32 %r7, %r23, %r1;
add.s32 %r24, %r22, 1792;
sub.s32 %r25, %r24, %r18;
min.s32 %r100, %r25, %r1;
add.s32 %r26, %r17, -1;
and.b32 %r27, %r16, %r26;
setp.ne.s32	%p15, %r26, %r27;
@%p15 bra BB75_2;

add.s32 %r28, %r3, %r4;
mul.lo.s32 %r29, %r28, 1792;
min.s32 %r101, %r29, %r1;
mad.lo.s32 %r30, %r4, 2, %r3;
mul.lo.s32 %r31, %r30, 1792;
min.s32 %r100, %r31, %r1;

BB75_2:
add.s32 %r32, %r5, %r2;
cvt.s64.s32	%rd230, %r100;
cvt.s64.s32	%rd3, %r7;
sub.s64 %rd4, %rd230, %rd3;
cvt.s64.s32	%rd231, %r101;
cvt.s64.s32	%rd232, %r32;
sub.s64 %rd5, %rd231, %rd232;
setp.gt.s64	%p16, %rd5, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd663, %r13;
add.s64 %rd233, %rd663, %rd232;
shl.b64 %rd234, %rd233, 4;
add.s64 %rd7, %rd1, %rd234;
@%p16 bra BB75_17;
bra.uni BB75_3;

BB75_17:
ld.global.u64 %rd559, [%rd7];
ld.global.u64 %rd540, [%rd7+8];
ld.global.u64 %rd560, [%rd7+4096];
ld.global.u64 %rd539, [%rd7+4104];
ld.global.u64 %rd561, [%rd7+8192];
ld.global.u64 %rd538, [%rd7+8200];
ld.global.u64 %rd562, [%rd7+12288];
ld.global.u64 %rd537, [%rd7+12296];
ld.global.u64 %rd563, [%rd7+16384];
ld.global.u64 %rd536, [%rd7+16392];
ld.global.u64 %rd564, [%rd7+20480];
ld.global.u64 %rd535, [%rd7+20488];
ld.global.u64 %rd565, [%rd7+24576];
ld.global.u64 %rd534, [%rd7+24584];
bra.uni BB75_18;

BB75_3:
mov.u64 %rd236, 0;
mov.u64 %rd540, %rd236;
setp.ge.s64	%p17, %rd663, %rd5;
mov.u64 %rd571, %rd236;
@%p17 bra BB75_5;

ld.global.u64 %rd8, [%rd7];
ld.global.u64 %rd540, [%rd7+8];
mov.u64 %rd571, %rd8;

BB75_5:
mov.u64 %rd547, %rd571;
mov.u64 %rd559, %rd547;
cvt.u32.u64	%r33, %rd663;
add.s32 %r34, %r33, 256;
cvt.u64.u32	%rd239, %r34;
mov.u64 %rd539, %rd236;
setp.ge.s64	%p18, %rd239, %rd5;
mov.u64 %rd570, %rd236;
@%p18 bra BB75_7;

ld.global.u64 %rd570, [%rd7+4096];
ld.global.u64 %rd539, [%rd7+4104];

BB75_7:
mov.u64 %rd560, %rd570;
add.s32 %r35, %r13, 512;
cvt.u64.u32	%rd242, %r35;
mov.u64 %rd538, %rd236;
setp.ge.s64	%p19, %rd242, %rd5;
mov.u64 %rd569, %rd236;
@%p19 bra BB75_9;

ld.global.u64 %rd569, [%rd7+8192];
ld.global.u64 %rd538, [%rd7+8200];

BB75_9:
mov.u64 %rd561, %rd569;
add.s32 %r36, %r13, 768;
cvt.u64.u32	%rd245, %r36;
mov.u64 %rd537, %rd236;
setp.ge.s64	%p20, %rd245, %rd5;
mov.u64 %rd568, %rd236;
@%p20 bra BB75_11;

ld.global.u64 %rd568, [%rd7+12288];
ld.global.u64 %rd537, [%rd7+12296];

BB75_11:
mov.u64 %rd562, %rd568;
add.s32 %r37, %r13, 1024;
cvt.u64.u32	%rd248, %r37;
mov.u64 %rd536, %rd236;
setp.ge.s64	%p21, %rd248, %rd5;
mov.u64 %rd567, %rd236;
@%p21 bra BB75_13;

ld.global.u64 %rd567, [%rd7+16384];
ld.global.u64 %rd536, [%rd7+16392];

BB75_13:
mov.u64 %rd563, %rd567;
add.s32 %r38, %r13, 1280;
cvt.u64.u32	%rd251, %r38;
mov.u64 %rd535, %rd236;
setp.ge.s64	%p22, %rd251, %rd5;
mov.u64 %rd566, %rd236;
@%p22 bra BB75_15;

ld.global.u64 %rd566, [%rd7+20480];
ld.global.u64 %rd535, [%rd7+20488];

BB75_15:
mov.u64 %rd564, %rd566;
add.s32 %r39, %r13, 1536;
cvt.u64.u32	%rd254, %r39;
mov.u64 %rd534, %rd236;
setp.ge.s64	%p23, %rd254, %rd5;
mov.u64 %rd565, %rd236;
@%p23 bra BB75_18;

ld.global.u64 %rd565, [%rd7+24576];
ld.global.u64 %rd534, [%rd7+24584];

BB75_18:
@%p16 bra BB75_33;
bra.uni BB75_19;

BB75_33:
cvt.u64.u32	%rd304, %r13;
cvt.u64.u32	%rd305, %r16;
mul.lo.s64 %rd306, %rd305, %rd225;
add.s64 %rd307, %rd304, %rd306;
shl.b64 %rd308, %rd307, 4;
add.s64 %rd309, %rd2, %rd308;
st.global.u64 [%rd309], %rd559;
st.global.u64 [%rd309+8], %rd540;
st.global.u64 [%rd309+4096], %rd560;
st.global.u64 [%rd309+4104], %rd539;
st.global.u64 [%rd309+8192], %rd561;
st.global.u64 [%rd309+8200], %rd538;
st.global.u64 [%rd309+12288], %rd562;
st.global.u64 [%rd309+12296], %rd537;
st.global.u64 [%rd309+16384], %rd563;
st.global.u64 [%rd309+16392], %rd536;
st.global.u64 [%rd309+20480], %rd564;
st.global.u64 [%rd309+20488], %rd535;
st.global.u64 [%rd309+24576], %rd565;
st.global.u64 [%rd309+24584], %rd534;
bra.uni BB75_34;

BB75_19:
setp.ge.s64	%p25, %rd663, %rd5;
@%p25 bra BB75_21;

cvt.u64.u32	%rd257, %r16;
mul.lo.s64 %rd258, %rd257, %rd225;
add.s64 %rd259, %rd663, %rd258;
shl.b64 %rd260, %rd259, 4;
add.s64 %rd261, %rd2, %rd260;
st.global.u64 [%rd261], %rd559;
st.global.u64 [%rd261+8], %rd540;

BB75_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd262, %r44;
setp.ge.s64	%p26, %rd262, %rd5;
@%p26 bra BB75_23;

cvt.u64.u32	%rd264, %r16;
mul.lo.s64 %rd265, %rd264, %rd225;
add.s64 %rd266, %rd663, %rd265;
shl.b64 %rd267, %rd266, 4;
add.s64 %rd268, %rd2, %rd267;
st.global.u64 [%rd268+4096], %rd560;
st.global.u64 [%rd268+4104], %rd539;

BB75_23:
add.s32 %r48, %r13, 512;
cvt.u64.u32	%rd269, %r48;
setp.ge.s64	%p27, %rd269, %rd5;
@%p27 bra BB75_25;

cvt.u64.u32	%rd271, %r16;
mul.lo.s64 %rd272, %rd271, %rd225;
add.s64 %rd273, %rd663, %rd272;
shl.b64 %rd274, %rd273, 4;
add.s64 %rd275, %rd2, %rd274;
st.global.u64 [%rd275+8192], %rd561;
st.global.u64 [%rd275+8200], %rd538;

BB75_25:
add.s32 %r52, %r13, 768;
cvt.u64.u32	%rd276, %r52;
setp.ge.s64	%p28, %rd276, %rd5;
@%p28 bra BB75_27;

cvt.u64.u32	%rd278, %r16;
mul.lo.s64 %rd279, %rd278, %rd225;
add.s64 %rd280, %rd663, %rd279;
shl.b64 %rd281, %rd280, 4;
add.s64 %rd282, %rd2, %rd281;
st.global.u64 [%rd282+12288], %rd562;
st.global.u64 [%rd282+12296], %rd537;

BB75_27:
add.s32 %r56, %r13, 1024;
cvt.u64.u32	%rd283, %r56;
setp.ge.s64	%p29, %rd283, %rd5;
@%p29 bra BB75_29;

cvt.u64.u32	%rd285, %r16;
mul.lo.s64 %rd286, %rd285, %rd225;
add.s64 %rd287, %rd663, %rd286;
shl.b64 %rd288, %rd287, 4;
add.s64 %rd289, %rd2, %rd288;
st.global.u64 [%rd289+16384], %rd563;
st.global.u64 [%rd289+16392], %rd536;

BB75_29:
add.s32 %r60, %r13, 1280;
cvt.u64.u32	%rd290, %r60;
setp.ge.s64	%p30, %rd290, %rd5;
@%p30 bra BB75_31;

cvt.u64.u32	%rd292, %r16;
mul.lo.s64 %rd293, %rd292, %rd225;
add.s64 %rd294, %rd663, %rd293;
shl.b64 %rd295, %rd294, 4;
add.s64 %rd296, %rd2, %rd295;
st.global.u64 [%rd296+20480], %rd564;
st.global.u64 [%rd296+20488], %rd535;

BB75_31:
add.s32 %r64, %r13, 1536;
cvt.u64.u32	%rd297, %r64;
setp.ge.s64	%p31, %rd297, %rd5;
@%p31 bra BB75_34;

cvt.u64.u32	%rd299, %r16;
mul.lo.s64 %rd300, %rd299, %rd225;
add.s64 %rd301, %rd663, %rd300;
shl.b64 %rd302, %rd301, 4;
add.s64 %rd303, %rd2, %rd302;
st.global.u64 [%rd303+24576], %rd565;
st.global.u64 [%rd303+24584], %rd534;

BB75_34:
cvt.u64.u32	%rd63, %r16;
mul.lo.s64 %rd310, %rd63, %rd225;
add.s64 %rd64, %rd5, %rd310;
add.s64 %rd311, %rd663, %rd3;
shl.b64 %rd312, %rd311, 4;
add.s64 %rd66, %rd1, %rd312;
setp.gt.s64	%p32, %rd4, 1791;
@%p32 bra BB75_49;
bra.uni BB75_35;

BB75_49:
ld.global.u64 %rd597, [%rd66];
ld.global.u64 %rd578, [%rd66+8];
ld.global.u64 %rd598, [%rd66+4096];
ld.global.u64 %rd577, [%rd66+4104];
ld.global.u64 %rd599, [%rd66+8192];
ld.global.u64 %rd576, [%rd66+8200];
ld.global.u64 %rd600, [%rd66+12288];
ld.global.u64 %rd575, [%rd66+12296];
ld.global.u64 %rd601, [%rd66+16384];
ld.global.u64 %rd574, [%rd66+16392];
ld.global.u64 %rd602, [%rd66+20480];
ld.global.u64 %rd573, [%rd66+20488];
ld.global.u64 %rd603, [%rd66+24576];
ld.global.u64 %rd572, [%rd66+24584];
bra.uni BB75_50;

BB75_35:
mov.u64 %rd314, 0;
mov.u64 %rd578, %rd314;
setp.ge.s64	%p33, %rd663, %rd4;
mov.u64 %rd609, %rd314;
@%p33 bra BB75_37;

ld.global.u64 %rd67, [%rd66];
ld.global.u64 %rd578, [%rd66+8];
mov.u64 %rd609, %rd67;

BB75_37:
mov.u64 %rd585, %rd609;
mov.u64 %rd597, %rd585;
cvt.u32.u64	%r70, %rd663;
add.s32 %r71, %r70, 256;
cvt.u64.u32	%rd317, %r71;
mov.u64 %rd577, %rd314;
setp.ge.s64	%p34, %rd317, %rd4;
mov.u64 %rd608, %rd314;
@%p34 bra BB75_39;

ld.global.u64 %rd608, [%rd66+4096];
ld.global.u64 %rd577, [%rd66+4104];

BB75_39:
mov.u64 %rd598, %rd608;
add.s32 %r72, %r13, 512;
cvt.u64.u32	%rd320, %r72;
mov.u64 %rd576, %rd314;
setp.ge.s64	%p35, %rd320, %rd4;
mov.u64 %rd607, %rd314;
@%p35 bra BB75_41;

ld.global.u64 %rd607, [%rd66+8192];
ld.global.u64 %rd576, [%rd66+8200];

BB75_41:
mov.u64 %rd599, %rd607;
add.s32 %r73, %r13, 768;
cvt.u64.u32	%rd323, %r73;
mov.u64 %rd575, %rd314;
setp.ge.s64	%p36, %rd323, %rd4;
mov.u64 %rd606, %rd314;
@%p36 bra BB75_43;

ld.global.u64 %rd606, [%rd66+12288];
ld.global.u64 %rd575, [%rd66+12296];

BB75_43:
mov.u64 %rd600, %rd606;
add.s32 %r74, %r13, 1024;
cvt.u64.u32	%rd326, %r74;
mov.u64 %rd574, %rd314;
setp.ge.s64	%p37, %rd326, %rd4;
mov.u64 %rd605, %rd314;
@%p37 bra BB75_45;

ld.global.u64 %rd605, [%rd66+16384];
ld.global.u64 %rd574, [%rd66+16392];

BB75_45:
mov.u64 %rd601, %rd605;
add.s32 %r75, %r13, 1280;
cvt.u64.u32	%rd329, %r75;
mov.u64 %rd573, %rd314;
setp.ge.s64	%p38, %rd329, %rd4;
mov.u64 %rd604, %rd314;
@%p38 bra BB75_47;

ld.global.u64 %rd604, [%rd66+20480];
ld.global.u64 %rd573, [%rd66+20488];

BB75_47:
mov.u64 %rd602, %rd604;
add.s32 %r76, %r13, 1536;
cvt.u64.u32	%rd332, %r76;
mov.u64 %rd572, %rd314;
setp.ge.s64	%p39, %rd332, %rd4;
mov.u64 %rd603, %rd314;
@%p39 bra BB75_50;

ld.global.u64 %rd603, [%rd66+24576];
ld.global.u64 %rd572, [%rd66+24584];

BB75_50:
add.s64 %rd334, %rd663, %rd64;
shl.b64 %rd335, %rd334, 4;
add.s64 %rd121, %rd2, %rd335;
@%p32 bra BB75_64;
bra.uni BB75_51;

BB75_64:
st.global.u64 [%rd121], %rd597;
st.global.u64 [%rd121+8], %rd578;
st.global.u64 [%rd121+4096], %rd598;
st.global.u64 [%rd121+4104], %rd577;
st.global.u64 [%rd121+8192], %rd599;
st.global.u64 [%rd121+8200], %rd576;
st.global.u64 [%rd121+12288], %rd600;
st.global.u64 [%rd121+12296], %rd575;
st.global.u64 [%rd121+16384], %rd601;
st.global.u64 [%rd121+16392], %rd574;
st.global.u64 [%rd121+20480], %rd602;
st.global.u64 [%rd121+20488], %rd573;
bra.uni BB75_65;

BB75_51:
setp.ge.s64	%p41, %rd663, %rd4;
@%p41 bra BB75_53;

st.global.u64 [%rd121], %rd597;
st.global.u64 [%rd121+8], %rd578;

BB75_53:
add.s32 %r80, %r13, 256;
cvt.u64.u32	%rd337, %r80;
setp.ge.s64	%p42, %rd337, %rd4;
@%p42 bra BB75_55;

st.global.u64 [%rd121+4096], %rd598;
st.global.u64 [%rd121+4104], %rd577;

BB75_55:
add.s32 %r82, %r13, 512;
cvt.u64.u32	%rd338, %r82;
setp.ge.s64	%p43, %rd338, %rd4;
@%p43 bra BB75_57;

st.global.u64 [%rd121+8192], %rd599;
st.global.u64 [%rd121+8200], %rd576;

BB75_57:
add.s32 %r84, %r13, 768;
cvt.u64.u32	%rd339, %r84;
setp.ge.s64	%p44, %rd339, %rd4;
@%p44 bra BB75_59;

st.global.u64 [%rd121+12288], %rd600;
st.global.u64 [%rd121+12296], %rd575;

BB75_59:
add.s32 %r86, %r13, 1024;
cvt.u64.u32	%rd340, %r86;
setp.ge.s64	%p45, %rd340, %rd4;
@%p45 bra BB75_61;

st.global.u64 [%rd121+16384], %rd601;
st.global.u64 [%rd121+16392], %rd574;

BB75_61:
add.s32 %r88, %r13, 1280;
cvt.u64.u32	%rd341, %r88;
setp.ge.s64	%p46, %rd341, %rd4;
@%p46 bra BB75_63;

st.global.u64 [%rd121+20480], %rd602;
st.global.u64 [%rd121+20488], %rd573;

BB75_63:
add.s32 %r90, %r13, 1536;
cvt.u64.u32	%rd342, %r90;
setp.ge.s64	%p47, %rd342, %rd4;
@%p47 bra BB75_66;

BB75_65:
st.global.u64 [%rd121+24576], %rd603;
st.global.u64 [%rd121+24584], %rd572;

BB75_66:
bar.sync 0;
mul.lo.s32 %r92, %r13, 7;
cvt.u64.u32	%rd343, %r92;
add.s64 %rd122, %rd5, %rd4;
min.s64 %rd123, %rd343, %rd122;
setp.lt.s64	%p48, %rd123, %rd4;
sub.s64 %rd344, %rd123, %rd4;
selp.b64	%rd611, 0, %rd344, %p48;
min.s64 %rd610, %rd5, %rd123;
setp.ge.s64	%p49, %rd611, %rd610;
@%p49 bra BB75_69;

add.s64 %rd345, %rd64, %rd123;
add.s64 %rd126, %rd345, -1;

BB75_68:
add.s64 %rd346, %rd610, %rd611;
shr.s64 %rd347, %rd346, 1;
sub.s64 %rd348, %rd126, %rd347;
add.s64 %rd349, %rd347, %rd310;
shl.b64 %rd350, %rd348, 4;
add.s64 %rd351, %rd2, %rd350;
shl.b64 %rd352, %rd349, 4;
add.s64 %rd353, %rd2, %rd352;
ld.global.u64 %rd354, [%rd353];
ld.global.u64 %rd355, [%rd351];
setp.lt.s64	%p50, %rd355, %rd354;
add.s64 %rd356, %rd347, 1;
selp.b64	%rd611, %rd611, %rd356, %p50;
selp.b64	%rd610, %rd347, %rd610, %p50;
setp.lt.s64	%p51, %rd611, %rd610;
@%p51 bra BB75_68;

BB75_69:
add.s64 %rd133, %rd611, %rd310;
shl.b64 %rd360, %rd133, 4;
add.s64 %rd134, %rd2, %rd360;
shl.b64 %rd361, %rd64, 4;
add.s64 %rd135, %rd2, %rd361;
add.s64 %rd362, %rd64, %rd123;
sub.s64 %rd136, %rd362, %rd611;
shl.b64 %rd363, %rd136, 4;
add.s64 %rd137, %rd2, %rd363;
add.s64 %rd364, %rd122, %rd310;
shl.b64 %rd365, %rd364, 4;
add.s64 %rd138, %rd2, %rd365;
add.u64 %rd366, %SP, 0;
cvta.to.local.u64 %rd139, %rd366;
mov.u64 %rd612, 0;
mov.pred %p52, 0;
@%p52 bra BB75_71;

BB75_70:
add.s64 %rd367, %rd139, %rd612;
mov.u16 %rs2, 0;
st.local.u8 [%rd367], %rs2;
add.s64 %rd612, %rd612, 1;
setp.lt.u64	%p53, %rd612, 16;
@%p53 bra BB75_70;

BB75_71:
ld.global.u64 %rd369, [%rd134];
ld.global.u64 %rd370, [%rd134+8];
st.local.u64 [%rd139+8], %rd370;
st.local.u64 [%rd139], %rd369;
add.u64 %rd373, %SP, 16;
cvta.to.local.u64 %rd142, %rd373;
mov.u64 %rd613, 0;
@%p52 bra BB75_73;

BB75_72:
add.s64 %rd374, %rd142, %rd613;
mov.u16 %rs3, 0;
st.local.u8 [%rd374], %rs3;
add.s64 %rd613, %rd613, 1;
setp.lt.u64	%p55, %rd613, 16;
@%p55 bra BB75_72;

BB75_73:
ld.global.u64 %rd375, [%rd137];
ld.global.u64 %rd376, [%rd137+8];
st.local.u64 [%rd142+8], %rd376;
st.local.u64 [%rd142], %rd375;
mov.pred %p87, -1;
setp.ge.u64	%p57, %rd137, %rd138;
@%p57 bra BB75_76;

mov.pred %p87, 0;
setp.ge.u64	%p59, %rd134, %rd135;
@%p59 bra BB75_76;

ld.local.u64 %rd383, [%rd139];
ld.local.u64 %rd384, [%rd142];
setp.ge.s64	%p87, %rd384, %rd383;

BB75_76:
selp.b64	%rd389, %rd139, %rd142, %p87;
ld.local.u64 %rd145, [%rd389];
ld.local.u64 %rd146, [%rd389+8];
@%p87 bra BB75_78;
bra.uni BB75_77;

BB75_78:
add.s64 %rd397, %rd360, %rd2;
add.s64 %rd149, %rd397, 16;
mov.u64 %rd658, %rd149;
ld.global.u64 %rd398, [%rd134+16];
st.local.u64 [%rd139], %rd398;
ld.global.u64 %rd401, [%rd134+24];
st.local.u64 [%rd139+8], %rd401;
mov.u64 %rd635, %rd137;
mov.u64 %rd636, %rd137;
mov.u64 %rd659, %rd149;
bra.uni BB75_79;

BB75_77:
add.s64 %rd391, %rd363, %rd2;
add.s64 %rd147, %rd391, 16;
mov.u64 %rd635, %rd147;
ld.global.u64 %rd392, [%rd137+16];
st.local.u64 [%rd142], %rd392;
ld.global.u64 %rd395, [%rd137+24];
st.local.u64 [%rd142+8], %rd395;
mov.u64 %rd636, %rd147;
mov.u64 %rd658, %rd134;
mov.u64 %rd659, %rd134;

BB75_79:
mov.u64 %rd154, %rd658;
mov.u64 %rd657, %rd659;
mov.u64 %rd152, %rd635;
mov.u64 %rd634, %rd636;
mov.pred %p88, -1;
setp.ge.u64	%p61, %rd634, %rd138;
@%p61 bra BB75_82;

mov.pred %p88, 0;
setp.ge.u64	%p63, %rd657, %rd135;
@%p63 bra BB75_82;

ld.local.u64 %rd406, [%rd139];
ld.local.u64 %rd407, [%rd142];
setp.ge.s64	%p88, %rd407, %rd406;

BB75_82:
selp.b64	%rd412, %rd139, %rd142, %p88;
ld.local.u64 %rd155, [%rd412];
ld.local.u64 %rd156, [%rd412+8];
@%p88 bra BB75_84;
bra.uni BB75_83;

BB75_84:
add.s64 %rd657, %rd657, 16;
add.s64 %rd160, %rd154, 16;
ld.global.u64 %rd417, [%rd154+16];
st.local.u64 [%rd139], %rd417;
ld.global.u64 %rd420, [%rd154+24];
st.local.u64 [%rd139+8], %rd420;
mov.u64 %rd633, %rd152;
mov.u64 %rd656, %rd160;
bra.uni BB75_85;

BB75_83:
add.s64 %rd634, %rd634, 16;
add.s64 %rd158, %rd152, 16;
ld.global.u64 %rd413, [%rd152+16];
st.local.u64 [%rd142], %rd413;
ld.global.u64 %rd416, [%rd152+24];
st.local.u64 [%rd142+8], %rd416;
mov.u64 %rd633, %rd158;
mov.u64 %rd656, %rd154;

BB75_85:
mov.u64 %rd164, %rd656;
mov.u64 %rd655, %rd657;
mov.u64 %rd162, %rd633;
mov.u64 %rd632, %rd634;
mov.pred %p89, -1;
setp.ge.u64	%p65, %rd632, %rd138;
@%p65 bra BB75_88;

mov.pred %p89, 0;
setp.ge.u64	%p67, %rd655, %rd135;
@%p67 bra BB75_88;

ld.local.u64 %rd425, [%rd139];
ld.local.u64 %rd426, [%rd142];
setp.ge.s64	%p89, %rd426, %rd425;

BB75_88:
selp.b64	%rd431, %rd139, %rd142, %p89;
ld.local.u64 %rd165, [%rd431];
ld.local.u64 %rd166, [%rd431+8];
@%p89 bra BB75_90;
bra.uni BB75_89;

BB75_90:
add.s64 %rd655, %rd655, 16;
add.s64 %rd170, %rd164, 16;
ld.global.u64 %rd436, [%rd164+16];
st.local.u64 [%rd139], %rd436;
ld.global.u64 %rd439, [%rd164+24];
st.local.u64 [%rd139+8], %rd439;
mov.u64 %rd631, %rd162;
mov.u64 %rd654, %rd170;
bra.uni BB75_91;

BB75_89:
add.s64 %rd632, %rd632, 16;
add.s64 %rd168, %rd162, 16;
ld.global.u64 %rd432, [%rd162+16];
st.local.u64 [%rd142], %rd432;
ld.global.u64 %rd435, [%rd162+24];
st.local.u64 [%rd142+8], %rd435;
mov.u64 %rd631, %rd168;
mov.u64 %rd654, %rd164;

BB75_91:
mov.u64 %rd174, %rd654;
mov.u64 %rd653, %rd655;
mov.u64 %rd172, %rd631;
mov.u64 %rd630, %rd632;
mov.pred %p90, -1;
setp.ge.u64	%p69, %rd630, %rd138;
@%p69 bra BB75_94;

mov.pred %p90, 0;
setp.ge.u64	%p71, %rd653, %rd135;
@%p71 bra BB75_94;

ld.local.u64 %rd444, [%rd139];
ld.local.u64 %rd445, [%rd142];
setp.ge.s64	%p90, %rd445, %rd444;

BB75_94:
selp.b64	%rd450, %rd139, %rd142, %p90;
ld.local.u64 %rd175, [%rd450];
ld.local.u64 %rd176, [%rd450+8];
@%p90 bra BB75_96;
bra.uni BB75_95;

BB75_96:
add.s64 %rd653, %rd653, 16;
add.s64 %rd180, %rd174, 16;
ld.global.u64 %rd455, [%rd174+16];
st.local.u64 [%rd139], %rd455;
ld.global.u64 %rd458, [%rd174+24];
st.local.u64 [%rd139+8], %rd458;
mov.u64 %rd629, %rd172;
mov.u64 %rd652, %rd180;
bra.uni BB75_97;

BB75_95:
add.s64 %rd630, %rd630, 16;
add.s64 %rd178, %rd172, 16;
ld.global.u64 %rd451, [%rd172+16];
st.local.u64 [%rd142], %rd451;
ld.global.u64 %rd454, [%rd172+24];
st.local.u64 [%rd142+8], %rd454;
mov.u64 %rd629, %rd178;
mov.u64 %rd652, %rd174;

BB75_97:
mov.u64 %rd184, %rd652;
mov.u64 %rd651, %rd653;
mov.u64 %rd182, %rd629;
mov.u64 %rd628, %rd630;
mov.pred %p91, -1;
setp.ge.u64	%p73, %rd628, %rd138;
@%p73 bra BB75_100;

mov.pred %p91, 0;
setp.ge.u64	%p75, %rd651, %rd135;
@%p75 bra BB75_100;

ld.local.u64 %rd463, [%rd139];
ld.local.u64 %rd464, [%rd142];
setp.ge.s64	%p91, %rd464, %rd463;

BB75_100:
selp.b64	%rd469, %rd139, %rd142, %p91;
ld.local.u64 %rd185, [%rd469];
ld.local.u64 %rd186, [%rd469+8];
@%p91 bra BB75_102;
bra.uni BB75_101;

BB75_102:
add.s64 %rd651, %rd651, 16;
add.s64 %rd190, %rd184, 16;
ld.global.u64 %rd474, [%rd184+16];
st.local.u64 [%rd139], %rd474;
ld.global.u64 %rd477, [%rd184+24];
st.local.u64 [%rd139+8], %rd477;
mov.u64 %rd627, %rd182;
mov.u64 %rd650, %rd190;
bra.uni BB75_103;

BB75_101:
add.s64 %rd628, %rd628, 16;
add.s64 %rd188, %rd182, 16;
ld.global.u64 %rd470, [%rd182+16];
st.local.u64 [%rd142], %rd470;
ld.global.u64 %rd473, [%rd182+24];
st.local.u64 [%rd142+8], %rd473;
mov.u64 %rd627, %rd188;
mov.u64 %rd650, %rd184;

BB75_103:
mov.u64 %rd194, %rd650;
mov.u64 %rd649, %rd651;
mov.u64 %rd192, %rd627;
mov.u64 %rd626, %rd628;
mov.pred %p92, -1;
setp.ge.u64	%p77, %rd626, %rd138;
@%p77 bra BB75_106;

mov.pred %p92, 0;
setp.ge.u64	%p79, %rd649, %rd135;
@%p79 bra BB75_106;

ld.local.u64 %rd482, [%rd139];
ld.local.u64 %rd483, [%rd142];
setp.ge.s64	%p92, %rd483, %rd482;

BB75_106:
selp.b64	%rd488, %rd139, %rd142, %p92;
ld.local.u64 %rd195, [%rd488];
ld.local.u64 %rd196, [%rd488+8];
@%p92 bra BB75_108;
bra.uni BB75_107;

BB75_108:
add.s64 %rd649, %rd649, 16;
add.s64 %rd200, %rd194, 16;
ld.global.u64 %rd493, [%rd194+16];
st.local.u64 [%rd139], %rd493;
ld.global.u64 %rd496, [%rd194+24];
st.local.u64 [%rd139+8], %rd496;
mov.u64 %rd625, %rd192;
mov.u64 %rd648, %rd200;
bra.uni BB75_109;

BB75_107:
add.s64 %rd626, %rd626, 16;
add.s64 %rd198, %rd192, 16;
ld.global.u64 %rd489, [%rd192+16];
st.local.u64 [%rd142], %rd489;
ld.global.u64 %rd492, [%rd192+24];
st.local.u64 [%rd142+8], %rd492;
mov.u64 %rd625, %rd198;
mov.u64 %rd648, %rd194;

BB75_109:
mov.pred %p93, -1;
setp.ge.u64	%p81, %rd626, %rd138;
@%p81 bra BB75_112;

mov.pred %p93, 0;
setp.ge.u64	%p83, %rd649, %rd135;
@%p83 bra BB75_112;

ld.local.u64 %rd501, [%rd139];
ld.local.u64 %rd502, [%rd142];
setp.ge.s64	%p93, %rd502, %rd501;

BB75_112:
selp.b64	%rd507, %rd139, %rd142, %p93;
ld.local.u64 %rd205, [%rd507];
ld.local.u64 %rd206, [%rd507+8];
@%p93 bra BB75_114;
bra.uni BB75_113;

BB75_114:
ld.global.u64 %rd512, [%rd648+16];
st.local.u64 [%rd139], %rd512;
ld.global.u64 %rd515, [%rd648+24];
st.local.u64 [%rd139+8], %rd515;
bra.uni BB75_115;

BB75_113:
ld.global.u64 %rd508, [%rd625+16];
st.local.u64 [%rd142], %rd508;
ld.global.u64 %rd511, [%rd625+24];
st.local.u64 [%rd142+8], %rd511;

BB75_115:
bar.sync 0;
add.s64 %rd519, %rd343, %rd310;
shl.b64 %rd520, %rd519, 4;
add.s64 %rd521, %rd2, %rd520;
st.global.u64 [%rd521], %rd145;
st.global.u64 [%rd521+8], %rd146;
st.global.u64 [%rd521+16], %rd155;
st.global.u64 [%rd521+24], %rd156;
st.global.u64 [%rd521+32], %rd165;
st.global.u64 [%rd521+40], %rd166;
st.global.u64 [%rd521+48], %rd175;
st.global.u64 [%rd521+56], %rd176;
st.global.u64 [%rd521+64], %rd185;
st.global.u64 [%rd521+72], %rd186;
st.global.u64 [%rd521+80], %rd195;
st.global.u64 [%rd521+88], %rd196;
st.global.u64 [%rd521+96], %rd205;
st.global.u64 [%rd521+104], %rd206;
bar.sync 0;
setp.ge.s64	%p84, %rd663, %rd122;
@%p84 bra BB75_118;

mov.u32 %r99, %ctaid.x;
mov.u32 %r98, %tid.x;
cvta.to.global.u64 %rd522, %rd223;
cvta.to.global.u64 %rd523, %rd224;
mul.wide.u32 %rd525, %r99, 1792;
cvt.u64.u32	%rd526, %r98;
add.s64 %rd527, %rd525, %rd526;
shl.b64 %rd528, %rd527, 3;
add.s64 %rd662, %rd523, %rd528;
add.s64 %rd661, %rd522, %rd528;
mul.lo.s64 %rd529, %rd225, %rd63;
add.s64 %rd530, %rd529, %rd526;
shl.b64 %rd531, %rd530, 4;
add.s64 %rd660, %rd2, %rd531;

BB75_117:
ld.global.u64 %rd532, [%rd660];
st.global.u64 [%rd661], %rd532;
ld.global.u64 %rd533, [%rd660+8];
st.global.u64 [%rd662], %rd533;
add.s64 %rd662, %rd662, 2048;
add.s64 %rd661, %rd661, 2048;
add.s64 %rd660, %rd660, 4096;
add.s64 %rd663, %rd663, 256;
setp.lt.s64	%p85, %rd663, %rd122;
@%p85 bra BB75_117;

BB75_118:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot76[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<83>;
.reg .b64 %rd<616>;


mov.u64 %rd615, __local_depot76;
cvta.local.u64 %SP, %rd615;
ld.param.u64 %rd215, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+40];
ld.param.u64 %rd214, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+32];
ld.param.u64 %rd210, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0];
ld.param.u64 %rd212, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+16];
ld.param.u64 %rd213, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+24];
ld.param.u64 %rd211, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+8];
ld.param.v4.u8 {%rs9, %rs10, %rs11, %rs12}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+52];
mov.u16 %rs8, %rs12;
mov.u16 %rs7, %rs11;
mov.u16 %rs6, %rs10;
mov.u16 %rs5, %rs9;
ld.param.v4.u8 {%rs13, %rs14, %rs15, %rs16}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+48];
mov.u16 %rs4, %rs16;
mov.u16 %rs3, %rs15;
mov.u16 %rs2, %rs14;
mov.u16 %rs1, %rs13;
cvta.to.global.u64 %rd1, %rd211;
cvta.to.global.u64 %rd216, %rd213;
cvt.u32.u64	%r1, %rd212;
cvt.u32.u64	%r17, %rd210;
mov.u32 %r18, %ctaid.x;
mul.wide.u32 %rd217, %r18, 8;
add.s64 %rd218, %rd216, %rd217;
ld.global.u32 %r2, [%rd218];
ld.global.u32 %r19, [%rd218+8];
neg.s32 %r20, %r17;
and.b32 %r3, %r18, %r20;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r82, %r21, %r1;
add.s32 %r22, %r18, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r81, %r26, %r1;
add.s32 %r27, %r17, -1;
and.b32 %r28, %r18, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB76_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r82, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r81, %r32, %r1;

BB76_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd219, %r81;
cvt.s64.s32	%rd2, %r7;
sub.s64 %rd3, %rd219, %rd2;
cvt.s64.s32	%rd220, %r82;
cvt.s64.s32	%rd221, %r33;
sub.s64 %rd4, %rd220, %rd221;
setp.gt.s64	%p16, %rd4, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd614, %r13;
add.s64 %rd222, %rd614, %rd221;
shl.b64 %rd223, %rd222, 4;
add.s64 %rd6, %rd1, %rd223;
@%p16 bra BB76_17;
bra.uni BB76_3;

BB76_17:
ld.global.u64 %rd514, [%rd6];
ld.global.u64 %rd495, [%rd6+8];
ld.global.u64 %rd515, [%rd6+4096];
ld.global.u64 %rd494, [%rd6+4104];
ld.global.u64 %rd516, [%rd6+8192];
ld.global.u64 %rd493, [%rd6+8200];
ld.global.u64 %rd517, [%rd6+12288];
ld.global.u64 %rd492, [%rd6+12296];
ld.global.u64 %rd518, [%rd6+16384];
ld.global.u64 %rd491, [%rd6+16392];
ld.global.u64 %rd519, [%rd6+20480];
ld.global.u64 %rd490, [%rd6+20488];
ld.global.u64 %rd520, [%rd6+24576];
ld.global.u64 %rd489, [%rd6+24584];
bra.uni BB76_18;

BB76_3:
mov.u64 %rd225, 0;
mov.u64 %rd495, %rd225;
setp.ge.s64	%p17, %rd614, %rd4;
mov.u64 %rd526, %rd225;
@%p17 bra BB76_5;

ld.global.u64 %rd7, [%rd6];
ld.global.u64 %rd495, [%rd6+8];
mov.u64 %rd526, %rd7;

BB76_5:
mov.u64 %rd502, %rd526;
mov.u64 %rd514, %rd502;
cvt.u32.u64	%r34, %rd614;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd228, %r35;
mov.u64 %rd494, %rd225;
setp.ge.s64	%p18, %rd228, %rd4;
mov.u64 %rd525, %rd225;
@%p18 bra BB76_7;

ld.global.u64 %rd525, [%rd6+4096];
ld.global.u64 %rd494, [%rd6+4104];

BB76_7:
mov.u64 %rd515, %rd525;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd231, %r36;
mov.u64 %rd493, %rd225;
setp.ge.s64	%p19, %rd231, %rd4;
mov.u64 %rd524, %rd225;
@%p19 bra BB76_9;

ld.global.u64 %rd524, [%rd6+8192];
ld.global.u64 %rd493, [%rd6+8200];

BB76_9:
mov.u64 %rd516, %rd524;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd234, %r37;
mov.u64 %rd492, %rd225;
setp.ge.s64	%p20, %rd234, %rd4;
mov.u64 %rd523, %rd225;
@%p20 bra BB76_11;

ld.global.u64 %rd523, [%rd6+12288];
ld.global.u64 %rd492, [%rd6+12296];

BB76_11:
mov.u64 %rd517, %rd523;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd237, %r38;
mov.u64 %rd491, %rd225;
setp.ge.s64	%p21, %rd237, %rd4;
mov.u64 %rd522, %rd225;
@%p21 bra BB76_13;

ld.global.u64 %rd522, [%rd6+16384];
ld.global.u64 %rd491, [%rd6+16392];

BB76_13:
mov.u64 %rd518, %rd522;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd240, %r39;
mov.u64 %rd490, %rd225;
setp.ge.s64	%p22, %rd240, %rd4;
mov.u64 %rd521, %rd225;
@%p22 bra BB76_15;

ld.global.u64 %rd521, [%rd6+20480];
ld.global.u64 %rd490, [%rd6+20488];

BB76_15:
mov.u64 %rd519, %rd521;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd243, %r40;
mov.u64 %rd489, %rd225;
setp.ge.s64	%p23, %rd243, %rd4;
mov.u64 %rd520, %rd225;
@%p23 bra BB76_18;

ld.global.u64 %rd520, [%rd6+24576];
ld.global.u64 %rd489, [%rd6+24584];

BB76_18:
@%p16 bra BB76_33;
bra.uni BB76_19;

BB76_33:
mul.wide.u32 %rd272, %r13, 16;
mov.u64 %rd273, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd274, %rd273, %rd272;
st.shared.u64 [%rd274], %rd514;
st.shared.u64 [%rd274+8], %rd495;
st.shared.u64 [%rd274+4096], %rd515;
st.shared.u64 [%rd274+4104], %rd494;
st.shared.u64 [%rd274+8192], %rd516;
st.shared.u64 [%rd274+8200], %rd493;
st.shared.u64 [%rd274+12288], %rd517;
st.shared.u64 [%rd274+12296], %rd492;
st.shared.u64 [%rd274+16384], %rd518;
st.shared.u64 [%rd274+16392], %rd491;
st.shared.u64 [%rd274+20480], %rd519;
st.shared.u64 [%rd274+20488], %rd490;
st.shared.u64 [%rd274+24576], %rd520;
st.shared.u64 [%rd274+24584], %rd489;
bra.uni BB76_34;

BB76_19:
setp.ge.s64	%p25, %rd614, %rd4;
@%p25 bra BB76_21;

mul.wide.u32 %rd245, %r13, 16;
mov.u64 %rd246, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd247, %rd246, %rd245;
st.shared.u64 [%rd247], %rd514;
st.shared.u64 [%rd247+8], %rd495;

BB76_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd248, %r44;
setp.ge.s64	%p26, %rd248, %rd4;
@%p26 bra BB76_23;

mul.wide.u32 %rd249, %r13, 16;
mov.u64 %rd250, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd251, %rd250, %rd249;
st.shared.u64 [%rd251+4096], %rd515;
st.shared.u64 [%rd251+4104], %rd494;

BB76_23:
add.s32 %r47, %r13, 512;
cvt.u64.u32	%rd252, %r47;
setp.ge.s64	%p27, %rd252, %rd4;
@%p27 bra BB76_25;

mul.wide.u32 %rd253, %r13, 16;
mov.u64 %rd254, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd255, %rd254, %rd253;
st.shared.u64 [%rd255+8192], %rd516;
st.shared.u64 [%rd255+8200], %rd493;

BB76_25:
add.s32 %r50, %r13, 768;
cvt.u64.u32	%rd256, %r50;
setp.ge.s64	%p28, %rd256, %rd4;
@%p28 bra BB76_27;

mul.wide.u32 %rd257, %r13, 16;
mov.u64 %rd258, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd259, %rd258, %rd257;
st.shared.u64 [%rd259+12288], %rd517;
st.shared.u64 [%rd259+12296], %rd492;

BB76_27:
add.s32 %r53, %r13, 1024;
cvt.u64.u32	%rd260, %r53;
setp.ge.s64	%p29, %rd260, %rd4;
@%p29 bra BB76_29;

mul.wide.u32 %rd261, %r13, 16;
mov.u64 %rd262, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd263, %rd262, %rd261;
st.shared.u64 [%rd263+16384], %rd518;
st.shared.u64 [%rd263+16392], %rd491;

BB76_29:
add.s32 %r56, %r13, 1280;
cvt.u64.u32	%rd264, %r56;
setp.ge.s64	%p30, %rd264, %rd4;
@%p30 bra BB76_31;

mul.wide.u32 %rd265, %r13, 16;
mov.u64 %rd266, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd267, %rd266, %rd265;
st.shared.u64 [%rd267+20480], %rd519;
st.shared.u64 [%rd267+20488], %rd490;

BB76_31:
add.s32 %r59, %r13, 1536;
cvt.u64.u32	%rd268, %r59;
setp.ge.s64	%p31, %rd268, %rd4;
@%p31 bra BB76_34;

mul.wide.u32 %rd269, %r13, 16;
mov.u64 %rd270, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd271, %rd270, %rd269;
st.shared.u64 [%rd271+24576], %rd520;
st.shared.u64 [%rd271+24584], %rd489;

BB76_34:
setp.gt.s64	%p32, %rd3, 1791;
add.s64 %rd275, %rd614, %rd2;
shl.b64 %rd276, %rd275, 4;
add.s64 %rd62, %rd1, %rd276;
@%p32 bra BB76_49;
bra.uni BB76_35;

BB76_49:
ld.global.u64 %rd552, [%rd62];
ld.global.u64 %rd533, [%rd62+8];
ld.global.u64 %rd553, [%rd62+4096];
ld.global.u64 %rd532, [%rd62+4104];
ld.global.u64 %rd554, [%rd62+8192];
ld.global.u64 %rd531, [%rd62+8200];
ld.global.u64 %rd555, [%rd62+12288];
ld.global.u64 %rd530, [%rd62+12296];
ld.global.u64 %rd556, [%rd62+16384];
ld.global.u64 %rd529, [%rd62+16392];
ld.global.u64 %rd557, [%rd62+20480];
ld.global.u64 %rd528, [%rd62+20488];
ld.global.u64 %rd558, [%rd62+24576];
ld.global.u64 %rd527, [%rd62+24584];
bra.uni BB76_50;

BB76_35:
mov.u64 %rd278, 0;
mov.u64 %rd533, %rd278;
setp.ge.s64	%p33, %rd614, %rd3;
mov.u64 %rd564, %rd278;
@%p33 bra BB76_37;

ld.global.u64 %rd63, [%rd62];
ld.global.u64 %rd533, [%rd62+8];
mov.u64 %rd564, %rd63;

BB76_37:
mov.u64 %rd540, %rd564;
mov.u64 %rd552, %rd540;
cvt.u32.u64	%r62, %rd614;
add.s32 %r63, %r62, 256;
cvt.u64.u32	%rd281, %r63;
mov.u64 %rd532, %rd278;
setp.ge.s64	%p34, %rd281, %rd3;
mov.u64 %rd563, %rd278;
@%p34 bra BB76_39;

ld.global.u64 %rd563, [%rd62+4096];
ld.global.u64 %rd532, [%rd62+4104];

BB76_39:
mov.u64 %rd553, %rd563;
add.s32 %r64, %r13, 512;
cvt.u64.u32	%rd284, %r64;
mov.u64 %rd531, %rd278;
setp.ge.s64	%p35, %rd284, %rd3;
mov.u64 %rd562, %rd278;
@%p35 bra BB76_41;

ld.global.u64 %rd562, [%rd62+8192];
ld.global.u64 %rd531, [%rd62+8200];

BB76_41:
mov.u64 %rd554, %rd562;
add.s32 %r65, %r13, 768;
cvt.u64.u32	%rd287, %r65;
mov.u64 %rd530, %rd278;
setp.ge.s64	%p36, %rd287, %rd3;
mov.u64 %rd561, %rd278;
@%p36 bra BB76_43;

ld.global.u64 %rd561, [%rd62+12288];
ld.global.u64 %rd530, [%rd62+12296];

BB76_43:
mov.u64 %rd555, %rd561;
add.s32 %r66, %r13, 1024;
cvt.u64.u32	%rd290, %r66;
mov.u64 %rd529, %rd278;
setp.ge.s64	%p37, %rd290, %rd3;
mov.u64 %rd560, %rd278;
@%p37 bra BB76_45;

ld.global.u64 %rd560, [%rd62+16384];
ld.global.u64 %rd529, [%rd62+16392];

BB76_45:
mov.u64 %rd556, %rd560;
add.s32 %r67, %r13, 1280;
cvt.u64.u32	%rd293, %r67;
mov.u64 %rd528, %rd278;
setp.ge.s64	%p38, %rd293, %rd3;
mov.u64 %rd559, %rd278;
@%p38 bra BB76_47;

ld.global.u64 %rd559, [%rd62+20480];
ld.global.u64 %rd528, [%rd62+20488];

BB76_47:
mov.u64 %rd557, %rd559;
add.s32 %r68, %r13, 1536;
cvt.u64.u32	%rd296, %r68;
mov.u64 %rd527, %rd278;
setp.ge.s64	%p39, %rd296, %rd3;
mov.u64 %rd558, %rd278;
@%p39 bra BB76_50;

ld.global.u64 %rd558, [%rd62+24576];
ld.global.u64 %rd527, [%rd62+24584];

BB76_50:
add.s64 %rd297, %rd614, %rd4;
shl.b64 %rd298, %rd297, 4;
mov.u64 %rd299, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd118, %rd299, %rd298;
@%p32 bra BB76_64;
bra.uni BB76_51;

BB76_64:
st.shared.u64 [%rd118], %rd552;
st.shared.u64 [%rd118+8], %rd533;
st.shared.u64 [%rd118+4096], %rd553;
st.shared.u64 [%rd118+4104], %rd532;
st.shared.u64 [%rd118+8192], %rd554;
st.shared.u64 [%rd118+8200], %rd531;
st.shared.u64 [%rd118+12288], %rd555;
st.shared.u64 [%rd118+12296], %rd530;
st.shared.u64 [%rd118+16384], %rd556;
st.shared.u64 [%rd118+16392], %rd529;
st.shared.u64 [%rd118+20480], %rd557;
st.shared.u64 [%rd118+20488], %rd528;
bra.uni BB76_65;

BB76_51:
setp.ge.s64	%p41, %rd614, %rd3;
@%p41 bra BB76_53;

st.shared.u64 [%rd118], %rd552;
st.shared.u64 [%rd118+8], %rd533;

BB76_53:
cvt.u32.u64	%r69, %rd614;
add.s32 %r70, %r69, 256;
cvt.u64.u32	%rd300, %r70;
setp.ge.s64	%p42, %rd300, %rd3;
@%p42 bra BB76_55;

st.shared.u64 [%rd118+4096], %rd553;
st.shared.u64 [%rd118+4104], %rd532;

BB76_55:
add.s32 %r71, %r13, 512;
cvt.u64.u32	%rd301, %r71;
setp.ge.s64	%p43, %rd301, %rd3;
@%p43 bra BB76_57;

st.shared.u64 [%rd118+8192], %rd554;
st.shared.u64 [%rd118+8200], %rd531;

BB76_57:
add.s32 %r72, %r13, 768;
cvt.u64.u32	%rd302, %r72;
setp.ge.s64	%p44, %rd302, %rd3;
@%p44 bra BB76_59;

st.shared.u64 [%rd118+12288], %rd555;
st.shared.u64 [%rd118+12296], %rd530;

BB76_59:
add.s32 %r73, %r13, 1024;
cvt.u64.u32	%rd303, %r73;
setp.ge.s64	%p45, %rd303, %rd3;
@%p45 bra BB76_61;

st.shared.u64 [%rd118+16384], %rd556;
st.shared.u64 [%rd118+16392], %rd529;

BB76_61:
add.s32 %r74, %r13, 1280;
cvt.u64.u32	%rd304, %r74;
setp.ge.s64	%p46, %rd304, %rd3;
@%p46 bra BB76_63;

st.shared.u64 [%rd118+20480], %rd557;
st.shared.u64 [%rd118+20488], %rd528;

BB76_63:
add.s32 %r75, %r13, 1536;
cvt.u64.u32	%rd305, %r75;
setp.ge.s64	%p47, %rd305, %rd3;
@%p47 bra BB76_66;

BB76_65:
st.shared.u64 [%rd118+24576], %rd558;
st.shared.u64 [%rd118+24584], %rd527;

BB76_66:
bar.sync 0;
mul.lo.s32 %r77, %r13, 7;
cvt.u64.u32	%rd306, %r77;
add.s64 %rd119, %rd4, %rd3;
min.s64 %rd120, %rd306, %rd119;
setp.lt.s64	%p48, %rd120, %rd3;
sub.s64 %rd307, %rd120, %rd3;
selp.b64	%rd566, 0, %rd307, %p48;
min.s64 %rd565, %rd4, %rd120;
setp.ge.s64	%p49, %rd566, %rd565;
@%p49 bra BB76_69;

add.s64 %rd308, %rd4, %rd120;
add.s64 %rd123, %rd308, -1;

BB76_68:
add.s64 %rd309, %rd565, %rd566;
shr.s64 %rd310, %rd309, 1;
sub.s64 %rd311, %rd123, %rd310;
shl.b64 %rd312, %rd311, 4;
add.s64 %rd314, %rd299, %rd312;
shl.b64 %rd315, %rd310, 4;
add.s64 %rd316, %rd299, %rd315;
ld.shared.u64 %rd317, [%rd316];
ld.shared.u64 %rd318, [%rd314];
setp.lt.s64	%p50, %rd318, %rd317;
add.s64 %rd319, %rd310, 1;
selp.b64	%rd566, %rd566, %rd319, %p50;
selp.b64	%rd565, %rd310, %rd565, %p50;
setp.lt.s64	%p51, %rd566, %rd565;
@%p51 bra BB76_68;

BB76_69:
shl.b64 %rd320, %rd4, 4;
add.s64 %rd129, %rd299, %rd320;
add.s64 %rd322, %rd120, %rd4;
sub.s64 %rd130, %rd322, %rd566;
shl.b64 %rd323, %rd130, 4;
add.s64 %rd131, %rd299, %rd323;
shl.b64 %rd324, %rd566, 4;
add.s64 %rd132, %rd299, %rd324;
ld.shared.u64 %rd325, [%rd132];
ld.shared.u64 %rd326, [%rd132+8];
add.u64 %rd327, %SP, 0;
cvta.to.local.u64 %rd328, %rd327;
st.local.u64 [%rd328+8], %rd326;
st.local.u64 [%rd328], %rd325;
ld.shared.u64 %rd329, [%rd131];
ld.shared.u64 %rd330, [%rd131+8];
add.u64 %rd331, %SP, 16;
cvta.to.local.u64 %rd332, %rd331;
st.local.u64 [%rd332+8], %rd330;
st.local.u64 [%rd332], %rd329;
shl.b64 %rd333, %rd119, 4;
add.s64 %rd133, %rd299, %rd333;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd131, %rd133;
@%p53 bra BB76_72;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd132, %rd129;
@%p55 bra BB76_72;

ld.local.u64 %rd338, [%rd328];
ld.local.u64 %rd339, [%rd332];
setp.ge.s64	%p82, %rd339, %rd338;

BB76_72:
selp.b64	%rd344, %rd328, %rd332, %p82;
ld.local.u64 %rd134, [%rd344];
ld.local.u64 %rd135, [%rd344+8];
@%p82 bra BB76_74;
bra.uni BB76_73;

BB76_74:
mov.u64 %rd588, %rd131;
add.s64 %rd354, %rd324, %rd299;
add.s64 %rd140, %rd354, 16;
mov.u64 %rd610, %rd140;
ld.shared.u64 %rd355, [%rd132+16];
ld.shared.u64 %rd358, [%rd132+24];
st.local.u64 [%rd328], %rd355;
st.local.u64 [%rd328+8], %rd358;
mov.u64 %rd577, %rd131;
mov.u64 %rd599, %rd140;
bra.uni BB76_75;

BB76_73:
mov.u64 %rd610, %rd132;
add.s64 %rd347, %rd323, %rd299;
add.s64 %rd137, %rd347, 16;
mov.u64 %rd588, %rd137;
ld.shared.u64 %rd348, [%rd131+16];
ld.shared.u64 %rd351, [%rd131+24];
st.local.u64 [%rd332], %rd348;
st.local.u64 [%rd332+8], %rd351;
mov.u64 %rd577, %rd137;
mov.u64 %rd599, %rd132;

BB76_75:
mov.u64 %rd145, %rd610;
mov.u64 %rd598, %rd599;
mov.u64 %rd143, %rd588;
mov.u64 %rd576, %rd577;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd576, %rd133;
@%p57 bra BB76_78;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd598, %rd129;
@%p59 bra BB76_78;

ld.local.u64 %rd363, [%rd328];
ld.local.u64 %rd364, [%rd332];
setp.ge.s64	%p83, %rd364, %rd363;

BB76_78:
selp.b64	%rd369, %rd328, %rd332, %p83;
ld.local.u64 %rd146, [%rd369];
ld.local.u64 %rd147, [%rd369+8];
@%p83 bra BB76_80;
bra.uni BB76_79;

BB76_80:
add.s64 %rd598, %rd598, 16;
add.s64 %rd151, %rd145, 16;
ld.shared.u64 %rd374, [%rd145+16];
ld.shared.u64 %rd377, [%rd145+24];
st.local.u64 [%rd328], %rd374;
st.local.u64 [%rd328+8], %rd377;
mov.u64 %rd587, %rd143;
mov.u64 %rd609, %rd151;
bra.uni BB76_81;

BB76_79:
add.s64 %rd576, %rd576, 16;
add.s64 %rd149, %rd143, 16;
ld.shared.u64 %rd370, [%rd143+16];
ld.shared.u64 %rd373, [%rd143+24];
st.local.u64 [%rd332], %rd370;
st.local.u64 [%rd332+8], %rd373;
mov.u64 %rd587, %rd149;
mov.u64 %rd609, %rd145;

BB76_81:
mov.u64 %rd155, %rd609;
mov.u64 %rd597, %rd598;
mov.u64 %rd153, %rd587;
mov.u64 %rd575, %rd576;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd575, %rd133;
@%p61 bra BB76_84;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd597, %rd129;
@%p63 bra BB76_84;

ld.local.u64 %rd382, [%rd328];
ld.local.u64 %rd383, [%rd332];
setp.ge.s64	%p84, %rd383, %rd382;

BB76_84:
selp.b64	%rd388, %rd328, %rd332, %p84;
ld.local.u64 %rd156, [%rd388];
ld.local.u64 %rd157, [%rd388+8];
@%p84 bra BB76_86;
bra.uni BB76_85;

BB76_86:
add.s64 %rd597, %rd597, 16;
add.s64 %rd161, %rd155, 16;
ld.shared.u64 %rd393, [%rd155+16];
st.local.u64 [%rd328], %rd393;
ld.shared.u64 %rd396, [%rd155+24];
st.local.u64 [%rd328+8], %rd396;
mov.u64 %rd586, %rd153;
mov.u64 %rd608, %rd161;
bra.uni BB76_87;

BB76_85:
add.s64 %rd575, %rd575, 16;
add.s64 %rd159, %rd153, 16;
ld.shared.u64 %rd389, [%rd153+16];
st.local.u64 [%rd332], %rd389;
ld.shared.u64 %rd392, [%rd153+24];
st.local.u64 [%rd332+8], %rd392;
mov.u64 %rd586, %rd159;
mov.u64 %rd608, %rd155;

BB76_87:
mov.u64 %rd165, %rd608;
mov.u64 %rd596, %rd597;
mov.u64 %rd163, %rd586;
mov.u64 %rd574, %rd575;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd574, %rd133;
@%p65 bra BB76_90;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd596, %rd129;
@%p67 bra BB76_90;

ld.local.u64 %rd401, [%rd328];
ld.local.u64 %rd402, [%rd332];
setp.ge.s64	%p85, %rd402, %rd401;

BB76_90:
selp.b64	%rd407, %rd328, %rd332, %p85;
ld.local.u64 %rd166, [%rd407];
ld.local.u64 %rd167, [%rd407+8];
@%p85 bra BB76_92;
bra.uni BB76_91;

BB76_92:
add.s64 %rd596, %rd596, 16;
add.s64 %rd171, %rd165, 16;
ld.shared.u64 %rd412, [%rd165+16];
st.local.u64 [%rd328], %rd412;
ld.shared.u64 %rd415, [%rd165+24];
st.local.u64 [%rd328+8], %rd415;
mov.u64 %rd585, %rd163;
mov.u64 %rd607, %rd171;
bra.uni BB76_93;

BB76_91:
add.s64 %rd574, %rd574, 16;
add.s64 %rd169, %rd163, 16;
ld.shared.u64 %rd408, [%rd163+16];
st.local.u64 [%rd332], %rd408;
ld.shared.u64 %rd411, [%rd163+24];
st.local.u64 [%rd332+8], %rd411;
mov.u64 %rd585, %rd169;
mov.u64 %rd607, %rd165;

BB76_93:
mov.u64 %rd175, %rd607;
mov.u64 %rd595, %rd596;
mov.u64 %rd173, %rd585;
mov.u64 %rd573, %rd574;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd573, %rd133;
@%p69 bra BB76_96;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd595, %rd129;
@%p71 bra BB76_96;

ld.local.u64 %rd420, [%rd328];
ld.local.u64 %rd421, [%rd332];
setp.ge.s64	%p86, %rd421, %rd420;

BB76_96:
selp.b64	%rd426, %rd328, %rd332, %p86;
ld.local.u64 %rd176, [%rd426];
ld.local.u64 %rd177, [%rd426+8];
@%p86 bra BB76_98;
bra.uni BB76_97;

BB76_98:
add.s64 %rd595, %rd595, 16;
add.s64 %rd181, %rd175, 16;
ld.shared.u64 %rd431, [%rd175+16];
st.local.u64 [%rd328], %rd431;
ld.shared.u64 %rd434, [%rd175+24];
st.local.u64 [%rd328+8], %rd434;
mov.u64 %rd584, %rd173;
mov.u64 %rd606, %rd181;
bra.uni BB76_99;

BB76_97:
add.s64 %rd573, %rd573, 16;
add.s64 %rd179, %rd173, 16;
ld.shared.u64 %rd427, [%rd173+16];
st.local.u64 [%rd332], %rd427;
ld.shared.u64 %rd430, [%rd173+24];
st.local.u64 [%rd332+8], %rd430;
mov.u64 %rd584, %rd179;
mov.u64 %rd606, %rd175;

BB76_99:
mov.u64 %rd185, %rd606;
mov.u64 %rd594, %rd595;
mov.u64 %rd183, %rd584;
mov.u64 %rd572, %rd573;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd572, %rd133;
@%p73 bra BB76_102;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd594, %rd129;
@%p75 bra BB76_102;

ld.local.u64 %rd439, [%rd328];
ld.local.u64 %rd440, [%rd332];
setp.ge.s64	%p87, %rd440, %rd439;

BB76_102:
selp.b64	%rd445, %rd328, %rd332, %p87;
ld.local.u64 %rd186, [%rd445];
ld.local.u64 %rd187, [%rd445+8];
@%p87 bra BB76_104;
bra.uni BB76_103;

BB76_104:
add.s64 %rd594, %rd594, 16;
add.s64 %rd191, %rd185, 16;
ld.shared.u64 %rd450, [%rd185+16];
st.local.u64 [%rd328], %rd450;
ld.shared.u64 %rd453, [%rd185+24];
st.local.u64 [%rd328+8], %rd453;
mov.u64 %rd583, %rd183;
mov.u64 %rd605, %rd191;
bra.uni BB76_105;

BB76_103:
add.s64 %rd572, %rd572, 16;
add.s64 %rd189, %rd183, 16;
ld.shared.u64 %rd446, [%rd183+16];
st.local.u64 [%rd332], %rd446;
ld.shared.u64 %rd449, [%rd183+24];
st.local.u64 [%rd332+8], %rd449;
mov.u64 %rd583, %rd189;
mov.u64 %rd605, %rd185;

BB76_105:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd572, %rd133;
@%p77 bra BB76_108;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd594, %rd129;
@%p79 bra BB76_108;

ld.local.u64 %rd461, [%rd328];
ld.local.u64 %rd462, [%rd332];
setp.ge.s64	%p88, %rd462, %rd461;

BB76_108:
selp.b64	%rd467, %rd328, %rd332, %p88;
ld.local.u64 %rd196, [%rd467];
ld.local.u64 %rd197, [%rd467+8];
@%p88 bra BB76_110;
bra.uni BB76_109;

BB76_110:
ld.shared.u64 %rd472, [%rd605+16];
st.local.u64 [%rd328], %rd472;
ld.shared.u64 %rd475, [%rd605+24];
st.local.u64 [%rd328+8], %rd475;
bra.uni BB76_111;

BB76_109:
ld.shared.u64 %rd468, [%rd583+16];
st.local.u64 [%rd332], %rd468;
ld.shared.u64 %rd471, [%rd583+24];
st.local.u64 [%rd332+8], %rd471;

BB76_111:
bar.sync 0;
mul.wide.u32 %rd476, %r77, 16;
add.s64 %rd478, %rd299, %rd476;
st.shared.u64 [%rd478], %rd134;
st.shared.u64 [%rd478+8], %rd135;
st.shared.u64 [%rd478+16], %rd146;
st.shared.u64 [%rd478+24], %rd147;
st.shared.u64 [%rd478+32], %rd156;
st.shared.u64 [%rd478+40], %rd157;
st.shared.u64 [%rd478+48], %rd166;
st.shared.u64 [%rd478+56], %rd167;
st.shared.u64 [%rd478+64], %rd176;
st.shared.u64 [%rd478+72], %rd177;
st.shared.u64 [%rd478+80], %rd186;
st.shared.u64 [%rd478+88], %rd187;
st.shared.u64 [%rd478+96], %rd196;
st.shared.u64 [%rd478+104], %rd197;
bar.sync 0;
setp.ge.s64	%p80, %rd614, %rd119;
@%p80 bra BB76_114;

cvta.to.global.u64 %rd479, %rd214;
cvta.to.global.u64 %rd480, %rd215;
cvt.u64.u32	%rd481, %r13;
mul.wide.u32 %rd482, %r13, 16;
add.s64 %rd613, %rd299, %rd482;
mul.wide.u32 %rd484, %r18, 1792;
add.s64 %rd485, %rd484, %rd481;
shl.b64 %rd486, %rd485, 3;
add.s64 %rd612, %rd480, %rd486;
add.s64 %rd611, %rd479, %rd486;

BB76_113:
ld.shared.u64 %rd487, [%rd613];
ld.shared.u64 %rd488, [%rd613+8];
st.global.u64 [%rd611], %rd487;
st.global.u64 [%rd612], %rd488;
add.s64 %rd613, %rd613, 4096;
add.s64 %rd612, %rd612, 2048;
add.s64 %rd611, %rd611, 2048;
add.s64 %rd614, %rd614, 256;
setp.lt.s64	%p81, %rd614, %rd119;
@%p81 bra BB76_113;

BB76_114:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS7_15normal_iteratorINS_7pointerIiNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESI_EEEElSI_EENSC_INSD_IlSH_SI_SI_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS7_15normal_iteratorINS_7pointerIiNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESI_EEEElSI_EENSC_INSD_IlSH_SI_SI_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0[80]
)
{
.reg .pred %p<25>;
.reg .b16 %rs<26>;
.reg .b32 %r<38>;
.reg .b64 %rd<94>;


ld.param.u32 %r1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS7_15normal_iteratorINS_7pointerIiNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESI_EEEElSI_EENSC_INSD_IlSH_SI_SI_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+72];
ld.param.u64 %rd2, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS7_15normal_iteratorINS_7pointerIiNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESI_EEEElSI_EENSC_INSD_IlSH_SI_SI_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+64];
ld.param.u64 %rd46, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS7_15normal_iteratorINS_7pointerIiNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESI_EEEElSI_EENSC_INSD_IlSH_SI_SI_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+56];
ld.param.u64 %rd43, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS7_15normal_iteratorINS_7pointerIiNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESI_EEEElSI_EENSC_INSD_IlSH_SI_SI_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+32];
ld.param.u64 %rd42, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS7_15normal_iteratorINS_7pointerIiNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESI_EEEElSI_EENSC_INSD_IlSH_SI_SI_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+16];
ld.param.u64 %rd4, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS7_15normal_iteratorINS_7pointerIiNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESI_EEEElSI_EENSC_INSD_IlSH_SI_SI_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+48];
ld.param.u64 %rd41, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS7_15normal_iteratorINS_7pointerIiNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESI_EEEElSI_EENSC_INSD_IlSH_SI_SI_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0];
cvta.to.global.u64 %rd1, %rd41;
mov.u32 %r19, %ctaid.x;
cvt.u64.u32	%rd3, %r19;
setp.lt.s64	%p1, %rd3, %rd4;
@%p1 bra BB77_2;
bra.uni BB77_1;

BB77_2:
mul.lo.s64 %rd85, %rd3, %rd2;
add.s64 %rd86, %rd85, %rd2;
bra.uni BB77_3;

BB77_1:
sub.s64 %rd48, %rd3, %rd4;
mul.lo.s64 %rd49, %rd48, %rd46;
mul.lo.s64 %rd50, %rd2, %rd4;
add.s64 %rd85, %rd49, %rd50;
add.s64 %rd51, %rd85, %rd46;
min.s64 %rd86, %rd51, %rd43;

BB77_3:
mov.u32 %r2, %tid.x;
cvt.u64.u32	%rd52, %r2;
add.s64 %rd11, %rd52, %rd85;
shl.b64 %rd53, %rd11, 2;
add.s64 %rd12, %rd1, %rd53;
sub.s64 %rd14, %rd86, %rd85;
mov.u32 %r20, %ntid.x;
cvt.u64.u32	%rd15, %r20;
setp.lt.s64	%p2, %rd14, %rd15;
mul.wide.u32 %rd54, %r2, 8;
mov.u64 %rd55, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd16, %rd55, %rd54;
@%p2 bra BB77_13;
bra.uni BB77_4;

BB77_13:
cvt.u64.u32	%rd27, %r1;
min.s64 %rd64, %rd14, %rd27;
setp.ge.s64	%p13, %rd52, %rd64;
@%p13 bra BB77_17;

ld.global.u32 %r26, [%rd12];
setp.ne.s32	%p14, %r26, 0;
selp.u64	%rd92, 1, 0, %p14;
add.s64 %rd90, %rd11, %rd27;
shl.b64 %rd66, %rd90, 2;
add.s64 %rd91, %rd1, %rd66;
setp.ge.s64	%p15, %rd90, %rd86;
@%p15 bra BB77_16;

BB77_15:
ld.global.u32 %r27, [%rd91];
setp.ne.s32	%p16, %r27, 0;
selp.u64	%rd67, 1, 0, %p16;
add.s64 %rd92, %rd67, %rd92;
shl.b64 %rd68, %rd27, 2;
add.s64 %rd91, %rd91, %rd68;
add.s64 %rd90, %rd90, %rd27;
setp.lt.s64	%p17, %rd90, %rd86;
@%p17 bra BB77_15;

BB77_16:
st.shared.u64 [%rd16], %rd92;
bra.uni BB77_17;

BB77_4:
ld.global.u32 %r21, [%rd12];
setp.ne.s32	%p3, %r21, 0;
selp.u64	%rd89, 1, 0, %p3;
add.s64 %rd87, %rd11, %rd15;
shl.b64 %rd56, %rd87, 2;
add.s64 %rd88, %rd1, %rd56;
setp.ge.s64	%p4, %rd87, %rd86;
@%p4 bra BB77_6;

BB77_5:
ld.global.u32 %r22, [%rd88];
setp.ne.s32	%p5, %r22, 0;
selp.u64	%rd57, 1, 0, %p5;
add.s64 %rd89, %rd57, %rd89;
shl.b64 %rd58, %rd15, 2;
add.s64 %rd88, %rd88, %rd58;
add.s64 %rd87, %rd87, %rd15;
setp.lt.s64	%p6, %rd87, %rd86;
@%p6 bra BB77_5;

BB77_6:
setp.ge.u32	%p7, %r2, %r1;
@%p7 bra BB77_8;

st.shared.u64 [%rd16], %rd89;

BB77_8:
cvt.u32.u64	%r23, %rd15;
setp.ge.u32	%p8, %r1, %r23;
@%p8 bra BB77_17;

mov.u32 %r34, %r1;
mov.u32 %r35, %r1;

BB77_10:
mov.u32 %r4, %r35;
bar.sync 0;
add.s32 %r6, %r4, %r1;
setp.lt.u32	%p9, %r2, %r6;
setp.ge.u32	%p10, %r2, %r34;
and.pred %p11, %p9, %p10;
@!%p11 bra BB77_12;
bra.uni BB77_11;

BB77_11:
sub.s32 %r24, %r2, %r34;
mul.wide.u32 %rd59, %r24, 8;
add.s64 %rd61, %rd55, %rd59;
ld.shared.u64 %rd62, [%rd61];
add.s64 %rd63, %rd62, %rd89;
st.shared.u64 [%rd61], %rd63;

BB77_12:
add.s32 %r34, %r34, %r1;
setp.lt.u32	%p12, %r34, %r20;
mov.u32 %r35, %r6;
@%p12 bra BB77_10;

BB77_17:
bar.sync 0;
cvt.u64.u32	%rd69, %r1;
min.s64 %rd70, %rd69, %rd14;
cvt.u32.u64	%r37, %rd70;
setp.ge.u32	%p18, %r20, %r37;
@%p18 bra BB77_22;

add.s32 %r36, %r20, %r2;
setp.ge.u32	%p19, %r36, %r37;
@%p19 bra BB77_21;

ld.shared.u64 %rd93, [%rd16];

BB77_20:
mul.wide.u32 %rd71, %r36, 8;
add.s64 %rd73, %rd55, %rd71;
ld.shared.u64 %rd74, [%rd73];
add.s64 %rd93, %rd74, %rd93;
st.shared.u64 [%rd16], %rd93;
add.s32 %r36, %r36, %r20;
setp.lt.u32	%p20, %r36, %r37;
@%p20 bra BB77_20;

BB77_21:
bar.sync 0;

BB77_22:
setp.lt.u32	%p21, %r37, 2;
@%p21 bra BB77_27;

not.b32 %r13, %r2;

BB77_24:
shr.u32 %r16, %r37, 1;
setp.ge.u32	%p22, %r2, %r16;
@%p22 bra BB77_26;

add.s32 %r30, %r37, %r13;
mul.wide.u32 %rd75, %r30, 8;
add.s64 %rd77, %rd55, %rd75;
ld.shared.u64 %rd78, [%rd77];
ld.shared.u64 %rd79, [%rd16];
add.s64 %rd80, %rd78, %rd79;
st.shared.u64 [%rd16], %rd80;

BB77_26:
bar.sync 0;
sub.s32 %r37, %r37, %r16;
setp.gt.u32	%p23, %r37, 1;
@%p23 bra BB77_24;

BB77_27:
setp.ne.s32	%p24, %r2, 0;
@%p24 bra BB77_29;

cvta.to.global.u64 %rd81, %rd42;
mul.wide.u32 %rd82, %r19, 8;
add.s64 %rd83, %rd81, %rd82;
ld.shared.u64 %rd84, [_ZN6thrust6system4cuda6detail4smemE];
st.global.u64 [%rd83], %rd84;

BB77_29:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIlEENS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENSA_15normal_iteratorINS_7pointerIiNSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEElSL_EENSF_INSG_IlSK_SL_SL_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIlEENS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENSA_15normal_iteratorINS_7pointerIiNSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEElSL_EENSF_INSG_IlSK_SL_SL_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0[88]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.reg .pred %p<27>;
.reg .b16 %rs<33>;
.reg .b32 %r<87>;
.reg .b64 %rd<132>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIlEENS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS8_15normal_iteratorINS_7pointerIiNS8_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEElSJ_EENSD_INSE_IlSI_SJ_SJ_EEEENS0_6detail8internal21uniform_decompositionIlEES6_NS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_245790_43_non_const_sdata[1024];

ld.param.u64 %rd2, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIlEENS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENSA_15normal_iteratorINS_7pointerIiNSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEElSL_EENSF_INSG_IlSK_SL_SL_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+64];
ld.param.u64 %rd41, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIlEENS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENSA_15normal_iteratorINS_7pointerIiNSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEElSL_EENSF_INSG_IlSK_SL_SL_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+56];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIlEENS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENSA_15normal_iteratorINS_7pointerIiNSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEElSL_EENSF_INSG_IlSK_SL_SL_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+48];
ld.param.u64 %rd38, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIlEENS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENSA_15normal_iteratorINS_7pointerIiNSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEElSL_EENSF_INSG_IlSK_SL_SL_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+32];
ld.param.u64 %rd37, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIlEENS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENSA_15normal_iteratorINS_7pointerIiNSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEElSL_EENSF_INSG_IlSK_SL_SL_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+24];
ld.param.u64 %rd36, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIlEENS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENSA_15normal_iteratorINS_7pointerIiNSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEElSL_EENSF_INSG_IlSK_SL_SL_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+8];
ld.param.u64 %rd35, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIlEENS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENSA_15normal_iteratorINS_7pointerIiNSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEElSL_EENSF_INSG_IlSK_SL_SL_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0];
ld.param.u64 %rd43, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIlEENS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENSA_15normal_iteratorINS_7pointerIiNSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEElSL_EENSF_INSG_IlSK_SL_SL_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+72];
cvta.to.global.u64 %rd131, %rd43;
bar.sync 0;
mov.u32 %r1, %ctaid.x;
cvt.u64.u32	%rd4, %r1;
setp.lt.s64	%p1, %rd4, %rd1;
@%p1 bra BB78_2;
bra.uni BB78_1;

BB78_2:
mul.lo.s64 %rd124, %rd4, %rd2;
add.s64 %rd125, %rd124, %rd2;
bra.uni BB78_3;

BB78_1:
sub.s64 %rd45, %rd4, %rd1;
mul.lo.s64 %rd46, %rd45, %rd41;
mul.lo.s64 %rd47, %rd2, %rd1;
add.s64 %rd124, %rd46, %rd47;
add.s64 %rd48, %rd124, %rd41;
min.s64 %rd125, %rd48, %rd38;

BB78_3:
mov.u32 %r2, %tid.x;
cvt.u64.u32	%rd11, %r2;
setp.eq.s32	%p2, %r1, 0;
@%p2 bra BB78_5;

cvta.to.global.u64 %rd49, %rd37;
add.s32 %r42, %r1, -1;
mul.wide.u32 %rd50, %r42, 8;
add.s64 %rd51, %rd49, %rd50;
ld.global.u64 %rd52, [%rd51];
shl.b64 %rd53, %rd52, 3;
add.s64 %rd131, %rd131, %rd53;

BB78_5:
cvta.to.global.u64 %rd54, %rd35;
cvta.to.global.u64 %rd55, %rd36;
mov.u64 %rd127, %rd124;
add.s64 %rd56, %rd11, %rd124;
shl.b64 %rd57, %rd56, 3;
add.s64 %rd129, %rd54, %rd57;
shl.b64 %rd58, %rd56, 2;
add.s64 %rd130, %rd55, %rd58;
add.s64 %rd128, %rd124, 256;
setp.gt.s64	%p3, %rd128, %rd125;
@%p3 bra BB78_25;

BB78_6:
mov.u64 %rd126, %rd128;
mov.u64 %rd127, %rd126;
ld.global.u32 %r3, [%rd130];
setp.ne.s32	%p4, %r3, 0;
selp.u32	%r43, 1, 0, %p4;
mul.wide.u32 %rd59, %r2, 4;
mov.u64 %rd60, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIlEENS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS8_15normal_iteratorINS_7pointerIiNS8_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEElSJ_EENSD_INSE_IlSI_SJ_SJ_EEEENS0_6detail8internal21uniform_decompositionIlEES6_NS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_245790_43_non_const_sdata;
add.s64 %rd23, %rd60, %rd59;
st.shared.u32 [%rd23], %r43;
bar.sync 0;
ld.shared.u32 %r84, [%rd23];
setp.eq.s32	%p5, %r2, 0;
@%p5 bra BB78_8;

add.s32 %r44, %r2, -1;
mul.wide.u32 %rd61, %r44, 4;
add.s64 %rd63, %rd60, %rd61;
ld.shared.u32 %r45, [%rd63];
add.s32 %r84, %r45, %r84;

BB78_8:
bar.sync 0;
st.shared.u32 [%rd23], %r84;
bar.sync 0;
setp.lt.u32	%p6, %r2, 2;
@%p6 bra BB78_10;

add.s32 %r46, %r2, -2;
mul.wide.u32 %rd66, %r46, 4;
add.s64 %rd68, %rd60, %rd66;
ld.shared.u32 %r47, [%rd68];
add.s32 %r84, %r47, %r84;

BB78_10:
bar.sync 0;
st.shared.u32 [%rd23], %r84;
bar.sync 0;
setp.lt.u32	%p7, %r2, 4;
@%p7 bra BB78_12;

add.s32 %r48, %r2, -4;
mul.wide.u32 %rd69, %r48, 4;
add.s64 %rd71, %rd60, %rd69;
ld.shared.u32 %r49, [%rd71];
add.s32 %r84, %r49, %r84;

BB78_12:
bar.sync 0;
st.shared.u32 [%rd23], %r84;
bar.sync 0;
setp.lt.u32	%p8, %r2, 8;
@%p8 bra BB78_14;

add.s32 %r50, %r2, -8;
mul.wide.u32 %rd72, %r50, 4;
add.s64 %rd74, %rd60, %rd72;
ld.shared.u32 %r51, [%rd74];
add.s32 %r84, %r51, %r84;

BB78_14:
bar.sync 0;
st.shared.u32 [%rd23], %r84;
bar.sync 0;
setp.lt.u32	%p9, %r2, 16;
@%p9 bra BB78_16;

add.s32 %r52, %r2, -16;
mul.wide.u32 %rd75, %r52, 4;
add.s64 %rd77, %rd60, %rd75;
ld.shared.u32 %r53, [%rd77];
add.s32 %r84, %r53, %r84;

BB78_16:
bar.sync 0;
st.shared.u32 [%rd23], %r84;
bar.sync 0;
setp.lt.u32	%p10, %r2, 32;
@%p10 bra BB78_18;

add.s32 %r54, %r2, -32;
mul.wide.u32 %rd78, %r54, 4;
add.s64 %rd80, %rd60, %rd78;
ld.shared.u32 %r55, [%rd80];
add.s32 %r84, %r55, %r84;

BB78_18:
bar.sync 0;
st.shared.u32 [%rd23], %r84;
bar.sync 0;
setp.lt.u32	%p11, %r2, 64;
@%p11 bra BB78_20;

add.s32 %r56, %r2, -64;
mul.wide.u32 %rd81, %r56, 4;
add.s64 %rd83, %rd60, %rd81;
ld.shared.u32 %r57, [%rd83];
add.s32 %r84, %r57, %r84;

BB78_20:
bar.sync 0;
st.shared.u32 [%rd23], %r84;
bar.sync 0;
setp.lt.u32	%p12, %r2, 128;
@%p12 bra BB78_22;

add.s32 %r58, %r2, -128;
mul.wide.u32 %rd84, %r58, 4;
add.s64 %rd86, %rd60, %rd84;
ld.shared.u32 %r59, [%rd86];
add.s32 %r84, %r59, %r84;

BB78_22:
bar.sync 0;
st.shared.u32 [%rd23], %r84;
bar.sync 0;
setp.eq.s32	%p13, %r3, 0;
@%p13 bra BB78_24;

ld.shared.u32 %r60, [%rd23];
add.s32 %r61, %r60, -1;
mul.wide.u32 %rd90, %r61, 8;
add.s64 %rd91, %rd131, %rd90;
ld.global.u64 %rd92, [%rd129];
st.global.u64 [%rd91], %rd92;

BB78_24:
add.s64 %rd129, %rd129, 2048;
add.s64 %rd130, %rd130, 1024;
ld.shared.u32 %r62, [_ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIlEENS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS8_15normal_iteratorINS_7pointerIiNS8_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEElSJ_EENSD_INSE_IlSI_SJ_SJ_EEEENS0_6detail8internal21uniform_decompositionIlEES6_NS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_245790_43_non_const_sdata+1020];
mul.wide.u32 %rd93, %r62, 8;
add.s64 %rd131, %rd131, %rd93;
bar.sync 0;
add.s64 %rd128, %rd127, 256;
setp.le.s64	%p14, %rd128, %rd125;
@%p14 bra BB78_6;

BB78_25:
setp.ge.s64	%p15, %rd127, %rd125;
@%p15 bra BB78_46;

add.s64 %rd94, %rd127, %rd11;
mov.u32 %r85, 0;
setp.ge.s64	%p16, %rd94, %rd125;
@%p16 bra BB78_28;

ld.global.u32 %r65, [%rd130];
setp.ne.s32	%p17, %r65, 0;
selp.u32	%r85, 1, 0, %p17;

BB78_28:
shl.b64 %rd95, %rd11, 2;
mov.u64 %rd96, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIlEENS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS8_15normal_iteratorINS_7pointerIiNS8_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEElSJ_EENSD_INSE_IlSI_SJ_SJ_EEEENS0_6detail8internal21uniform_decompositionIlEES6_NS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_245790_43_non_const_sdata;
add.s64 %rd34, %rd96, %rd95;
st.shared.u32 [%rd34], %r85;
bar.sync 0;
ld.shared.u32 %r86, [%rd34];
setp.eq.s32	%p18, %r2, 0;
@%p18 bra BB78_30;

add.s32 %r66, %r2, -1;
mul.wide.u32 %rd97, %r66, 4;
add.s64 %rd99, %rd96, %rd97;
ld.shared.u32 %r67, [%rd99];
add.s32 %r86, %r67, %r86;

BB78_30:
bar.sync 0;
st.shared.u32 [%rd34], %r86;
bar.sync 0;
setp.lt.u32	%p19, %r2, 2;
@%p19 bra BB78_32;

add.s32 %r68, %r2, -2;
mul.wide.u32 %rd100, %r68, 4;
add.s64 %rd102, %rd96, %rd100;
ld.shared.u32 %r69, [%rd102];
add.s32 %r86, %r69, %r86;

BB78_32:
bar.sync 0;
st.shared.u32 [%rd34], %r86;
bar.sync 0;
setp.lt.u32	%p20, %r2, 4;
@%p20 bra BB78_34;

add.s32 %r70, %r2, -4;
mul.wide.u32 %rd103, %r70, 4;
add.s64 %rd105, %rd96, %rd103;
ld.shared.u32 %r71, [%rd105];
add.s32 %r86, %r71, %r86;

BB78_34:
bar.sync 0;
st.shared.u32 [%rd34], %r86;
bar.sync 0;
setp.lt.u32	%p21, %r2, 8;
@%p21 bra BB78_36;

add.s32 %r72, %r2, -8;
mul.wide.u32 %rd106, %r72, 4;
add.s64 %rd108, %rd96, %rd106;
ld.shared.u32 %r73, [%rd108];
add.s32 %r86, %r73, %r86;

BB78_36:
bar.sync 0;
st.shared.u32 [%rd34], %r86;
bar.sync 0;
setp.lt.u32	%p22, %r2, 16;
@%p22 bra BB78_38;

add.s32 %r74, %r2, -16;
mul.wide.u32 %rd109, %r74, 4;
add.s64 %rd111, %rd96, %rd109;
ld.shared.u32 %r75, [%rd111];
add.s32 %r86, %r75, %r86;

BB78_38:
bar.sync 0;
st.shared.u32 [%rd34], %r86;
bar.sync 0;
setp.lt.u32	%p23, %r2, 32;
@%p23 bra BB78_40;

add.s32 %r76, %r2, -32;
mul.wide.u32 %rd112, %r76, 4;
add.s64 %rd114, %rd96, %rd112;
ld.shared.u32 %r77, [%rd114];
add.s32 %r86, %r77, %r86;

BB78_40:
bar.sync 0;
st.shared.u32 [%rd34], %r86;
bar.sync 0;
setp.lt.u32	%p24, %r2, 64;
@%p24 bra BB78_42;

add.s32 %r78, %r2, -64;
mul.wide.u32 %rd115, %r78, 4;
add.s64 %rd117, %rd96, %rd115;
ld.shared.u32 %r79, [%rd117];
add.s32 %r86, %r79, %r86;

BB78_42:
bar.sync 0;
st.shared.u32 [%rd34], %r86;
bar.sync 0;
setp.lt.u32	%p25, %r2, 128;
@%p25 bra BB78_44;

add.s32 %r80, %r2, -128;
mul.wide.u32 %rd118, %r80, 4;
add.s64 %rd120, %rd96, %rd118;
ld.shared.u32 %r81, [%rd120];
add.s32 %r86, %r81, %r86;

BB78_44:
bar.sync 0;
st.shared.u32 [%rd34], %r86;
bar.sync 0;
setp.eq.s32	%p26, %r85, 0;
@%p26 bra BB78_46;

ld.shared.u32 %r82, [%rd34];
add.s32 %r83, %r82, -1;
mul.wide.u32 %rd121, %r83, 8;
add.s64 %rd122, %rd131, %rd121;
ld.global.u64 %rd123, [%rd129];
st.global.u64 [%rd122], %rd123;

BB78_46:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_11EmptyKernelIvEEvv(

)
{



ret;
}

.func (.param .b64 func_retval0) __internal_accurate_pow(
.param .b64 __internal_accurate_pow_param_0,
.param .b64 __internal_accurate_pow_param_1
)
{
.reg .pred %p<9>;
.reg .f32 %f<3>;
.reg .b32 %r<52>;
.reg .f64 %fd<134>;


ld.param.f64 %fd12, [__internal_accurate_pow_param_0];
ld.param.f64 %fd13, [__internal_accurate_pow_param_1];
{
.reg .b32 %temp; 
mov.b64 {%temp, %r49}, %fd12;
}
{
.reg .b32 %temp; 
mov.b64 {%r48, %temp}, %fd12;
}
shr.u32 %r50, %r49, 20;
setp.ne.s32	%p1, %r50, 0;
@%p1 bra BB80_2;

mul.f64 %fd14, %fd12, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r49}, %fd14;
}
{
.reg .b32 %temp; 
mov.b64 {%r48, %temp}, %fd14;
}
shr.u32 %r16, %r49, 20;
add.s32 %r50, %r16, -54;

BB80_2:
add.s32 %r51, %r50, -1023;
and.b32 %r17, %r49, -2146435073;
or.b32 %r18, %r17, 1072693248;
mov.b64 %fd132, {%r48, %r18};
setp.lt.u32	%p2, %r18, 1073127583;
@%p2 bra BB80_4;

{
.reg .b32 %temp; 
mov.b64 {%r19, %temp}, %fd132;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r20}, %fd132;
}
add.s32 %r21, %r20, -1048576;
mov.b64 %fd132, {%r19, %r21};
add.s32 %r51, %r50, -1022;

BB80_4:
add.f64 %fd16, %fd132, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd132, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0F5D241AD3B5A;
mov.f64 %fd27, 0d3EB0F5FF7D2CAFE2;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B20A75488A3F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CDE4FAECD5;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C7258A578B;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F6249249242B910;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F89999999999DFB;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
sub.f64 %fd39, %fd22, %fd24;
add.f64 %fd40, %fd39, %fd39;
neg.f64 %fd41, %fd24;
fma.rn.f64 %fd42, %fd41, %fd22, %fd40;
mul.f64 %fd43, %fd21, %fd42;
fma.rn.f64 %fd44, %fd25, %fd38, 0d3FB5555555555555;
mov.f64 %fd45, 0d3FB5555555555555;
sub.f64 %fd46, %fd45, %fd44;
fma.rn.f64 %fd47, %fd25, %fd38, %fd46;
add.f64 %fd48, %fd47, 0d0000000000000000;
add.f64 %fd49, %fd48, 0dBC46A4CB00B9E7B0;
add.f64 %fd50, %fd44, %fd49;
sub.f64 %fd51, %fd44, %fd50;
add.f64 %fd52, %fd49, %fd51;
mul.rn.f64 %fd53, %fd24, %fd24;
neg.f64 %fd54, %fd53;
fma.rn.f64 %fd55, %fd24, %fd24, %fd54;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd43;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r23}, %fd43;
}
add.s32 %r24, %r23, 1048576;
mov.b64 %fd56, {%r22, %r24};
fma.rn.f64 %fd57, %fd24, %fd56, %fd55;
mul.rn.f64 %fd58, %fd53, %fd24;
neg.f64 %fd59, %fd58;
fma.rn.f64 %fd60, %fd53, %fd24, %fd59;
fma.rn.f64 %fd61, %fd53, %fd43, %fd60;
fma.rn.f64 %fd62, %fd57, %fd24, %fd61;
mul.rn.f64 %fd63, %fd50, %fd58;
neg.f64 %fd64, %fd63;
fma.rn.f64 %fd65, %fd50, %fd58, %fd64;
fma.rn.f64 %fd66, %fd50, %fd62, %fd65;
fma.rn.f64 %fd67, %fd52, %fd58, %fd66;
add.f64 %fd68, %fd63, %fd67;
sub.f64 %fd69, %fd63, %fd68;
add.f64 %fd70, %fd67, %fd69;
add.f64 %fd71, %fd24, %fd68;
sub.f64 %fd72, %fd24, %fd71;
add.f64 %fd73, %fd68, %fd72;
add.f64 %fd74, %fd70, %fd73;
add.f64 %fd75, %fd43, %fd74;
add.f64 %fd76, %fd71, %fd75;
sub.f64 %fd77, %fd71, %fd76;
add.f64 %fd78, %fd75, %fd77;
xor.b32 %r25, %r51, -2147483648;
mov.u32 %r26, 1127219200;
mov.b64 %fd79, {%r25, %r26};
mov.u32 %r27, -2147483648;
mov.b64 %fd80, {%r27, %r26};
sub.f64 %fd81, %fd79, %fd80;
mov.f64 %fd82, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd83, %fd81, %fd82, %fd76;
neg.f64 %fd84, %fd81;
fma.rn.f64 %fd85, %fd84, %fd82, %fd83;
sub.f64 %fd86, %fd85, %fd76;
sub.f64 %fd87, %fd78, %fd86;
mov.f64 %fd88, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd89, %fd81, %fd88, %fd87;
add.f64 %fd90, %fd83, %fd89;
sub.f64 %fd91, %fd83, %fd90;
add.f64 %fd92, %fd89, %fd91;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r28}, %fd13;
}
add.s32 %r29, %r28, %r28;
setp.gt.u32	%p3, %r29, -33554433;
and.b32 %r30, %r28, -15728641;
selp.b32	%r31, %r30, %r28, %p3;
{
.reg .b32 %temp; 
mov.b64 {%r32, %temp}, %fd13;
}
mov.b64 %fd93, {%r32, %r31};
mul.rn.f64 %fd94, %fd90, %fd93;
neg.f64 %fd95, %fd94;
fma.rn.f64 %fd96, %fd90, %fd93, %fd95;
fma.rn.f64 %fd97, %fd92, %fd93, %fd96;
add.f64 %fd4, %fd94, %fd97;
sub.f64 %fd98, %fd94, %fd4;
add.f64 %fd5, %fd97, %fd98;
mov.f64 %fd99, 0d4338000000000000;
mov.f64 %fd100, 0d3FF71547652B82FE;
fma.rn.f64 %fd101, %fd4, %fd100, %fd99;
{
.reg .b32 %temp; 
mov.b64 {%r13, %temp}, %fd101;
}
mov.f64 %fd102, 0dC338000000000000;
add.rn.f64 %fd103, %fd101, %fd102;
mov.f64 %fd104, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd105, %fd103, %fd104, %fd4;
mov.f64 %fd106, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd107, %fd103, %fd106, %fd105;
mov.f64 %fd108, 0d3E928AF3FCA213EA;
mov.f64 %fd109, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd110, %fd109, %fd107, %fd108;
mov.f64 %fd111, 0d3EC71DEE62401315;
fma.rn.f64 %fd112, %fd110, %fd107, %fd111;
mov.f64 %fd113, 0d3EFA01997C89EB71;
fma.rn.f64 %fd114, %fd112, %fd107, %fd113;
mov.f64 %fd115, 0d3F2A01A014761F65;
fma.rn.f64 %fd116, %fd114, %fd107, %fd115;
mov.f64 %fd117, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd118, %fd116, %fd107, %fd117;
mov.f64 %fd119, 0d3F81111111122322;
fma.rn.f64 %fd120, %fd118, %fd107, %fd119;
mov.f64 %fd121, 0d3FA55555555502A1;
fma.rn.f64 %fd122, %fd120, %fd107, %fd121;
mov.f64 %fd123, 0d3FC5555555555511;
fma.rn.f64 %fd124, %fd122, %fd107, %fd123;
mov.f64 %fd125, 0d3FE000000000000B;
fma.rn.f64 %fd126, %fd124, %fd107, %fd125;
fma.rn.f64 %fd127, %fd126, %fd107, %fd18;
fma.rn.f64 %fd128, %fd127, %fd107, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r14, %temp}, %fd128;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r15}, %fd128;
}
shl.b32 %r33, %r13, 20;
add.s32 %r34, %r15, %r33;
mov.b64 %fd133, {%r14, %r34};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r35}, %fd4;
}
mov.b32 %f2, %r35;
abs.f32 %f1, %f2;
setp.lt.f32	%p4, %f1, 0f4086232B;
@%p4 bra BB80_7;

setp.lt.f64	%p5, %fd4, 0d0000000000000000;
add.f64 %fd129, %fd4, 0d7FF0000000000000;
selp.f64	%fd133, 0d0000000000000000, %fd129, %p5;
setp.geu.f32	%p6, %f1, 0f40874800;
@%p6 bra BB80_7;

shr.u32 %r36, %r13, 31;
add.s32 %r37, %r13, %r36;
shr.s32 %r38, %r37, 1;
shl.b32 %r39, %r38, 20;
add.s32 %r40, %r39, %r15;
mov.b64 %fd130, {%r14, %r40};
sub.s32 %r41, %r13, %r38;
shl.b32 %r42, %r41, 20;
add.s32 %r43, %r42, 1072693248;
mov.u32 %r44, 0;
mov.b64 %fd131, {%r44, %r43};
mul.f64 %fd133, %fd130, %fd131;

BB80_7:
{
.reg .b32 %temp; 
mov.b64 {%temp, %r45}, %fd133;
}
and.b32 %r46, %r45, 2147483647;
setp.ne.s32	%p7, %r46, 2146435072;
@%p7 bra BB80_9;

{
.reg .b32 %temp; 
mov.b64 {%r47, %temp}, %fd133;
}
setp.eq.s32	%p8, %r47, 0;
@%p8 bra BB80_10;

BB80_9:
fma.rn.f64 %fd133, %fd133, %fd5, %fd133;

BB80_10:
st.param.f64	[func_retval0+0], %fd133;
ret;
}


