________________________________________________________________________
                         Toro - A VPR Front-End                         
       (c) Copyright 2012-2013 Texas Instruments (under GNU GPL)        
________________________________________________________________________
Command is '/vobs/cpp/warpcore/toro/bin.linux_x86_64/toro vpr_tseng_fabric_channels.options'.
Pre-processing...
Reading xml file 'k4_N8_soft_logic_only.xml'...
Reading fabric file 'tseng.4.fabric'...
Reading blif file 'tseng.4.blif'...
Validating architecture file ...
Validating circuit file 'top'...
Processing...
Opening VPR interface...
Exporting architecture spec to VPR...
Exporting fabric model to VPR...
[vpr] Building complex block graph.
[vpr] WARNING(1): io[0].clock[0] unconnected pin in architecture.
[vpr] Swept away 0 nets with no fanout.
[vpr] Removed 0 LUT buffers.
[vpr] BLIF circuit stats:
[vpr] 	0 LUTs of size 0
[vpr] 	0 LUTs of size 1
[vpr] 	132 LUTs of size 2
[vpr] 	283 LUTs of size 3
[vpr] 	631 LUTs of size 4
[vpr] 	52 of type input
[vpr] 	122 of type output
[vpr] 	385 of type latch
[vpr] 	1046 of type names
Executing VPR interface...
[vpr] Initialize packing.
[vpr] Begin packing 'tseng.4.blif'.
[vpr] 
[vpr] After removing unused inputs...
[vpr] 	total blocks: 1605, total nets: 1483, total inputs: 52, total outputs: 122
[vpr] Begin prepacking.
[vpr] Finish prepacking.
[vpr] Using inter-cluster delay: 8.3684e-10
[vpr] 
[vpr] SDC file 'vpr_tseng_fabric_channels.vpr.sdc' blank or not found.
[vpr] 
[vpr] Defaulting to: constrain all 0 inputs and 0 outputs on the netlist clock.
[vpr] Optimize this clock to run as fast as possible.
[vpr] Not enough resources expand FPGA size to x = 2 y = 2.
[vpr] Complex block 0: cb.n_n3184, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 1: cb.n_n3466, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 2: cb.n_n3229, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 3: cb.n_n3016, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 3 y = 3.
[vpr] Complex block 4: cb.n_n3519, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 5: cb.[2264], type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 6: cb.n_n3755, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 7: cb.n_n3015, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 8: cb.[907], type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 4 y = 4.
[vpr] Complex block 9: cb.n_n4267, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 10: cb.n_n3292, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 11: cb.n_n3725, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 12: cb.n_n3592, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 13: cb.n_n3235, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 14: cb.n_n3987, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 15: cb.n_n3913, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 5 y = 5.
[vpr] Complex block 16: cb.n_n3444, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 17: cb.n_n132, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 18: cb.n_n3817, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 19: cb.n_n128, type: clb
[vpr] 	...............................................
[vpr] Passed route at end.
[vpr] Complex block 20: cb.n_n3813, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 21: cb.n_n4011, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 22: cb.[1580], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 23: cb.nak3_17, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 24: cb.[6374], type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 6 y = 6.
[vpr] Complex block 25: cb.[936], type: clb
[vpr] 	...................................
[vpr] Passed route at end.
[vpr] Complex block 26: cb.[1492], type: clb
[vpr] 	............................................
[vpr] Passed route at end.
[vpr] Complex block 27: cb.n_n4228, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 28: cb.n_n3375, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 29: cb.n_n3582, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 30: cb.n_n4276, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 31: cb.n_n4140, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 32: cb.n_n3526, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 33: cb.[1898], type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 34: cb.n_n3049, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 35: cb.n_n4367, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 7 y = 7.
[vpr] Complex block 36: cb.[6275], type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 37: cb.n_n3701, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 38: cb.n_n3530, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 39: cb.n_n3374, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 40: cb.n_n3033, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 41: cb.n_n4094, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 42: cb.n_n4121, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 43: cb.n_n3459, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 44: cb.[6295], type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 45: cb.n_n3981, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 46: cb.[2174], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 47: cb.n_n3399, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 48: cb.n_n4081, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 8 y = 8.
[vpr] Complex block 49: cb.n_n3538, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 50: cb.[2183], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 51: cb.[1901], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 52: cb.[2190], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 53: cb.[2191], type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 54: cb.n_n3289, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 55: cb.n_n3552, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 56: cb.n_n3308, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 57: cb.n_n3058, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 58: cb.n_n3147, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 59: cb.n_n3110, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 60: cb.n_n3031, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 61: cb.[2047], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 62: cb.n_n3010, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 63: cb.n_n3236, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 9 y = 9.
[vpr] Complex block 64: cb.n_n3166, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 65: cb.[6312], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 66: cb.[1903], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 67: cb.[1905], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 68: cb.[1904], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 69: cb.n_n4359, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 70: cb.n_n4046, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 71: cb.n_n3579, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 72: cb.n_n3296, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 73: cb.n_n3680, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 74: cb.n_n3693, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 75: cb.n_n3309, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 76: cb.n_n3500, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 77: cb.[1633], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 78: cb.n_n3406, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 79: cb.[6366], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 80: cb.n_n3508, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 81: cb.preset, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 10 y = 10.
[vpr] Complex block 82: cb.n_n3791, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 83: cb.[1773], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 84: cb.[1780], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 85: cb.[1402], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 86: cb.[1173], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 87: cb.preset_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 88: cb.tin_pready_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 89: cb.n_n4234, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 90: cb.n_n4300, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 91: cb.n_n3134, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 92: cb.n_n3677, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 93: cb.n_n3068, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 94: cb.n_n3430, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 95: cb.n_n3392, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 96: cb.n_n3732, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 97: cb.n_n4317, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 98: cb.n_n3106, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 99: cb.n_n3077, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 100: cb.n_n3343, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 101: cb.n_n3011, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 102: cb.n_n3329, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 11 y = 11.
[vpr] Complex block 103: cb.n_n4307, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 104: cb.n_n3721, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 105: cb.n_n3762, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 106: cb.n_n3096, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 107: cb.n_n3547, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 108: cb.n_n3200, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 109: cb.n_n3727, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 110: cb.n_n3523, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 111: cb.n_n4134, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 112: cb.n_n3088, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 113: cb.n_n3515, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 114: cb.n_n3881, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 115: cb.n_n3711, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 116: cb.n_n3269, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 117: cb.n_n4370, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 118: cb.n_n3435, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 119: cb.n_n3629, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 120: cb.n_n3402, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 121: cb.n_n3735, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 122: cb.n_n3686, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 123: cb.n_n3983, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 12 y = 12.
[vpr] Complex block 124: cb.n_n3127, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 125: cb.n_n3904, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 126: cb.n_n3318, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 127: cb.n_n3275, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 128: cb.[1021], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 129: cb.[1283], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 130: cb.[6325], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 131: cb.[2166], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 132: cb.[2162], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 133: cb.[1707], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 134: cb.tin_pv1_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 135: cb.tin_pv2_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 136: cb.tin_pv6_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 137: cb.tin_pv1_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 138: cb.tin_pv11_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 139: cb.tin_pv4_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 140: cb.tin_pv1_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 141: cb.tin_pv6_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 142: cb.tin_pv1_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 143: cb.tin_pv2_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 144: cb.tin_pv10_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 145: cb.tin_pv4_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 146: cb.tin_pv11_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 147: cb.tin_pv6_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 148: cb.tin_pv1_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 149: cb.tin_pv10_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 150: cb.tin_pv4_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 151: cb.tin_pv2_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 152: cb.tin_pv2_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 153: cb.tin_pv1_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 154: cb.tin_pv6_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 155: cb.tin_pv11_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 156: cb.tin_pv2_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 157: cb.tin_pv10_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 158: cb.tin_pv6_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 159: cb.tin_pv4_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 160: cb.tin_pv6_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 161: cb.tin_pv11_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 162: cb.tin_pv10_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 163: cb.tin_pv1_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 164: cb.tin_pv11_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 165: cb.tin_pv11_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 166: cb.tin_pv10_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 167: cb.tin_pv2_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 168: cb.tin_pv10_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 169: cb.tin_pv6_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 170: cb.tin_pv4_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 171: cb.tin_pv1_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 172: cb.tin_pv10_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 173: cb.tin_pv2_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 174: cb.tin_pv4_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 175: cb.tin_pv6_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 176: cb.tin_pv11_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 177: cb.tin_pv10_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 178: cb.tin_pv4_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 179: cb.tin_pv4_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 180: cb.tin_pv2_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 181: cb.tin_pv11_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 182: cb.out:pv14_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 183: cb.out:pv2_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 184: cb.out:pv14_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 185: cb.out:pv6_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 186: cb.out:pv3_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 187: cb.out:pv2_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 188: cb.out:pv7_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 189: cb.out:pv4_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 190: cb.out:pv8_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 191: cb.out:pv1_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 192: cb.out:pv6_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 193: cb.out:pv11_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 194: cb.out:pv5_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 195: cb.out:pv9_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 196: cb.out:pv13_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 197: cb.out:pv2_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 198: cb.out:pv6_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 199: cb.out:pv15_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 200: cb.out:pv3_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 201: cb.out:pv7_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 202: cb.out:pv4_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 203: cb.out:pv8_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 204: cb.out:pv3_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 205: cb.out:pv7_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 206: cb.out:pv1_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 207: cb.out:pv5_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 208: cb.out:pv9_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 209: cb.out:pv2_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 210: cb.out:pv6_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 211: cb.out:pv3_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 212: cb.out:pv7_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 213: cb.out:pv4_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 214: cb.out:pv10_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 215: cb.out:pv8_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 216: cb.out:pv1_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 217: cb.out:pv5_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 218: cb.out:pv9_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 219: cb.out:pv2_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 220: cb.out:pv6_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 221: cb.out:pv11_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 222: cb.out:pv3_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 223: cb.out:pv12_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 224: cb.out:pv14_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 225: cb.out:pv7_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 226: cb.out:pv10_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 227: cb.out:pready_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 228: cb.out:pv4_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 229: cb.out:pv8_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 230: cb.out:pv11_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 231: cb.out:pv13_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 232: cb.out:pv1_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 233: cb.out:pv4_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 234: cb.out:pv5_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 235: cb.out:pv8_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 236: cb.out:pv11_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 237: cb.out:pv9_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 238: cb.out:pv13_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 239: cb.out:pv15_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 240: cb.out:pv1_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 241: cb.out:pv12_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 242: cb.out:pv5_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 243: cb.out:pv10_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 244: cb.out:pv9_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 245: cb.out:pv10_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 246: cb.out:pv12_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 247: cb.out:pv14_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 248: cb.out:pv2_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 249: cb.out:pv2_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 250: cb.out:pv6_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 251: cb.out:pv13_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 252: cb.out:pv11_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 253: cb.out:pv11_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 254: cb.out:pv13_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 255: cb.out:pv6_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 256: cb.out:pv15_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 257: cb.out:pv3_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 258: cb.out:pv15_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 259: cb.out:pv7_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 260: cb.out:pv10_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 261: cb.out:pv3_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 262: cb.out:pv12_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 263: cb.out:pv14_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 264: cb.out:pv4_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 265: cb.out:pv10_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 266: cb.out:pv8_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 267: cb.out:pv7_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 268: cb.out:pv11_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 269: cb.out:pv13_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 270: cb.out:pv12_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 271: cb.out:pv15_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 272: cb.out:pv1_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 273: cb.out:pv14_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 274: cb.out:pv5_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 275: cb.out:pv9_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 276: cb.out:pv8_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 277: cb.out:pv12_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 278: cb.out:pv10_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 279: cb.out:pv4_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 280: cb.out:pv14_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 281: cb.out:pv11_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 282: cb.out:pv13_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 283: cb.out:pv12_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 284: cb.out:pv2_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 285: cb.out:pv10_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 286: cb.out:pv1_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 287: cb.out:pv6_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 288: cb.out:pv9_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 289: cb.out:pv13_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 290: cb.out:pv15_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 291: cb.out:pv3_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 292: cb.out:pv7_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 293: cb.out:pv15_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 294: cb.out:pv12_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 295: cb.out:pv14_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 296: cb.out:pv4_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 297: cb.out:pv8_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 298: cb.out:pv15_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 299: cb.out:pv1_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 300: cb.out:pv5_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 301: cb.out:pv9_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 302: cb.out:pv5_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 303: cb.pv14_3_3_, type: clb
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 304: cb.out:pdn, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 305: cb.pclk, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] 	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
[vpr] 	io: # blocks: 174, average # input + clock pins used: 0.701149, average # output pins used: 0.298851
[vpr] 	clb: # blocks: 132, average # input + clock pins used: 12.1364, average # output pins used: 4.20455
[vpr] Absorbed logical nets 876 out of 1483 nets, 607 nets not absorbed.
[vpr] 
[vpr] Netlist conversion complete.
[vpr] 
[vpr] Packing completed.
[vpr] Begin parsing packed FPGA netlist file.
[vpr] Finished parsing packed FPGA netlist file.
[vpr] Netlist generated from file 'vpr_tseng_fabric_channels.vpr.net'.
[vpr] 
[vpr] Netlist num_nets: 607
[vpr] Netlist num_blocks: 306
[vpr] Netlist <EMPTY> blocks: 0.
[vpr] Netlist clb blocks: 132.
[vpr] Netlist inputs pins: 52
[vpr] Netlist output pins: 122
[vpr] 
[vpr] The circuit will be mapped into a 12 x 12 array of clbs.
[vpr] 
[vpr] Resource usage...
[vpr] 	Netlist      0	blocks of type: <EMPTY>
[vpr] 	Architecture 4	blocks of type: <EMPTY>
[vpr] 	Netlist      174	blocks of type: io
[vpr] 	Architecture 384	blocks of type: io
[vpr] 	Netlist      132	blocks of type: clb
[vpr] 	Architecture 144	blocks of type: clb
[vpr] 
[vpr] Overriding architecture channels based on fabric channel widths...
[vpr] WARNING(2): Replacing architecture x channel[0] width 100 with fabric channel width 44.
[vpr] WARNING(3): Replacing architecture x channel[1] width 100 with fabric channel width 34.
[vpr] WARNING(4): Replacing architecture x channel[2] width 100 with fabric channel width 48.
[vpr] WARNING(5): Replacing architecture x channel[3] width 100 with fabric channel width 40.
[vpr] WARNING(6): Replacing architecture x channel[4] width 100 with fabric channel width 50.
[vpr] WARNING(7): Replacing architecture x channel[5] width 100 with fabric channel width 42.
[vpr] WARNING(8): Replacing architecture x channel[6] width 100 with fabric channel width 50.
[vpr] WARNING(9): Replacing architecture x channel[7] width 100 with fabric channel width 42.
[vpr] WARNING(10): Replacing architecture x channel[8] width 100 with fabric channel width 50.
[vpr] WARNING(11): Replacing architecture x channel[9] width 100 with fabric channel width 40.
[vpr] WARNING(12): Replacing architecture x channel[10] width 100 with fabric channel width 48.
[vpr] WARNING(13): Replacing architecture x channel[11] width 100 with fabric channel width 34.
[vpr] WARNING(14): Replacing architecture x channel[12] width 100 with fabric channel width 44.
[vpr] WARNING(15): Replacing architecture y channel[0] width 100 with fabric channel width 44.
[vpr] WARNING(16): Replacing architecture y channel[1] width 100 with fabric channel width 34.
[vpr] WARNING(17): Replacing architecture y channel[2] width 100 with fabric channel width 48.
[vpr] WARNING(18): Replacing architecture y channel[3] width 100 with fabric channel width 40.
[vpr] WARNING(19): Replacing architecture y channel[4] width 100 with fabric channel width 50.
[vpr] WARNING(20): Replacing architecture y channel[5] width 100 with fabric channel width 42.
[vpr] WARNING(21): Replacing architecture y channel[6] width 100 with fabric channel width 50.
[vpr] WARNING(22): Replacing architecture y channel[7] width 100 with fabric channel width 42.
[vpr] WARNING(23): Replacing architecture y channel[8] width 100 with fabric channel width 50.
[vpr] WARNING(24): Replacing architecture y channel[9] width 100 with fabric channel width 40.
[vpr] WARNING(25): Replacing architecture y channel[10] width 100 with fabric channel width 48.
[vpr] WARNING(26): Replacing architecture y channel[11] width 100 with fabric channel width 34.
[vpr] WARNING(27): Replacing architecture y channel[12] width 100 with fabric channel width 44.
[vpr] 
[vpr] There are 1603 point to point connections in this circuit.
[vpr] 
[vpr] Initial placement cost: 1.02394 bb_cost: 202.487 td_cost: 1.64611e-07 delay_cost: 4.64102e-07
[vpr] 
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr]       T    Cost Av BB Cost Av TD Cost Av Tot Del P to P Del   d_max Ac Rate Std Dev R limit    Exp Tot Moves  Alpha
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr] 0.21628 0.97583   198.6956 1.5167e-07 4.584e-07  2.8952e-10  7.6876  0.9970  0.0143 13.0000  1.000     20616  0.500
[vpr] 0.10814 0.98003   198.4576 1.5237e-07 4.581e-07  2.8764e-10  7.7560  0.9953  0.0148 13.0000  1.000     41232  0.500
[vpr] 0.05407 0.97393   197.3732 1.4831e-07 4.5671e-07 2.8483e-10  7.8927  0.9875  0.0130 13.0000  1.000     61848  0.500
[vpr] 0.02704 0.96150   196.8213 1.5624e-07 4.5578e-07 2.8948e-10  7.4031  0.9805  0.0138 13.0000  1.000     82464  0.500
[vpr] 0.01352 1.01090   195.1531 1.5404e-07 4.5272e-07 2.7899e-10  7.3458  0.9586  0.0167 13.0000  1.000    103080  0.900
[vpr] 0.01217 0.98969   194.8261 1.545e-07  4.5383e-07 2.844e-10   7.3458  0.9523  0.0153 13.0000  1.000    123696  0.900
[vpr] 0.01095 1.00421   195.1310 1.5422e-07 4.5394e-07 2.8197e-10  7.3458  0.9499  0.0157 13.0000  1.000    144312  0.900
[vpr] 0.00985 0.97881   193.8909 1.596e-07  4.5206e-07 2.8722e-10  7.0723  0.9447  0.0130 13.0000  1.000    164928  0.900
[vpr] 0.00887 1.01231   193.1320 1.5595e-07 4.5015e-07 2.7997e-10  7.1407  0.9333  0.0155 13.0000  1.000    185544  0.900
[vpr] 0.00798 0.99687   192.6946 1.4893e-07 4.498e-07  2.792e-10   7.5509  0.9309  0.0147 13.0000  1.000    206160  0.900
[vpr] 0.00718 1.00216   191.6554 1.4993e-07 4.4907e-07 2.7894e-10  7.4825  0.9199  0.0159 13.0000  1.000    226776  0.900
[vpr] 0.00647 0.99595   191.9510 1.5299e-07 4.4914e-07 2.7818e-10  7.2774  0.9154  0.0157 13.0000  1.000    247392  0.900
[vpr] 0.00582 1.00598   190.2695 1.494e-07  4.4711e-07 2.757e-10   7.3458  0.9026  0.0148 13.0000  1.000    268008  0.900
[vpr] 0.00524 0.97125   189.4752 1.4715e-07 4.4583e-07 2.8112e-10  7.5509  0.8926  0.0138 13.0000  1.000    288624  0.900
[vpr] 0.00471 0.99401   187.7409 1.4516e-07 4.4395e-07 2.7438e-10  7.6193  0.8799  0.0161 13.0000  1.000    309240  0.900
[vpr] 0.00424 1.01363   186.2319 1.5195e-07 4.4236e-07 2.7063e-10  7.0723  0.8591  0.0164 13.0000  1.000    329856  0.900
[vpr] 0.00382 0.98936   186.7727 1.5244e-07 4.4259e-07 2.7801e-10  7.2090  0.8544  0.0148 13.0000  1.000    350472  0.900
[vpr] 0.00344 1.01517   184.3839 1.5127e-07 4.3946e-07 2.7105e-10  7.0039  0.8276  0.0171 13.0000  1.000    371088  0.900
[vpr] 0.00309 0.98641   181.7891 1.5342e-07 4.3691e-07 2.7459e-10  6.8672  0.8107  0.0148 13.0000  1.000    391704  0.900
[vpr] 0.00278 0.99439   179.9811 1.4955e-07 4.3329e-07 2.7259e-10  7.0039  0.7954  0.0158 13.0000  1.000    412320  0.950
[vpr] 0.00264 0.97433   178.5496 1.3978e-07 4.3124e-07 2.711e-10   7.4141  0.7788  0.0135 13.0000  1.000    432936  0.950
[vpr] 0.00251 0.98220   178.3784 1.465e-07  4.3192e-07 2.7105e-10  7.0723  0.7716  0.0145 13.0000  1.000    453552  0.950
[vpr] 0.00239 0.97246   178.5331 1.4952e-07 4.3131e-07 2.737e-10   7.0039  0.7706  0.0143 13.0000  1.000    474168  0.950
[vpr] 0.00227 0.98833   175.7820 1.4773e-07 4.2798e-07 2.6964e-10  6.8672  0.7459  0.0213 13.0000  1.000    494784  0.950
[vpr] 0.00215 0.97919   174.7014 1.4627e-07 4.2757e-07 2.6854e-10  7.0039  0.7383  0.0136 13.0000  1.000    515400  0.950
[vpr] 0.00205 0.99369   173.6654 1.4276e-07 4.251e-07  2.6321e-10  7.0039  0.7221  0.0154 13.0000  1.000    536016  0.950
[vpr] 0.00194 0.97276   172.2409 1.4625e-07 4.2313e-07 2.67e-10    6.7988  0.7096  0.0176 13.0000  1.000    556632  0.950
[vpr] 0.00185 0.96614   168.8671 1.422e-07  4.2071e-07 2.6679e-10  7.0039  0.7014  0.0177 13.0000  1.000    577248  0.950
[vpr] 0.00175 0.98499   168.2731 1.4084e-07 4.1865e-07 2.6176e-10  7.0039  0.6787  0.0203 13.0000  1.000    597864  0.950
[vpr] 0.00167 0.98047   164.4087 1.3979e-07 4.141e-07  2.6111e-10  6.9356  0.6568  0.0133 13.0000  1.000    618480  0.950
[vpr] 0.00158 1.00462   162.4497 1.4393e-07 4.121e-07  2.5608e-10  6.5937  0.6383  0.0111 13.0000  1.000    639096  0.950
[vpr] 0.00150 0.97783   159.9420 1.4095e-07 4.0757e-07 2.5868e-10  6.6511  0.6276  0.0130 13.0000  1.000    659712  0.950
[vpr] 0.00143 1.00405   159.7161 1.3991e-07 4.0774e-07 2.5446e-10  6.6621  0.6165  0.0098 13.0000  1.000    680328  0.950
[vpr] 0.00136 0.98351   155.6417 1.3634e-07 4.0435e-07 2.5425e-10  6.7988  0.6063  0.0110 13.0000  1.000    700944  0.950
[vpr] 0.00129 0.98465   155.0639 1.3358e-07 4.034e-07  2.522e-10   6.9356  0.5845  0.0104 13.0000  1.000    721560  0.950
[vpr] 0.00122 0.99328   153.0963 1.3486e-07 4.0042e-07 2.5203e-10  6.7988  0.5717  0.0119 13.0000  1.000    742176  0.950
[vpr] 0.00116 1.00274   151.9567 1.3481e-07 3.9766e-07 2.4666e-10  6.6621  0.5543  0.0100 13.0000  1.000    762792  0.950
[vpr] 0.00111 0.97117   148.9028 1.3046e-07 3.9387e-07 2.5118e-10  6.9356  0.5407  0.0109 13.0000  1.000    783408  0.950
[vpr] 0.00105 0.99615   148.4542 1.3209e-07 3.9356e-07 2.4465e-10  6.7304  0.5238  0.0109 13.0000  1.000    804024  0.950
[vpr] 0.00100 0.98760   147.2319 1.3572e-07 3.9171e-07 2.4576e-10  6.4570  0.5238  0.0130 13.0000  1.000    824640  0.950
[vpr] 0.00095 0.99817   145.2152 1.3511e-07 3.9121e-07 2.4346e-10  6.4570  0.4973  0.0071 13.0000  1.000    845256  0.950
[vpr] 0.00090 1.00159   144.5547 1.3489e-07 3.884e-07  2.4367e-10  6.4570  0.4797  0.0089 13.0000  1.000    865872  0.950
[vpr] 0.00086 0.98751   143.1671 1.3214e-07 3.8733e-07 2.4243e-10  6.5937  0.4821  0.0086 13.0000  1.000    886488  0.950
[vpr] 0.00081 0.98812   140.3788 1.3171e-07 3.8487e-07 2.4094e-10  6.5253  0.4593  0.0111 13.0000  1.000    907104  0.950
[vpr] 0.00077 0.99014   137.7171 1.2747e-07 3.8193e-07 2.3894e-10  6.6621  0.4391  0.0092 13.0000  1.000    927720  0.950
[vpr] 0.00073 0.98720   136.0002 1.3118e-07 3.8136e-07 2.3936e-10  6.3886  0.4497  0.0069 12.9880  1.007    948336  0.950
[vpr] 0.00070 0.99312   135.6246 1.2967e-07 3.8116e-07 2.3659e-10  6.4570  0.4182  0.0084 13.0000  1.000    968952  0.950
[vpr] 0.00066 0.98545   132.0535 1.1141e-07 3.7616e-07 2.3646e-10  6.4570  0.4247  0.0081 12.7162  1.166    989568  0.950
[vpr] 0.00063 0.99815   131.8839 1.0164e-07 3.7459e-07 2.3382e-10  6.3886  0.4183  0.0057 12.5219  1.279   1010184  0.950
[vpr] 0.00060 1.00015   131.7291 9.3935e-08 3.745e-07  2.3275e-10  6.1835  0.4041  0.0066 12.2504  1.437   1030800  0.950
[vpr] 0.00057 0.98604   130.9927 7.3958e-08 3.7476e-07 2.3433e-10  6.3886  0.4095  0.0082 11.8100  1.694   1051416  0.950
[vpr] 0.00054 0.98941   128.8184 6.4907e-08 3.727e-07  2.3211e-10  6.3886  0.3957  0.0057 11.4497  1.904   1072032  0.950
[vpr] 0.00051 1.00265   126.6208 5.4593e-08 3.7196e-07 2.3007e-10  6.3886  0.3946  0.0055 10.9426  2.200   1092648  0.950
[vpr] 0.00049 0.99038   126.4154 4.6966e-08 3.7249e-07 2.3271e-10  6.3886  0.3898  0.0064 10.4463  2.490   1113264  0.950
[vpr] 0.00046 0.99314   126.0705 4.3702e-08 3.7297e-07 2.3288e-10  6.2519  0.3960  0.0062  9.9218  2.796   1133880  0.950
[vpr] 0.00044 0.99281   122.1094 4.0712e-08 3.7076e-07 2.3024e-10  6.1835  0.3736  0.0056  9.4848  3.051   1154496  0.950
[vpr] 0.00042 0.99238   121.4449 3.5147e-08 3.6877e-07 2.31e-10    6.2519  0.3835  0.0063  8.8550  3.418   1175112  0.950
[vpr] 0.00040 0.99289   122.2697 3.1774e-08 3.7231e-07 2.3216e-10  6.2519  0.3857  0.0053  8.3550  3.710   1195728  0.950
[vpr] 0.00038 0.99404   120.5892 3.0531e-08 3.7346e-07 2.3361e-10  6.1835  0.3850  0.0064  7.9015  3.974   1216344  0.950
[vpr] 0.00036 0.99530   118.1571 2.87e-08   3.7264e-07 2.3207e-10  6.1835  0.3743  0.0040  7.4668  4.228   1236960  0.950
[vpr] 0.00034 0.99255   116.2490 2.6551e-08 3.7122e-07 2.3356e-10  6.1835  0.3865  0.0053  6.9764  4.514   1257576  0.950
[vpr] 0.00032 0.99105   115.9421 2.5537e-08 3.6949e-07 2.3075e-10  6.1835  0.3748  0.0036  6.6035  4.731   1278192  0.950
[vpr] 0.00031 0.99796   115.2025 2.4802e-08 3.6906e-07 2.3096e-10  6.1835  0.3484  0.0037  6.1730  4.982   1298808  0.950
[vpr] 0.00029 0.99681   112.4928 2.3135e-08 3.6785e-07 2.2776e-10  6.1835  0.3659  0.0030  5.6074  5.312   1319424  0.950
[vpr] 0.00028 0.99692   112.5060 2.2597e-08 3.6849e-07 2.2883e-10  6.1835  0.3664  0.0047  5.1917  5.555   1340040  0.950
[vpr] 0.00026 0.99017   109.9696 2.1987e-08 3.6546e-07 2.3002e-10  6.1835  0.3840  0.0053  4.8095  5.778   1360656  0.950
[vpr] 0.00025 0.99889   109.0528 2.1602e-08 3.6648e-07 2.281e-10   6.1835  0.3630  0.0032  4.5400  5.935   1381272  0.950
[vpr] 0.00024 0.99198   106.9983 2.0742e-08 3.6328e-07 2.2691e-10  6.1835  0.3598  0.0034  4.1903  6.139   1401888  0.950
[vpr] 0.00023 0.99873   106.7935 2.0466e-08 3.6335e-07 2.267e-10   6.1835  0.3879  0.0024  3.8541  6.335   1422504  0.950
[vpr] 0.00021 0.99823   106.8023 1.9819e-08 3.6265e-07 2.2887e-10  6.1835  0.3824  0.0034  3.6531  6.452   1443120  0.950
[vpr] 0.00020 1.00169   106.1835 1.97e-08   3.6039e-07 2.2439e-10  6.1835  0.3676  0.0035  3.4428  6.575   1463736  0.950
[vpr] 0.00019 0.99289   105.1691 1.9232e-08 3.5995e-07 2.2563e-10  6.1835  0.3536  0.0021  3.1934  6.720   1484352  0.950
[vpr] 0.00018 0.99934   104.4933 1.9054e-08 3.5737e-07 2.2179e-10  6.1835  0.3994  0.0025  2.9174  6.882   1504968  0.950
[vpr] 0.00017 0.99314   103.1332 1.8908e-08 3.5903e-07 2.2358e-10  6.1835  0.3849  0.0026  2.7990  6.951   1525584  0.950
[vpr] 0.00017 0.99732   102.8570 1.8766e-08 3.578e-07  2.2384e-10  6.1835  0.3761  0.0018  2.6447  7.041   1546200  0.950
[vpr] 0.00016 1.00141   102.5923 1.8529e-08 3.5874e-07 2.2256e-10  6.1835  0.3710  0.0020  2.4758  7.139   1566816  0.950
[vpr] 0.00015 0.99636   101.7752 1.8318e-08 3.5907e-07 2.2435e-10  6.1835  0.3478  0.0023  2.3049  7.239   1587432  0.950
[vpr] 0.00014 0.99465   100.7306 1.8148e-08 3.5877e-07 2.2145e-10  6.1835  0.3356  0.0024  2.0924  7.363   1608048  0.950
[vpr] 0.00013 0.99599   100.7113 1.7798e-08 3.5812e-07 2.2367e-10  6.1835  0.3953  0.0027  1.8740  7.490   1628664  0.950
[vpr] 0.00013 1.00055   100.1830 1.7729e-08 3.5565e-07 2.2098e-10  6.1835  0.3798  0.0020  1.7903  7.539   1649280  0.950
[vpr] 0.00012 1.00304   100.0160 1.7677e-08 3.5816e-07 2.2226e-10  6.1835  0.3748  0.0014  1.6825  7.602   1669896  0.950
[vpr] 0.00012 0.99603    99.6615 1.7547e-08 3.5959e-07 2.2529e-10  6.1835  0.3596  0.0019  1.5728  7.666   1690512  0.950
[vpr] 0.00011 0.99576    98.9134 1.741e-08  3.5732e-07 2.2337e-10  6.1835  0.3344  0.0016  1.4463  7.740   1711128  0.950
[vpr] 0.00010 0.99782    98.4067 1.7272e-08 3.5789e-07 2.2286e-10  6.1835  0.3234  0.0014  1.2935  7.829   1731744  0.950
[vpr] 0.00010 0.99631    97.7915 1.7173e-08 3.5672e-07 2.2128e-10  6.1835  0.2943  0.0013  1.1428  7.917   1752360  0.950
[vpr] 0.00009 1.00028    98.0528 1.6992e-08 3.5591e-07 2.232e-10   6.1835  0.2898  0.0011  1.0000  8.000   1772976  0.950
[vpr] 0.00009 0.99830    97.6380 1.6989e-08 3.561e-07  2.2026e-10  6.1835  0.2766  0.0013  1.0000  8.000   1793592  0.950
[vpr] 0.00009 1.00000    97.3102 1.6994e-08 3.5656e-07 2.2235e-10  6.1835  0.2629  0.0018  1.0000  8.000   1814208  0.950
[vpr] 0.00008 0.99934    96.6450 1.7028e-08 3.5544e-07 2.2021e-10  6.1835  0.2351  0.0014  1.0000  8.000   1834824  0.950
[vpr] 0.00008 0.99872    96.5139 1.7009e-08 3.5655e-07 2.2166e-10  6.1835  0.2240  0.0013  1.0000  8.000   1855440  0.950
[vpr] 0.00007 1.00157    96.4821 1.6989e-08 3.5656e-07 2.2175e-10  6.1835  0.2113  0.0009  1.0000  8.000   1876056  0.950
[vpr] 0.00007 0.99697    96.0312 1.7023e-08 3.5616e-07 2.2068e-10  6.1835  0.2004  0.0013  1.0000  8.000   1896672  0.950
[vpr] 0.00007 0.99874    95.9925 1.7029e-08 3.5648e-07 2.2247e-10  6.1835  0.1856  0.0009  1.0000  8.000   1917288  0.950
[vpr] 0.00006 0.99880    95.8444 1.7032e-08 3.5372e-07 2.229e-10   6.1835  0.1728  0.0012  1.0000  8.000   1937904  0.950
[vpr] 0.00006 0.99834    95.7215 1.7009e-08 3.5576e-07 2.2047e-10  6.1835  0.1491  0.0011  1.0000  8.000   1958520  0.800
[vpr] 0.00005 0.99749    95.3526 1.7023e-08 3.5562e-07 2.2162e-10  6.1835  0.1152  0.0009  1.0000  8.000   1979136  0.800
[vpr] 0.00004 0.99895    94.8530 1.7029e-08 3.5553e-07 2.2222e-10  6.1835  0.0740  0.0004  1.0000  8.000   1999752  0.800
[vpr] 0.00003 0.99946    94.7365 1.7036e-08 3.55e-07   2.2277e-10  6.1835  0.0547  0.0002  1.0000  8.000   2020368  0.800
[vpr] 0.00002 0.99948    94.5425 1.7029e-08 3.554e-07  2.2192e-10  6.1835  0.0379  0.0002  1.0000  8.000   2040984  0.800
[vpr] 0.00002 0.99967    94.4635 1.7027e-08 3.5668e-07 2.2073e-10  6.1835  0.0302  0.0001  1.0000  8.000   2061600  0.800
[vpr] 0.00002 0.99993    94.4726 1.7036e-08 3.5502e-07 2.2324e-10  6.1835  0.0283  0.0001  1.0000  8.000   2082216  0.800
[vpr] 0.00001 0.99994    94.4363 1.7028e-08 3.5635e-07 2.2141e-10  6.1835  0.0266  0.0000  1.0000  8.000   2102832  0.800
[vpr] 0.00001 1.00000    94.4656 1.7028e-08 3.5557e-07 2.2307e-10  6.1835  0.0268  0.0000  1.0000  8.000   2123448  0.800
[vpr] 0.00000 0.99993    94.4527 1.7025e-08 3.5353e-07 2.2158e-10          0.0094  0.0000  1.0000  8.000   2144064
[vpr] 
[vpr] BB estimate of min-dist (placement) wire length: 4175
[vpr] bb_cost recomputed from scratch: 94.451
[vpr] timing_cost recomputed from scratch: 1.7025e-08
[vpr] delay_cost recomputed from scratch: 3.53344e-07
[vpr] 
[vpr] Completed placement consistency check successfully.
[vpr] 
[vpr] Swaps called: 2144370
[vpr] 
[vpr] Placement estimated critical path delay: 6.18348 ns
[vpr] Placement cost: 0.999924, bb_cost: 94.451, td_cost: 1.7025e-08, delay_cost: 3.53344e-07
[vpr] Placement total # of swap attempts: 2144370
[vpr] 	Swap reject rate: 0
[vpr] 	Swap accept rate: 0
[vpr] 	Swap abort rate: 0
[vpr] Using low: -1, high: -1, current: 28
[vpr] Overriding architecture channels based on fabric channel widths...
[vpr] WARNING(28): Replacing architecture x channel[0] width 28 with fabric channel width 44.
[vpr] WARNING(29): Replacing architecture x channel[1] width 28 with fabric channel width 34.
[vpr] WARNING(30): Replacing architecture x channel[2] width 28 with fabric channel width 48.
[vpr] WARNING(31): Replacing architecture x channel[3] width 28 with fabric channel width 40.
[vpr] WARNING(32): Replacing architecture x channel[4] width 28 with fabric channel width 50.
[vpr] WARNING(33): Replacing architecture x channel[5] width 28 with fabric channel width 42.
[vpr] WARNING(34): Replacing architecture x channel[6] width 28 with fabric channel width 50.
[vpr] WARNING(35): Replacing architecture x channel[7] width 28 with fabric channel width 42.
[vpr] WARNING(36): Replacing architecture x channel[8] width 28 with fabric channel width 50.
[vpr] WARNING(37): Replacing architecture x channel[9] width 28 with fabric channel width 40.
[vpr] WARNING(38): Replacing architecture x channel[10] width 28 with fabric channel width 48.
[vpr] WARNING(39): Replacing architecture x channel[11] width 28 with fabric channel width 34.
[vpr] WARNING(40): Replacing architecture x channel[12] width 28 with fabric channel width 44.
[vpr] WARNING(41): Replacing architecture y channel[0] width 28 with fabric channel width 44.
[vpr] WARNING(42): Replacing architecture y channel[1] width 28 with fabric channel width 34.
[vpr] WARNING(43): Replacing architecture y channel[2] width 28 with fabric channel width 48.
[vpr] WARNING(44): Replacing architecture y channel[3] width 28 with fabric channel width 40.
[vpr] WARNING(45): Replacing architecture y channel[4] width 28 with fabric channel width 50.
[vpr] WARNING(46): Replacing architecture y channel[5] width 28 with fabric channel width 42.
[vpr] WARNING(47): Replacing architecture y channel[6] width 28 with fabric channel width 50.
[vpr] WARNING(48): Replacing architecture y channel[7] width 28 with fabric channel width 42.
[vpr] WARNING(49): Replacing architecture y channel[8] width 28 with fabric channel width 50.
[vpr] WARNING(50): Replacing architecture y channel[9] width 28 with fabric channel width 40.
[vpr] WARNING(51): Replacing architecture y channel[10] width 28 with fabric channel width 48.
[vpr] WARNING(52): Replacing architecture y channel[11] width 28 with fabric channel width 34.
[vpr] WARNING(53): Replacing architecture y channel[12] width 28 with fabric channel width 44.
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] 
[vpr] Routing iteration: 1
[vpr] Wire length after first iteration 7513, total available wire length 13584, ratio 0.553077
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 2
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 3
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 4
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 5
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 6
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 7
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 8
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 9
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 10
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 11
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 12
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 13
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 14
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 15
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 16
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 17
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 18
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 19
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 20
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 21
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 22
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 23
[vpr] Successfully routed after 23 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] Using low: -1, high: 28, current: 14
[vpr] Overriding architecture channels based on fabric channel widths...
[vpr] WARNING(54): Replacing architecture x channel[0] width 14 with fabric channel width 44.
[vpr] WARNING(55): Replacing architecture x channel[1] width 14 with fabric channel width 34.
[vpr] WARNING(56): Replacing architecture x channel[2] width 14 with fabric channel width 48.
[vpr] WARNING(57): Replacing architecture x channel[3] width 14 with fabric channel width 40.
[vpr] WARNING(58): Replacing architecture x channel[4] width 14 with fabric channel width 50.
[vpr] WARNING(59): Replacing architecture x channel[5] width 14 with fabric channel width 42.
[vpr] WARNING(60): Replacing architecture x channel[6] width 14 with fabric channel width 50.
[vpr] WARNING(61): Replacing architecture x channel[7] width 14 with fabric channel width 42.
[vpr] WARNING(62): Replacing architecture x channel[8] width 14 with fabric channel width 50.
[vpr] WARNING(63): Replacing architecture x channel[9] width 14 with fabric channel width 40.
[vpr] WARNING(64): Replacing architecture x channel[10] width 14 with fabric channel width 48.
[vpr] WARNING(65): Replacing architecture x channel[11] width 14 with fabric channel width 34.
[vpr] WARNING(66): Replacing architecture x channel[12] width 14 with fabric channel width 44.
[vpr] WARNING(67): Replacing architecture y channel[0] width 14 with fabric channel width 44.
[vpr] WARNING(68): Replacing architecture y channel[1] width 14 with fabric channel width 34.
[vpr] WARNING(69): Replacing architecture y channel[2] width 14 with fabric channel width 48.
[vpr] WARNING(70): Replacing architecture y channel[3] width 14 with fabric channel width 40.
[vpr] WARNING(71): Replacing architecture y channel[4] width 14 with fabric channel width 50.
[vpr] WARNING(72): Replacing architecture y channel[5] width 14 with fabric channel width 42.
[vpr] WARNING(73): Replacing architecture y channel[6] width 14 with fabric channel width 50.
[vpr] WARNING(74): Replacing architecture y channel[7] width 14 with fabric channel width 42.
[vpr] WARNING(75): Replacing architecture y channel[8] width 14 with fabric channel width 50.
[vpr] WARNING(76): Replacing architecture y channel[9] width 14 with fabric channel width 40.
[vpr] WARNING(77): Replacing architecture y channel[10] width 14 with fabric channel width 48.
[vpr] WARNING(78): Replacing architecture y channel[11] width 14 with fabric channel width 34.
[vpr] WARNING(79): Replacing architecture y channel[12] width 14 with fabric channel width 44.
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] 
[vpr] Routing iteration: 1
[vpr] Wire length after first iteration 7513, total available wire length 13584, ratio 0.553077
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 2
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 3
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 4
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 5
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 6
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 7
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 8
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 9
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 10
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 11
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 12
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 13
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 14
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 15
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 16
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 17
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 18
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 19
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 20
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 21
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 22
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 23
[vpr] Successfully routed after 23 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] Using low: -1, high: 14, current: 8
[vpr] Overriding architecture channels based on fabric channel widths...
[vpr] WARNING(80): Replacing architecture x channel[0] width 8 with fabric channel width 44.
[vpr] WARNING(81): Replacing architecture x channel[1] width 8 with fabric channel width 34.
[vpr] WARNING(82): Replacing architecture x channel[2] width 8 with fabric channel width 48.
[vpr] WARNING(83): Replacing architecture x channel[3] width 8 with fabric channel width 40.
[vpr] WARNING(84): Replacing architecture x channel[4] width 8 with fabric channel width 50.
[vpr] WARNING(85): Replacing architecture x channel[5] width 8 with fabric channel width 42.
[vpr] WARNING(86): Replacing architecture x channel[6] width 8 with fabric channel width 50.
[vpr] WARNING(87): Replacing architecture x channel[7] width 8 with fabric channel width 42.
[vpr] WARNING(88): Replacing architecture x channel[8] width 8 with fabric channel width 50.
[vpr] WARNING(89): Replacing architecture x channel[9] width 8 with fabric channel width 40.
[vpr] WARNING(90): Replacing architecture x channel[10] width 8 with fabric channel width 48.
[vpr] WARNING(91): Replacing architecture x channel[11] width 8 with fabric channel width 34.
[vpr] WARNING(92): Replacing architecture x channel[12] width 8 with fabric channel width 44.
[vpr] WARNING(93): Replacing architecture y channel[0] width 8 with fabric channel width 44.
[vpr] WARNING(94): Replacing architecture y channel[1] width 8 with fabric channel width 34.
[vpr] WARNING(95): Replacing architecture y channel[2] width 8 with fabric channel width 48.
[vpr] WARNING(96): Replacing architecture y channel[3] width 8 with fabric channel width 40.
[vpr] WARNING(97): Replacing architecture y channel[4] width 8 with fabric channel width 50.
[vpr] WARNING(98): Replacing architecture y channel[5] width 8 with fabric channel width 42.
[vpr] WARNING(99): Replacing architecture y channel[6] width 8 with fabric channel width 50.
[vpr] WARNING(100): Replacing architecture y channel[7] width 8 with fabric channel width 42.
[vpr] WARNING(101): Replacing architecture y channel[8] width 8 with fabric channel width 50.
[vpr] WARNING(102): Replacing architecture y channel[9] width 8 with fabric channel width 40.
[vpr] WARNING(103): Replacing architecture y channel[10] width 8 with fabric channel width 48.
[vpr] WARNING(104): Replacing architecture y channel[11] width 8 with fabric channel width 34.
[vpr] WARNING(105): Replacing architecture y channel[12] width 8 with fabric channel width 44.
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] 
[vpr] Routing iteration: 1
[vpr] Wire length after first iteration 7513, total available wire length 13584, ratio 0.553077
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 2
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 3
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 4
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 5
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 6
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 7
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 8
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 9
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 10
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 11
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 12
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 13
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 14
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 15
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 16
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 17
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 18
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 19
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 20
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 21
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 22
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 23
[vpr] Successfully routed after 23 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] Using low: -1, high: 8, current: 4
[vpr] Overriding architecture channels based on fabric channel widths...
[vpr] WARNING(106): Replacing architecture x channel[0] width 4 with fabric channel width 44.
[vpr] WARNING(107): Replacing architecture x channel[1] width 4 with fabric channel width 34.
[vpr] WARNING(108): Replacing architecture x channel[2] width 4 with fabric channel width 48.
[vpr] WARNING(109): Replacing architecture x channel[3] width 4 with fabric channel width 40.
[vpr] WARNING(110): Replacing architecture x channel[4] width 4 with fabric channel width 50.
[vpr] WARNING(111): Replacing architecture x channel[5] width 4 with fabric channel width 42.
[vpr] WARNING(112): Replacing architecture x channel[6] width 4 with fabric channel width 50.
[vpr] WARNING(113): Replacing architecture x channel[7] width 4 with fabric channel width 42.
[vpr] WARNING(114): Replacing architecture x channel[8] width 4 with fabric channel width 50.
[vpr] WARNING(115): Replacing architecture x channel[9] width 4 with fabric channel width 40.
[vpr] WARNING(116): Replacing architecture x channel[10] width 4 with fabric channel width 48.
[vpr] WARNING(117): Replacing architecture x channel[11] width 4 with fabric channel width 34.
[vpr] WARNING(118): Replacing architecture x channel[12] width 4 with fabric channel width 44.
[vpr] WARNING(119): Replacing architecture y channel[0] width 4 with fabric channel width 44.
[vpr] WARNING(120): Replacing architecture y channel[1] width 4 with fabric channel width 34.
[vpr] WARNING(121): Replacing architecture y channel[2] width 4 with fabric channel width 48.
[vpr] WARNING(122): Replacing architecture y channel[3] width 4 with fabric channel width 40.
[vpr] WARNING(123): Replacing architecture y channel[4] width 4 with fabric channel width 50.
[vpr] WARNING(124): Replacing architecture y channel[5] width 4 with fabric channel width 42.
[vpr] WARNING(125): Replacing architecture y channel[6] width 4 with fabric channel width 50.
[vpr] WARNING(126): Replacing architecture y channel[7] width 4 with fabric channel width 42.
[vpr] WARNING(127): Replacing architecture y channel[8] width 4 with fabric channel width 50.
[vpr] WARNING(128): Replacing architecture y channel[9] width 4 with fabric channel width 40.
[vpr] WARNING(129): Replacing architecture y channel[10] width 4 with fabric channel width 48.
[vpr] WARNING(130): Replacing architecture y channel[11] width 4 with fabric channel width 34.
[vpr] WARNING(131): Replacing architecture y channel[12] width 4 with fabric channel width 44.
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] 
[vpr] Routing iteration: 1
[vpr] Wire length after first iteration 7513, total available wire length 13584, ratio 0.553077
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 2
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 3
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 4
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 5
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 6
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 7
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 8
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 9
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 10
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 11
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 12
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 13
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 14
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 15
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 16
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 17
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 18
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 19
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 20
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 21
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 22
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 23
[vpr] Successfully routed after 23 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] Using low: -1, high: 4, current: 2
[vpr] Overriding architecture channels based on fabric channel widths...
[vpr] WARNING(132): Replacing architecture x channel[0] width 2 with fabric channel width 44.
[vpr] WARNING(133): Replacing architecture x channel[1] width 2 with fabric channel width 34.
[vpr] WARNING(134): Replacing architecture x channel[2] width 2 with fabric channel width 48.
[vpr] WARNING(135): Replacing architecture x channel[3] width 2 with fabric channel width 40.
[vpr] WARNING(136): Replacing architecture x channel[4] width 2 with fabric channel width 50.
[vpr] WARNING(137): Replacing architecture x channel[5] width 2 with fabric channel width 42.
[vpr] WARNING(138): Replacing architecture x channel[6] width 2 with fabric channel width 50.
[vpr] WARNING(139): Replacing architecture x channel[7] width 2 with fabric channel width 42.
[vpr] WARNING(140): Replacing architecture x channel[8] width 2 with fabric channel width 50.
[vpr] WARNING(141): Replacing architecture x channel[9] width 2 with fabric channel width 40.
[vpr] WARNING(142): Replacing architecture x channel[10] width 2 with fabric channel width 48.
[vpr] WARNING(143): Replacing architecture x channel[11] width 2 with fabric channel width 34.
[vpr] WARNING(144): Replacing architecture x channel[12] width 2 with fabric channel width 44.
[vpr] WARNING(145): Replacing architecture y channel[0] width 2 with fabric channel width 44.
[vpr] WARNING(146): Replacing architecture y channel[1] width 2 with fabric channel width 34.
[vpr] WARNING(147): Replacing architecture y channel[2] width 2 with fabric channel width 48.
[vpr] WARNING(148): Replacing architecture y channel[3] width 2 with fabric channel width 40.
[vpr] WARNING(149): Replacing architecture y channel[4] width 2 with fabric channel width 50.
[vpr] WARNING(150): Replacing architecture y channel[5] width 2 with fabric channel width 42.
[vpr] WARNING(151): Replacing architecture y channel[6] width 2 with fabric channel width 50.
[vpr] WARNING(152): Replacing architecture y channel[7] width 2 with fabric channel width 42.
[vpr] WARNING(153): Replacing architecture y channel[8] width 2 with fabric channel width 50.
[vpr] WARNING(154): Replacing architecture y channel[9] width 2 with fabric channel width 40.
[vpr] WARNING(155): Replacing architecture y channel[10] width 2 with fabric channel width 48.
[vpr] WARNING(156): Replacing architecture y channel[11] width 2 with fabric channel width 34.
[vpr] WARNING(157): Replacing architecture y channel[12] width 2 with fabric channel width 44.
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] 
[vpr] Routing iteration: 1
[vpr] Wire length after first iteration 7513, total available wire length 13584, ratio 0.553077
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 2
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 3
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 4
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 5
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 6
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 7
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 8
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 9
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 10
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 11
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 12
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 13
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 14
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 15
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 16
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 17
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 18
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 19
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 20
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 21
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 22
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 23
[vpr] Successfully routed after 23 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] Using low: -1, high: 2, current: 2
[vpr] Overriding architecture channels based on fabric channel widths...
[vpr] WARNING(158): Replacing architecture x channel[0] width 2 with fabric channel width 44.
[vpr] WARNING(159): Replacing architecture x channel[1] width 2 with fabric channel width 34.
[vpr] WARNING(160): Replacing architecture x channel[2] width 2 with fabric channel width 48.
[vpr] WARNING(161): Replacing architecture x channel[3] width 2 with fabric channel width 40.
[vpr] WARNING(162): Replacing architecture x channel[4] width 2 with fabric channel width 50.
[vpr] WARNING(163): Replacing architecture x channel[5] width 2 with fabric channel width 42.
[vpr] WARNING(164): Replacing architecture x channel[6] width 2 with fabric channel width 50.
[vpr] WARNING(165): Replacing architecture x channel[7] width 2 with fabric channel width 42.
[vpr] WARNING(166): Replacing architecture x channel[8] width 2 with fabric channel width 50.
[vpr] WARNING(167): Replacing architecture x channel[9] width 2 with fabric channel width 40.
[vpr] WARNING(168): Replacing architecture x channel[10] width 2 with fabric channel width 48.
[vpr] WARNING(169): Replacing architecture x channel[11] width 2 with fabric channel width 34.
[vpr] WARNING(170): Replacing architecture x channel[12] width 2 with fabric channel width 44.
[vpr] WARNING(171): Replacing architecture y channel[0] width 2 with fabric channel width 44.
[vpr] WARNING(172): Replacing architecture y channel[1] width 2 with fabric channel width 34.
[vpr] WARNING(173): Replacing architecture y channel[2] width 2 with fabric channel width 48.
[vpr] WARNING(174): Replacing architecture y channel[3] width 2 with fabric channel width 40.
[vpr] WARNING(175): Replacing architecture y channel[4] width 2 with fabric channel width 50.
[vpr] WARNING(176): Replacing architecture y channel[5] width 2 with fabric channel width 42.
[vpr] WARNING(177): Replacing architecture y channel[6] width 2 with fabric channel width 50.
[vpr] WARNING(178): Replacing architecture y channel[7] width 2 with fabric channel width 42.
[vpr] WARNING(179): Replacing architecture y channel[8] width 2 with fabric channel width 50.
[vpr] WARNING(180): Replacing architecture y channel[9] width 2 with fabric channel width 40.
[vpr] WARNING(181): Replacing architecture y channel[10] width 2 with fabric channel width 48.
[vpr] WARNING(182): Replacing architecture y channel[11] width 2 with fabric channel width 34.
[vpr] WARNING(183): Replacing architecture y channel[12] width 2 with fabric channel width 44.
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] 
[vpr] Routing iteration: 1
[vpr] Wire length after first iteration 7513, total available wire length 13584, ratio 0.553077
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 2
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 3
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 4
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 5
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 6
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 7
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 8
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 9
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 10
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 11
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 12
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 13
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 14
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 15
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 16
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 17
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 18
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 19
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 20
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 21
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 22
[vpr] Critical path: 6.25185 ns
[vpr] 
[vpr] Routing iteration: 23
[vpr] Successfully routed after 23 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] Overriding architecture channels based on fabric channel widths...
[vpr] WARNING(184): Replacing architecture x channel[0] width 2 with fabric channel width 44.
[vpr] WARNING(185): Replacing architecture x channel[1] width 2 with fabric channel width 34.
[vpr] WARNING(186): Replacing architecture x channel[2] width 2 with fabric channel width 48.
[vpr] WARNING(187): Replacing architecture x channel[3] width 2 with fabric channel width 40.
[vpr] WARNING(188): Replacing architecture x channel[4] width 2 with fabric channel width 50.
[vpr] WARNING(189): Replacing architecture x channel[5] width 2 with fabric channel width 42.
[vpr] WARNING(190): Replacing architecture x channel[6] width 2 with fabric channel width 50.
[vpr] WARNING(191): Replacing architecture x channel[7] width 2 with fabric channel width 42.
[vpr] WARNING(192): Replacing architecture x channel[8] width 2 with fabric channel width 50.
[vpr] WARNING(193): Replacing architecture x channel[9] width 2 with fabric channel width 40.
[vpr] WARNING(194): Replacing architecture x channel[10] width 2 with fabric channel width 48.
[vpr] WARNING(195): Replacing architecture x channel[11] width 2 with fabric channel width 34.
[vpr] WARNING(196): Replacing architecture x channel[12] width 2 with fabric channel width 44.
[vpr] WARNING(197): Replacing architecture y channel[0] width 2 with fabric channel width 44.
[vpr] WARNING(198): Replacing architecture y channel[1] width 2 with fabric channel width 34.
[vpr] WARNING(199): Replacing architecture y channel[2] width 2 with fabric channel width 48.
[vpr] WARNING(200): Replacing architecture y channel[3] width 2 with fabric channel width 40.
[vpr] WARNING(201): Replacing architecture y channel[4] width 2 with fabric channel width 50.
[vpr] WARNING(202): Replacing architecture y channel[5] width 2 with fabric channel width 42.
[vpr] WARNING(203): Replacing architecture y channel[6] width 2 with fabric channel width 50.
[vpr] WARNING(204): Replacing architecture y channel[7] width 2 with fabric channel width 42.
[vpr] WARNING(205): Replacing architecture y channel[8] width 2 with fabric channel width 50.
[vpr] WARNING(206): Replacing architecture y channel[9] width 2 with fabric channel width 40.
[vpr] WARNING(207): Replacing architecture y channel[10] width 2 with fabric channel width 48.
[vpr] WARNING(208): Replacing architecture y channel[11] width 2 with fabric channel width 34.
[vpr] WARNING(209): Replacing architecture y channel[12] width 2 with fabric channel width 44.
[vpr] 
[vpr] Checking to ensure routing is legal...
[vpr] Completed routing consistency check successfully.
[vpr] 
[vpr] Serial number (magic cookie) for the routing is: -612639810
[vpr] Best routing used a channel width factor of 2.
[vpr] 
[vpr] Average number of bends per net: 2.74587  Maximum # of bends: 56
[vpr] 
[vpr] Number of routed nets (nonglobal): 606
[vpr] Wire length results (in units of 1 clb segments)...
[vpr] 	Total wirelength: 9336, average net length: 15.4059
[vpr] 	Maximum net length: 262
[vpr] 
[vpr] Wire length results in terms of physical segments...
[vpr] 	Total wiring segments used: 2614, average wire segments per net: 4.31353
[vpr] 	Maximum segments used by a net: 73
[vpr] 	Total local nets with reserved CLB opins: 0
[vpr] 
[vpr] X - Directed channels: j max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      42 32.0000       44
[vpr]                        1      33 27.5000       34
[vpr]                        2      43 35.0000       48
[vpr]                        3      38 31.0833       40
[vpr]                        4      48 37.0833       50
[vpr]                        5      40 30.4167       42
[vpr]                        6      45 36.7500       50
[vpr]                        7      37 30.3333       42
[vpr]                        8      43 33.6667       50
[vpr]                        9      35 26.6667       40
[vpr]                       10      36 27.0000       48
[vpr]                       11      22 15.4167       34
[vpr]                       12      36 22.0833       44
[vpr] Y - Directed channels: i max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      40 27.5000       44
[vpr]                        1      31 23.7500       34
[vpr]                        2      43 32.4167       48
[vpr]                        3      38 31.6667       40
[vpr]                        4      46 34.7500       50
[vpr]                        5      39 31.3333       42
[vpr]                        6      43 34.3333       50
[vpr]                        7      41 32.3333       42
[vpr]                        8      43 34.6667       50
[vpr]                        9      37 29.5833       40
[vpr]                       10      42 32.0833       48
[vpr]                       11      30 20.5000       34
[vpr]                       12      40 28.0833       44
[vpr] 
[vpr] Total tracks in x-direction: 566, in y-direction: 566
[vpr] 
[vpr] Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
[vpr] 	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 2.13313e+06
[vpr] 	Total used logic block area: 1.95537e+06
[vpr] 
[vpr] Routing area (in minimum width transistor areas)...
[vpr] 	Total routing area: 674466., per logic tile: 4683.79
[vpr] 
[vpr] Segment usage by type (index):
[vpr] Segment type       Fractional utilization
[vpr] ------------       ----------------------
[vpr]        0                  0.617
[vpr] 
[vpr] Segment usage by length:
[vpr] Segment length       Fractional utilization
[vpr] --------------       ----------------------
[vpr]         4                   0.617
[vpr] 
[vpr] Nets on critical path: 10 normal, 0 global.
[vpr] Total logic delay: 4.5016e-09 (s), total net delay: 1.75025e-09 (s)
[vpr] Final critical path: 6.25185 ns
[vpr] f_max: 159.953 MHz
[vpr] 
[vpr] Least slack in design: -6.25185 ns
[vpr] 
Closing VPR interface...
Importing fabric model from VPR...
Importing circuit design from VPR...
Post-processing...
Writing options file 'vpr_tseng_fabric_channels.toro.snoitpo'...
Writing xml file 'vpr_tseng_fabric_channels.toro.xml'...
Writing blif file 'vpr_tseng_fabric_channels.toro.blif'...
Writing architecture file 'vpr_tseng_fabric_channels.toro.arch'...
Writing fabric file 'vpr_tseng_fabric_channels.toro.fabric'...
Writing circuit file 'vpr_tseng_fabric_channels.toro.circuit'...
Writing laff file 'vpr_tseng_fabric_channels.toro.laff'...
Exiting...
