------------------------------------------
 -- 运动模块
 -- 创建日期：2018-5-15
 -- 负责人：czk
 -- 信号说明：
 --
------------------------------------------

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity modify is
	port(
		clk: in std_logic; --100MHz
		clk_0: in std_logic; --60Hz
		rst: in std_logic;
		
		data: in std_logic_vector(7 downto 0);
		
		com: out std_logic;
		res: out std_logic_vector(7 downto 0)
	);
end modify;

architecture bhv of modify is
	signal temp:std_logic_vector(7 downto 0):=(others=>'0');
	signal arrow_ready: std_logic:='0';
begin
	res(7 downto 0) <= temp(7 downto 0);
	
	--clk_0的上升沿来到时如果使能端没放开，就输出一次信号
	process(clk, clk_0, rst)
	begin
		if rst = '0' then
			com <= '0';
			temp <= (others => '0');
		elsif clk_0 = '1' then
			com <= '1';
		elsif rising_edge(clk) then
			for i in 7 downto 0 loop
				temp(i) <= temp(i) or data(i);
			end loop;
		end if;
	end process;
end bhv;