<?xml version="1.0" encoding="UTF-8"?>
<testsuites>
<testsuite timestamp="2026-02-10T01:48:50" hostname="William-MacBook-Pro.local" package="wd" id="0" name="cover" tests="29" errors="0" failures="0" time="0" skipped="23">
<properties>
<property name="os" value="Darwin"/>
<property name="expect" value="PASS"/>
<property name="status" value="PASS"/>
</properties>
<testcase classname="cover" name="build execution" time="0">
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:104.13-104.35" time="0" type="ASSERT" location="wd.v:104.13-104.35" id="_witness_.check_assert_wd_v_104_74">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:113.13-113.35" time="0" type="ASSERT" location="wd.v:113.13-113.35" id="_witness_.check_assert_wd_v_113_90">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:119.13-119.33" time="0" type="ASSERT" location="wd.v:119.13-119.33" id="_witness_.check_assert_wd_v_119_93">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:125.13-125.31" time="0" type="ASSERT" location="wd.v:125.13-125.31" id="_witness_.check_assert_wd_v_125_97">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:131.13-131.33" time="0" type="ASSERT" location="wd.v:131.13-131.33" id="_witness_.check_assert_wd_v_131_102">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:132.13-132.35" time="0" type="ASSERT" location="wd.v:132.13-132.35" id="_witness_.check_assert_wd_v_132_104">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:133.13-133.33" time="0" type="ASSERT" location="wd.v:133.13-133.33" id="_witness_.check_assert_wd_v_133_106">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:139.9-139.42" time="0" type="ASSERT" location="wd.v:139.9-139.42" id="_witness_.check_assert_wd_v_139_110">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:145.13-145.33" time="0" type="ASSERT" location="wd.v:145.13-145.33" id="_witness_.check_assert_wd_v_145_119">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:146.13-146.35" time="0" type="ASSERT" location="wd.v:146.13-146.35" id="_witness_.check_assert_wd_v_146_121">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:147.13-147.33" time="0" type="ASSERT" location="wd.v:147.13-147.33" id="_witness_.check_assert_wd_v_147_123">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:154.13-154.33" time="0" type="ASSERT" location="wd.v:154.13-154.33" id="_witness_.check_assert_wd_v_154_129">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:160.13-160.33" time="0" type="ASSERT" location="wd.v:160.13-160.33" id="_witness_.check_assert_wd_v_160_135">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:169.13-169.50" time="0" type="ASSERT" location="wd.v:169.13-169.50" id="_witness_.check_assert_wd_v_169_152">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:175.13-175.50" time="0" type="ASSERT" location="wd.v:175.13-175.50" id="_witness_.check_assert_wd_v_175_157">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:181.13-181.40" time="0" type="ASSERT" location="wd.v:181.13-181.40" id="_witness_.check_assert_wd_v_181_160">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:190.13-190.60" time="0" type="ASSERT" location="wd.v:190.13-190.60" id="_witness_.check_assert_wd_v_190_177">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:86.13-86.33" time="0" type="ASSERT" location="wd.v:86.13-86.33" id="_witness_.check_assert_wd_v_86_52">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:87.13-87.35" time="0" type="ASSERT" location="wd.v:87.13-87.35" id="_witness_.check_assert_wd_v_87_54">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:88.13-88.33" time="0" type="ASSERT" location="wd.v:88.13-88.33" id="_witness_.check_assert_wd_v_88_56">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:95.13-95.33" time="0" type="ASSERT" location="wd.v:95.13-95.33" id="_witness_.check_assert_wd_v_95_66">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:96.13-96.35" time="0" type="ASSERT" location="wd.v:96.13-96.35" id="_witness_.check_assert_wd_v_96_68">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at wd.v:97.13-97.33" time="0" type="ASSERT" location="wd.v:97.13-97.33" id="_witness_.check_assert_wd_v_97_70">
<skipped />
</testcase>
<testcase classname="cover" name="Property COVER in watchdog_timer at wd.v:194.27-194.48" time="0" type="COVER" location="wd.v:194.27-194.48" id="_witness_.check_cover_wd_v_194_180" tracefile="engine_0/trace2.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in watchdog_timer at wd.v:195.27-195.64" time="0" type="COVER" location="wd.v:195.27-195.64" id="_witness_.check_cover_wd_v_195_183" tracefile="engine_0/trace0.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in watchdog_timer at wd.v:196.27-196.76" time="0" type="COVER" location="wd.v:196.27-196.76" id="_witness_.check_cover_wd_v_196_188" tracefile="engine_0/trace0.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in watchdog_timer at wd.v:197.27-197.80" time="0" type="COVER" location="wd.v:197.27-197.80" id="_witness_.check_cover_wd_v_197_193" tracefile="engine_0/trace3.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in watchdog_timer at wd.v:198.27-198.59" time="0" type="COVER" location="wd.v:198.27-198.59" id="_witness_.check_cover_wd_v_198_198" tracefile="engine_0/trace1.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in watchdog_timer at wd.v:199.27-199.98" time="0" type="COVER" location="wd.v:199.27-199.98" id="_witness_.check_cover_wd_v_199_203" tracefile="engine_0/trace2.vcd">
</testcase>
<system-out>SBY  1:48:48 [wd_prove] Removing directory '/Users/williampark/amradio/ugl_am_radio/fpga/formal/wd_prove'.
SBY  1:48:48 [wd_cover] Removing directory '/Users/williampark/amradio/ugl_am_radio/fpga/formal/wd_cover'.
SBY  1:48:48 [wd_cover] Copy '/Users/williampark/amradio/ugl_am_radio/fpga/formal/wd.v' to '/Users/williampark/amradio/ugl_am_radio/fpga/formal/wd_cover/src/wd.v'.
SBY  1:48:48 [wd_cover] engine_0: smtbmc z3
SBY  1:48:48 [wd_cover] base: starting process &quot;cd wd_cover/src; yosys -ql ../model/design.log ../model/design.ys&quot;
SBY  1:48:49 [wd_cover] base: finished (returncode=0)
SBY  1:48:49 [wd_cover] prep: starting process &quot;cd wd_cover/model; yosys -ql design_prep.log design_prep.ys&quot;
SBY  1:48:49 [wd_cover] prep: finished (returncode=0)
SBY  1:48:49 [wd_cover] smt2: starting process &quot;cd wd_cover/model; yosys -ql design_smt2.log design_smt2.ys&quot;
SBY  1:48:49 [wd_cover] smt2: finished (returncode=0)
SBY  1:48:49 [wd_cover] engine_0: starting process &quot;cd wd_cover; yosys-smtbmc -s z3 --presat -c --noprogress -t 20  --append 0 --dump-vcd engine_0/trace%.vcd --dump-yw engine_0/trace%.yw --dump-vlogtb engine_0/trace%_tb.v --dump-smtc engine_0/trace%.smtc model/design_smt2.smt2&quot;
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Solver: z3
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Checking cover reachability in step 2..
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Checking cover reachability in step 3..
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Checking cover reachability in step 4..
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Checking cover reachability in step 5..
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Checking cover reachability in step 6..
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Reached cover statement in step 6 at watchdog_timer: wd.v:195.27-195.64 (_witness_.check_cover_wd_v_195_183)
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Reached cover statement in step 6 at watchdog_timer: wd.v:196.27-196.76 (_witness_.check_cover_wd_v_196_188)
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace0.vcd
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace0_tb.v
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace0.smtc
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace0.yw
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Checking cover reachability in step 6..
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Checking cover reachability in step 7..
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Reached cover statement in step 7 at watchdog_timer: wd.v:198.27-198.59 (_witness_.check_cover_wd_v_198_198)
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace1.vcd
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace1_tb.v
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace1.smtc
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace1.yw
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Checking cover reachability in step 7..
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Checking cover reachability in step 8..
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Reached cover statement in step 8 at watchdog_timer: wd.v:194.27-194.48 (_witness_.check_cover_wd_v_194_180)
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Reached cover statement in step 8 at watchdog_timer: wd.v:199.27-199.98 (_witness_.check_cover_wd_v_199_203)
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace2.vcd
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace2_tb.v
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace2.smtc
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace2.yw
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Checking cover reachability in step 8..
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Checking cover reachability in step 9..
SBY  1:48:49 [wd_cover] engine_0: ##   0:00:00  Reached cover statement in step 9 at watchdog_timer: wd.v:197.27-197.80 (_witness_.check_cover_wd_v_197_193)
SBY  1:48:50 [wd_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace3.vcd
SBY  1:48:50 [wd_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace3_tb.v
SBY  1:48:50 [wd_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace3.smtc
SBY  1:48:50 [wd_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace3.yw
SBY  1:48:50 [wd_cover] engine_0: ##   0:00:00  Status: passed
SBY  1:48:50 [wd_cover] engine_0: finished (returncode=0)
SBY  1:48:50 [wd_cover] engine_0: Status returned by engine: pass
SBY  1:48:50 [wd_cover] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY  1:48:50 [wd_cover] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)
SBY  1:48:50 [wd_cover] summary: engine_0 (smtbmc z3) returned pass
SBY  1:48:50 [wd_cover] summary: cover trace: wd_cover/engine_0/trace0.vcd
SBY  1:48:50 [wd_cover] summary:   reached cover statement watchdog_timer._witness_.check_cover_wd_v_195_183 at wd.v:195.27-195.64 step 6
SBY  1:48:50 [wd_cover] summary:   reached cover statement watchdog_timer._witness_.check_cover_wd_v_196_188 at wd.v:196.27-196.76 step 6
SBY  1:48:50 [wd_cover] summary: cover trace: wd_cover/engine_0/trace1.vcd
SBY  1:48:50 [wd_cover] summary:   reached cover statement watchdog_timer._witness_.check_cover_wd_v_198_198 at wd.v:198.27-198.59 step 7
SBY  1:48:50 [wd_cover] summary: cover trace: wd_cover/engine_0/trace2.vcd
SBY  1:48:50 [wd_cover] summary:   reached cover statement watchdog_timer._witness_.check_cover_wd_v_194_180 at wd.v:194.27-194.48 step 8
SBY  1:48:50 [wd_cover] summary:   reached cover statement watchdog_timer._witness_.check_cover_wd_v_199_203 at wd.v:199.27-199.98 step 8
SBY  1:48:50 [wd_cover] summary: cover trace: wd_cover/engine_0/trace3.vcd
SBY  1:48:50 [wd_cover] summary:   reached cover statement watchdog_timer._witness_.check_cover_wd_v_197_193 at wd.v:197.27-197.80 step 9
SBY  1:48:50 [wd_cover] DONE (PASS, rc=0)
</system-out>
<system-err>
</system-err>
</testsuite>
</testsuites>
