{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1398897194782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1398897194785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 30 18:33:14 2014 " "Processing started: Wed Apr 30 18:33:14 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1398897194785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1398897194785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Benchmark -c Benchmark " "Command: quartus_map --read_settings_files=on --write_settings_files=off Benchmark -c Benchmark" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1398897194786 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1398897195220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/alu.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398897195619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398897195619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398897195624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398897195624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p18240.sv 1 1 " "Found 1 design units, including 1 entities, in source file p18240.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p18240_top " "Found entity 1: p18240_top" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/p18240.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398897195627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398897195627 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(48) " "Verilog HDL warning at library.sv(48): extended using \"x\" or \"z\"" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/library.sv" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1398897195631 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(72) " "Verilog HDL warning at library.sv(72): extended using \"x\" or \"z\"" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/library.sv" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1398897195631 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(98) " "Verilog HDL warning at library.sv(98): extended using \"x\" or \"z\"" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/library.sv" 98 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1398897195631 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(158) " "Verilog HDL warning at library.sv(158): extended using \"x\" or \"z\"" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/library.sv" 158 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1398897195632 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(181) " "Verilog HDL warning at library.sv(181): extended using \"x\" or \"z\"" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/library.sv" 181 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1398897195632 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(206) " "Verilog HDL warning at library.sv(206): extended using \"x\" or \"z\"" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/library.sv" 206 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1398897195633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library.sv 13 13 " "Found 13 design units, including 13 entities, in source file library.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory256x16 " "Found entity 1: memory256x16" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/library.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398897195635 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory " "Found entity 2: memory" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/library.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398897195635 ""} { "Info" "ISGN_ENTITY_NAME" "3 memory256x16_program " "Found entity 3: memory256x16_program" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/library.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398897195635 ""} { "Info" "ISGN_ENTITY_NAME" "4 memory_16bit " "Found entity 4: memory_16bit" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/library.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398897195635 ""} { "Info" "ISGN_ENTITY_NAME" "5 tridrive " "Found entity 5: tridrive" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/library.sv" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398897195635 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux4to1 " "Found entity 6: mux4to1" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/library.sv" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398897195635 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux8to1 " "Found entity 7: mux8to1" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/library.sv" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398897195635 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux32to1 " "Found entity 8: mux32to1" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/library.sv" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398897195635 ""} { "Info" "ISGN_ENTITY_NAME" "9 demux " "Found entity 9: demux" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/library.sv" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398897195635 ""} { "Info" "ISGN_ENTITY_NAME" "10 register " "Found entity 10: register" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/library.sv" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398897195635 ""} { "Info" "ISGN_ENTITY_NAME" "11 HEXtoSevenSegment " "Found entity 11: HEXtoSevenSegment" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/library.sv" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398897195635 ""} { "Info" "ISGN_ENTITY_NAME" "12 SevenSegmentDigit " "Found entity 12: SevenSegmentDigit" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/library.sv" 332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398897195635 ""} { "Info" "ISGN_ENTITY_NAME" "13 SevenSegmentControl " "Found entity 13: SevenSegmentControl" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/library.sv" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398897195635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398897195635 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 datapath.sv(103) " "Verilog HDL Expression warning at datapath.sv(103): truncated literal to match 4 bits" {  } { { "datapath.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/datapath.sv" 103 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1398897195639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/datapath.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398897195640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398897195640 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlpath.sv(174) " "Verilog HDL warning at controlpath.sv(174): extended using \"x\" or \"z\"" {  } { { "controlpath.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/controlpath.sv" 174 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1398897195643 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlpath.sv(483) " "Verilog HDL warning at controlpath.sv(483): extended using \"x\" or \"z\"" {  } { { "controlpath.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/controlpath.sv" 483 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1398897195644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpath.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlpath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlpath " "Found entity 1: controlpath" {  } { { "controlpath.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/controlpath.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398897195645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398897195645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants.sv 0 0 " "Found 0 design units, including 0 entities, in source file constants.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398897195648 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "p18240_top " "Elaborating entity \"p18240_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1398897196065 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r7 p18240.sv(55) " "Verilog HDL or VHDL warning at p18240.sv(55): object \"r7\" assigned a value but never read" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/p18240.sv" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1398897196070 "|p18240_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r6 p18240.sv(55) " "Verilog HDL or VHDL warning at p18240.sv(55): object \"r6\" assigned a value but never read" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/p18240.sv" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1398897196070 "|p18240_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r5 p18240.sv(55) " "Verilog HDL or VHDL warning at p18240.sv(55): object \"r5\" assigned a value but never read" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/p18240.sv" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1398897196070 "|p18240_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r4 p18240.sv(55) " "Verilog HDL or VHDL warning at p18240.sv(55): object \"r4\" assigned a value but never read" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/p18240.sv" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1398897196070 "|p18240_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG p18240.sv(44) " "Output port \"LEDG\" at p18240.sv(44) has no driver" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/p18240.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1398897196070 "|p18240_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[15..0\] p18240.sv(45) " "Output port \"LEDR\[15..0\]\" at p18240.sv(45) has no driver" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/p18240.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1398897196070 "|p18240_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlpath controlpath:cp " "Elaborating entity \"controlpath\" for hierarchy \"controlpath:cp\"" {  } { { "p18240.sv" "cp" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/p18240.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1398897196074 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 14 controlpath.sv(333) " "Verilog HDL assignment warning at controlpath.sv(333): truncated value with size 15 to match size of target (14)" {  } { { "controlpath.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/controlpath.sv" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1398897196077 "|p18240_top|controlpath:cp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 14 controlpath.sv(452) " "Verilog HDL assignment warning at controlpath.sv(452): truncated value with size 15 to match size of target (14)" {  } { { "controlpath.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/controlpath.sv" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1398897196078 "|p18240_top|controlpath:cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "p18240.sv" "dp" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/p18240.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1398897196080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file datapath:dp\|reg_file:rfile " "Elaborating entity \"reg_file\" for hierarchy \"datapath:dp\|reg_file:rfile\"" {  } { { "datapath.sv" "rfile" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/datapath.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1398897196084 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 regfile.sv(133) " "Verilog HDL assignment warning at regfile.sv(133): truncated value with size 32 to match size of target (5)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1398897196095 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outView regfile.sv(136) " "Verilog HDL Always Construct warning at regfile.sv(136): inferring latch(es) for variable \"outView\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 136 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1398897196104 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w_flag regfile.sv(136) " "Verilog HDL Always Construct warning at regfile.sv(136): inferring latch(es) for variable \"w_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 136 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1398897196106 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "regfile.sv(136) " "SystemVerilog RTL Coding error at regfile.sv(136): always_comb construct does not infer purely combinational logic." {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 136 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "" 0 -1 1398897196106 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_flag regfile.sv(140) " "Inferred latch for \"w_flag\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196121 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[0\] regfile.sv(140) " "Inferred latch for \"outView\[0\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196121 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[1\] regfile.sv(140) " "Inferred latch for \"outView\[1\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196121 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[2\] regfile.sv(140) " "Inferred latch for \"outView\[2\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196122 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[3\] regfile.sv(140) " "Inferred latch for \"outView\[3\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196122 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[4\] regfile.sv(140) " "Inferred latch for \"outView\[4\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196122 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[5\] regfile.sv(140) " "Inferred latch for \"outView\[5\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196123 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[6\] regfile.sv(140) " "Inferred latch for \"outView\[6\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196123 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[7\] regfile.sv(140) " "Inferred latch for \"outView\[7\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196124 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[8\] regfile.sv(140) " "Inferred latch for \"outView\[8\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196124 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[9\] regfile.sv(140) " "Inferred latch for \"outView\[9\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196124 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[10\] regfile.sv(140) " "Inferred latch for \"outView\[10\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196125 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[11\] regfile.sv(140) " "Inferred latch for \"outView\[11\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196125 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[12\] regfile.sv(140) " "Inferred latch for \"outView\[12\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196126 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[13\] regfile.sv(140) " "Inferred latch for \"outView\[13\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196126 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[14\] regfile.sv(140) " "Inferred latch for \"outView\[14\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196126 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[15\] regfile.sv(140) " "Inferred latch for \"outView\[15\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196127 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[16\] regfile.sv(140) " "Inferred latch for \"outView\[16\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196127 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[17\] regfile.sv(140) " "Inferred latch for \"outView\[17\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196127 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[18\] regfile.sv(140) " "Inferred latch for \"outView\[18\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196128 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[19\] regfile.sv(140) " "Inferred latch for \"outView\[19\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196128 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[20\] regfile.sv(140) " "Inferred latch for \"outView\[20\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196129 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[21\] regfile.sv(140) " "Inferred latch for \"outView\[21\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196129 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[22\] regfile.sv(140) " "Inferred latch for \"outView\[22\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196129 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[23\] regfile.sv(140) " "Inferred latch for \"outView\[23\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196130 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[24\] regfile.sv(140) " "Inferred latch for \"outView\[24\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196130 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[25\] regfile.sv(140) " "Inferred latch for \"outView\[25\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196131 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[26\] regfile.sv(140) " "Inferred latch for \"outView\[26\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196131 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[27\] regfile.sv(140) " "Inferred latch for \"outView\[27\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196131 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[28\] regfile.sv(140) " "Inferred latch for \"outView\[28\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196132 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[29\] regfile.sv(140) " "Inferred latch for \"outView\[29\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196132 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[30\] regfile.sv(140) " "Inferred latch for \"outView\[30\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196132 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[31\] regfile.sv(140) " "Inferred latch for \"outView\[31\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196133 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[32\] regfile.sv(140) " "Inferred latch for \"outView\[32\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196133 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[33\] regfile.sv(140) " "Inferred latch for \"outView\[33\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196134 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[34\] regfile.sv(140) " "Inferred latch for \"outView\[34\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196134 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[35\] regfile.sv(140) " "Inferred latch for \"outView\[35\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196134 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[36\] regfile.sv(140) " "Inferred latch for \"outView\[36\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196135 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[37\] regfile.sv(140) " "Inferred latch for \"outView\[37\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196135 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[38\] regfile.sv(140) " "Inferred latch for \"outView\[38\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196135 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[39\] regfile.sv(140) " "Inferred latch for \"outView\[39\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196136 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[40\] regfile.sv(140) " "Inferred latch for \"outView\[40\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196136 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[41\] regfile.sv(140) " "Inferred latch for \"outView\[41\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196137 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[42\] regfile.sv(140) " "Inferred latch for \"outView\[42\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196137 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[43\] regfile.sv(140) " "Inferred latch for \"outView\[43\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196137 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[44\] regfile.sv(140) " "Inferred latch for \"outView\[44\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196138 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[45\] regfile.sv(140) " "Inferred latch for \"outView\[45\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196138 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[46\] regfile.sv(140) " "Inferred latch for \"outView\[46\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196139 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[47\] regfile.sv(140) " "Inferred latch for \"outView\[47\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196139 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[48\] regfile.sv(140) " "Inferred latch for \"outView\[48\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196139 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[49\] regfile.sv(140) " "Inferred latch for \"outView\[49\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196140 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[50\] regfile.sv(140) " "Inferred latch for \"outView\[50\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196140 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[51\] regfile.sv(140) " "Inferred latch for \"outView\[51\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196140 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[52\] regfile.sv(140) " "Inferred latch for \"outView\[52\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196141 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[53\] regfile.sv(140) " "Inferred latch for \"outView\[53\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196141 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[54\] regfile.sv(140) " "Inferred latch for \"outView\[54\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196142 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[55\] regfile.sv(140) " "Inferred latch for \"outView\[55\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196142 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[56\] regfile.sv(140) " "Inferred latch for \"outView\[56\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196142 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[57\] regfile.sv(140) " "Inferred latch for \"outView\[57\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196143 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[58\] regfile.sv(140) " "Inferred latch for \"outView\[58\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196143 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[59\] regfile.sv(140) " "Inferred latch for \"outView\[59\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196144 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[60\] regfile.sv(140) " "Inferred latch for \"outView\[60\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196144 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[61\] regfile.sv(140) " "Inferred latch for \"outView\[61\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196144 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[62\] regfile.sv(140) " "Inferred latch for \"outView\[62\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196145 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[63\] regfile.sv(140) " "Inferred latch for \"outView\[63\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196145 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[64\] regfile.sv(140) " "Inferred latch for \"outView\[64\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196145 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[65\] regfile.sv(140) " "Inferred latch for \"outView\[65\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196146 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[66\] regfile.sv(140) " "Inferred latch for \"outView\[66\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196146 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[67\] regfile.sv(140) " "Inferred latch for \"outView\[67\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196147 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[68\] regfile.sv(140) " "Inferred latch for \"outView\[68\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196147 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[69\] regfile.sv(140) " "Inferred latch for \"outView\[69\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196147 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[70\] regfile.sv(140) " "Inferred latch for \"outView\[70\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196148 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[71\] regfile.sv(140) " "Inferred latch for \"outView\[71\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196148 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[72\] regfile.sv(140) " "Inferred latch for \"outView\[72\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196149 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[73\] regfile.sv(140) " "Inferred latch for \"outView\[73\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196149 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[74\] regfile.sv(140) " "Inferred latch for \"outView\[74\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196149 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[75\] regfile.sv(140) " "Inferred latch for \"outView\[75\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196150 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[76\] regfile.sv(140) " "Inferred latch for \"outView\[76\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196150 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[77\] regfile.sv(140) " "Inferred latch for \"outView\[77\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196151 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[78\] regfile.sv(140) " "Inferred latch for \"outView\[78\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196151 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[79\] regfile.sv(140) " "Inferred latch for \"outView\[79\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196151 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[80\] regfile.sv(140) " "Inferred latch for \"outView\[80\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196152 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[81\] regfile.sv(140) " "Inferred latch for \"outView\[81\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196152 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[82\] regfile.sv(140) " "Inferred latch for \"outView\[82\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196152 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[83\] regfile.sv(140) " "Inferred latch for \"outView\[83\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196153 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[84\] regfile.sv(140) " "Inferred latch for \"outView\[84\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196153 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[85\] regfile.sv(140) " "Inferred latch for \"outView\[85\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196154 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[86\] regfile.sv(140) " "Inferred latch for \"outView\[86\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196154 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[87\] regfile.sv(140) " "Inferred latch for \"outView\[87\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196154 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[88\] regfile.sv(140) " "Inferred latch for \"outView\[88\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196155 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[89\] regfile.sv(140) " "Inferred latch for \"outView\[89\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196155 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[90\] regfile.sv(140) " "Inferred latch for \"outView\[90\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196155 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[91\] regfile.sv(140) " "Inferred latch for \"outView\[91\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196156 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[92\] regfile.sv(140) " "Inferred latch for \"outView\[92\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196156 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[93\] regfile.sv(140) " "Inferred latch for \"outView\[93\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196157 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[94\] regfile.sv(140) " "Inferred latch for \"outView\[94\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196157 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[95\] regfile.sv(140) " "Inferred latch for \"outView\[95\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196157 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[96\] regfile.sv(140) " "Inferred latch for \"outView\[96\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196158 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[97\] regfile.sv(140) " "Inferred latch for \"outView\[97\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196158 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[98\] regfile.sv(140) " "Inferred latch for \"outView\[98\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196159 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[99\] regfile.sv(140) " "Inferred latch for \"outView\[99\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196159 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[100\] regfile.sv(140) " "Inferred latch for \"outView\[100\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196159 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[101\] regfile.sv(140) " "Inferred latch for \"outView\[101\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196160 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[102\] regfile.sv(140) " "Inferred latch for \"outView\[102\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196160 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[103\] regfile.sv(140) " "Inferred latch for \"outView\[103\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196160 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[104\] regfile.sv(140) " "Inferred latch for \"outView\[104\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196161 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[105\] regfile.sv(140) " "Inferred latch for \"outView\[105\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196161 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[106\] regfile.sv(140) " "Inferred latch for \"outView\[106\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196162 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[107\] regfile.sv(140) " "Inferred latch for \"outView\[107\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196162 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[108\] regfile.sv(140) " "Inferred latch for \"outView\[108\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196162 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[109\] regfile.sv(140) " "Inferred latch for \"outView\[109\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196163 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[110\] regfile.sv(140) " "Inferred latch for \"outView\[110\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196163 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[111\] regfile.sv(140) " "Inferred latch for \"outView\[111\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196164 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[112\] regfile.sv(140) " "Inferred latch for \"outView\[112\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196164 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[113\] regfile.sv(140) " "Inferred latch for \"outView\[113\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196164 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[114\] regfile.sv(140) " "Inferred latch for \"outView\[114\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196165 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[115\] regfile.sv(140) " "Inferred latch for \"outView\[115\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196165 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[116\] regfile.sv(140) " "Inferred latch for \"outView\[116\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196166 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[117\] regfile.sv(140) " "Inferred latch for \"outView\[117\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196166 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[118\] regfile.sv(140) " "Inferred latch for \"outView\[118\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196166 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[119\] regfile.sv(140) " "Inferred latch for \"outView\[119\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196167 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[120\] regfile.sv(140) " "Inferred latch for \"outView\[120\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196167 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[121\] regfile.sv(140) " "Inferred latch for \"outView\[121\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196168 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[122\] regfile.sv(140) " "Inferred latch for \"outView\[122\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196168 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[123\] regfile.sv(140) " "Inferred latch for \"outView\[123\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196168 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[124\] regfile.sv(140) " "Inferred latch for \"outView\[124\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196169 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[125\] regfile.sv(140) " "Inferred latch for \"outView\[125\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196169 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[126\] regfile.sv(140) " "Inferred latch for \"outView\[126\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196170 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outView\[127\] regfile.sv(140) " "Inferred latch for \"outView\[127\]\" at regfile.sv(140)" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398897196170 "|p18240_top|datapath:dp|reg_file:rfile"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "datapath:dp\|reg_file:rfile " "Can't elaborate user hierarchy \"datapath:dp\|reg_file:rfile\"" {  } { { "datapath.sv" "rfile" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/datapath.sv" 69 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1 1398897196189 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/output_files/Benchmark.map.smsg " "Generated suppressed messages file /afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/output_files/Benchmark.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1398897196279 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 12 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "350 " "Peak virtual memory: 350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1398897196364 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 30 18:33:16 2014 " "Processing ended: Wed Apr 30 18:33:16 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1398897196364 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1398897196364 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1398897196364 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1398897196364 ""}
