TimeQuest Timing Analyzer report for SDRreceiver
Fri Sep 08 14:26:18 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Recovery: 'clk'
 16. Slow 1200mV 85C Model Removal: 'clk'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'clk'
 30. Slow 1200mV 0C Model Hold: 'clk'
 31. Slow 1200mV 0C Model Recovery: 'clk'
 32. Slow 1200mV 0C Model Removal: 'clk'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Slow 1200mV 0C Model Metastability Report
 39. Fast 1200mV 0C Model Setup Summary
 40. Fast 1200mV 0C Model Hold Summary
 41. Fast 1200mV 0C Model Recovery Summary
 42. Fast 1200mV 0C Model Removal Summary
 43. Fast 1200mV 0C Model Minimum Pulse Width Summary
 44. Fast 1200mV 0C Model Setup: 'clk'
 45. Fast 1200mV 0C Model Hold: 'clk'
 46. Fast 1200mV 0C Model Recovery: 'clk'
 47. Fast 1200mV 0C Model Removal: 'clk'
 48. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Fast 1200mV 0C Model Metastability Report
 54. Multicorner Timing Analysis Summary
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Board Trace Model Assignments
 60. Input Transition Times
 61. Signal Integrity Metrics (Slow 1200mv 0c Model)
 62. Signal Integrity Metrics (Slow 1200mv 85c Model)
 63. Signal Integrity Metrics (Fast 1200mv 0c Model)
 64. Setup Transfers
 65. Hold Transfers
 66. Recovery Transfers
 67. Removal Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; SDRreceiver                                         ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE22F17C6                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; mfir/mfir_0002.sdc ; OK     ; Fri Sep 08 14:26:14 2017 ;
+--------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+-----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period    ; Frequency ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+-----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 10000.000 ; 0.1 MHz   ; 0.000 ; 5000.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+-----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 140.81 MHz ; 140.81 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+----------+------------------+
; Clock ; Slack    ; End Point TNS    ;
+-------+----------+------------------+
; clk   ; 9992.898 ; 0.000            ;
+-------+----------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.283 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+----------+---------------------+
; Clock ; Slack    ; End Point TNS       ;
+-------+----------+---------------------+
; clk   ; 9997.702 ; 0.000               ;
+-------+----------+---------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clk   ; 1.262 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+----------+--------------------------------+
; Clock ; Slack    ; End Point TNS                  ;
+-------+----------+--------------------------------+
; clk   ; 4999.496 ; 0.000                          ;
+-------+----------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                               ;
+----------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                                ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[0]  ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[1]  ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[2]  ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[3]  ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[4]  ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[5]  ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[6]  ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[7]  ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[8]  ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[9]  ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[10] ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[11] ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[12] ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[13] ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[14] ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[15] ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[16] ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[17] ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[18] ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[19] ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[20] ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[21] ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[22] ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[23] ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[24] ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[25] ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[26] ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[27] ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[28] ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[29] ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[30] ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.898 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[31] ; clk          ; clk         ; 10000.000    ; -0.174     ; 6.751      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[0]  ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[1]  ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[2]  ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[3]  ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[4]  ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[5]  ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[6]  ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[7]  ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[8]  ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[9]  ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[10] ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[11] ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[12] ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[13] ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[14] ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[15] ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[16] ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[17] ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[18] ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[19] ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[20] ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[21] ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[22] ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[23] ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[24] ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[25] ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[26] ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[27] ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[28] ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[29] ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[30] ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.910 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[31] ; clk          ; clk         ; 10000.000    ; -0.173     ; 6.740      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[0]  ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[1]  ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[2]  ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[3]  ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[4]  ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[5]  ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[6]  ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[7]  ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[8]  ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[9]  ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[10] ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[11] ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[12] ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[13] ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[14] ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[15] ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[16] ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[17] ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[18] ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[19] ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[20] ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[21] ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[22] ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[23] ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[24] ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[25] ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[26] ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[27] ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[28] ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[29] ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[30] ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9992.946 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[31] ; clk          ; clk         ; 10000.000    ; -0.172     ; 6.705      ;
; 9993.249 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[0]  ; clk          ; clk         ; 10000.000    ; -0.171     ; 6.403      ;
; 9993.249 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[1]  ; clk          ; clk         ; 10000.000    ; -0.171     ; 6.403      ;
; 9993.249 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[2]  ; clk          ; clk         ; 10000.000    ; -0.171     ; 6.403      ;
; 9993.249 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[3]  ; clk          ; clk         ; 10000.000    ; -0.171     ; 6.403      ;
+----------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.283 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[16]                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.384      ; 0.854      ;
; 0.284 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[18]                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.384      ; 0.855      ;
; 0.287 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[12]                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.384      ; 0.858      ;
; 0.288 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[9]                                                                                                        ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.384      ; 0.859      ;
; 0.292 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[17]                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.384      ; 0.863      ;
; 0.294 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[13]                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.384      ; 0.865      ;
; 0.296 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][1]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.381      ; 0.864      ;
; 0.300 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][10]                                                                           ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.385      ; 0.872      ;
; 0.302 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][8]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.382      ; 0.871      ;
; 0.303 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[0] ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.378      ; 0.868      ;
; 0.303 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[15]                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.384      ; 0.874      ;
; 0.304 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][15]                                                                           ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.382      ; 0.873      ;
; 0.306 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[2] ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.378      ; 0.871      ;
; 0.307 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][15]                                                                           ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.381      ; 0.875      ;
; 0.307 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][2]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.381      ; 0.875      ;
; 0.308 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][1]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.381      ; 0.876      ;
; 0.308 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][6]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.382      ; 0.877      ;
; 0.312 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][0]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.381      ; 0.880      ;
; 0.312 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[10]                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.384      ; 0.883      ;
; 0.314 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[1] ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.378      ; 0.879      ;
; 0.315 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[8]                                                                                                        ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.384      ; 0.886      ;
; 0.316 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                   ; clk          ; clk         ; 0.000        ; 0.380      ; 0.883      ;
; 0.317 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][14]                                                                           ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.382      ; 0.886      ;
; 0.317 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                   ; clk          ; clk         ; 0.000        ; 0.380      ; 0.884      ;
; 0.319 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][7]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.382      ; 0.888      ;
; 0.319 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][9]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.382      ; 0.888      ;
; 0.319 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][12]                                                                           ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.385      ; 0.891      ;
; 0.320 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[11]                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.384      ; 0.891      ;
; 0.321 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][13]                                                                           ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.385      ; 0.893      ;
; 0.325 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[19]                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.384      ; 0.896      ;
; 0.327 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][4]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.382      ; 0.896      ;
; 0.327 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[0] ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.377      ; 0.891      ;
; 0.328 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]                                                                                         ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~portb_address_reg0                                       ; clk          ; clk         ; 0.000        ; 0.380      ; 0.895      ;
; 0.328 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[4]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                   ; clk          ; clk         ; 0.000        ; 0.380      ; 0.895      ;
; 0.329 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][2]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.381      ; 0.897      ;
; 0.329 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[4]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                   ; clk          ; clk         ; 0.000        ; 0.380      ; 0.896      ;
; 0.330 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][0]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.381      ; 0.898      ;
; 0.331 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[3]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                   ; clk          ; clk         ; 0.000        ; 0.380      ; 0.898      ;
; 0.332 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[3]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                   ; clk          ; clk         ; 0.000        ; 0.380      ; 0.899      ;
; 0.333 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][3]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.382      ; 0.902      ;
; 0.334 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[1]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                   ; clk          ; clk         ; 0.000        ; 0.380      ; 0.901      ;
; 0.335 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[1]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                   ; clk          ; clk         ; 0.000        ; 0.380      ; 0.902      ;
; 0.336 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][5]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.382      ; 0.905      ;
; 0.339 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][11]                                                                           ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.385      ; 0.911      ;
; 0.339 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[14]                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.384      ; 0.910      ;
; 0.346 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][14]                                                                           ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.381      ; 0.914      ;
; 0.347 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                                                                                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_address_reg0                                       ; clk          ; clk         ; 0.000        ; 0.382      ; 0.916      ;
; 0.351 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][12]                                                                           ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.382      ; 0.920      ;
; 0.352 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][11]                                                                           ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.382      ; 0.921      ;
; 0.352 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][13]                                                                           ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.382      ; 0.921      ;
; 0.357 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_ca10_i[0]                                                                                                   ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_ca10_i[0]                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[1]                                                                                                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[1]                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                                                                                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]                                                                                         ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[0]                                                                                         ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[0]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_count[2]                                                                                                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_count[2]                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_count[1]                                                                                                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_count[1]                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]                                                                              ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|was_stalled                                                                                                            ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|was_stalled                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_start                                                                                                                 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_start                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_out_state.empty_and_ready                                                                                             ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_out_state.empty_and_ready                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_address_reg0                                                                   ; clk          ; clk         ; 0.000        ; 0.372      ; 0.916      ;
; 0.357 ; serial_send:u_serial_send|cnt[2]                                                                                                                                                                                             ; serial_send:u_serial_send|cnt[2]                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; serial_send:u_serial_send|cnt[1]                                                                                                                                                                                             ; serial_send:u_serial_send|cnt[1]                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[0]                    ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[0]                                         ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[1]                    ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[1]                                         ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[2]                    ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[2]                                         ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_1_dff                     ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_1_dff                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_0_dff                     ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_0_dff                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|dffe_af                                                 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|dffe_af                                                                      ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_full                                                                                                            ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_full                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|state                                                                                                                                                ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|state                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|sample_state                                                                                                                                         ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|sample_state                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[3]                                                                                                                                       ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[3]                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[0]                                                                                                                                       ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[0]                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[1]                                                                                                                                       ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[1]                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[2]                                                                                                                                       ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[2]                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_full                                                                                                            ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_full                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0]                                                                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[1]                    ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[1]                                         ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[2]                    ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[2]                                         ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0                                                                   ; clk          ; clk         ; 0.000        ; 0.372      ; 0.917      ;
; 0.358 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|state                                                                                                                                                ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|state                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|sample_state                                                                                                                                         ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|sample_state                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[1]                                                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[1]                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[0]                                                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[0]                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[3]                                                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[3]                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[2]                                                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[2]                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|dffe_af                                                 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|dffe_af                                                                      ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_0_dff                     ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_0_dff                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_1_dff                     ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_1_dff                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_start                                                                                                                 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_start                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; serial_recv:u_serial_recv|num_bits[3]                                                                                                                                                                                        ; serial_recv:u_serial_recv|num_bits[3]                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; serial_recv:u_serial_recv|num_bits[2]                                                                                                                                                                                        ; serial_recv:u_serial_recv|num_bits[2]                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; serial_recv:u_serial_recv|num_bits[1]                                                                                                                                                                                        ; serial_recv:u_serial_recv|num_bits[1]                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; serial_recv:u_serial_recv|num_bits[0]                                                                                                                                                                                        ; serial_recv:u_serial_recv|num_bits[0]                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[0]                    ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[0]                                         ; clk          ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|was_stalled                                                                                                            ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|was_stalled                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_out_state.empty_and_ready                                                                                             ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_out_state.empty_and_ready                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; serial_recv:u_serial_recv|cnt[2]                                                                                                                                                                                             ; serial_recv:u_serial_recv|cnt[2]                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.061      ; 0.577      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk'                                                                                                                                                                                                                                                                                                                                     ;
+----------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                 ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9997.702 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0 ; clk          ; clk         ; 10000.000    ; 0.223      ; 2.470      ;
; 9997.702 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1 ; clk          ; clk         ; 10000.000    ; 0.223      ; 2.470      ;
; 9998.285 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0 ; clk          ; clk         ; 10000.000    ; 0.224      ; 1.888      ;
; 9998.285 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1 ; clk          ; clk         ; 10000.000    ; 0.224      ; 1.888      ;
; 9998.285 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2 ; clk          ; clk         ; 10000.000    ; 0.224      ; 1.888      ;
; 9998.285 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3 ; clk          ; clk         ; 10000.000    ; 0.224      ; 1.888      ;
; 9998.285 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4 ; clk          ; clk         ; 10000.000    ; 0.224      ; 1.888      ;
; 9998.285 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5 ; clk          ; clk         ; 10000.000    ; 0.224      ; 1.888      ;
; 9998.285 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6 ; clk          ; clk         ; 10000.000    ; 0.224      ; 1.888      ;
; 9998.285 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7 ; clk          ; clk         ; 10000.000    ; 0.224      ; 1.888      ;
+----------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk'                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.262 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0 ; clk          ; clk         ; 0.000        ; 0.345      ; 1.766      ;
; 1.262 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1 ; clk          ; clk         ; 0.000        ; 0.345      ; 1.766      ;
; 1.262 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2 ; clk          ; clk         ; 0.000        ; 0.345      ; 1.766      ;
; 1.262 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3 ; clk          ; clk         ; 0.000        ; 0.345      ; 1.766      ;
; 1.262 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4 ; clk          ; clk         ; 0.000        ; 0.345      ; 1.766      ;
; 1.262 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5 ; clk          ; clk         ; 0.000        ; 0.345      ; 1.766      ;
; 1.262 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6 ; clk          ; clk         ; 0.000        ; 0.345      ; 1.766      ;
; 1.262 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7 ; clk          ; clk         ; 0.000        ; 0.345      ; 1.766      ;
; 1.777 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0 ; clk          ; clk         ; 0.000        ; 0.375      ; 2.311      ;
; 1.777 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1 ; clk          ; clk         ; 0.000        ; 0.375      ; 2.311      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                       ;
+----------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                                               ;
+----------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|data[0]~_Duplicate_1                                                                                                                                 ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|data[1]~_Duplicate_1                                                                                                                                 ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|data[2]~_Duplicate_1                                                                                                                                 ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|data[3]~_Duplicate_1                                                                                                                                 ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|data[4]~_Duplicate_1                                                                                                                                 ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|data[5]~_Duplicate_1                                                                                                                                 ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|data[6]~_Duplicate_1                                                                                                                                 ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|data[7]~_Duplicate_1                                                                                                                                 ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|data[8]~_Duplicate_1                                                                                                                                 ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|data[9]~_Duplicate_1                                                                                                                                 ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|fcos10[0]                                                                                                                                            ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|fcos10[1]                                                                                                                                            ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|fcos10[2]                                                                                                                                            ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|fcos10[3]                                                                                                                                            ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|fcos10[4]                                                                                                                                            ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|fcos10[5]                                                                                                                                            ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|fcos10[6]                                                                                                                                            ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|fcos10[7]                                                                                                                                            ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|fcos10[8]                                                                                                                                            ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|fcos10[9]                                                                                                                                            ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[10]                                                                                                                                        ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[11]                                                                                                                                        ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[12]                                                                                                                                        ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[13]                                                                                                                                        ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[14]                                                                                                                                        ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[15]                                                                                                                                        ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[16]                                                                                                                                        ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[17]                                                                                                                                        ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[18]                                                                                                                                        ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[19]                                                                                                                                        ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[8]                                                                                                                                         ;
; 4999.496 ; 4999.790     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[9]                                                                                                                                         ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|data[0]                                                                                                                                              ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|data[1]                                                                                                                                              ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|data[2]                                                                                                                                              ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|data[3]                                                                                                                                              ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|data[4]                                                                                                                                              ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|data[5]                                                                                                                                              ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|data[6]                                                                                                                                              ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|data[7]                                                                                                                                              ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|data[8]                                                                                                                                              ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|data[9]                                                                                                                                              ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|fsin10[0]                                                                                                                                            ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|fsin10[1]                                                                                                                                            ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|fsin10[2]                                                                                                                                            ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|fsin10[3]                                                                                                                                            ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|fsin10[4]                                                                                                                                            ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|fsin10[5]                                                                                                                                            ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|fsin10[6]                                                                                                                                            ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|fsin10[7]                                                                                                                                            ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|fsin10[8]                                                                                                                                            ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|fsin10[9]                                                                                                                                            ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[10]                                                                                                                                        ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[11]                                                                                                                                        ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[12]                                                                                                                                        ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[13]                                                                                                                                        ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[14]                                                                                                                                        ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[15]                                                                                                                                        ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[16]                                                                                                                                        ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[17]                                                                                                                                        ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[18]                                                                                                                                        ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[19]                                                                                                                                        ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[8]                                                                                                                                         ;
; 4999.498 ; 4999.792     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[9]                                                                                                                                         ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[0]  ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[10] ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[11] ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[12] ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[13] ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[14] ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[15] ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[16] ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[17] ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[18] ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[19] ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[1]  ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[20] ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[21] ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[22] ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[23] ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[24] ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[25] ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[26] ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[27] ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[28] ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[29] ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[2]  ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[30] ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[31] ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[3]  ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[4]  ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[5]  ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[6]  ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[7]  ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[8]  ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[9]  ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[0]  ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[10] ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[11] ;
; 4999.499 ; 4999.793     ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[12] ;
+----------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; adc_data[*]  ; clk        ; 2.952 ; 3.517 ; Rise       ; clk             ;
;  adc_data[0] ; clk        ; 2.155 ; 2.624 ; Rise       ; clk             ;
;  adc_data[1] ; clk        ; 2.233 ; 2.733 ; Rise       ; clk             ;
;  adc_data[2] ; clk        ; 2.180 ; 2.647 ; Rise       ; clk             ;
;  adc_data[3] ; clk        ; 2.677 ; 3.167 ; Rise       ; clk             ;
;  adc_data[4] ; clk        ; 2.443 ; 2.892 ; Rise       ; clk             ;
;  adc_data[5] ; clk        ; 2.375 ; 2.836 ; Rise       ; clk             ;
;  adc_data[6] ; clk        ; 2.630 ; 3.139 ; Rise       ; clk             ;
;  adc_data[7] ; clk        ; 2.879 ; 3.396 ; Rise       ; clk             ;
;  adc_data[8] ; clk        ; 2.640 ; 3.169 ; Rise       ; clk             ;
;  adc_data[9] ; clk        ; 2.952 ; 3.517 ; Rise       ; clk             ;
; serial_rx    ; clk        ; 4.919 ; 5.474 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; adc_data[*]  ; clk        ; -1.604 ; -2.042 ; Rise       ; clk             ;
;  adc_data[0] ; clk        ; -1.808 ; -2.240 ; Rise       ; clk             ;
;  adc_data[1] ; clk        ; -1.835 ; -2.283 ; Rise       ; clk             ;
;  adc_data[2] ; clk        ; -1.604 ; -2.042 ; Rise       ; clk             ;
;  adc_data[3] ; clk        ; -2.256 ; -2.761 ; Rise       ; clk             ;
;  adc_data[4] ; clk        ; -2.053 ; -2.456 ; Rise       ; clk             ;
;  adc_data[5] ; clk        ; -2.055 ; -2.464 ; Rise       ; clk             ;
;  adc_data[6] ; clk        ; -2.028 ; -2.531 ; Rise       ; clk             ;
;  adc_data[7] ; clk        ; -2.395 ; -2.936 ; Rise       ; clk             ;
;  adc_data[8] ; clk        ; -2.309 ; -2.817 ; Rise       ; clk             ;
;  adc_data[9] ; clk        ; -2.625 ; -3.174 ; Rise       ; clk             ;
; serial_rx    ; clk        ; -4.193 ; -4.733 ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; clk_adc       ; clk        ; 2.704 ; 2.822 ; Rise       ; clk             ;
; debug_led[*]  ; clk        ; 6.056 ; 6.016 ; Rise       ; clk             ;
;  debug_led[0] ; clk        ; 4.663 ; 4.718 ; Rise       ; clk             ;
;  debug_led[1] ; clk        ; 6.056 ; 6.016 ; Rise       ; clk             ;
;  debug_led[2] ; clk        ; 5.424 ; 5.458 ; Rise       ; clk             ;
;  debug_led[3] ; clk        ; 5.170 ; 5.217 ; Rise       ; clk             ;
; clk_adc       ; clk        ; 2.704 ; 2.822 ; Fall       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; clk_adc       ; clk        ; 2.254 ; 2.374 ; Rise       ; clk             ;
; debug_led[*]  ; clk        ; 4.126 ; 4.177 ; Rise       ; clk             ;
;  debug_led[0] ; clk        ; 4.126 ; 4.177 ; Rise       ; clk             ;
;  debug_led[1] ; clk        ; 5.463 ; 5.424 ; Rise       ; clk             ;
;  debug_led[2] ; clk        ; 4.857 ; 4.889 ; Rise       ; clk             ;
;  debug_led[3] ; clk        ; 4.613 ; 4.657 ; Rise       ; clk             ;
; clk_adc       ; clk        ; 2.254 ; 2.374 ; Fall       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 157.23 MHz ; 157.23 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+----------+-----------------+
; Clock ; Slack    ; End Point TNS   ;
+-------+----------+-----------------+
; clk   ; 9993.640 ; 0.000           ;
+-------+----------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.278 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+----------+--------------------+
; Clock ; Slack    ; End Point TNS      ;
+-------+----------+--------------------+
; clk   ; 9997.945 ; 0.000              ;
+-------+----------+--------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 1.135 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+----------+-------------------------------+
; Clock ; Slack    ; End Point TNS                 ;
+-------+----------+-------------------------------+
; clk   ; 4999.504 ; 0.000                         ;
+-------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                ;
+----------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                                ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[0]  ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[1]  ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[2]  ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[3]  ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[4]  ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[5]  ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[6]  ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[7]  ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[8]  ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[9]  ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[10] ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[11] ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[12] ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[13] ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[14] ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[15] ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[16] ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[17] ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[18] ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[19] ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[20] ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[21] ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[22] ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[23] ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[24] ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[25] ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[26] ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[27] ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[28] ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[29] ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[30] ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.640 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[31] ; clk          ; clk         ; 10000.000    ; -0.165     ; 6.034      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[0]  ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[1]  ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[2]  ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[3]  ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[4]  ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[5]  ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[6]  ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[7]  ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[8]  ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[9]  ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[10] ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[11] ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[12] ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[13] ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[14] ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[15] ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[16] ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[17] ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[18] ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[19] ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[20] ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[21] ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[22] ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[23] ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[24] ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[25] ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[26] ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[27] ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[28] ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[29] ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[30] ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.651 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[31] ; clk          ; clk         ; 10000.000    ; -0.164     ; 6.024      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[0]  ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[1]  ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[2]  ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[3]  ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[4]  ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[5]  ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[6]  ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[7]  ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[8]  ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[9]  ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[10] ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[11] ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[12] ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[13] ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[14] ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[15] ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[16] ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[17] ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[18] ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[19] ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[20] ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[21] ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[22] ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[23] ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[24] ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[25] ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[26] ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[27] ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[28] ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[29] ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[30] ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.702 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[31] ; clk          ; clk         ; 10000.000    ; -0.163     ; 5.974      ;
; 9993.972 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[0]  ; clk          ; clk         ; 10000.000    ; -0.161     ; 5.706      ;
; 9993.972 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[1]  ; clk          ; clk         ; 10000.000    ; -0.161     ; 5.706      ;
; 9993.972 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[2]  ; clk          ; clk         ; 10000.000    ; -0.161     ; 5.706      ;
; 9993.972 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[3]  ; clk          ; clk         ; 10000.000    ; -0.161     ; 5.706      ;
+----------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.278 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[16]                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.344      ; 0.791      ;
; 0.280 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[18]                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.344      ; 0.793      ;
; 0.281 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[12]                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.344      ; 0.794      ;
; 0.283 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[9]                                                                                                        ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.344      ; 0.796      ;
; 0.288 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[13]                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.344      ; 0.801      ;
; 0.289 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[17]                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.344      ; 0.802      ;
; 0.291 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][1]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.341      ; 0.801      ;
; 0.293 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][8]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.341      ; 0.803      ;
; 0.296 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[0] ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.338      ; 0.803      ;
; 0.296 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[15]                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.344      ; 0.809      ;
; 0.297 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][6]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.342      ; 0.808      ;
; 0.298 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][15]                                                                           ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.341      ; 0.808      ;
; 0.298 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][15]                                                                           ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.341      ; 0.808      ;
; 0.299 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][1]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.341      ; 0.809      ;
; 0.299 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][10]                                                                           ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.345      ; 0.813      ;
; 0.301 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][2]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.341      ; 0.811      ;
; 0.303 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][0]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.341      ; 0.813      ;
; 0.303 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                   ; clk          ; clk         ; 0.000        ; 0.340      ; 0.812      ;
; 0.303 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[10]                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.344      ; 0.816      ;
; 0.305 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[2] ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.338      ; 0.812      ;
; 0.305 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                   ; clk          ; clk         ; 0.000        ; 0.340      ; 0.814      ;
; 0.306 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][14]                                                                           ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.342      ; 0.817      ;
; 0.308 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[8]                                                                                                        ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.344      ; 0.821      ;
; 0.309 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][7]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.342      ; 0.820      ;
; 0.309 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][9]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.342      ; 0.820      ;
; 0.309 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[1] ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.338      ; 0.816      ;
; 0.311 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_ca10_i[0]                                                                                                   ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_ca10_i[0]                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]                                                                                         ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[0]                                                                                         ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[0]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_count[2]                                                                                                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_count[2]                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_count[1]                                                                                                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_count[1]                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]                                                                              ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[1]                    ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[1]                                         ; clk          ; clk         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[2]                    ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[2]                                         ; clk          ; clk         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_1_dff                     ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_1_dff                                          ; clk          ; clk         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_0_dff                     ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_0_dff                                          ; clk          ; clk         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|dffe_af                                                 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|dffe_af                                                                      ; clk          ; clk         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_full                                                                                                            ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_full                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_full                                                                                                            ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_full                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[1]                                                                                                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[1]                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                                                                                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[0]                    ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[0]                                         ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|was_stalled                                                                                                            ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|was_stalled                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_start                                                                                                                 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_start                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_out_state.empty_and_ready                                                                                             ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_out_state.empty_and_ready                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|state                                                                                                                                                ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|state                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|sample_state                                                                                                                                         ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|sample_state                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[3]                                                                                                                                       ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[3]                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[0]                                                                                                                                       ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[0]                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[1]                                                                                                                                       ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[1]                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[2]                                                                                                                                       ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[2]                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0]                                                                                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[0]                    ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[0]                                         ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|was_stalled                                                                                                            ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|was_stalled                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|state                                                                                                                                                ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|state                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|sample_state                                                                                                                                         ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|sample_state                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[1]                                                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[1]                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[0]                                                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[0]                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[3]                                                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[3]                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[2]                                                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[2]                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_out_state.empty_and_ready                                                                                             ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_out_state.empty_and_ready                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|dffe_af                                                 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|dffe_af                                                                      ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_0_dff                     ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_0_dff                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_1_dff                     ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_1_dff                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_start                                                                                                                 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_start                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; serial_send:u_serial_send|cnt[2]                                                                                                                                                                                             ; serial_send:u_serial_send|cnt[2]                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; serial_send:u_serial_send|cnt[1]                                                                                                                                                                                             ; serial_send:u_serial_send|cnt[1]                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; serial_recv:u_serial_recv|num_bits[3]                                                                                                                                                                                        ; serial_recv:u_serial_recv|num_bits[3]                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; serial_recv:u_serial_recv|cnt[2]                                                                                                                                                                                             ; serial_recv:u_serial_recv|cnt[2]                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; serial_recv:u_serial_recv|cnt[0]                                                                                                                                                                                             ; serial_recv:u_serial_recv|cnt[0]                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; serial_recv:u_serial_recv|cnt[1]                                                                                                                                                                                             ; serial_recv:u_serial_recv|cnt[1]                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; serial_recv:u_serial_recv|cnt[3]                                                                                                                                                                                             ; serial_recv:u_serial_recv|cnt[3]                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; serial_recv:u_serial_recv|num_bits[2]                                                                                                                                                                                        ; serial_recv:u_serial_recv|num_bits[2]                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; serial_recv:u_serial_recv|num_bits[1]                                                                                                                                                                                        ; serial_recv:u_serial_recv|num_bits[1]                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; serial_recv:u_serial_recv|num_bits[0]                                                                                                                                                                                        ; serial_recv:u_serial_recv|num_bits[0]                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[11]                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.344      ; 0.826      ;
; 0.313 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[1]                    ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[1]                                         ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[2]                    ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[2]                                         ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.314 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][13]                                                                           ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.345      ; 0.828      ;
; 0.314 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[19]                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.344      ; 0.827      ;
; 0.316 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][12]                                                                           ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.345      ; 0.830      ;
; 0.316 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]                                                                                         ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~portb_address_reg0                                       ; clk          ; clk         ; 0.000        ; 0.340      ; 0.825      ;
; 0.317 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][4]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.341      ; 0.827      ;
; 0.318 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][2]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.341      ; 0.828      ;
; 0.318 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[3]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                   ; clk          ; clk         ; 0.000        ; 0.340      ; 0.827      ;
; 0.319 ; serial_send:u_serial_send|sample_clk_2                                                                                                                                                                                       ; serial_send:u_serial_send|sample_clk_2                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_count[0]                                                                                                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_count[0]                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[4]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                   ; clk          ; clk         ; 0.000        ; 0.340      ; 0.828      ;
; 0.320 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]                                                                                   ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|rd_ptr_lsb                         ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|rd_ptr_lsb                                              ; clk          ; clk         ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[7]                                                                                 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[7]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[7]                                                                                 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[7]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[3]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                   ; clk          ; clk         ; 0.000        ; 0.340      ; 0.829      ;
; 0.320 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|rd_ptr_lsb                         ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|rd_ptr_lsb                                              ; clk          ; clk         ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; serial_send:u_serial_send|cnt[0]                                                                                                                                                                                             ; serial_send:u_serial_send|cnt[0]                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[4]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                   ; clk          ; clk         ; 0.000        ; 0.340      ; 0.830      ;
; 0.321 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[0] ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.338      ; 0.828      ;
; 0.322 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][3]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.341      ; 0.832      ;
; 0.322 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][0]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.341      ; 0.832      ;
; 0.325 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][5]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.341      ; 0.835      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk'                                                                                                                                                                                                                                                                                                                                      ;
+----------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                 ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9997.945 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0 ; clk          ; clk         ; 10000.000    ; 0.195      ; 2.208      ;
; 9997.945 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1 ; clk          ; clk         ; 10000.000    ; 0.195      ; 2.208      ;
; 9998.446 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0 ; clk          ; clk         ; 10000.000    ; 0.193      ; 1.705      ;
; 9998.446 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1 ; clk          ; clk         ; 10000.000    ; 0.193      ; 1.705      ;
; 9998.446 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2 ; clk          ; clk         ; 10000.000    ; 0.193      ; 1.705      ;
; 9998.446 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3 ; clk          ; clk         ; 10000.000    ; 0.193      ; 1.705      ;
; 9998.446 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4 ; clk          ; clk         ; 10000.000    ; 0.193      ; 1.705      ;
; 9998.446 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5 ; clk          ; clk         ; 10000.000    ; 0.193      ; 1.705      ;
; 9998.446 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6 ; clk          ; clk         ; 10000.000    ; 0.193      ; 1.705      ;
; 9998.446 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7 ; clk          ; clk         ; 10000.000    ; 0.193      ; 1.705      ;
+----------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk'                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.135 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0 ; clk          ; clk         ; 0.000        ; 0.309      ; 1.586      ;
; 1.135 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1 ; clk          ; clk         ; 0.000        ; 0.309      ; 1.586      ;
; 1.135 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2 ; clk          ; clk         ; 0.000        ; 0.309      ; 1.586      ;
; 1.135 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3 ; clk          ; clk         ; 0.000        ; 0.309      ; 1.586      ;
; 1.135 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4 ; clk          ; clk         ; 0.000        ; 0.309      ; 1.586      ;
; 1.135 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5 ; clk          ; clk         ; 0.000        ; 0.309      ; 1.586      ;
; 1.135 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6 ; clk          ; clk         ; 0.000        ; 0.309      ; 1.586      ;
; 1.135 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7 ; clk          ; clk         ; 0.000        ; 0.309      ; 1.586      ;
; 1.613 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0 ; clk          ; clk         ; 0.000        ; 0.339      ; 2.094      ;
; 1.613 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1 ; clk          ; clk         ; 0.000        ; 0.339      ; 2.094      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                        ;
+----------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                                               ;
+----------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[0]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[10] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[11] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[12] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[13] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[14] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[15] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[16] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[17] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[18] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[19] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[1]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[20] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[21] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[22] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[23] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[24] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[25] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[26] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[27] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[28] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[29] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[2]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[30] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[31] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[3]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[4]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[5]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[6]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[7]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[8]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[9]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[0]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[10] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[11] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[12] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[13] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[14] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[15] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[16] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[17] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[18] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[19] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[1]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[20] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[21] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[22] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[23] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[24] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[25] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[26] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[27] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[28] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[29] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[2]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[30] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[31] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[3]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[4]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[5]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[6]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[7]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[8]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[9]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[0]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[10] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[11] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[12] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[13] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[14] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[15] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[16] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[17] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[18] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[19] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[1]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[20] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[21] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[22] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[23] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[24] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[25] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[26] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[27] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[28] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[29] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[2]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[30] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[31] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[3]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[4]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[5]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[6]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[7]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[8]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[9]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[0]  ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[10] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[11] ;
; 4999.504 ; 4999.775     ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[12] ;
+----------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; adc_data[*]  ; clk        ; 2.619 ; 3.045 ; Rise       ; clk             ;
;  adc_data[0] ; clk        ; 1.868 ; 2.237 ; Rise       ; clk             ;
;  adc_data[1] ; clk        ; 1.942 ; 2.340 ; Rise       ; clk             ;
;  adc_data[2] ; clk        ; 1.892 ; 2.259 ; Rise       ; clk             ;
;  adc_data[3] ; clk        ; 2.362 ; 2.723 ; Rise       ; clk             ;
;  adc_data[4] ; clk        ; 2.142 ; 2.482 ; Rise       ; clk             ;
;  adc_data[5] ; clk        ; 2.085 ; 2.434 ; Rise       ; clk             ;
;  adc_data[6] ; clk        ; 2.311 ; 2.722 ; Rise       ; clk             ;
;  adc_data[7] ; clk        ; 2.549 ; 2.952 ; Rise       ; clk             ;
;  adc_data[8] ; clk        ; 2.331 ; 2.747 ; Rise       ; clk             ;
;  adc_data[9] ; clk        ; 2.619 ; 3.045 ; Rise       ; clk             ;
; serial_rx    ; clk        ; 4.327 ; 4.734 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; adc_data[*]  ; clk        ; -1.378 ; -1.727 ; Rise       ; clk             ;
;  adc_data[0] ; clk        ; -1.568 ; -1.900 ; Rise       ; clk             ;
;  adc_data[1] ; clk        ; -1.599 ; -1.941 ; Rise       ; clk             ;
;  adc_data[2] ; clk        ; -1.378 ; -1.727 ; Rise       ; clk             ;
;  adc_data[3] ; clk        ; -1.983 ; -2.374 ; Rise       ; clk             ;
;  adc_data[4] ; clk        ; -1.797 ; -2.092 ; Rise       ; clk             ;
;  adc_data[5] ; clk        ; -1.802 ; -2.104 ; Rise       ; clk             ;
;  adc_data[6] ; clk        ; -1.770 ; -2.177 ; Rise       ; clk             ;
;  adc_data[7] ; clk        ; -2.115 ; -2.529 ; Rise       ; clk             ;
;  adc_data[8] ; clk        ; -2.033 ; -2.421 ; Rise       ; clk             ;
;  adc_data[9] ; clk        ; -2.327 ; -2.738 ; Rise       ; clk             ;
; serial_rx    ; clk        ; -3.684 ; -4.079 ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; clk_adc       ; clk        ; 2.444 ; 2.586 ; Rise       ; clk             ;
; debug_led[*]  ; clk        ; 5.534 ; 5.454 ; Rise       ; clk             ;
;  debug_led[0] ; clk        ; 4.239 ; 4.291 ; Rise       ; clk             ;
;  debug_led[1] ; clk        ; 5.534 ; 5.454 ; Rise       ; clk             ;
;  debug_led[2] ; clk        ; 4.946 ; 4.964 ; Rise       ; clk             ;
;  debug_led[3] ; clk        ; 4.717 ; 4.701 ; Rise       ; clk             ;
; clk_adc       ; clk        ; 2.444 ; 2.586 ; Fall       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; clk_adc       ; clk        ; 2.034 ; 2.179 ; Rise       ; clk             ;
; debug_led[*]  ; clk        ; 3.749 ; 3.798 ; Rise       ; clk             ;
;  debug_led[0] ; clk        ; 3.749 ; 3.798 ; Rise       ; clk             ;
;  debug_led[1] ; clk        ; 4.993 ; 4.915 ; Rise       ; clk             ;
;  debug_led[2] ; clk        ; 4.428 ; 4.445 ; Rise       ; clk             ;
;  debug_led[3] ; clk        ; 4.209 ; 4.192 ; Rise       ; clk             ;
; clk_adc       ; clk        ; 2.034 ; 2.179 ; Fall       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+----------+-----------------+
; Clock ; Slack    ; End Point TNS   ;
+-------+----------+-----------------+
; clk   ; 9995.735 ; 0.000           ;
+-------+----------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.134 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+----------+--------------------+
; Clock ; Slack    ; End Point TNS      ;
+-------+----------+--------------------+
; clk   ; 9998.652 ; 0.000              ;
+-------+----------+--------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 0.697 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+----------+-------------------------------+
; Clock ; Slack    ; End Point TNS                 ;
+-------+----------+-------------------------------+
; clk   ; 4999.336 ; 0.000                         ;
+-------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                ;
+----------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                                ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[0]  ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[1]  ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[2]  ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[3]  ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[4]  ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[5]  ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[6]  ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[7]  ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[8]  ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[9]  ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[10] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[11] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[12] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[13] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[14] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[15] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[16] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[17] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[18] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[19] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[20] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[21] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[22] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[23] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[24] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[25] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[26] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[27] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[28] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[29] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[30] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.735 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[31] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.066      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[0]  ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[1]  ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[2]  ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[3]  ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[4]  ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[5]  ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[6]  ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[7]  ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[8]  ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[9]  ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[10] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[11] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[12] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[13] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[14] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[15] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[16] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[17] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[18] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[19] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[20] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[21] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[22] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[23] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[24] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[25] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[26] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[27] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[28] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[29] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[30] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.741 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[31] ; clk          ; clk         ; 10000.000    ; -0.091     ; 4.060      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[0]  ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[1]  ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[2]  ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[3]  ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[4]  ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[5]  ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[6]  ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[7]  ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[8]  ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[9]  ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[10] ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[11] ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[12] ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[13] ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[14] ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[15] ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[16] ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[17] ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[18] ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[19] ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[20] ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[21] ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[22] ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[23] ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[24] ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[25] ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[26] ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[27] ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[28] ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[29] ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[30] ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.776 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[31] ; clk          ; clk         ; 10000.000    ; -0.090     ; 4.026      ;
; 9995.965 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[0]  ; clk          ; clk         ; 10000.000    ; -0.089     ; 3.838      ;
; 9995.965 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[1]  ; clk          ; clk         ; 10000.000    ; -0.089     ; 3.838      ;
; 9995.965 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[2]  ; clk          ; clk         ; 10000.000    ; -0.089     ; 3.838      ;
; 9995.965 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[3]  ; clk          ; clk         ; 10000.000    ; -0.089     ; 3.838      ;
+----------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.134 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[9]                                                                                                        ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.462      ;
; 0.134 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[16]                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.462      ;
; 0.136 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[12]                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.464      ;
; 0.136 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[18]                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.464      ;
; 0.139 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[13]                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.467      ;
; 0.140 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[17]                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.468      ;
; 0.141 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][10]                                                                           ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.225      ; 0.470      ;
; 0.141 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][1]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.221      ; 0.466      ;
; 0.143 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][8]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.222      ; 0.469      ;
; 0.145 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[15]                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.473      ;
; 0.146 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[10]                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.474      ;
; 0.147 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][15]                                                                           ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.221      ; 0.472      ;
; 0.148 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][15]                                                                           ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.220      ; 0.472      ;
; 0.149 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][1]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.220      ; 0.473      ;
; 0.149 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][6]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.222      ; 0.475      ;
; 0.149 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][12]                                                                           ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.225      ; 0.478      ;
; 0.149 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][13]                                                                           ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.225      ; 0.478      ;
; 0.149 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[8]                                                                                                        ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.477      ;
; 0.150 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][7]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.222      ; 0.476      ;
; 0.150 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][2]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.221      ; 0.475      ;
; 0.151 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][0]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.220      ; 0.475      ;
; 0.151 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][9]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.222      ; 0.477      ;
; 0.151 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][14]                                                                           ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.222      ; 0.477      ;
; 0.151 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[0] ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.220      ; 0.475      ;
; 0.152 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[2] ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.220      ; 0.476      ;
; 0.152 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[11]                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.480      ;
; 0.153 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                   ; clk          ; clk         ; 0.000        ; 0.225      ; 0.482      ;
; 0.153 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[19]                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.481      ;
; 0.154 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                   ; clk          ; clk         ; 0.000        ; 0.223      ; 0.481      ;
; 0.156 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][4]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.222      ; 0.482      ;
; 0.157 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]                                                                                         ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~portb_address_reg0                                       ; clk          ; clk         ; 0.000        ; 0.223      ; 0.484      ;
; 0.158 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][11]                                                                           ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.225      ; 0.487      ;
; 0.158 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[1] ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.220      ; 0.482      ;
; 0.159 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][2]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.220      ; 0.483      ;
; 0.159 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][0]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.221      ; 0.484      ;
; 0.159 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[14]                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.487      ;
; 0.160 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][3]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.222      ; 0.486      ;
; 0.160 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[0] ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.483      ;
; 0.161 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[4]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                   ; clk          ; clk         ; 0.000        ; 0.225      ; 0.490      ;
; 0.162 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][5]                                                                            ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.222      ; 0.488      ;
; 0.162 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[4]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                   ; clk          ; clk         ; 0.000        ; 0.223      ; 0.489      ;
; 0.163 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[3]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                   ; clk          ; clk         ; 0.000        ; 0.225      ; 0.492      ;
; 0.164 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[3]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                   ; clk          ; clk         ; 0.000        ; 0.223      ; 0.491      ;
; 0.165 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[1]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                   ; clk          ; clk         ; 0.000        ; 0.225      ; 0.494      ;
; 0.166 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][14]                                                                           ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.221      ; 0.491      ;
; 0.166 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[1]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                   ; clk          ; clk         ; 0.000        ; 0.223      ; 0.493      ;
; 0.168 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                                                                                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_address_reg0                                       ; clk          ; clk         ; 0.000        ; 0.223      ; 0.495      ;
; 0.170 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][11]                                                                           ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.221      ; 0.495      ;
; 0.170 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][12]                                                                           ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.221      ; 0.495      ;
; 0.171 ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][13]                                                                           ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clk          ; clk         ; 0.000        ; 0.221      ; 0.496      ;
; 0.176 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0                                                                   ; clk          ; clk         ; 0.000        ; 0.220      ; 0.500      ;
; 0.177 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_address_reg0                                                                   ; clk          ; clk         ; 0.000        ; 0.218      ; 0.499      ;
; 0.181 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                   ; clk          ; clk         ; 0.000        ; 0.225      ; 0.510      ;
; 0.182 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                   ; clk          ; clk         ; 0.000        ; 0.223      ; 0.509      ;
; 0.186 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[0]                    ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[0]                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[1]                    ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[1]                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[2]                    ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[2]                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|was_stalled                                                                                                            ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|was_stalled                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_start                                                                                                                 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_start                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_out_state.empty_and_ready                                                                                             ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_out_state.empty_and_ready                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_1_dff                     ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_1_dff                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_0_dff                     ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_0_dff                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|dffe_af                                                 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|dffe_af                                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_full                                                                                                            ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_full                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0]                                                                        ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0]                                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[0]                    ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[0]                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|was_stalled                                                                                                            ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|was_stalled                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|state                                                                                                                                                ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|state                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|sample_state                                                                                                                                         ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|sample_state                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[1]                                                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[1]                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[0]                                                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[0]                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[3]                                                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[3]                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[2]                                                                                                                                       ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[2]                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_out_state.empty_and_ready                                                                                             ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_out_state.empty_and_ready                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_ca10_i[0]                                                                                                   ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_ca10_i[0]                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[1]                                                                                                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[1]                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                                                                                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]                                                                                         ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[0]                                                                                         ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[0]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_count[2]                                                                                                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_count[2]                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_count[1]                                                                                                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_count[1]                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]                                                                              ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_full                                                                                                            ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_full                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|state                                                                                                                                                ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|state                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|sample_state                                                                                                                                         ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|sample_state                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[3]                                                                                                                                       ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[3]                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[0]                                                                                                                                       ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[0]                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[1]                                                                                                                                       ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[1]                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[2]                                                                                                                                       ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[2]                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[1]                    ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[1]                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[2]                    ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[2]                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|dffe_af                                                 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|dffe_af                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_0_dff                     ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_0_dff                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_1_dff                     ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_1_dff                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_start                                                                                                                 ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_start                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial_send:u_serial_send|cnt[2]                                                                                                                                                                                             ; serial_send:u_serial_send|cnt[2]                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial_send:u_serial_send|cnt[1]                                                                                                                                                                                             ; serial_send:u_serial_send|cnt[1]                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial_recv:u_serial_recv|num_bits[3]                                                                                                                                                                                        ; serial_recv:u_serial_recv|num_bits[3]                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial_recv:u_serial_recv|cnt[2]                                                                                                                                                                                             ; serial_recv:u_serial_recv|cnt[2]                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial_recv:u_serial_recv|cnt[0]                                                                                                                                                                                             ; serial_recv:u_serial_recv|cnt[0]                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk'                                                                                                                                                                                                                                                                                                                                      ;
+----------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                 ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9998.652 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0 ; clk          ; clk         ; 10000.000    ; 0.125      ; 1.448      ;
; 9998.652 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1 ; clk          ; clk         ; 10000.000    ; 0.125      ; 1.448      ;
; 9999.030 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0 ; clk          ; clk         ; 10000.000    ; 0.121      ; 1.066      ;
; 9999.030 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1 ; clk          ; clk         ; 10000.000    ; 0.121      ; 1.066      ;
; 9999.030 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2 ; clk          ; clk         ; 10000.000    ; 0.121      ; 1.066      ;
; 9999.030 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3 ; clk          ; clk         ; 10000.000    ; 0.121      ; 1.066      ;
; 9999.030 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4 ; clk          ; clk         ; 10000.000    ; 0.121      ; 1.066      ;
; 9999.030 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5 ; clk          ; clk         ; 10000.000    ; 0.121      ; 1.066      ;
; 9999.030 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6 ; clk          ; clk         ; 10000.000    ; 0.121      ; 1.066      ;
; 9999.030 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7 ; clk          ; clk         ; 10000.000    ; 0.121      ; 1.066      ;
+----------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk'                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.697 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0 ; clk          ; clk         ; 0.000        ; 0.202      ; 0.989      ;
; 0.697 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1 ; clk          ; clk         ; 0.000        ; 0.202      ; 0.989      ;
; 0.697 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2 ; clk          ; clk         ; 0.000        ; 0.202      ; 0.989      ;
; 0.697 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3 ; clk          ; clk         ; 0.000        ; 0.202      ; 0.989      ;
; 0.697 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4 ; clk          ; clk         ; 0.000        ; 0.202      ; 0.989      ;
; 0.697 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5 ; clk          ; clk         ; 0.000        ; 0.202      ; 0.989      ;
; 0.697 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6 ; clk          ; clk         ; 0.000        ; 0.202      ; 0.989      ;
; 0.697 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7 ; clk          ; clk         ; 0.000        ; 0.202      ; 0.989      ;
; 0.994 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0 ; clk          ; clk         ; 0.000        ; 0.225      ; 1.309      ;
; 0.994 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|dffe4 ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1 ; clk          ; clk         ; 0.000        ; 0.225      ; 1.309      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                                               ;
+----------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                                                                      ;
+----------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4999.336 ; 4999.566     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4999.336 ; 4999.566     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_we_reg       ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[0]                          ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[10]                         ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[11]                         ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[12]                         ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[13]                         ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[14]                         ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[15]                         ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[1]                          ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[2]                          ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[3]                          ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[4]                          ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[5]                          ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[6]                          ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[7]                          ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[8]                          ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[9]                          ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~portb_address_reg0 ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[0]                          ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[10]                         ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[11]                         ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[12]                         ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[13]                         ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[14]                         ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[15]                         ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[1]                          ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[2]                          ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[3]                          ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[4]                          ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[5]                          ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[6]                          ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[7]                          ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[8]                          ;
; 4999.337 ; 4999.567     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[9]                          ;
; 4999.338 ; 4999.568     ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][0]                                         ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][10]                                        ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][11]                                        ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][12]                                        ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][13]                                        ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][14]                                        ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][15]                                        ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][1]                                         ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][2]                                         ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][3]                                         ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][4]                                         ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][5]                                         ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][6]                                         ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][7]                                         ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][8]                                         ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][9]                                         ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][0]                                         ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][10]                                        ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][11]                                        ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][12]                                        ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][13]                                        ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][14]                                        ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][15]                                        ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][1]                                         ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][2]                                         ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][3]                                         ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][4]                                         ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][5]                                         ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][6]                                         ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][7]                                         ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][8]                                         ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][9]                                         ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[0]                        ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[10]                       ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[11]                       ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[12]                       ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[13]                       ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[14]                       ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[15]                       ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[16]                       ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[17]                       ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[18]                       ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[19]                       ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[1]                        ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[20]                       ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[21]                       ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[22]                       ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[23]                       ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[24]                       ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[25]                       ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[26]                       ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[27]                       ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[28]                       ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[29]                       ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[2]                        ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[30]                       ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[31]                       ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[3]                        ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[4]                        ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[5]                        ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[6]                        ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[7]                        ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[8]                        ;
; 4999.376 ; 4999.555     ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[9]                        ;
+----------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; adc_data[*]  ; clk        ; 1.707 ; 2.413 ; Rise       ; clk             ;
;  adc_data[0] ; clk        ; 1.222 ; 1.842 ; Rise       ; clk             ;
;  adc_data[1] ; clk        ; 1.265 ; 1.903 ; Rise       ; clk             ;
;  adc_data[2] ; clk        ; 1.226 ; 1.854 ; Rise       ; clk             ;
;  adc_data[3] ; clk        ; 1.532 ; 2.189 ; Rise       ; clk             ;
;  adc_data[4] ; clk        ; 1.364 ; 2.013 ; Rise       ; clk             ;
;  adc_data[5] ; clk        ; 1.350 ; 1.982 ; Rise       ; clk             ;
;  adc_data[6] ; clk        ; 1.519 ; 2.201 ; Rise       ; clk             ;
;  adc_data[7] ; clk        ; 1.665 ; 2.350 ; Rise       ; clk             ;
;  adc_data[8] ; clk        ; 1.519 ; 2.203 ; Rise       ; clk             ;
;  adc_data[9] ; clk        ; 1.707 ; 2.413 ; Rise       ; clk             ;
; serial_rx    ; clk        ; 2.854 ; 3.559 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; adc_data[*]  ; clk        ; -0.929 ; -1.510 ; Rise       ; clk             ;
;  adc_data[0] ; clk        ; -1.043 ; -1.635 ; Rise       ; clk             ;
;  adc_data[1] ; clk        ; -1.061 ; -1.658 ; Rise       ; clk             ;
;  adc_data[2] ; clk        ; -0.929 ; -1.510 ; Rise       ; clk             ;
;  adc_data[3] ; clk        ; -1.300 ; -1.957 ; Rise       ; clk             ;
;  adc_data[4] ; clk        ; -1.165 ; -1.770 ; Rise       ; clk             ;
;  adc_data[5] ; clk        ; -1.176 ; -1.780 ; Rise       ; clk             ;
;  adc_data[6] ; clk        ; -1.197 ; -1.837 ; Rise       ; clk             ;
;  adc_data[7] ; clk        ; -1.405 ; -2.083 ; Rise       ; clk             ;
;  adc_data[8] ; clk        ; -1.350 ; -2.015 ; Rise       ; clk             ;
;  adc_data[9] ; clk        ; -1.542 ; -2.238 ; Rise       ; clk             ;
; serial_rx    ; clk        ; -2.431 ; -3.123 ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; clk_adc       ; clk        ; 1.588 ; 2.029 ; Rise       ; clk             ;
; debug_led[*]  ; clk        ; 3.481 ; 3.663 ; Rise       ; clk             ;
;  debug_led[0] ; clk        ; 2.709 ; 2.854 ; Rise       ; clk             ;
;  debug_led[1] ; clk        ; 3.481 ; 3.663 ; Rise       ; clk             ;
;  debug_led[2] ; clk        ; 3.122 ; 3.315 ; Rise       ; clk             ;
;  debug_led[3] ; clk        ; 2.962 ; 3.117 ; Rise       ; clk             ;
; clk_adc       ; clk        ; 1.588 ; 2.029 ; Fall       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; clk_adc       ; clk        ; 1.315 ; 1.757 ; Rise       ; clk             ;
; debug_led[*]  ; clk        ; 2.385 ; 2.525 ; Rise       ; clk             ;
;  debug_led[0] ; clk        ; 2.385 ; 2.525 ; Rise       ; clk             ;
;  debug_led[1] ; clk        ; 3.126 ; 3.302 ; Rise       ; clk             ;
;  debug_led[2] ; clk        ; 2.782 ; 2.967 ; Rise       ; clk             ;
;  debug_led[3] ; clk        ; 2.628 ; 2.777 ; Rise       ; clk             ;
; clk_adc       ; clk        ; 1.315 ; 1.757 ; Fall       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; 9992.898 ; 0.134 ; 9997.702 ; 0.697   ; 4999.336            ;
;  clk             ; 9992.898 ; 0.134 ; 9997.702 ; 0.697   ; 4999.336            ;
; Design-wide TNS  ; 0.0      ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; adc_data[*]  ; clk        ; 2.952 ; 3.517 ; Rise       ; clk             ;
;  adc_data[0] ; clk        ; 2.155 ; 2.624 ; Rise       ; clk             ;
;  adc_data[1] ; clk        ; 2.233 ; 2.733 ; Rise       ; clk             ;
;  adc_data[2] ; clk        ; 2.180 ; 2.647 ; Rise       ; clk             ;
;  adc_data[3] ; clk        ; 2.677 ; 3.167 ; Rise       ; clk             ;
;  adc_data[4] ; clk        ; 2.443 ; 2.892 ; Rise       ; clk             ;
;  adc_data[5] ; clk        ; 2.375 ; 2.836 ; Rise       ; clk             ;
;  adc_data[6] ; clk        ; 2.630 ; 3.139 ; Rise       ; clk             ;
;  adc_data[7] ; clk        ; 2.879 ; 3.396 ; Rise       ; clk             ;
;  adc_data[8] ; clk        ; 2.640 ; 3.169 ; Rise       ; clk             ;
;  adc_data[9] ; clk        ; 2.952 ; 3.517 ; Rise       ; clk             ;
; serial_rx    ; clk        ; 4.919 ; 5.474 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; adc_data[*]  ; clk        ; -0.929 ; -1.510 ; Rise       ; clk             ;
;  adc_data[0] ; clk        ; -1.043 ; -1.635 ; Rise       ; clk             ;
;  adc_data[1] ; clk        ; -1.061 ; -1.658 ; Rise       ; clk             ;
;  adc_data[2] ; clk        ; -0.929 ; -1.510 ; Rise       ; clk             ;
;  adc_data[3] ; clk        ; -1.300 ; -1.957 ; Rise       ; clk             ;
;  adc_data[4] ; clk        ; -1.165 ; -1.770 ; Rise       ; clk             ;
;  adc_data[5] ; clk        ; -1.176 ; -1.780 ; Rise       ; clk             ;
;  adc_data[6] ; clk        ; -1.197 ; -1.837 ; Rise       ; clk             ;
;  adc_data[7] ; clk        ; -1.405 ; -2.083 ; Rise       ; clk             ;
;  adc_data[8] ; clk        ; -1.350 ; -2.015 ; Rise       ; clk             ;
;  adc_data[9] ; clk        ; -1.542 ; -2.238 ; Rise       ; clk             ;
; serial_rx    ; clk        ; -2.431 ; -3.123 ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; clk_adc       ; clk        ; 2.704 ; 2.822 ; Rise       ; clk             ;
; debug_led[*]  ; clk        ; 6.056 ; 6.016 ; Rise       ; clk             ;
;  debug_led[0] ; clk        ; 4.663 ; 4.718 ; Rise       ; clk             ;
;  debug_led[1] ; clk        ; 6.056 ; 6.016 ; Rise       ; clk             ;
;  debug_led[2] ; clk        ; 5.424 ; 5.458 ; Rise       ; clk             ;
;  debug_led[3] ; clk        ; 5.170 ; 5.217 ; Rise       ; clk             ;
; clk_adc       ; clk        ; 2.704 ; 2.822 ; Fall       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; clk_adc       ; clk        ; 1.315 ; 1.757 ; Rise       ; clk             ;
; debug_led[*]  ; clk        ; 2.385 ; 2.525 ; Rise       ; clk             ;
;  debug_led[0] ; clk        ; 2.385 ; 2.525 ; Rise       ; clk             ;
;  debug_led[1] ; clk        ; 3.126 ; 3.302 ; Rise       ; clk             ;
;  debug_led[2] ; clk        ; 2.782 ; 2.967 ; Rise       ; clk             ;
;  debug_led[3] ; clk        ; 2.628 ; 2.777 ; Rise       ; clk             ;
; clk_adc       ; clk        ; 1.315 ; 1.757 ; Fall       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; serial_tx     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_adc       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug_led[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug_led[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug_led[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug_led[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; serial_rx               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; serial_tx     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; clk_adc       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; debug_led[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; debug_led[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; debug_led[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; debug_led[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; serial_tx     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; clk_adc       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; debug_led[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; debug_led[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; debug_led[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; debug_led[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; serial_tx     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk_adc       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; debug_led[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; debug_led[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; debug_led[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; debug_led[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 76352    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 76352    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 10       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 10       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 5234  ; 5234 ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Sep 08 14:26:13 2017
Info: Command: quartus_sta SDRreceiver -c SDRreceiver
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'mfir/mfir_0002.sdc'
Warning (332060): Node: serial_send:u_serial_send|cnt[2] was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_mpll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_mpll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_mpll|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 9992.898
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  9992.898               0.000 clk 
Info (332146): Worst-case hold slack is 0.283
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.283               0.000 clk 
Info (332146): Worst-case recovery slack is 9997.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  9997.702               0.000 clk 
Info (332146): Worst-case removal slack is 1.262
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.262               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 4999.496
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  4999.496               0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: serial_send:u_serial_send|cnt[2] was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_mpll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_mpll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_mpll|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 9993.640
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  9993.640               0.000 clk 
Info (332146): Worst-case hold slack is 0.278
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.278               0.000 clk 
Info (332146): Worst-case recovery slack is 9997.945
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  9997.945               0.000 clk 
Info (332146): Worst-case removal slack is 1.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.135               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 4999.504
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  4999.504               0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: serial_send:u_serial_send|cnt[2] was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_mpll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_mpll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_mpll|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 9995.735
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  9995.735               0.000 clk 
Info (332146): Worst-case hold slack is 0.134
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.134               0.000 clk 
Info (332146): Worst-case recovery slack is 9998.652
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  9998.652               0.000 clk 
Info (332146): Worst-case removal slack is 0.697
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.697               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 4999.336
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  4999.336               0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 590 megabytes
    Info: Processing ended: Fri Sep 08 14:26:18 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


