
ad9959.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f6c  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08004144  08004144  00005144  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800415c  0800415c  0000600c  2**0
                  CONTENTS
  4 .ARM          00000008  0800415c  0800415c  0000515c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004164  08004164  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004164  08004164  00005164  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004168  08004168  00005168  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800416c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000144  2000000c  08004178  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000150  08004178  00006150  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e95b  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023d9  00000000  00000000  00014997  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fc0  00000000  00000000  00016d70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c19  00000000  00000000  00017d30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025c18  00000000  00000000  00018949  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010cc3  00000000  00000000  0003e561  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f7a46  00000000  00000000  0004f224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00146c6a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043e4  00000000  00000000  00146cb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  0014b094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800412c 	.word	0x0800412c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	0800412c 	.word	0x0800412c

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__aeabi_d2uiz>:
 80009b4:	004a      	lsls	r2, r1, #1
 80009b6:	d211      	bcs.n	80009dc <__aeabi_d2uiz+0x28>
 80009b8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80009bc:	d211      	bcs.n	80009e2 <__aeabi_d2uiz+0x2e>
 80009be:	d50d      	bpl.n	80009dc <__aeabi_d2uiz+0x28>
 80009c0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009c8:	d40e      	bmi.n	80009e8 <__aeabi_d2uiz+0x34>
 80009ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009ce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009d6:	fa23 f002 	lsr.w	r0, r3, r2
 80009da:	4770      	bx	lr
 80009dc:	f04f 0000 	mov.w	r0, #0
 80009e0:	4770      	bx	lr
 80009e2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009e6:	d102      	bne.n	80009ee <__aeabi_d2uiz+0x3a>
 80009e8:	f04f 30ff 	mov.w	r0, #4294967295
 80009ec:	4770      	bx	lr
 80009ee:	f04f 0000 	mov.w	r0, #0
 80009f2:	4770      	bx	lr

080009f4 <__aeabi_ldivmod>:
 80009f4:	b97b      	cbnz	r3, 8000a16 <__aeabi_ldivmod+0x22>
 80009f6:	b972      	cbnz	r2, 8000a16 <__aeabi_ldivmod+0x22>
 80009f8:	2900      	cmp	r1, #0
 80009fa:	bfbe      	ittt	lt
 80009fc:	2000      	movlt	r0, #0
 80009fe:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000a02:	e006      	blt.n	8000a12 <__aeabi_ldivmod+0x1e>
 8000a04:	bf08      	it	eq
 8000a06:	2800      	cmpeq	r0, #0
 8000a08:	bf1c      	itt	ne
 8000a0a:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000a0e:	f04f 30ff 	movne.w	r0, #4294967295
 8000a12:	f000 b99d 	b.w	8000d50 <__aeabi_idiv0>
 8000a16:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a1a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a1e:	2900      	cmp	r1, #0
 8000a20:	db09      	blt.n	8000a36 <__aeabi_ldivmod+0x42>
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	db1a      	blt.n	8000a5c <__aeabi_ldivmod+0x68>
 8000a26:	f000 f835 	bl	8000a94 <__udivmoddi4>
 8000a2a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a32:	b004      	add	sp, #16
 8000a34:	4770      	bx	lr
 8000a36:	4240      	negs	r0, r0
 8000a38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	db1b      	blt.n	8000a78 <__aeabi_ldivmod+0x84>
 8000a40:	f000 f828 	bl	8000a94 <__udivmoddi4>
 8000a44:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a4c:	b004      	add	sp, #16
 8000a4e:	4240      	negs	r0, r0
 8000a50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000a54:	4252      	negs	r2, r2
 8000a56:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000a5a:	4770      	bx	lr
 8000a5c:	4252      	negs	r2, r2
 8000a5e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000a62:	f000 f817 	bl	8000a94 <__udivmoddi4>
 8000a66:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a6a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a6e:	b004      	add	sp, #16
 8000a70:	4240      	negs	r0, r0
 8000a72:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000a76:	4770      	bx	lr
 8000a78:	4252      	negs	r2, r2
 8000a7a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000a7e:	f000 f809 	bl	8000a94 <__udivmoddi4>
 8000a82:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a86:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a8a:	b004      	add	sp, #16
 8000a8c:	4252      	negs	r2, r2
 8000a8e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000a92:	4770      	bx	lr

08000a94 <__udivmoddi4>:
 8000a94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a98:	9d08      	ldr	r5, [sp, #32]
 8000a9a:	460c      	mov	r4, r1
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d14e      	bne.n	8000b3e <__udivmoddi4+0xaa>
 8000aa0:	4694      	mov	ip, r2
 8000aa2:	458c      	cmp	ip, r1
 8000aa4:	4686      	mov	lr, r0
 8000aa6:	fab2 f282 	clz	r2, r2
 8000aaa:	d962      	bls.n	8000b72 <__udivmoddi4+0xde>
 8000aac:	b14a      	cbz	r2, 8000ac2 <__udivmoddi4+0x2e>
 8000aae:	f1c2 0320 	rsb	r3, r2, #32
 8000ab2:	4091      	lsls	r1, r2
 8000ab4:	fa20 f303 	lsr.w	r3, r0, r3
 8000ab8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000abc:	4319      	orrs	r1, r3
 8000abe:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ac2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ac6:	fa1f f68c 	uxth.w	r6, ip
 8000aca:	fbb1 f4f7 	udiv	r4, r1, r7
 8000ace:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ad2:	fb07 1114 	mls	r1, r7, r4, r1
 8000ad6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ada:	fb04 f106 	mul.w	r1, r4, r6
 8000ade:	4299      	cmp	r1, r3
 8000ae0:	d90a      	bls.n	8000af8 <__udivmoddi4+0x64>
 8000ae2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ae6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000aea:	f080 8112 	bcs.w	8000d12 <__udivmoddi4+0x27e>
 8000aee:	4299      	cmp	r1, r3
 8000af0:	f240 810f 	bls.w	8000d12 <__udivmoddi4+0x27e>
 8000af4:	3c02      	subs	r4, #2
 8000af6:	4463      	add	r3, ip
 8000af8:	1a59      	subs	r1, r3, r1
 8000afa:	fa1f f38e 	uxth.w	r3, lr
 8000afe:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b02:	fb07 1110 	mls	r1, r7, r0, r1
 8000b06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b0a:	fb00 f606 	mul.w	r6, r0, r6
 8000b0e:	429e      	cmp	r6, r3
 8000b10:	d90a      	bls.n	8000b28 <__udivmoddi4+0x94>
 8000b12:	eb1c 0303 	adds.w	r3, ip, r3
 8000b16:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b1a:	f080 80fc 	bcs.w	8000d16 <__udivmoddi4+0x282>
 8000b1e:	429e      	cmp	r6, r3
 8000b20:	f240 80f9 	bls.w	8000d16 <__udivmoddi4+0x282>
 8000b24:	4463      	add	r3, ip
 8000b26:	3802      	subs	r0, #2
 8000b28:	1b9b      	subs	r3, r3, r6
 8000b2a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b2e:	2100      	movs	r1, #0
 8000b30:	b11d      	cbz	r5, 8000b3a <__udivmoddi4+0xa6>
 8000b32:	40d3      	lsrs	r3, r2
 8000b34:	2200      	movs	r2, #0
 8000b36:	e9c5 3200 	strd	r3, r2, [r5]
 8000b3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b3e:	428b      	cmp	r3, r1
 8000b40:	d905      	bls.n	8000b4e <__udivmoddi4+0xba>
 8000b42:	b10d      	cbz	r5, 8000b48 <__udivmoddi4+0xb4>
 8000b44:	e9c5 0100 	strd	r0, r1, [r5]
 8000b48:	2100      	movs	r1, #0
 8000b4a:	4608      	mov	r0, r1
 8000b4c:	e7f5      	b.n	8000b3a <__udivmoddi4+0xa6>
 8000b4e:	fab3 f183 	clz	r1, r3
 8000b52:	2900      	cmp	r1, #0
 8000b54:	d146      	bne.n	8000be4 <__udivmoddi4+0x150>
 8000b56:	42a3      	cmp	r3, r4
 8000b58:	d302      	bcc.n	8000b60 <__udivmoddi4+0xcc>
 8000b5a:	4290      	cmp	r0, r2
 8000b5c:	f0c0 80f0 	bcc.w	8000d40 <__udivmoddi4+0x2ac>
 8000b60:	1a86      	subs	r6, r0, r2
 8000b62:	eb64 0303 	sbc.w	r3, r4, r3
 8000b66:	2001      	movs	r0, #1
 8000b68:	2d00      	cmp	r5, #0
 8000b6a:	d0e6      	beq.n	8000b3a <__udivmoddi4+0xa6>
 8000b6c:	e9c5 6300 	strd	r6, r3, [r5]
 8000b70:	e7e3      	b.n	8000b3a <__udivmoddi4+0xa6>
 8000b72:	2a00      	cmp	r2, #0
 8000b74:	f040 8090 	bne.w	8000c98 <__udivmoddi4+0x204>
 8000b78:	eba1 040c 	sub.w	r4, r1, ip
 8000b7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b80:	fa1f f78c 	uxth.w	r7, ip
 8000b84:	2101      	movs	r1, #1
 8000b86:	fbb4 f6f8 	udiv	r6, r4, r8
 8000b8a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b8e:	fb08 4416 	mls	r4, r8, r6, r4
 8000b92:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000b96:	fb07 f006 	mul.w	r0, r7, r6
 8000b9a:	4298      	cmp	r0, r3
 8000b9c:	d908      	bls.n	8000bb0 <__udivmoddi4+0x11c>
 8000b9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000ba2:	f106 34ff 	add.w	r4, r6, #4294967295
 8000ba6:	d202      	bcs.n	8000bae <__udivmoddi4+0x11a>
 8000ba8:	4298      	cmp	r0, r3
 8000baa:	f200 80cd 	bhi.w	8000d48 <__udivmoddi4+0x2b4>
 8000bae:	4626      	mov	r6, r4
 8000bb0:	1a1c      	subs	r4, r3, r0
 8000bb2:	fa1f f38e 	uxth.w	r3, lr
 8000bb6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000bba:	fb08 4410 	mls	r4, r8, r0, r4
 8000bbe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bc2:	fb00 f707 	mul.w	r7, r0, r7
 8000bc6:	429f      	cmp	r7, r3
 8000bc8:	d908      	bls.n	8000bdc <__udivmoddi4+0x148>
 8000bca:	eb1c 0303 	adds.w	r3, ip, r3
 8000bce:	f100 34ff 	add.w	r4, r0, #4294967295
 8000bd2:	d202      	bcs.n	8000bda <__udivmoddi4+0x146>
 8000bd4:	429f      	cmp	r7, r3
 8000bd6:	f200 80b0 	bhi.w	8000d3a <__udivmoddi4+0x2a6>
 8000bda:	4620      	mov	r0, r4
 8000bdc:	1bdb      	subs	r3, r3, r7
 8000bde:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000be2:	e7a5      	b.n	8000b30 <__udivmoddi4+0x9c>
 8000be4:	f1c1 0620 	rsb	r6, r1, #32
 8000be8:	408b      	lsls	r3, r1
 8000bea:	fa22 f706 	lsr.w	r7, r2, r6
 8000bee:	431f      	orrs	r7, r3
 8000bf0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000bf4:	fa04 f301 	lsl.w	r3, r4, r1
 8000bf8:	ea43 030c 	orr.w	r3, r3, ip
 8000bfc:	40f4      	lsrs	r4, r6
 8000bfe:	fa00 f801 	lsl.w	r8, r0, r1
 8000c02:	0c38      	lsrs	r0, r7, #16
 8000c04:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c08:	fbb4 fef0 	udiv	lr, r4, r0
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fb00 441e 	mls	r4, r0, lr, r4
 8000c14:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c18:	fb0e f90c 	mul.w	r9, lr, ip
 8000c1c:	45a1      	cmp	r9, r4
 8000c1e:	fa02 f201 	lsl.w	r2, r2, r1
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x1a6>
 8000c24:	193c      	adds	r4, r7, r4
 8000c26:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000c2a:	f080 8084 	bcs.w	8000d36 <__udivmoddi4+0x2a2>
 8000c2e:	45a1      	cmp	r9, r4
 8000c30:	f240 8081 	bls.w	8000d36 <__udivmoddi4+0x2a2>
 8000c34:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c38:	443c      	add	r4, r7
 8000c3a:	eba4 0409 	sub.w	r4, r4, r9
 8000c3e:	fa1f f983 	uxth.w	r9, r3
 8000c42:	fbb4 f3f0 	udiv	r3, r4, r0
 8000c46:	fb00 4413 	mls	r4, r0, r3, r4
 8000c4a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c4e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c52:	45a4      	cmp	ip, r4
 8000c54:	d907      	bls.n	8000c66 <__udivmoddi4+0x1d2>
 8000c56:	193c      	adds	r4, r7, r4
 8000c58:	f103 30ff 	add.w	r0, r3, #4294967295
 8000c5c:	d267      	bcs.n	8000d2e <__udivmoddi4+0x29a>
 8000c5e:	45a4      	cmp	ip, r4
 8000c60:	d965      	bls.n	8000d2e <__udivmoddi4+0x29a>
 8000c62:	3b02      	subs	r3, #2
 8000c64:	443c      	add	r4, r7
 8000c66:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000c6a:	fba0 9302 	umull	r9, r3, r0, r2
 8000c6e:	eba4 040c 	sub.w	r4, r4, ip
 8000c72:	429c      	cmp	r4, r3
 8000c74:	46ce      	mov	lr, r9
 8000c76:	469c      	mov	ip, r3
 8000c78:	d351      	bcc.n	8000d1e <__udivmoddi4+0x28a>
 8000c7a:	d04e      	beq.n	8000d1a <__udivmoddi4+0x286>
 8000c7c:	b155      	cbz	r5, 8000c94 <__udivmoddi4+0x200>
 8000c7e:	ebb8 030e 	subs.w	r3, r8, lr
 8000c82:	eb64 040c 	sbc.w	r4, r4, ip
 8000c86:	fa04 f606 	lsl.w	r6, r4, r6
 8000c8a:	40cb      	lsrs	r3, r1
 8000c8c:	431e      	orrs	r6, r3
 8000c8e:	40cc      	lsrs	r4, r1
 8000c90:	e9c5 6400 	strd	r6, r4, [r5]
 8000c94:	2100      	movs	r1, #0
 8000c96:	e750      	b.n	8000b3a <__udivmoddi4+0xa6>
 8000c98:	f1c2 0320 	rsb	r3, r2, #32
 8000c9c:	fa20 f103 	lsr.w	r1, r0, r3
 8000ca0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca4:	fa24 f303 	lsr.w	r3, r4, r3
 8000ca8:	4094      	lsls	r4, r2
 8000caa:	430c      	orrs	r4, r1
 8000cac:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cb0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cb4:	fa1f f78c 	uxth.w	r7, ip
 8000cb8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cbc:	fb08 3110 	mls	r1, r8, r0, r3
 8000cc0:	0c23      	lsrs	r3, r4, #16
 8000cc2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cc6:	fb00 f107 	mul.w	r1, r0, r7
 8000cca:	4299      	cmp	r1, r3
 8000ccc:	d908      	bls.n	8000ce0 <__udivmoddi4+0x24c>
 8000cce:	eb1c 0303 	adds.w	r3, ip, r3
 8000cd2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000cd6:	d22c      	bcs.n	8000d32 <__udivmoddi4+0x29e>
 8000cd8:	4299      	cmp	r1, r3
 8000cda:	d92a      	bls.n	8000d32 <__udivmoddi4+0x29e>
 8000cdc:	3802      	subs	r0, #2
 8000cde:	4463      	add	r3, ip
 8000ce0:	1a5b      	subs	r3, r3, r1
 8000ce2:	b2a4      	uxth	r4, r4
 8000ce4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ce8:	fb08 3311 	mls	r3, r8, r1, r3
 8000cec:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf0:	fb01 f307 	mul.w	r3, r1, r7
 8000cf4:	42a3      	cmp	r3, r4
 8000cf6:	d908      	bls.n	8000d0a <__udivmoddi4+0x276>
 8000cf8:	eb1c 0404 	adds.w	r4, ip, r4
 8000cfc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000d00:	d213      	bcs.n	8000d2a <__udivmoddi4+0x296>
 8000d02:	42a3      	cmp	r3, r4
 8000d04:	d911      	bls.n	8000d2a <__udivmoddi4+0x296>
 8000d06:	3902      	subs	r1, #2
 8000d08:	4464      	add	r4, ip
 8000d0a:	1ae4      	subs	r4, r4, r3
 8000d0c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d10:	e739      	b.n	8000b86 <__udivmoddi4+0xf2>
 8000d12:	4604      	mov	r4, r0
 8000d14:	e6f0      	b.n	8000af8 <__udivmoddi4+0x64>
 8000d16:	4608      	mov	r0, r1
 8000d18:	e706      	b.n	8000b28 <__udivmoddi4+0x94>
 8000d1a:	45c8      	cmp	r8, r9
 8000d1c:	d2ae      	bcs.n	8000c7c <__udivmoddi4+0x1e8>
 8000d1e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d22:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d26:	3801      	subs	r0, #1
 8000d28:	e7a8      	b.n	8000c7c <__udivmoddi4+0x1e8>
 8000d2a:	4631      	mov	r1, r6
 8000d2c:	e7ed      	b.n	8000d0a <__udivmoddi4+0x276>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	e799      	b.n	8000c66 <__udivmoddi4+0x1d2>
 8000d32:	4630      	mov	r0, r6
 8000d34:	e7d4      	b.n	8000ce0 <__udivmoddi4+0x24c>
 8000d36:	46d6      	mov	lr, sl
 8000d38:	e77f      	b.n	8000c3a <__udivmoddi4+0x1a6>
 8000d3a:	4463      	add	r3, ip
 8000d3c:	3802      	subs	r0, #2
 8000d3e:	e74d      	b.n	8000bdc <__udivmoddi4+0x148>
 8000d40:	4606      	mov	r6, r0
 8000d42:	4623      	mov	r3, r4
 8000d44:	4608      	mov	r0, r1
 8000d46:	e70f      	b.n	8000b68 <__udivmoddi4+0xd4>
 8000d48:	3e02      	subs	r6, #2
 8000d4a:	4463      	add	r3, ip
 8000d4c:	e730      	b.n	8000bb0 <__udivmoddi4+0x11c>
 8000d4e:	bf00      	nop

08000d50 <__aeabi_idiv0>:
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop

08000d54 <AD9959_WriteData>:
//	HAL_GPIO_WritePin(GPIOA, 1<<9, GPIO_PIN_SET);
//	HAL_Delay(2);
//	HAL_GPIO_WritePin(GPIOA, 1<<9, GPIO_PIN_RESET);
//}
void AD9959_WriteData(uint8_t RegisterAddress, uint8_t NumberofRegisters, uint8_t *RegisterData)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b084      	sub	sp, #16
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	603a      	str	r2, [r7, #0]
 8000d5e:	71fb      	strb	r3, [r7, #7]
 8000d60:	460b      	mov	r3, r1
 8000d62:	71bb      	strb	r3, [r7, #6]
	uint8_t	ControlValue = 0;
 8000d64:	2300      	movs	r3, #0
 8000d66:	73fb      	strb	r3, [r7, #15]
	uint8_t	ValueToWrite = 0;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	73bb      	strb	r3, [r7, #14]
	uint8_t	RegisterIndex = 0;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	737b      	strb	r3, [r7, #13]
	uint8_t	i = 0;
 8000d70:	2300      	movs	r3, #0
 8000d72:	733b      	strb	r3, [r7, #12]

	ControlValue = RegisterAddress;
 8000d74:	79fb      	ldrb	r3, [r7, #7]
 8000d76:	73fb      	strb	r3, [r7, #15]
//д����?
	SCLK_LOW;
 8000d78:	2200      	movs	r2, #0
 8000d7a:	2101      	movs	r1, #1
 8000d7c:	4839      	ldr	r0, [pc, #228]	@ (8000e64 <AD9959_WriteData+0x110>)
 8000d7e:	f001 fecf 	bl	8002b20 <HAL_GPIO_WritePin>
	CS_LOW;
 8000d82:	2200      	movs	r2, #0
 8000d84:	2102      	movs	r1, #2
 8000d86:	4837      	ldr	r0, [pc, #220]	@ (8000e64 <AD9959_WriteData+0x110>)
 8000d88:	f001 feca 	bl	8002b20 <HAL_GPIO_WritePin>
	for(i=0; i<8; i++)
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	733b      	strb	r3, [r7, #12]
 8000d90:	e01e      	b.n	8000dd0 <AD9959_WriteData+0x7c>
	{
		SCLK_LOW;
 8000d92:	2200      	movs	r2, #0
 8000d94:	2101      	movs	r1, #1
 8000d96:	4833      	ldr	r0, [pc, #204]	@ (8000e64 <AD9959_WriteData+0x110>)
 8000d98:	f001 fec2 	bl	8002b20 <HAL_GPIO_WritePin>
		if(0x80 == (ControlValue & 0x80))
 8000d9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	da05      	bge.n	8000db0 <AD9959_WriteData+0x5c>
		SDIO0_HIGH;
 8000da4:	2201      	movs	r2, #1
 8000da6:	2104      	movs	r1, #4
 8000da8:	482e      	ldr	r0, [pc, #184]	@ (8000e64 <AD9959_WriteData+0x110>)
 8000daa:	f001 feb9 	bl	8002b20 <HAL_GPIO_WritePin>
 8000dae:	e004      	b.n	8000dba <AD9959_WriteData+0x66>
		else
			SDIO0_LOW;
 8000db0:	2200      	movs	r2, #0
 8000db2:	2104      	movs	r1, #4
 8000db4:	482b      	ldr	r0, [pc, #172]	@ (8000e64 <AD9959_WriteData+0x110>)
 8000db6:	f001 feb3 	bl	8002b20 <HAL_GPIO_WritePin>
		SCLK_HIGH;
 8000dba:	2201      	movs	r2, #1
 8000dbc:	2101      	movs	r1, #1
 8000dbe:	4829      	ldr	r0, [pc, #164]	@ (8000e64 <AD9959_WriteData+0x110>)
 8000dc0:	f001 feae 	bl	8002b20 <HAL_GPIO_WritePin>
		ControlValue <<= 1;
 8000dc4:	7bfb      	ldrb	r3, [r7, #15]
 8000dc6:	005b      	lsls	r3, r3, #1
 8000dc8:	73fb      	strb	r3, [r7, #15]
	for(i=0; i<8; i++)
 8000dca:	7b3b      	ldrb	r3, [r7, #12]
 8000dcc:	3301      	adds	r3, #1
 8000dce:	733b      	strb	r3, [r7, #12]
 8000dd0:	7b3b      	ldrb	r3, [r7, #12]
 8000dd2:	2b07      	cmp	r3, #7
 8000dd4:	d9dd      	bls.n	8000d92 <AD9959_WriteData+0x3e>
	}
	SCLK_LOW;
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	2101      	movs	r1, #1
 8000dda:	4822      	ldr	r0, [pc, #136]	@ (8000e64 <AD9959_WriteData+0x110>)
 8000ddc:	f001 fea0 	bl	8002b20 <HAL_GPIO_WritePin>
//д������
	for (RegisterIndex=0; RegisterIndex<NumberofRegisters; RegisterIndex++)
 8000de0:	2300      	movs	r3, #0
 8000de2:	737b      	strb	r3, [r7, #13]
 8000de4:	e031      	b.n	8000e4a <AD9959_WriteData+0xf6>
	{
		ValueToWrite = RegisterData[RegisterIndex];
 8000de6:	7b7b      	ldrb	r3, [r7, #13]
 8000de8:	683a      	ldr	r2, [r7, #0]
 8000dea:	4413      	add	r3, r2
 8000dec:	781b      	ldrb	r3, [r3, #0]
 8000dee:	73bb      	strb	r3, [r7, #14]
		for (i=0; i<8; i++)
 8000df0:	2300      	movs	r3, #0
 8000df2:	733b      	strb	r3, [r7, #12]
 8000df4:	e01e      	b.n	8000e34 <AD9959_WriteData+0xe0>
		{
			SCLK_LOW;
 8000df6:	2200      	movs	r2, #0
 8000df8:	2101      	movs	r1, #1
 8000dfa:	481a      	ldr	r0, [pc, #104]	@ (8000e64 <AD9959_WriteData+0x110>)
 8000dfc:	f001 fe90 	bl	8002b20 <HAL_GPIO_WritePin>
			if(0x80 == (ValueToWrite & 0x80))
 8000e00:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	da05      	bge.n	8000e14 <AD9959_WriteData+0xc0>
			SDIO0_HIGH;
 8000e08:	2201      	movs	r2, #1
 8000e0a:	2104      	movs	r1, #4
 8000e0c:	4815      	ldr	r0, [pc, #84]	@ (8000e64 <AD9959_WriteData+0x110>)
 8000e0e:	f001 fe87 	bl	8002b20 <HAL_GPIO_WritePin>
 8000e12:	e004      	b.n	8000e1e <AD9959_WriteData+0xca>
			else
			SDIO0_LOW;
 8000e14:	2200      	movs	r2, #0
 8000e16:	2104      	movs	r1, #4
 8000e18:	4812      	ldr	r0, [pc, #72]	@ (8000e64 <AD9959_WriteData+0x110>)
 8000e1a:	f001 fe81 	bl	8002b20 <HAL_GPIO_WritePin>
			SCLK_HIGH;
 8000e1e:	2201      	movs	r2, #1
 8000e20:	2101      	movs	r1, #1
 8000e22:	4810      	ldr	r0, [pc, #64]	@ (8000e64 <AD9959_WriteData+0x110>)
 8000e24:	f001 fe7c 	bl	8002b20 <HAL_GPIO_WritePin>
			ValueToWrite <<= 1;
 8000e28:	7bbb      	ldrb	r3, [r7, #14]
 8000e2a:	005b      	lsls	r3, r3, #1
 8000e2c:	73bb      	strb	r3, [r7, #14]
		for (i=0; i<8; i++)
 8000e2e:	7b3b      	ldrb	r3, [r7, #12]
 8000e30:	3301      	adds	r3, #1
 8000e32:	733b      	strb	r3, [r7, #12]
 8000e34:	7b3b      	ldrb	r3, [r7, #12]
 8000e36:	2b07      	cmp	r3, #7
 8000e38:	d9dd      	bls.n	8000df6 <AD9959_WriteData+0xa2>
		}
		SCLK_LOW;
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	4809      	ldr	r0, [pc, #36]	@ (8000e64 <AD9959_WriteData+0x110>)
 8000e40:	f001 fe6e 	bl	8002b20 <HAL_GPIO_WritePin>
	for (RegisterIndex=0; RegisterIndex<NumberofRegisters; RegisterIndex++)
 8000e44:	7b7b      	ldrb	r3, [r7, #13]
 8000e46:	3301      	adds	r3, #1
 8000e48:	737b      	strb	r3, [r7, #13]
 8000e4a:	7b7a      	ldrb	r2, [r7, #13]
 8000e4c:	79bb      	ldrb	r3, [r7, #6]
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d3c9      	bcc.n	8000de6 <AD9959_WriteData+0x92>
	}
  CS_HIGH;
 8000e52:	2201      	movs	r2, #1
 8000e54:	2102      	movs	r1, #2
 8000e56:	4803      	ldr	r0, [pc, #12]	@ (8000e64 <AD9959_WriteData+0x110>)
 8000e58:	f001 fe62 	bl	8002b20 <HAL_GPIO_WritePin>
}
 8000e5c:	bf00      	nop
 8000e5e:	3710      	adds	r7, #16
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	48000800 	.word	0x48000800

08000e68 <Write_CFTW0>:
void Write_CFTW0(uint32_t fre)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b084      	sub	sp, #16
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
		uint8_t CFTW0_DATA[4] ={0x00,0x00,0x00,0x00};	//�м����??????
 8000e70:	2100      	movs	r1, #0
 8000e72:	60b9      	str	r1, [r7, #8]
	  uint32_t Temp;
	  Temp=(uint32_t)fre * 4294967296 / 500000000;
 8000e74:	6879      	ldr	r1, [r7, #4]
 8000e76:	2000      	movs	r0, #0
 8000e78:	460a      	mov	r2, r1
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	f04f 0000 	mov.w	r0, #0
 8000e80:	f04f 0100 	mov.w	r1, #0
 8000e84:	0011      	movs	r1, r2
 8000e86:	2000      	movs	r0, #0
 8000e88:	a311      	add	r3, pc, #68	@ (adr r3, 8000ed0 <Write_CFTW0+0x68>)
 8000e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e8e:	f7ff fdb1 	bl	80009f4 <__aeabi_ldivmod>
 8000e92:	4602      	mov	r2, r0
 8000e94:	460b      	mov	r3, r1
 8000e96:	4613      	mov	r3, r2
 8000e98:	60fb      	str	r3, [r7, #12]
	  CFTW0_DATA[3]=(uint8_t)Temp;
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	b2db      	uxtb	r3, r3
 8000e9e:	72fb      	strb	r3, [r7, #11]
	  CFTW0_DATA[2]=(uint8_t)(Temp>>8);
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	0a1b      	lsrs	r3, r3, #8
 8000ea4:	b2db      	uxtb	r3, r3
 8000ea6:	72bb      	strb	r3, [r7, #10]
	  CFTW0_DATA[1]=(uint8_t)(Temp>>16);
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	0c1b      	lsrs	r3, r3, #16
 8000eac:	b2db      	uxtb	r3, r3
 8000eae:	727b      	strb	r3, [r7, #9]
	  CFTW0_DATA[0]=(uint8_t)(Temp>>24);
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	0e1b      	lsrs	r3, r3, #24
 8000eb4:	b2db      	uxtb	r3, r3
 8000eb6:	723b      	strb	r3, [r7, #8]
		AD9959_WriteData(0x04,4,CFTW0_DATA);//CTW0 address 0x04
 8000eb8:	f107 0308 	add.w	r3, r7, #8
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	2104      	movs	r1, #4
 8000ec0:	2004      	movs	r0, #4
 8000ec2:	f7ff ff47 	bl	8000d54 <AD9959_WriteData>
}
 8000ec6:	bf00      	nop
 8000ec8:	3710      	adds	r7, #16
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	1dcd6500 	.word	0x1dcd6500
 8000ed4:	00000000 	.word	0x00000000

08000ed8 <AD9959_Set_Fre>:
void AD9959_Set_Fre(uint8_t Channel,uint32_t Freq)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b084      	sub	sp, #16
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	4603      	mov	r3, r0
 8000ee0:	6039      	str	r1, [r7, #0]
 8000ee2:	71fb      	strb	r3, [r7, #7]
		uint8_t CHANNEL[1] = {0x00};
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	733b      	strb	r3, [r7, #12]

		CHANNEL[0]=Channel;
 8000ee8:	79fb      	ldrb	r3, [r7, #7]
 8000eea:	733b      	strb	r3, [r7, #12]
		AD9959_WriteData(0x00,1,CHANNEL);//���ƼĴ���д��CHnͨ����ѡ��CHn
 8000eec:	f107 030c 	add.w	r3, r7, #12
 8000ef0:	461a      	mov	r2, r3
 8000ef2:	2101      	movs	r1, #1
 8000ef4:	2000      	movs	r0, #0
 8000ef6:	f7ff ff2d 	bl	8000d54 <AD9959_WriteData>
    Write_CFTW0(Freq);//���CHn�趨Ƶ��
 8000efa:	6838      	ldr	r0, [r7, #0]
 8000efc:	f7ff ffb4 	bl	8000e68 <Write_CFTW0>
}
 8000f00:	bf00      	nop
 8000f02:	3710      	adds	r7, #16
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}

08000f08 <IntReset>:
void IntReset()
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, 1<<1, GPIO_PIN_RESET);
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	2102      	movs	r1, #2
 8000f10:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f14:	f001 fe04 	bl	8002b20 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000f18:	2001      	movs	r0, #1
 8000f1a:	f000 fd67 	bl	80019ec <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, 1<<1, 1);
 8000f1e:	2201      	movs	r2, #1
 8000f20:	2102      	movs	r1, #2
 8000f22:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f26:	f001 fdfb 	bl	8002b20 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000f2a:	2001      	movs	r0, #1
 8000f2c:	f000 fd5e 	bl	80019ec <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, 1<<1, 0);
 8000f30:	2200      	movs	r2, #0
 8000f32:	2102      	movs	r1, #2
 8000f34:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f38:	f001 fdf2 	bl	8002b20 <HAL_GPIO_WritePin>
}
 8000f3c:	bf00      	nop
 8000f3e:	bd80      	pop	{r7, pc}

08000f40 <Intserve>:
void Intserve(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
		//AD9959_PWR=0;
	HAL_GPIO_WritePin(PWR_GPIO_Port, PWR_Pin, 0);
 8000f44:	2200      	movs	r2, #0
 8000f46:	2110      	movs	r1, #16
 8000f48:	4820      	ldr	r0, [pc, #128]	@ (8000fcc <Intserve+0x8c>)
 8000f4a:	f001 fde9 	bl	8002b20 <HAL_GPIO_WritePin>
    CS_HIGH;
 8000f4e:	2201      	movs	r2, #1
 8000f50:	2102      	movs	r1, #2
 8000f52:	481e      	ldr	r0, [pc, #120]	@ (8000fcc <Intserve+0x8c>)
 8000f54:	f001 fde4 	bl	8002b20 <HAL_GPIO_WritePin>
    SCLK_LOW;
 8000f58:	2200      	movs	r2, #0
 8000f5a:	2101      	movs	r1, #1
 8000f5c:	481b      	ldr	r0, [pc, #108]	@ (8000fcc <Intserve+0x8c>)
 8000f5e:	f001 fddf 	bl	8002b20 <HAL_GPIO_WritePin>
    UPDATE_LOW;
 8000f62:	2200      	movs	r2, #0
 8000f64:	2108      	movs	r1, #8
 8000f66:	4819      	ldr	r0, [pc, #100]	@ (8000fcc <Intserve+0x8c>)
 8000f68:	f001 fdda 	bl	8002b20 <HAL_GPIO_WritePin>
//    PS0 = 0;
    HAL_GPIO_WritePin(PS0_GPIO_Port, PS0_Pin, 0);
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	2120      	movs	r1, #32
 8000f70:	4816      	ldr	r0, [pc, #88]	@ (8000fcc <Intserve+0x8c>)
 8000f72:	f001 fdd5 	bl	8002b20 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PS1_GPIO_Port, PS1_Pin, 0);
 8000f76:	2200      	movs	r2, #0
 8000f78:	2140      	movs	r1, #64	@ 0x40
 8000f7a:	4814      	ldr	r0, [pc, #80]	@ (8000fcc <Intserve+0x8c>)
 8000f7c:	f001 fdd0 	bl	8002b20 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PS2_GPIO_Port, PS2_Pin, 0);
 8000f80:	2200      	movs	r2, #0
 8000f82:	2180      	movs	r1, #128	@ 0x80
 8000f84:	4811      	ldr	r0, [pc, #68]	@ (8000fcc <Intserve+0x8c>)
 8000f86:	f001 fdcb 	bl	8002b20 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PS3_GPIO_Port, PS3_Pin, 0);
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f90:	480e      	ldr	r0, [pc, #56]	@ (8000fcc <Intserve+0x8c>)
 8000f92:	f001 fdc5 	bl	8002b20 <HAL_GPIO_WritePin>
//    PS1 = 0;
//    PS2 = 0;
//    PS3 = 0;
    SDIO0_HIGH;
 8000f96:	2201      	movs	r2, #1
 8000f98:	2104      	movs	r1, #4
 8000f9a:	480c      	ldr	r0, [pc, #48]	@ (8000fcc <Intserve+0x8c>)
 8000f9c:	f001 fdc0 	bl	8002b20 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SDIO1_GPIO_Port, SDIO1_Pin, 0);
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fa6:	4809      	ldr	r0, [pc, #36]	@ (8000fcc <Intserve+0x8c>)
 8000fa8:	f001 fdba 	bl	8002b20 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SDIO2_GPIO_Port, SDIO2_Pin, 0);
 8000fac:	2200      	movs	r2, #0
 8000fae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fb2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fb6:	f001 fdb3 	bl	8002b20 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SDIO3_GPIO_Port, SDIO3_Pin, 0);
 8000fba:	2200      	movs	r2, #0
 8000fbc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fc0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fc4:	f001 fdac 	bl	8002b20 <HAL_GPIO_WritePin>
//    SDIO1 = 0;
//    SDIO2 = 0;
//    SDIO3 = 0;
}
 8000fc8:	bf00      	nop
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	48000800 	.word	0x48000800

08000fd0 <Write_ACR>:
void Write_ACR(uint16_t Ampli)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b084      	sub	sp, #16
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	80fb      	strh	r3, [r7, #6]
	uint32_t A_temp=0;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	60fb      	str	r3, [r7, #12]
	uint8_t ACR_DATA[3] = {0x00,0x00,0x00};//default Value = 0x--0000 Rest = 18.91/Iout
 8000fde:	4a10      	ldr	r2, [pc, #64]	@ (8001020 <Write_ACR+0x50>)
 8000fe0:	f107 0308 	add.w	r3, r7, #8
 8000fe4:	6812      	ldr	r2, [r2, #0]
 8000fe6:	4611      	mov	r1, r2
 8000fe8:	8019      	strh	r1, [r3, #0]
 8000fea:	3302      	adds	r3, #2
 8000fec:	0c12      	lsrs	r2, r2, #16
 8000fee:	701a      	strb	r2, [r3, #0]
  A_temp=Ampli|0x1000;
 8000ff0:	88fb      	ldrh	r3, [r7, #6]
 8000ff2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000ff6:	b29b      	uxth	r3, r3
 8000ff8:	60fb      	str	r3, [r7, #12]

	ACR_DATA[1] = (uint8_t)(A_temp>>8); //高位数据
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	0a1b      	lsrs	r3, r3, #8
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	727b      	strb	r3, [r7, #9]
	ACR_DATA[2] = (uint8_t)A_temp;  //低位数据
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	b2db      	uxtb	r3, r3
 8001006:	72bb      	strb	r3, [r7, #10]
  AD9959_WriteData(0x06,3,ACR_DATA); //ACR address 0x06.CHn设定幅度
 8001008:	f107 0308 	add.w	r3, r7, #8
 800100c:	461a      	mov	r2, r3
 800100e:	2103      	movs	r1, #3
 8001010:	2006      	movs	r0, #6
 8001012:	f7ff fe9f 	bl	8000d54 <AD9959_WriteData>
}
 8001016:	bf00      	nop
 8001018:	3710      	adds	r7, #16
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	08004144 	.word	0x08004144

08001024 <AD9959_Set_Amp>:

void AD9959_Set_Amp(uint8_t Channel, uint16_t Ampli)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b084      	sub	sp, #16
 8001028:	af00      	add	r7, sp, #0
 800102a:	4603      	mov	r3, r0
 800102c:	460a      	mov	r2, r1
 800102e:	71fb      	strb	r3, [r7, #7]
 8001030:	4613      	mov	r3, r2
 8001032:	80bb      	strh	r3, [r7, #4]
	uint8_t CHANNEL[1] = {0x00};
 8001034:	2300      	movs	r3, #0
 8001036:	733b      	strb	r3, [r7, #12]

	CHANNEL[0]=Channel;
 8001038:	79fb      	ldrb	r3, [r7, #7]
 800103a:	733b      	strb	r3, [r7, #12]
	AD9959_WriteData(0x00,1,CHANNEL); //控制寄存器写入CHn通道，�?�择CHn
 800103c:	f107 030c 	add.w	r3, r7, #12
 8001040:	461a      	mov	r2, r3
 8001042:	2101      	movs	r1, #1
 8001044:	2000      	movs	r0, #0
 8001046:	f7ff fe85 	bl	8000d54 <AD9959_WriteData>
	Write_ACR(Ampli);							//	CHn设定幅度
 800104a:	88bb      	ldrh	r3, [r7, #4]
 800104c:	4618      	mov	r0, r3
 800104e:	f7ff ffbf 	bl	8000fd0 <Write_ACR>
}
 8001052:	bf00      	nop
 8001054:	3710      	adds	r7, #16
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}

0800105a <Write_CPOW0>:
void Write_CPOW0(uint16_t Phase)
{
 800105a:	b580      	push	{r7, lr}
 800105c:	b084      	sub	sp, #16
 800105e:	af00      	add	r7, sp, #0
 8001060:	4603      	mov	r3, r0
 8001062:	80fb      	strh	r3, [r7, #6]
	uint8_t CPOW0_data[2] = {0x00,0x00};
 8001064:	2300      	movs	r3, #0
 8001066:	81bb      	strh	r3, [r7, #12]
	CPOW0_data[1]=(uint8_t)Phase;
 8001068:	88fb      	ldrh	r3, [r7, #6]
 800106a:	b2db      	uxtb	r3, r3
 800106c:	737b      	strb	r3, [r7, #13]
	CPOW0_data[0]=(uint8_t)(Phase>>8);
 800106e:	88fb      	ldrh	r3, [r7, #6]
 8001070:	0a1b      	lsrs	r3, r3, #8
 8001072:	b29b      	uxth	r3, r3
 8001074:	b2db      	uxtb	r3, r3
 8001076:	733b      	strb	r3, [r7, #12]

	AD9959_WriteData(0x05,2,CPOW0_data);//CPOW0 address 0x05.CHn设定相位
 8001078:	f107 030c 	add.w	r3, r7, #12
 800107c:	461a      	mov	r2, r3
 800107e:	2102      	movs	r1, #2
 8001080:	2005      	movs	r0, #5
 8001082:	f7ff fe67 	bl	8000d54 <AD9959_WriteData>
}
 8001086:	bf00      	nop
 8001088:	3710      	adds	r7, #16
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}

0800108e <AD9959_Set_Phase>:

void AD9959_Set_Phase(uint8_t Channel,uint16_t Phase)
{
 800108e:	b580      	push	{r7, lr}
 8001090:	b084      	sub	sp, #16
 8001092:	af00      	add	r7, sp, #0
 8001094:	4603      	mov	r3, r0
 8001096:	460a      	mov	r2, r1
 8001098:	71fb      	strb	r3, [r7, #7]
 800109a:	4613      	mov	r3, r2
 800109c:	80bb      	strh	r3, [r7, #4]
	uint8_t CHANNEL[1] = {0x00};
 800109e:	2300      	movs	r3, #0
 80010a0:	733b      	strb	r3, [r7, #12]
	CHANNEL[0]=Channel;
 80010a2:	79fb      	ldrb	r3, [r7, #7]
 80010a4:	733b      	strb	r3, [r7, #12]

	AD9959_WriteData(0x00,1,CHANNEL); //控制寄存器写入CHn通道，�?�择CHn
 80010a6:	f107 030c 	add.w	r3, r7, #12
 80010aa:	461a      	mov	r2, r3
 80010ac:	2101      	movs	r1, #1
 80010ae:	2000      	movs	r0, #0
 80010b0:	f7ff fe50 	bl	8000d54 <AD9959_WriteData>
	Write_CPOW0(Phase);//CHn设定相位
 80010b4:	88bb      	ldrh	r3, [r7, #4]
 80010b6:	4618      	mov	r0, r3
 80010b8:	f7ff ffcf 	bl	800105a <Write_CPOW0>
}
 80010bc:	bf00      	nop
 80010be:	3710      	adds	r7, #16
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}

080010c4 <AD9959_Init>:

void AD9959_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
//	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;	//初始化管脚PC0
//	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP; 		 //推挽输出
//	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;		 //IO口�?�度�?????2MHz
//	GPIO_Init(GPIOC, &GPIO_InitStructure);					 //根据设定参数初始化GPIOC
//
	Intserve();  //IO口电平状态初始化
 80010ca:	f7ff ff39 	bl	8000f40 <Intserve>
  IntReset();  //AD9959复位
 80010ce:	f7ff ff1b 	bl	8000f08 <IntReset>

	//初始化功能寄存器
  uint8_t FR1_DATA[3] = {0xD0,0x00,0x00};//VCO gain control[23]=1系统时钟高于255Mhz; PLL[22:18]=10100,20倍频,20*25M=500MHZ; Charge pump control = 75uA
 80010d2:	4a0d      	ldr	r2, [pc, #52]	@ (8001108 <AD9959_Init+0x44>)
 80010d4:	1d3b      	adds	r3, r7, #4
 80010d6:	6812      	ldr	r2, [r2, #0]
 80010d8:	4611      	mov	r1, r2
 80010da:	8019      	strh	r1, [r3, #0]
 80010dc:	3302      	adds	r3, #2
 80010de:	0c12      	lsrs	r2, r2, #16
 80010e0:	701a      	strb	r2, [r3, #0]


  uint8_t FR2_DATA[2] = {0x00,0x00};	// 双方向扫描，即从起始值扫到结束�?�后，又从结束�?�扫到起始�??
 80010e2:	2300      	movs	r3, #0
 80010e4:	803b      	strh	r3, [r7, #0]
  AD9959_WriteData(0x01,3,FR1_DATA);//写功能寄存器1
 80010e6:	1d3b      	adds	r3, r7, #4
 80010e8:	461a      	mov	r2, r3
 80010ea:	2103      	movs	r1, #3
 80010ec:	2001      	movs	r0, #1
 80010ee:	f7ff fe31 	bl	8000d54 <AD9959_WriteData>
  AD9959_WriteData(0x02,2,FR2_DATA);//
 80010f2:	463b      	mov	r3, r7
 80010f4:	461a      	mov	r2, r3
 80010f6:	2102      	movs	r1, #2
 80010f8:	2002      	movs	r0, #2
 80010fa:	f7ff fe2b 	bl	8000d54 <AD9959_WriteData>
}
 80010fe:	bf00      	nop
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	08004148 	.word	0x08004148

0800110c <IO_Update>:
void IO_Update(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
	UPDATE_LOW;
 8001110:	2200      	movs	r2, #0
 8001112:	2108      	movs	r1, #8
 8001114:	480a      	ldr	r0, [pc, #40]	@ (8001140 <IO_Update+0x34>)
 8001116:	f001 fd03 	bl	8002b20 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800111a:	2001      	movs	r0, #1
 800111c:	f000 fc66 	bl	80019ec <HAL_Delay>
	UPDATE_HIGH;
 8001120:	2201      	movs	r2, #1
 8001122:	2108      	movs	r1, #8
 8001124:	4806      	ldr	r0, [pc, #24]	@ (8001140 <IO_Update+0x34>)
 8001126:	f001 fcfb 	bl	8002b20 <HAL_GPIO_WritePin>
	HAL_Delay(3);
 800112a:	2003      	movs	r0, #3
 800112c:	f000 fc5e 	bl	80019ec <HAL_Delay>
	UPDATE_LOW;
 8001130:	2200      	movs	r2, #0
 8001132:	2108      	movs	r1, #8
 8001134:	4802      	ldr	r0, [pc, #8]	@ (8001140 <IO_Update+0x34>)
 8001136:	f001 fcf3 	bl	8002b20 <HAL_GPIO_WritePin>
}
 800113a:	bf00      	nop
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	48000800 	.word	0x48000800

08001144 <set_dac>:
#define length 10
void set_dac(uint16_t offset)
{
 8001144:	b5b0      	push	{r4, r5, r7, lr}
 8001146:	b0a0      	sub	sp, #128	@ 0x80
 8001148:	af02      	add	r7, sp, #8
 800114a:	4603      	mov	r3, r0
 800114c:	80fb      	strh	r3, [r7, #6]

	  uint32_t temp1[length];
	  uint32_t temp2[length];
	  uint16_t hsdac_buffer[length];
	  for (int i = 0; i < length; ++i)
 800114e:	2300      	movs	r3, #0
 8001150:	677b      	str	r3, [r7, #116]	@ 0x74
 8001152:	e010      	b.n	8001176 <set_dac+0x32>
	  {
		  temp1[i] = (1llu<<32) / length * i;
 8001154:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001156:	17da      	asrs	r2, r3, #31
 8001158:	461c      	mov	r4, r3
 800115a:	4615      	mov	r5, r2
 800115c:	4622      	mov	r2, r4
 800115e:	4b2a      	ldr	r3, [pc, #168]	@ (8001208 <set_dac+0xc4>)
 8001160:	fb03 f202 	mul.w	r2, r3, r2
 8001164:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001166:	009b      	lsls	r3, r3, #2
 8001168:	3378      	adds	r3, #120	@ 0x78
 800116a:	443b      	add	r3, r7
 800116c:	f843 2c30 	str.w	r2, [r3, #-48]
	  for (int i = 0; i < length; ++i)
 8001170:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001172:	3301      	adds	r3, #1
 8001174:	677b      	str	r3, [r7, #116]	@ 0x74
 8001176:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001178:	2b09      	cmp	r3, #9
 800117a:	ddeb      	ble.n	8001154 <set_dac+0x10>
	  }

	  HAL_CORDIC_CalculateZO(&hcordic, temp1, temp2, length,10);
 800117c:	f107 0220 	add.w	r2, r7, #32
 8001180:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8001184:	230a      	movs	r3, #10
 8001186:	9300      	str	r3, [sp, #0]
 8001188:	230a      	movs	r3, #10
 800118a:	4820      	ldr	r0, [pc, #128]	@ (800120c <set_dac+0xc8>)
 800118c:	f000 fc81 	bl	8001a92 <HAL_CORDIC_CalculateZO>
	  for (int i= 0 ; i < length; ++i)
 8001190:	2300      	movs	r3, #0
 8001192:	673b      	str	r3, [r7, #112]	@ 0x70
 8001194:	e021      	b.n	80011da <set_dac+0x96>
	  {
		  hsdac_buffer[i] = (temp2[i] + (1<< 31))>>21 / 10;
 8001196:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001198:	009b      	lsls	r3, r3, #2
 800119a:	3378      	adds	r3, #120	@ 0x78
 800119c:	443b      	add	r3, r7
 800119e:	f853 3c58 	ldr.w	r3, [r3, #-88]
 80011a2:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80011a6:	089b      	lsrs	r3, r3, #2
 80011a8:	b29a      	uxth	r2, r3
 80011aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	3378      	adds	r3, #120	@ 0x78
 80011b0:	443b      	add	r3, r7
 80011b2:	f823 2c6c 	strh.w	r2, [r3, #-108]
		  hsdac_buffer[i] += offset;
 80011b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80011b8:	005b      	lsls	r3, r3, #1
 80011ba:	3378      	adds	r3, #120	@ 0x78
 80011bc:	443b      	add	r3, r7
 80011be:	f833 2c6c 	ldrh.w	r2, [r3, #-108]
 80011c2:	88fb      	ldrh	r3, [r7, #6]
 80011c4:	4413      	add	r3, r2
 80011c6:	b29a      	uxth	r2, r3
 80011c8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80011ca:	005b      	lsls	r3, r3, #1
 80011cc:	3378      	adds	r3, #120	@ 0x78
 80011ce:	443b      	add	r3, r7
 80011d0:	f823 2c6c 	strh.w	r2, [r3, #-108]
	  for (int i= 0 ; i < length; ++i)
 80011d4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80011d6:	3301      	adds	r3, #1
 80011d8:	673b      	str	r3, [r7, #112]	@ 0x70
 80011da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80011dc:	2b09      	cmp	r3, #9
 80011de:	ddda      	ble.n	8001196 <set_dac+0x52>
	  }
	  HAL_DAC_Start_DMA(&hdac3, DAC_CHANNEL_1, hsdac_buffer, length / 2, DAC_ALIGN_12B_R);
 80011e0:	f107 020c 	add.w	r2, r7, #12
 80011e4:	2300      	movs	r3, #0
 80011e6:	9300      	str	r3, [sp, #0]
 80011e8:	2305      	movs	r3, #5
 80011ea:	2100      	movs	r1, #0
 80011ec:	4808      	ldr	r0, [pc, #32]	@ (8001210 <set_dac+0xcc>)
 80011ee:	f000 fe1d 	bl	8001e2c <HAL_DAC_Start_DMA>
//	  }
//	  uint16_t dither[10] = {4,4,4,4,5,4,4,4,4,5};
//	  HAL_TIM_Base_Start_DMA(&htim15 ,dither , 1000 );
	  //(&htim15)->Instance->ARR = (uint32_t)(4);
//	  HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
	  HAL_TIM_Base_Start(&htim15);
 80011f2:	4808      	ldr	r0, [pc, #32]	@ (8001214 <set_dac+0xd0>)
 80011f4:	f002 fc02 	bl	80039fc <HAL_TIM_Base_Start>
	  HAL_OPAMP_Start(&hopamp6);
 80011f8:	4807      	ldr	r0, [pc, #28]	@ (8001218 <set_dac+0xd4>)
 80011fa:	f001 fd79 	bl	8002cf0 <HAL_OPAMP_Start>
}
 80011fe:	bf00      	nop
 8001200:	3778      	adds	r7, #120	@ 0x78
 8001202:	46bd      	mov	sp, r7
 8001204:	bdb0      	pop	{r4, r5, r7, pc}
 8001206:	bf00      	nop
 8001208:	19999999 	.word	0x19999999
 800120c:	20000028 	.word	0x20000028
 8001210:	20000050 	.word	0x20000050
 8001214:	20000100 	.word	0x20000100
 8001218:	200000c4 	.word	0x200000c4
 800121c:	00000000 	.word	0x00000000

08001220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001226:	f000 fb70 	bl	800190a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800122a:	f000 f857 	bl	80012dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800122e:	f000 f98f 	bl	8001550 <MX_GPIO_Init>
  MX_DMA_Init();
 8001232:	f000 f969 	bl	8001508 <MX_DMA_Init>
  MX_DAC3_Init();
 8001236:	f000 f8b7 	bl	80013a8 <MX_DAC3_Init>
  MX_OPAMP6_Init();
 800123a:	f000 f8ef 	bl	800141c <MX_OPAMP6_Init>
  MX_TIM15_Init();
 800123e:	f000 f913 	bl	8001468 <MX_TIM15_Init>
  MX_CORDIC_Init();
 8001242:	f000 f89d 	bl	8001380 <MX_CORDIC_Init>
  /* USER CODE BEGIN 2 */
//  ad9959_init();
//  ad9959_freq(30000000, 0x10);
//  ad9959_update();
  uint32_t x, y;
  x = 30000000;
 8001246:	4b22      	ldr	r3, [pc, #136]	@ (80012d0 <main+0xb0>)
 8001248:	607b      	str	r3, [r7, #4]
  AD9959_Init();
 800124a:	f7ff ff3b 	bl	80010c4 <AD9959_Init>
  AD9959_Set_Fre(0xf0, x);
 800124e:	6879      	ldr	r1, [r7, #4]
 8001250:	20f0      	movs	r0, #240	@ 0xf0
 8001252:	f7ff fe41 	bl	8000ed8 <AD9959_Set_Fre>
  y = 48 * (x / 1e6) + 560;
 8001256:	6878      	ldr	r0, [r7, #4]
 8001258:	f7ff f920 	bl	800049c <__aeabi_ui2d>
 800125c:	a31a      	add	r3, pc, #104	@ (adr r3, 80012c8 <main+0xa8>)
 800125e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001262:	f7ff fabf 	bl	80007e4 <__aeabi_ddiv>
 8001266:	4602      	mov	r2, r0
 8001268:	460b      	mov	r3, r1
 800126a:	4610      	mov	r0, r2
 800126c:	4619      	mov	r1, r3
 800126e:	f04f 0200 	mov.w	r2, #0
 8001272:	4b18      	ldr	r3, [pc, #96]	@ (80012d4 <main+0xb4>)
 8001274:	f7ff f98c 	bl	8000590 <__aeabi_dmul>
 8001278:	4602      	mov	r2, r0
 800127a:	460b      	mov	r3, r1
 800127c:	4610      	mov	r0, r2
 800127e:	4619      	mov	r1, r3
 8001280:	f04f 0200 	mov.w	r2, #0
 8001284:	4b14      	ldr	r3, [pc, #80]	@ (80012d8 <main+0xb8>)
 8001286:	f7fe ffcd 	bl	8000224 <__adddf3>
 800128a:	4602      	mov	r2, r0
 800128c:	460b      	mov	r3, r1
 800128e:	4610      	mov	r0, r2
 8001290:	4619      	mov	r1, r3
 8001292:	f7ff fb8f 	bl	80009b4 <__aeabi_d2uiz>
 8001296:	4603      	mov	r3, r0
 8001298:	603b      	str	r3, [r7, #0]
  AD9959_Set_Amp(0xf0, 600);
 800129a:	f44f 7116 	mov.w	r1, #600	@ 0x258
 800129e:	20f0      	movs	r0, #240	@ 0xf0
 80012a0:	f7ff fec0 	bl	8001024 <AD9959_Set_Amp>
  AD9959_Set_Phase(0x10, 0);
 80012a4:	2100      	movs	r1, #0
 80012a6:	2010      	movs	r0, #16
 80012a8:	f7ff fef1 	bl	800108e <AD9959_Set_Phase>
  AD9959_Set_Phase(0x20, 0);
 80012ac:	2100      	movs	r1, #0
 80012ae:	2020      	movs	r0, #32
 80012b0:	f7ff feed 	bl	800108e <AD9959_Set_Phase>
  IO_Update();
 80012b4:	f7ff ff2a 	bl	800110c <IO_Update>
  set_dac(0);
 80012b8:	2000      	movs	r0, #0
 80012ba:	f7ff ff43 	bl	8001144 <set_dac>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80012be:	bf00      	nop
 80012c0:	e7fd      	b.n	80012be <main+0x9e>
 80012c2:	bf00      	nop
 80012c4:	f3af 8000 	nop.w
 80012c8:	00000000 	.word	0x00000000
 80012cc:	412e8480 	.word	0x412e8480
 80012d0:	01c9c380 	.word	0x01c9c380
 80012d4:	40480000 	.word	0x40480000
 80012d8:	40818000 	.word	0x40818000

080012dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b094      	sub	sp, #80	@ 0x50
 80012e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012e2:	f107 0318 	add.w	r3, r7, #24
 80012e6:	2238      	movs	r2, #56	@ 0x38
 80012e8:	2100      	movs	r1, #0
 80012ea:	4618      	mov	r0, r3
 80012ec:	f002 fef2 	bl	80040d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012f0:	1d3b      	adds	r3, r7, #4
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
 80012f6:	605a      	str	r2, [r3, #4]
 80012f8:	609a      	str	r2, [r3, #8]
 80012fa:	60da      	str	r2, [r3, #12]
 80012fc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012fe:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001302:	f001 fd27 	bl	8002d54 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001306:	2301      	movs	r3, #1
 8001308:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800130a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800130e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001310:	2302      	movs	r3, #2
 8001312:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001314:	2303      	movs	r3, #3
 8001316:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8001318:	2302      	movs	r3, #2
 800131a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 16;
 800131c:	2310      	movs	r3, #16
 800131e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001320:	2302      	movs	r3, #2
 8001322:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001324:	2302      	movs	r3, #2
 8001326:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001328:	2302      	movs	r3, #2
 800132a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800132c:	f107 0318 	add.w	r3, r7, #24
 8001330:	4618      	mov	r0, r3
 8001332:	f001 fdc3 	bl	8002ebc <HAL_RCC_OscConfig>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <SystemClock_Config+0x64>
  {
    Error_Handler();
 800133c:	f000 f990 	bl	8001660 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001340:	230f      	movs	r3, #15
 8001342:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001344:	2303      	movs	r3, #3
 8001346:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001348:	2300      	movs	r3, #0
 800134a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800134c:	2300      	movs	r3, #0
 800134e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001350:	2300      	movs	r3, #0
 8001352:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001354:	1d3b      	adds	r3, r7, #4
 8001356:	2103      	movs	r1, #3
 8001358:	4618      	mov	r0, r3
 800135a:	f002 f8c1 	bl	80034e0 <HAL_RCC_ClockConfig>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001364:	f000 f97c 	bl	8001660 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSE, RCC_MCODIV_1);
 8001368:	2200      	movs	r2, #0
 800136a:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 800136e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001372:	f002 f9f1 	bl	8003758 <HAL_RCC_MCOConfig>
}
 8001376:	bf00      	nop
 8001378:	3750      	adds	r7, #80	@ 0x50
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
	...

08001380 <MX_CORDIC_Init>:
  * @brief CORDIC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CORDIC_Init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE END CORDIC_Init 0 */

  /* USER CODE BEGIN CORDIC_Init 1 */

  /* USER CODE END CORDIC_Init 1 */
  hcordic.Instance = CORDIC;
 8001384:	4b06      	ldr	r3, [pc, #24]	@ (80013a0 <MX_CORDIC_Init+0x20>)
 8001386:	4a07      	ldr	r2, [pc, #28]	@ (80013a4 <MX_CORDIC_Init+0x24>)
 8001388:	601a      	str	r2, [r3, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 800138a:	4805      	ldr	r0, [pc, #20]	@ (80013a0 <MX_CORDIC_Init+0x20>)
 800138c:	f000 fb50 	bl	8001a30 <HAL_CORDIC_Init>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <MX_CORDIC_Init+0x1a>
  {
    Error_Handler();
 8001396:	f000 f963 	bl	8001660 <Error_Handler>
  }
  /* USER CODE BEGIN CORDIC_Init 2 */

  /* USER CODE END CORDIC_Init 2 */

}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	20000028 	.word	0x20000028
 80013a4:	40020c00 	.word	0x40020c00

080013a8 <MX_DAC3_Init>:
  * @brief DAC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC3_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b08c      	sub	sp, #48	@ 0x30
 80013ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC3_Init 0 */

  /* USER CODE END DAC3_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80013ae:	463b      	mov	r3, r7
 80013b0:	2230      	movs	r2, #48	@ 0x30
 80013b2:	2100      	movs	r1, #0
 80013b4:	4618      	mov	r0, r3
 80013b6:	f002 fe8d 	bl	80040d4 <memset>

  /* USER CODE END DAC3_Init 1 */

  /** DAC Initialization
  */
  hdac3.Instance = DAC3;
 80013ba:	4b16      	ldr	r3, [pc, #88]	@ (8001414 <MX_DAC3_Init+0x6c>)
 80013bc:	4a16      	ldr	r2, [pc, #88]	@ (8001418 <MX_DAC3_Init+0x70>)
 80013be:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 80013c0:	4814      	ldr	r0, [pc, #80]	@ (8001414 <MX_DAC3_Init+0x6c>)
 80013c2:	f000 fd10 	bl	8001de6 <HAL_DAC_Init>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <MX_DAC3_Init+0x28>
  {
    Error_Handler();
 80013cc:	f000 f948 	bl	8001660 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80013d0:	2302      	movs	r3, #2
 80013d2:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = ENABLE;
 80013d4:	2301      	movs	r3, #1
 80013d6:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80013d8:	2300      	movs	r3, #0
 80013da:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80013dc:	2300      	movs	r3, #0
 80013de:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T15_TRGO;
 80013e0:	230e      	movs	r3, #14
 80013e2:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80013e4:	2300      	movs	r3, #0
 80013e6:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 80013e8:	2302      	movs	r3, #2
 80013ea:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 80013ec:	2302      	movs	r3, #2
 80013ee:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80013f0:	2300      	movs	r3, #0
 80013f2:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80013f4:	463b      	mov	r3, r7
 80013f6:	2200      	movs	r2, #0
 80013f8:	4619      	mov	r1, r3
 80013fa:	4806      	ldr	r0, [pc, #24]	@ (8001414 <MX_DAC3_Init+0x6c>)
 80013fc:	f000 fe08 	bl	8002010 <HAL_DAC_ConfigChannel>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <MX_DAC3_Init+0x62>
  {
    Error_Handler();
 8001406:	f000 f92b 	bl	8001660 <Error_Handler>
  }
  /* USER CODE BEGIN DAC3_Init 2 */

  /* USER CODE END DAC3_Init 2 */

}
 800140a:	bf00      	nop
 800140c:	3730      	adds	r7, #48	@ 0x30
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	20000050 	.word	0x20000050
 8001418:	50001000 	.word	0x50001000

0800141c <MX_OPAMP6_Init>:
  * @brief OPAMP6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP6_Init(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP6_Init 0 */

  /* USER CODE BEGIN OPAMP6_Init 1 */

  /* USER CODE END OPAMP6_Init 1 */
  hopamp6.Instance = OPAMP6;
 8001420:	4b0f      	ldr	r3, [pc, #60]	@ (8001460 <MX_OPAMP6_Init+0x44>)
 8001422:	4a10      	ldr	r2, [pc, #64]	@ (8001464 <MX_OPAMP6_Init+0x48>)
 8001424:	601a      	str	r2, [r3, #0]
  hopamp6.Init.PowerMode = OPAMP_POWERMODE_HIGHSPEED;
 8001426:	4b0e      	ldr	r3, [pc, #56]	@ (8001460 <MX_OPAMP6_Init+0x44>)
 8001428:	2280      	movs	r2, #128	@ 0x80
 800142a:	605a      	str	r2, [r3, #4]
  hopamp6.Init.Mode = OPAMP_FOLLOWER_MODE;
 800142c:	4b0c      	ldr	r3, [pc, #48]	@ (8001460 <MX_OPAMP6_Init+0x44>)
 800142e:	2260      	movs	r2, #96	@ 0x60
 8001430:	609a      	str	r2, [r3, #8]
  hopamp6.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_DAC;
 8001432:	4b0b      	ldr	r3, [pc, #44]	@ (8001460 <MX_OPAMP6_Init+0x44>)
 8001434:	220c      	movs	r2, #12
 8001436:	611a      	str	r2, [r3, #16]
  hopamp6.Init.InternalOutput = DISABLE;
 8001438:	4b09      	ldr	r3, [pc, #36]	@ (8001460 <MX_OPAMP6_Init+0x44>)
 800143a:	2200      	movs	r2, #0
 800143c:	751a      	strb	r2, [r3, #20]
  hopamp6.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 800143e:	4b08      	ldr	r3, [pc, #32]	@ (8001460 <MX_OPAMP6_Init+0x44>)
 8001440:	2200      	movs	r2, #0
 8001442:	619a      	str	r2, [r3, #24]
  hopamp6.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001444:	4b06      	ldr	r3, [pc, #24]	@ (8001460 <MX_OPAMP6_Init+0x44>)
 8001446:	2200      	movs	r2, #0
 8001448:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp6) != HAL_OK)
 800144a:	4805      	ldr	r0, [pc, #20]	@ (8001460 <MX_OPAMP6_Init+0x44>)
 800144c:	f001 fb80 	bl	8002b50 <HAL_OPAMP_Init>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <MX_OPAMP6_Init+0x3e>
  {
    Error_Handler();
 8001456:	f000 f903 	bl	8001660 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP6_Init 2 */

  /* USER CODE END OPAMP6_Init 2 */

}
 800145a:	bf00      	nop
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	200000c4 	.word	0x200000c4
 8001464:	40010314 	.word	0x40010314

08001468 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b088      	sub	sp, #32
 800146c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800146e:	f107 0310 	add.w	r3, r7, #16
 8001472:	2200      	movs	r2, #0
 8001474:	601a      	str	r2, [r3, #0]
 8001476:	605a      	str	r2, [r3, #4]
 8001478:	609a      	str	r2, [r3, #8]
 800147a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800147c:	1d3b      	adds	r3, r7, #4
 800147e:	2200      	movs	r2, #0
 8001480:	601a      	str	r2, [r3, #0]
 8001482:	605a      	str	r2, [r3, #4]
 8001484:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8001486:	4b1e      	ldr	r3, [pc, #120]	@ (8001500 <MX_TIM15_Init+0x98>)
 8001488:	4a1e      	ldr	r2, [pc, #120]	@ (8001504 <MX_TIM15_Init+0x9c>)
 800148a:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 800148c:	4b1c      	ldr	r3, [pc, #112]	@ (8001500 <MX_TIM15_Init+0x98>)
 800148e:	2200      	movs	r2, #0
 8001490:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001492:	4b1b      	ldr	r3, [pc, #108]	@ (8001500 <MX_TIM15_Init+0x98>)
 8001494:	2200      	movs	r2, #0
 8001496:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 4;
 8001498:	4b19      	ldr	r3, [pc, #100]	@ (8001500 <MX_TIM15_Init+0x98>)
 800149a:	2204      	movs	r2, #4
 800149c:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800149e:	4b18      	ldr	r3, [pc, #96]	@ (8001500 <MX_TIM15_Init+0x98>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80014a4:	4b16      	ldr	r3, [pc, #88]	@ (8001500 <MX_TIM15_Init+0x98>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014aa:	4b15      	ldr	r3, [pc, #84]	@ (8001500 <MX_TIM15_Init+0x98>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80014b0:	4813      	ldr	r0, [pc, #76]	@ (8001500 <MX_TIM15_Init+0x98>)
 80014b2:	f002 fa4b 	bl	800394c <HAL_TIM_Base_Init>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <MX_TIM15_Init+0x58>
  {
    Error_Handler();
 80014bc:	f000 f8d0 	bl	8001660 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014c4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80014c6:	f107 0310 	add.w	r3, r7, #16
 80014ca:	4619      	mov	r1, r3
 80014cc:	480c      	ldr	r0, [pc, #48]	@ (8001500 <MX_TIM15_Init+0x98>)
 80014ce:	f002 fb05 	bl	8003adc <HAL_TIM_ConfigClockSource>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <MX_TIM15_Init+0x74>
  {
    Error_Handler();
 80014d8:	f000 f8c2 	bl	8001660 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80014dc:	2320      	movs	r3, #32
 80014de:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014e0:	2300      	movs	r3, #0
 80014e2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80014e4:	1d3b      	adds	r3, r7, #4
 80014e6:	4619      	mov	r1, r3
 80014e8:	4805      	ldr	r0, [pc, #20]	@ (8001500 <MX_TIM15_Init+0x98>)
 80014ea:	f002 fd5d 	bl	8003fa8 <HAL_TIMEx_MasterConfigSynchronization>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <MX_TIM15_Init+0x90>
  {
    Error_Handler();
 80014f4:	f000 f8b4 	bl	8001660 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 80014f8:	bf00      	nop
 80014fa:	3720      	adds	r7, #32
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	20000100 	.word	0x20000100
 8001504:	40014000 	.word	0x40014000

08001508 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001508:	b480      	push	{r7}
 800150a:	b083      	sub	sp, #12
 800150c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800150e:	4b0f      	ldr	r3, [pc, #60]	@ (800154c <MX_DMA_Init+0x44>)
 8001510:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001512:	4a0e      	ldr	r2, [pc, #56]	@ (800154c <MX_DMA_Init+0x44>)
 8001514:	f043 0304 	orr.w	r3, r3, #4
 8001518:	6493      	str	r3, [r2, #72]	@ 0x48
 800151a:	4b0c      	ldr	r3, [pc, #48]	@ (800154c <MX_DMA_Init+0x44>)
 800151c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800151e:	f003 0304 	and.w	r3, r3, #4
 8001522:	607b      	str	r3, [r7, #4]
 8001524:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001526:	4b09      	ldr	r3, [pc, #36]	@ (800154c <MX_DMA_Init+0x44>)
 8001528:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800152a:	4a08      	ldr	r2, [pc, #32]	@ (800154c <MX_DMA_Init+0x44>)
 800152c:	f043 0301 	orr.w	r3, r3, #1
 8001530:	6493      	str	r3, [r2, #72]	@ 0x48
 8001532:	4b06      	ldr	r3, [pc, #24]	@ (800154c <MX_DMA_Init+0x44>)
 8001534:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001536:	f003 0301 	and.w	r3, r3, #1
 800153a:	603b      	str	r3, [r7, #0]
 800153c:	683b      	ldr	r3, [r7, #0]

}
 800153e:	bf00      	nop
 8001540:	370c      	adds	r7, #12
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	40021000 	.word	0x40021000

08001550 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b08a      	sub	sp, #40	@ 0x28
 8001554:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001556:	f107 0314 	add.w	r3, r7, #20
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	605a      	str	r2, [r3, #4]
 8001560:	609a      	str	r2, [r3, #8]
 8001562:	60da      	str	r2, [r3, #12]
 8001564:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001566:	4b3c      	ldr	r3, [pc, #240]	@ (8001658 <MX_GPIO_Init+0x108>)
 8001568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800156a:	4a3b      	ldr	r2, [pc, #236]	@ (8001658 <MX_GPIO_Init+0x108>)
 800156c:	f043 0320 	orr.w	r3, r3, #32
 8001570:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001572:	4b39      	ldr	r3, [pc, #228]	@ (8001658 <MX_GPIO_Init+0x108>)
 8001574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001576:	f003 0320 	and.w	r3, r3, #32
 800157a:	613b      	str	r3, [r7, #16]
 800157c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800157e:	4b36      	ldr	r3, [pc, #216]	@ (8001658 <MX_GPIO_Init+0x108>)
 8001580:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001582:	4a35      	ldr	r2, [pc, #212]	@ (8001658 <MX_GPIO_Init+0x108>)
 8001584:	f043 0304 	orr.w	r3, r3, #4
 8001588:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800158a:	4b33      	ldr	r3, [pc, #204]	@ (8001658 <MX_GPIO_Init+0x108>)
 800158c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800158e:	f003 0304 	and.w	r3, r3, #4
 8001592:	60fb      	str	r3, [r7, #12]
 8001594:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001596:	4b30      	ldr	r3, [pc, #192]	@ (8001658 <MX_GPIO_Init+0x108>)
 8001598:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800159a:	4a2f      	ldr	r2, [pc, #188]	@ (8001658 <MX_GPIO_Init+0x108>)
 800159c:	f043 0301 	orr.w	r3, r3, #1
 80015a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015a2:	4b2d      	ldr	r3, [pc, #180]	@ (8001658 <MX_GPIO_Init+0x108>)
 80015a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015a6:	f003 0301 	and.w	r3, r3, #1
 80015aa:	60bb      	str	r3, [r7, #8]
 80015ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ae:	4b2a      	ldr	r3, [pc, #168]	@ (8001658 <MX_GPIO_Init+0x108>)
 80015b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015b2:	4a29      	ldr	r2, [pc, #164]	@ (8001658 <MX_GPIO_Init+0x108>)
 80015b4:	f043 0302 	orr.w	r3, r3, #2
 80015b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015ba:	4b27      	ldr	r3, [pc, #156]	@ (8001658 <MX_GPIO_Init+0x108>)
 80015bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015be:	f003 0302 	and.w	r3, r3, #2
 80015c2:	607b      	str	r3, [r7, #4]
 80015c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SCLK_Pin|CS_Pin|SDIO0_Pin|UPDATE_Pin
 80015c6:	2200      	movs	r2, #0
 80015c8:	f640 71ff 	movw	r1, #4095	@ 0xfff
 80015cc:	4823      	ldr	r0, [pc, #140]	@ (800165c <MX_GPIO_Init+0x10c>)
 80015ce:	f001 faa7 	bl	8002b20 <HAL_GPIO_WritePin>
                          |PWR_Pin|PS0_Pin|PS1_Pin|PS2_Pin
                          |PS3_Pin|SDIO1_Pin|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RESET_Pin|SDIO3_Pin, GPIO_PIN_RESET);
 80015d2:	2200      	movs	r2, #0
 80015d4:	f240 2102 	movw	r1, #514	@ 0x202
 80015d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015dc:	f001 faa0 	bl	8002b20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SDIO4_GPIO_Port, SDIO4_Pin, GPIO_PIN_SET);
 80015e0:	2201      	movs	r2, #1
 80015e2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80015e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015ea:	f001 fa99 	bl	8002b20 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SCLK_Pin CS_Pin SDIO0_Pin UPDATE_Pin
                           PWR_Pin PS0_Pin PS1_Pin PS2_Pin
                           PS3_Pin SDIO1_Pin PC10 PC11 */
  GPIO_InitStruct.Pin = SCLK_Pin|CS_Pin|SDIO0_Pin|UPDATE_Pin
 80015ee:	f640 73ff 	movw	r3, #4095	@ 0xfff
 80015f2:	617b      	str	r3, [r7, #20]
                          |PWR_Pin|PS0_Pin|PS1_Pin|PS2_Pin
                          |PS3_Pin|SDIO1_Pin|GPIO_PIN_10|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015f4:	2301      	movs	r3, #1
 80015f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f8:	2300      	movs	r3, #0
 80015fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015fc:	2302      	movs	r3, #2
 80015fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001600:	f107 0314 	add.w	r3, r7, #20
 8001604:	4619      	mov	r1, r3
 8001606:	4815      	ldr	r0, [pc, #84]	@ (800165c <MX_GPIO_Init+0x10c>)
 8001608:	f001 f908 	bl	800281c <HAL_GPIO_Init>

  /*Configure GPIO pins : RESET_Pin SDIO3_Pin SDIO4_Pin */
  GPIO_InitStruct.Pin = RESET_Pin|SDIO3_Pin|SDIO4_Pin;
 800160c:	f240 6302 	movw	r3, #1538	@ 0x602
 8001610:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001612:	2301      	movs	r3, #1
 8001614:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001616:	2300      	movs	r3, #0
 8001618:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800161a:	2302      	movs	r3, #2
 800161c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800161e:	f107 0314 	add.w	r3, r7, #20
 8001622:	4619      	mov	r1, r3
 8001624:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001628:	f001 f8f8 	bl	800281c <HAL_GPIO_Init>

  /*Configure GPIO pin : SDIO2_Pin */
  GPIO_InitStruct.Pin = SDIO2_Pin;
 800162c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001630:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001632:	2302      	movs	r3, #2
 8001634:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001636:	2300      	movs	r3, #0
 8001638:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800163a:	2300      	movs	r3, #0
 800163c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800163e:	2300      	movs	r3, #0
 8001640:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(SDIO2_GPIO_Port, &GPIO_InitStruct);
 8001642:	f107 0314 	add.w	r3, r7, #20
 8001646:	4619      	mov	r1, r3
 8001648:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800164c:	f001 f8e6 	bl	800281c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001650:	bf00      	nop
 8001652:	3728      	adds	r7, #40	@ 0x28
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	40021000 	.word	0x40021000
 800165c:	48000800 	.word	0x48000800

08001660 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001664:	b672      	cpsid	i
}
 8001666:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001668:	bf00      	nop
 800166a:	e7fd      	b.n	8001668 <Error_Handler+0x8>

0800166c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001672:	4b0f      	ldr	r3, [pc, #60]	@ (80016b0 <HAL_MspInit+0x44>)
 8001674:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001676:	4a0e      	ldr	r2, [pc, #56]	@ (80016b0 <HAL_MspInit+0x44>)
 8001678:	f043 0301 	orr.w	r3, r3, #1
 800167c:	6613      	str	r3, [r2, #96]	@ 0x60
 800167e:	4b0c      	ldr	r3, [pc, #48]	@ (80016b0 <HAL_MspInit+0x44>)
 8001680:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001682:	f003 0301 	and.w	r3, r3, #1
 8001686:	607b      	str	r3, [r7, #4]
 8001688:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800168a:	4b09      	ldr	r3, [pc, #36]	@ (80016b0 <HAL_MspInit+0x44>)
 800168c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800168e:	4a08      	ldr	r2, [pc, #32]	@ (80016b0 <HAL_MspInit+0x44>)
 8001690:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001694:	6593      	str	r3, [r2, #88]	@ 0x58
 8001696:	4b06      	ldr	r3, [pc, #24]	@ (80016b0 <HAL_MspInit+0x44>)
 8001698:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800169a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800169e:	603b      	str	r3, [r7, #0]
 80016a0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80016a2:	f001 fbfb 	bl	8002e9c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016a6:	bf00      	nop
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	40021000 	.word	0x40021000

080016b4 <HAL_CORDIC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcordic: CORDIC handle pointer
* @retval None
*/
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b085      	sub	sp, #20
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  if(hcordic->Instance==CORDIC)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4a0a      	ldr	r2, [pc, #40]	@ (80016ec <HAL_CORDIC_MspInit+0x38>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d10b      	bne.n	80016de <HAL_CORDIC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 80016c6:	4b0a      	ldr	r3, [pc, #40]	@ (80016f0 <HAL_CORDIC_MspInit+0x3c>)
 80016c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016ca:	4a09      	ldr	r2, [pc, #36]	@ (80016f0 <HAL_CORDIC_MspInit+0x3c>)
 80016cc:	f043 0308 	orr.w	r3, r3, #8
 80016d0:	6493      	str	r3, [r2, #72]	@ 0x48
 80016d2:	4b07      	ldr	r3, [pc, #28]	@ (80016f0 <HAL_CORDIC_MspInit+0x3c>)
 80016d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016d6:	f003 0308 	and.w	r3, r3, #8
 80016da:	60fb      	str	r3, [r7, #12]
 80016dc:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END CORDIC_MspInit 1 */

  }

}
 80016de:	bf00      	nop
 80016e0:	3714      	adds	r7, #20
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop
 80016ec:	40020c00 	.word	0x40020c00
 80016f0:	40021000 	.word	0x40021000

080016f4 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b084      	sub	sp, #16
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC3)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4a1e      	ldr	r2, [pc, #120]	@ (800177c <HAL_DAC_MspInit+0x88>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d136      	bne.n	8001774 <HAL_DAC_MspInit+0x80>
  {
  /* USER CODE BEGIN DAC3_MspInit 0 */

  /* USER CODE END DAC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC3_CLK_ENABLE();
 8001706:	4b1e      	ldr	r3, [pc, #120]	@ (8001780 <HAL_DAC_MspInit+0x8c>)
 8001708:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800170a:	4a1d      	ldr	r2, [pc, #116]	@ (8001780 <HAL_DAC_MspInit+0x8c>)
 800170c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001710:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001712:	4b1b      	ldr	r3, [pc, #108]	@ (8001780 <HAL_DAC_MspInit+0x8c>)
 8001714:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001716:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800171a:	60fb      	str	r3, [r7, #12]
 800171c:	68fb      	ldr	r3, [r7, #12]

    /* DAC3 DMA Init */
    /* DAC3_CH1 Init */
    hdma_dac3_ch1.Instance = DMA1_Channel1;
 800171e:	4b19      	ldr	r3, [pc, #100]	@ (8001784 <HAL_DAC_MspInit+0x90>)
 8001720:	4a19      	ldr	r2, [pc, #100]	@ (8001788 <HAL_DAC_MspInit+0x94>)
 8001722:	601a      	str	r2, [r3, #0]
    hdma_dac3_ch1.Init.Request = DMA_REQUEST_DAC3_CHANNEL1;
 8001724:	4b17      	ldr	r3, [pc, #92]	@ (8001784 <HAL_DAC_MspInit+0x90>)
 8001726:	2266      	movs	r2, #102	@ 0x66
 8001728:	605a      	str	r2, [r3, #4]
    hdma_dac3_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800172a:	4b16      	ldr	r3, [pc, #88]	@ (8001784 <HAL_DAC_MspInit+0x90>)
 800172c:	2210      	movs	r2, #16
 800172e:	609a      	str	r2, [r3, #8]
    hdma_dac3_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001730:	4b14      	ldr	r3, [pc, #80]	@ (8001784 <HAL_DAC_MspInit+0x90>)
 8001732:	2200      	movs	r2, #0
 8001734:	60da      	str	r2, [r3, #12]
    hdma_dac3_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001736:	4b13      	ldr	r3, [pc, #76]	@ (8001784 <HAL_DAC_MspInit+0x90>)
 8001738:	2280      	movs	r2, #128	@ 0x80
 800173a:	611a      	str	r2, [r3, #16]
    hdma_dac3_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800173c:	4b11      	ldr	r3, [pc, #68]	@ (8001784 <HAL_DAC_MspInit+0x90>)
 800173e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001742:	615a      	str	r2, [r3, #20]
    hdma_dac3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001744:	4b0f      	ldr	r3, [pc, #60]	@ (8001784 <HAL_DAC_MspInit+0x90>)
 8001746:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800174a:	619a      	str	r2, [r3, #24]
    hdma_dac3_ch1.Init.Mode = DMA_CIRCULAR;
 800174c:	4b0d      	ldr	r3, [pc, #52]	@ (8001784 <HAL_DAC_MspInit+0x90>)
 800174e:	2220      	movs	r2, #32
 8001750:	61da      	str	r2, [r3, #28]
    hdma_dac3_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001752:	4b0c      	ldr	r3, [pc, #48]	@ (8001784 <HAL_DAC_MspInit+0x90>)
 8001754:	2200      	movs	r2, #0
 8001756:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac3_ch1) != HAL_OK)
 8001758:	480a      	ldr	r0, [pc, #40]	@ (8001784 <HAL_DAC_MspInit+0x90>)
 800175a:	f000 fe9b 	bl	8002494 <HAL_DMA_Init>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <HAL_DAC_MspInit+0x74>
    {
      Error_Handler();
 8001764:	f7ff ff7c 	bl	8001660 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac3_ch1);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	4a06      	ldr	r2, [pc, #24]	@ (8001784 <HAL_DAC_MspInit+0x90>)
 800176c:	609a      	str	r2, [r3, #8]
 800176e:	4a05      	ldr	r2, [pc, #20]	@ (8001784 <HAL_DAC_MspInit+0x90>)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE END DAC3_MspInit 1 */

  }

}
 8001774:	bf00      	nop
 8001776:	3710      	adds	r7, #16
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	50001000 	.word	0x50001000
 8001780:	40021000 	.word	0x40021000
 8001784:	20000064 	.word	0x20000064
 8001788:	40020008 	.word	0x40020008

0800178c <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b088      	sub	sp, #32
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001794:	f107 030c 	add.w	r3, r7, #12
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]
 800179c:	605a      	str	r2, [r3, #4]
 800179e:	609a      	str	r2, [r3, #8]
 80017a0:	60da      	str	r2, [r3, #12]
 80017a2:	611a      	str	r2, [r3, #16]
  if(hopamp->Instance==OPAMP6)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a0f      	ldr	r2, [pc, #60]	@ (80017e8 <HAL_OPAMP_MspInit+0x5c>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d118      	bne.n	80017e0 <HAL_OPAMP_MspInit+0x54>
  {
  /* USER CODE BEGIN OPAMP6_MspInit 0 */

  /* USER CODE END OPAMP6_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ae:	4b0f      	ldr	r3, [pc, #60]	@ (80017ec <HAL_OPAMP_MspInit+0x60>)
 80017b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017b2:	4a0e      	ldr	r2, [pc, #56]	@ (80017ec <HAL_OPAMP_MspInit+0x60>)
 80017b4:	f043 0302 	orr.w	r3, r3, #2
 80017b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017ba:	4b0c      	ldr	r3, [pc, #48]	@ (80017ec <HAL_OPAMP_MspInit+0x60>)
 80017bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017be:	f003 0302 	and.w	r3, r3, #2
 80017c2:	60bb      	str	r3, [r7, #8]
 80017c4:	68bb      	ldr	r3, [r7, #8]
    /**OPAMP6 GPIO Configuration
    PB11     ------> OPAMP6_VOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80017c6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80017ca:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017cc:	2303      	movs	r3, #3
 80017ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d0:	2300      	movs	r3, #0
 80017d2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017d4:	f107 030c 	add.w	r3, r7, #12
 80017d8:	4619      	mov	r1, r3
 80017da:	4805      	ldr	r0, [pc, #20]	@ (80017f0 <HAL_OPAMP_MspInit+0x64>)
 80017dc:	f001 f81e 	bl	800281c <HAL_GPIO_Init>

  /* USER CODE END OPAMP6_MspInit 1 */

  }

}
 80017e0:	bf00      	nop
 80017e2:	3720      	adds	r7, #32
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	40010314 	.word	0x40010314
 80017ec:	40021000 	.word	0x40021000
 80017f0:	48000400 	.word	0x48000400

080017f4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b085      	sub	sp, #20
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM15)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a0a      	ldr	r2, [pc, #40]	@ (800182c <HAL_TIM_Base_MspInit+0x38>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d10b      	bne.n	800181e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM15_MspInit 0 */

  /* USER CODE END TIM15_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 8001806:	4b0a      	ldr	r3, [pc, #40]	@ (8001830 <HAL_TIM_Base_MspInit+0x3c>)
 8001808:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800180a:	4a09      	ldr	r2, [pc, #36]	@ (8001830 <HAL_TIM_Base_MspInit+0x3c>)
 800180c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001810:	6613      	str	r3, [r2, #96]	@ 0x60
 8001812:	4b07      	ldr	r3, [pc, #28]	@ (8001830 <HAL_TIM_Base_MspInit+0x3c>)
 8001814:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001816:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800181a:	60fb      	str	r3, [r7, #12]
 800181c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM15_MspInit 1 */

  }

}
 800181e:	bf00      	nop
 8001820:	3714      	adds	r7, #20
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr
 800182a:	bf00      	nop
 800182c:	40014000 	.word	0x40014000
 8001830:	40021000 	.word	0x40021000

08001834 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001838:	bf00      	nop
 800183a:	e7fd      	b.n	8001838 <NMI_Handler+0x4>

0800183c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001840:	bf00      	nop
 8001842:	e7fd      	b.n	8001840 <HardFault_Handler+0x4>

08001844 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001848:	bf00      	nop
 800184a:	e7fd      	b.n	8001848 <MemManage_Handler+0x4>

0800184c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001850:	bf00      	nop
 8001852:	e7fd      	b.n	8001850 <BusFault_Handler+0x4>

08001854 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001858:	bf00      	nop
 800185a:	e7fd      	b.n	8001858 <UsageFault_Handler+0x4>

0800185c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001860:	bf00      	nop
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr

0800186a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800186a:	b480      	push	{r7}
 800186c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800186e:	bf00      	nop
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr

08001878 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800187c:	bf00      	nop
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr

08001886 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001886:	b580      	push	{r7, lr}
 8001888:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800188a:	f000 f891 	bl	80019b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800188e:	bf00      	nop
 8001890:	bd80      	pop	{r7, pc}
	...

08001894 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001898:	4b06      	ldr	r3, [pc, #24]	@ (80018b4 <SystemInit+0x20>)
 800189a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800189e:	4a05      	ldr	r2, [pc, #20]	@ (80018b4 <SystemInit+0x20>)
 80018a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018a8:	bf00      	nop
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr
 80018b2:	bf00      	nop
 80018b4:	e000ed00 	.word	0xe000ed00

080018b8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80018b8:	480d      	ldr	r0, [pc, #52]	@ (80018f0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80018ba:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018bc:	f7ff ffea 	bl	8001894 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018c0:	480c      	ldr	r0, [pc, #48]	@ (80018f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80018c2:	490d      	ldr	r1, [pc, #52]	@ (80018f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80018c4:	4a0d      	ldr	r2, [pc, #52]	@ (80018fc <LoopForever+0xe>)
  movs r3, #0
 80018c6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80018c8:	e002      	b.n	80018d0 <LoopCopyDataInit>

080018ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018ce:	3304      	adds	r3, #4

080018d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018d4:	d3f9      	bcc.n	80018ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001900 <LoopForever+0x12>)
  ldr r4, =_ebss
 80018d8:	4c0a      	ldr	r4, [pc, #40]	@ (8001904 <LoopForever+0x16>)
  movs r3, #0
 80018da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018dc:	e001      	b.n	80018e2 <LoopFillZerobss>

080018de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018e0:	3204      	adds	r2, #4

080018e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018e4:	d3fb      	bcc.n	80018de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018e6:	f002 fbfd 	bl	80040e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80018ea:	f7ff fc99 	bl	8001220 <main>

080018ee <LoopForever>:

LoopForever:
    b LoopForever
 80018ee:	e7fe      	b.n	80018ee <LoopForever>
  ldr   r0, =_estack
 80018f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80018f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018f8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80018fc:	0800416c 	.word	0x0800416c
  ldr r2, =_sbss
 8001900:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001904:	20000150 	.word	0x20000150

08001908 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001908:	e7fe      	b.n	8001908 <ADC1_2_IRQHandler>

0800190a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800190a:	b580      	push	{r7, lr}
 800190c:	b082      	sub	sp, #8
 800190e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001910:	2300      	movs	r3, #0
 8001912:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001914:	2003      	movs	r0, #3
 8001916:	f000 fa35 	bl	8001d84 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800191a:	200f      	movs	r0, #15
 800191c:	f000 f80e 	bl	800193c <HAL_InitTick>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d002      	beq.n	800192c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	71fb      	strb	r3, [r7, #7]
 800192a:	e001      	b.n	8001930 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800192c:	f7ff fe9e 	bl	800166c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001930:	79fb      	ldrb	r3, [r7, #7]

}
 8001932:	4618      	mov	r0, r3
 8001934:	3708      	adds	r7, #8
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
	...

0800193c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b084      	sub	sp, #16
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001944:	2300      	movs	r3, #0
 8001946:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001948:	4b16      	ldr	r3, [pc, #88]	@ (80019a4 <HAL_InitTick+0x68>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d022      	beq.n	8001996 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001950:	4b15      	ldr	r3, [pc, #84]	@ (80019a8 <HAL_InitTick+0x6c>)
 8001952:	681a      	ldr	r2, [r3, #0]
 8001954:	4b13      	ldr	r3, [pc, #76]	@ (80019a4 <HAL_InitTick+0x68>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800195c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001960:	fbb2 f3f3 	udiv	r3, r2, r3
 8001964:	4618      	mov	r0, r3
 8001966:	f000 fa32 	bl	8001dce <HAL_SYSTICK_Config>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	d10f      	bne.n	8001990 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2b0f      	cmp	r3, #15
 8001974:	d809      	bhi.n	800198a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001976:	2200      	movs	r2, #0
 8001978:	6879      	ldr	r1, [r7, #4]
 800197a:	f04f 30ff 	mov.w	r0, #4294967295
 800197e:	f000 fa0c 	bl	8001d9a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001982:	4a0a      	ldr	r2, [pc, #40]	@ (80019ac <HAL_InitTick+0x70>)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6013      	str	r3, [r2, #0]
 8001988:	e007      	b.n	800199a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	73fb      	strb	r3, [r7, #15]
 800198e:	e004      	b.n	800199a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001990:	2301      	movs	r3, #1
 8001992:	73fb      	strb	r3, [r7, #15]
 8001994:	e001      	b.n	800199a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800199a:	7bfb      	ldrb	r3, [r7, #15]
}
 800199c:	4618      	mov	r0, r3
 800199e:	3710      	adds	r7, #16
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	20000008 	.word	0x20000008
 80019a8:	20000000 	.word	0x20000000
 80019ac:	20000004 	.word	0x20000004

080019b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019b4:	4b05      	ldr	r3, [pc, #20]	@ (80019cc <HAL_IncTick+0x1c>)
 80019b6:	681a      	ldr	r2, [r3, #0]
 80019b8:	4b05      	ldr	r3, [pc, #20]	@ (80019d0 <HAL_IncTick+0x20>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4413      	add	r3, r2
 80019be:	4a03      	ldr	r2, [pc, #12]	@ (80019cc <HAL_IncTick+0x1c>)
 80019c0:	6013      	str	r3, [r2, #0]
}
 80019c2:	bf00      	nop
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr
 80019cc:	2000014c 	.word	0x2000014c
 80019d0:	20000008 	.word	0x20000008

080019d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  return uwTick;
 80019d8:	4b03      	ldr	r3, [pc, #12]	@ (80019e8 <HAL_GetTick+0x14>)
 80019da:	681b      	ldr	r3, [r3, #0]
}
 80019dc:	4618      	mov	r0, r3
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr
 80019e6:	bf00      	nop
 80019e8:	2000014c 	.word	0x2000014c

080019ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b084      	sub	sp, #16
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019f4:	f7ff ffee 	bl	80019d4 <HAL_GetTick>
 80019f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a04:	d004      	beq.n	8001a10 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a06:	4b09      	ldr	r3, [pc, #36]	@ (8001a2c <HAL_Delay+0x40>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	68fa      	ldr	r2, [r7, #12]
 8001a0c:	4413      	add	r3, r2
 8001a0e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a10:	bf00      	nop
 8001a12:	f7ff ffdf 	bl	80019d4 <HAL_GetTick>
 8001a16:	4602      	mov	r2, r0
 8001a18:	68bb      	ldr	r3, [r7, #8]
 8001a1a:	1ad3      	subs	r3, r2, r3
 8001a1c:	68fa      	ldr	r2, [r7, #12]
 8001a1e:	429a      	cmp	r2, r3
 8001a20:	d8f7      	bhi.n	8001a12 <HAL_Delay+0x26>
  {
  }
}
 8001a22:	bf00      	nop
 8001a24:	bf00      	nop
 8001a26:	3710      	adds	r7, #16
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	20000008 	.word	0x20000008

08001a30 <HAL_CORDIC_Init>:
  * @brief  Initialize the CORDIC peripheral and the associated handle.
  * @param  hcordic pointer to a CORDIC_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d101      	bne.n	8001a42 <HAL_CORDIC_Init+0x12>
  {
    /* Return error status */
    return HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	e023      	b.n	8001a8a <HAL_CORDIC_Init+0x5a>

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d106      	bne.n	8001a5c <HAL_CORDIC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcordic->Lock = HAL_UNLOCKED;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2200      	movs	r2, #0
 8001a52:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize the low level hardware */
    HAL_CORDIC_MspInit(hcordic);
 8001a56:	6878      	ldr	r0, [r7, #4]
 8001a58:	f7ff fe2c 	bl	80016b4 <HAL_CORDIC_MspInit>
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2200      	movs	r2, #0
 8001a60:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset pInBuff and pOutBuff */
  hcordic->pInBuff = NULL;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2200      	movs	r2, #0
 8001a66:	605a      	str	r2, [r3, #4]
  hcordic->pOutBuff = NULL;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	609a      	str	r2, [r3, #8]

  /* Reset NbCalcToOrder and NbCalcToGet */
  hcordic->NbCalcToOrder = 0U;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2200      	movs	r2, #0
 8001a72:	60da      	str	r2, [r3, #12]
  hcordic->NbCalcToGet = 0U;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2200      	movs	r2, #0
 8001a78:	611a      	str	r2, [r3, #16]

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	615a      	str	r2, [r3, #20]

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2201      	movs	r2, #1
 8001a84:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Return function status */
  return HAL_OK;
 8001a88:	2300      	movs	r3, #0
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	3708      	adds	r7, #8
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}

08001a92 <HAL_CORDIC_CalculateZO>:
  * @param  Timeout Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_CalculateZO(CORDIC_HandleTypeDef *hcordic, const int32_t *pInBuff, int32_t *pOutBuff,
                                         uint32_t NbCalc, uint32_t Timeout)
{
 8001a92:	b580      	push	{r7, lr}
 8001a94:	b088      	sub	sp, #32
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	60f8      	str	r0, [r7, #12]
 8001a9a:	60b9      	str	r1, [r7, #8]
 8001a9c:	607a      	str	r2, [r7, #4]
 8001a9e:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t index;
  const int32_t *p_tmp_in_buff = pInBuff;
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	617b      	str	r3, [r7, #20]
  int32_t *p_tmp_out_buff = pOutBuff;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	613b      	str	r3, [r7, #16]

  /* Check parameters setting */
  if ((pInBuff == NULL) || (pOutBuff == NULL) || (NbCalc == 0U))
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d005      	beq.n	8001aba <HAL_CORDIC_CalculateZO+0x28>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d002      	beq.n	8001aba <HAL_CORDIC_CalculateZO+0x28>
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d107      	bne.n	8001aca <HAL_CORDIC_CalculateZO+0x38>
  {
    /* Update the error code */
    hcordic->ErrorCode |= HAL_CORDIC_ERROR_PARAM;
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001abe:	f043 0201 	orr.w	r2, r3, #1
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return error status */
    return HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e053      	b.n	8001b72 <HAL_CORDIC_CalculateZO+0xe0>
  }

  /* Check handle state is ready */
  if (hcordic->State == HAL_CORDIC_STATE_READY)
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001ad0:	b2db      	uxtb	r3, r3
 8001ad2:	2b01      	cmp	r3, #1
 8001ad4:	d146      	bne.n	8001b64 <HAL_CORDIC_CalculateZO+0xd2>
  {
    /* Reset CORDIC error code */
    hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Change the CORDIC state */
    hcordic->State = HAL_CORDIC_STATE_BUSY;
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	2202      	movs	r2, #2
 8001ae0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Get tick */
    tickstart = HAL_GetTick();
 8001ae4:	f7ff ff76 	bl	80019d4 <HAL_GetTick>
 8001ae8:	61b8      	str	r0, [r7, #24]

    /* Write of input data in Write Data register, and increment input buffer pointer */
    CORDIC_WriteInDataIncrementPtr(hcordic, &p_tmp_in_buff);
 8001aea:	f107 0314 	add.w	r3, r7, #20
 8001aee:	4619      	mov	r1, r3
 8001af0:	68f8      	ldr	r0, [r7, #12]
 8001af2:	f000 f842 	bl	8001b7a <CORDIC_WriteInDataIncrementPtr>

    /* Calculation is started.
       Provide next set of input data, until number of calculation is achieved */
    for (index = (NbCalc - 1U); index > 0U; index--)
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	3b01      	subs	r3, #1
 8001afa:	61fb      	str	r3, [r7, #28]
 8001afc:	e023      	b.n	8001b46 <HAL_CORDIC_CalculateZO+0xb4>
    {
      /* Write of input data in Write Data register, and increment input buffer pointer */
      CORDIC_WriteInDataIncrementPtr(hcordic, &p_tmp_in_buff);
 8001afe:	f107 0314 	add.w	r3, r7, #20
 8001b02:	4619      	mov	r1, r3
 8001b04:	68f8      	ldr	r0, [r7, #12]
 8001b06:	f000 f838 	bl	8001b7a <CORDIC_WriteInDataIncrementPtr>

      /* Read output data from Read Data register, and increment output buffer pointer
         The reading is performed in Zero-Overhead mode:
         reading is ordered immediately without waiting result ready flag */
      CORDIC_ReadOutDataIncrementPtr(hcordic, &p_tmp_out_buff);
 8001b0a:	f107 0310 	add.w	r3, r7, #16
 8001b0e:	4619      	mov	r1, r3
 8001b10:	68f8      	ldr	r0, [r7, #12]
 8001b12:	f000 f85b 	bl	8001bcc <CORDIC_ReadOutDataIncrementPtr>

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001b16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b1c:	d010      	beq.n	8001b40 <HAL_CORDIC_CalculateZO+0xae>
      {
        if ((HAL_GetTick() - tickstart) > Timeout)
 8001b1e:	f7ff ff59 	bl	80019d4 <HAL_GetTick>
 8001b22:	4602      	mov	r2, r0
 8001b24:	69bb      	ldr	r3, [r7, #24]
 8001b26:	1ad3      	subs	r3, r2, r3
 8001b28:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d208      	bcs.n	8001b40 <HAL_CORDIC_CalculateZO+0xae>
        {
          /* Set CORDIC error code */
          hcordic->ErrorCode = HAL_CORDIC_ERROR_TIMEOUT;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	2204      	movs	r2, #4
 8001b32:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Change the CORDIC state */
          hcordic->State = HAL_CORDIC_STATE_READY;
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	2201      	movs	r2, #1
 8001b38:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

          /* Return function status */
          return HAL_ERROR;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	e018      	b.n	8001b72 <HAL_CORDIC_CalculateZO+0xe0>
    for (index = (NbCalc - 1U); index > 0U; index--)
 8001b40:	69fb      	ldr	r3, [r7, #28]
 8001b42:	3b01      	subs	r3, #1
 8001b44:	61fb      	str	r3, [r7, #28]
 8001b46:	69fb      	ldr	r3, [r7, #28]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d1d8      	bne.n	8001afe <HAL_CORDIC_CalculateZO+0x6c>
    }

    /* Read output data from Read Data register, and increment output buffer pointer
       The reading is performed in Zero-Overhead mode:
       reading is ordered immediately without waiting result ready flag */
    CORDIC_ReadOutDataIncrementPtr(hcordic, &p_tmp_out_buff);
 8001b4c:	f107 0310 	add.w	r3, r7, #16
 8001b50:	4619      	mov	r1, r3
 8001b52:	68f8      	ldr	r0, [r7, #12]
 8001b54:	f000 f83a 	bl	8001bcc <CORDIC_ReadOutDataIncrementPtr>

    /* Change the CORDIC state */
    hcordic->State = HAL_CORDIC_STATE_READY;
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Return function status */
    return HAL_OK;
 8001b60:	2300      	movs	r3, #0
 8001b62:	e006      	b.n	8001b72 <HAL_CORDIC_CalculateZO+0xe0>
  }
  else
  {
    /* Set CORDIC error code */
    hcordic->ErrorCode |= HAL_CORDIC_ERROR_NOT_READY;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b68:	f043 0202 	orr.w	r2, r3, #2
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_ERROR;
 8001b70:	2301      	movs	r3, #1
  }
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3720      	adds	r7, #32
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}

08001b7a <CORDIC_WriteInDataIncrementPtr>:
  *         the configuration information for CORDIC module.
  * @param  ppInBuff Pointer to pointer to input buffer.
  * @retval none
  */
static void CORDIC_WriteInDataIncrementPtr(const CORDIC_HandleTypeDef *hcordic, const int32_t **ppInBuff)
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	b083      	sub	sp, #12
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	6078      	str	r0, [r7, #4]
 8001b82:	6039      	str	r1, [r7, #0]
  /* First write of input data in the Write Data register */
  WRITE_REG(hcordic->Instance->WDATA, (uint32_t) **ppInBuff);
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	681a      	ldr	r2, [r3, #0]
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	605a      	str	r2, [r3, #4]

  /* Increment input data pointer */
  (*ppInBuff)++;
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	1d1a      	adds	r2, r3, #4
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	601a      	str	r2, [r3, #0]

  /* Check if second write of input data is expected */
  if (HAL_IS_BIT_SET(hcordic->Instance->CSR, CORDIC_CSR_NARGS))
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ba4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001ba8:	d10a      	bne.n	8001bc0 <CORDIC_WriteInDataIncrementPtr+0x46>
  {
    /* Second write of input data in the Write Data register */
    WRITE_REG(hcordic->Instance->WDATA, (uint32_t) **ppInBuff);
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	605a      	str	r2, [r3, #4]

    /* Increment input data pointer */
    (*ppInBuff)++;
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	1d1a      	adds	r2, r3, #4
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	601a      	str	r2, [r3, #0]
  }
}
 8001bc0:	bf00      	nop
 8001bc2:	370c      	adds	r7, #12
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bca:	4770      	bx	lr

08001bcc <CORDIC_ReadOutDataIncrementPtr>:
  *         the configuration information for CORDIC module.
  * @param  ppOutBuff Pointer to pointer to output buffer.
  * @retval none
  */
static void CORDIC_ReadOutDataIncrementPtr(const CORDIC_HandleTypeDef *hcordic, int32_t **ppOutBuff)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
 8001bd4:	6039      	str	r1, [r7, #0]
  /* First read of output data from the Read Data register */
  **ppOutBuff = (int32_t)READ_REG(hcordic->Instance->RDATA);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	689a      	ldr	r2, [r3, #8]
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	601a      	str	r2, [r3, #0]

  /* Increment output data pointer */
  (*ppOutBuff)++;
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	1d1a      	adds	r2, r3, #4
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	601a      	str	r2, [r3, #0]

  /* Check if second read of output data is expected */
  if (HAL_IS_BIT_SET(hcordic->Instance->CSR, CORDIC_CSR_NRES))
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001bf6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001bfa:	d10a      	bne.n	8001c12 <CORDIC_ReadOutDataIncrementPtr+0x46>
  {
    /* Second read of output data from the Read Data register */
    **ppOutBuff = (int32_t)READ_REG(hcordic->Instance->RDATA);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	689a      	ldr	r2, [r3, #8]
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	601a      	str	r2, [r3, #0]

    /* Increment output data pointer */
    (*ppOutBuff)++;
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	1d1a      	adds	r2, r3, #4
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	601a      	str	r2, [r3, #0]
  }
}
 8001c12:	bf00      	nop
 8001c14:	370c      	adds	r7, #12
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr
	...

08001c20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b085      	sub	sp, #20
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	f003 0307 	and.w	r3, r3, #7
 8001c2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c30:	4b0c      	ldr	r3, [pc, #48]	@ (8001c64 <__NVIC_SetPriorityGrouping+0x44>)
 8001c32:	68db      	ldr	r3, [r3, #12]
 8001c34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c36:	68ba      	ldr	r2, [r7, #8]
 8001c38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c48:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c52:	4a04      	ldr	r2, [pc, #16]	@ (8001c64 <__NVIC_SetPriorityGrouping+0x44>)
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	60d3      	str	r3, [r2, #12]
}
 8001c58:	bf00      	nop
 8001c5a:	3714      	adds	r7, #20
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr
 8001c64:	e000ed00 	.word	0xe000ed00

08001c68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c6c:	4b04      	ldr	r3, [pc, #16]	@ (8001c80 <__NVIC_GetPriorityGrouping+0x18>)
 8001c6e:	68db      	ldr	r3, [r3, #12]
 8001c70:	0a1b      	lsrs	r3, r3, #8
 8001c72:	f003 0307 	and.w	r3, r3, #7
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr
 8001c80:	e000ed00 	.word	0xe000ed00

08001c84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	6039      	str	r1, [r7, #0]
 8001c8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	db0a      	blt.n	8001cae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	b2da      	uxtb	r2, r3
 8001c9c:	490c      	ldr	r1, [pc, #48]	@ (8001cd0 <__NVIC_SetPriority+0x4c>)
 8001c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ca2:	0112      	lsls	r2, r2, #4
 8001ca4:	b2d2      	uxtb	r2, r2
 8001ca6:	440b      	add	r3, r1
 8001ca8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cac:	e00a      	b.n	8001cc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	b2da      	uxtb	r2, r3
 8001cb2:	4908      	ldr	r1, [pc, #32]	@ (8001cd4 <__NVIC_SetPriority+0x50>)
 8001cb4:	79fb      	ldrb	r3, [r7, #7]
 8001cb6:	f003 030f 	and.w	r3, r3, #15
 8001cba:	3b04      	subs	r3, #4
 8001cbc:	0112      	lsls	r2, r2, #4
 8001cbe:	b2d2      	uxtb	r2, r2
 8001cc0:	440b      	add	r3, r1
 8001cc2:	761a      	strb	r2, [r3, #24]
}
 8001cc4:	bf00      	nop
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr
 8001cd0:	e000e100 	.word	0xe000e100
 8001cd4:	e000ed00 	.word	0xe000ed00

08001cd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b089      	sub	sp, #36	@ 0x24
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	60f8      	str	r0, [r7, #12]
 8001ce0:	60b9      	str	r1, [r7, #8]
 8001ce2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	f003 0307 	and.w	r3, r3, #7
 8001cea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cec:	69fb      	ldr	r3, [r7, #28]
 8001cee:	f1c3 0307 	rsb	r3, r3, #7
 8001cf2:	2b04      	cmp	r3, #4
 8001cf4:	bf28      	it	cs
 8001cf6:	2304      	movcs	r3, #4
 8001cf8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cfa:	69fb      	ldr	r3, [r7, #28]
 8001cfc:	3304      	adds	r3, #4
 8001cfe:	2b06      	cmp	r3, #6
 8001d00:	d902      	bls.n	8001d08 <NVIC_EncodePriority+0x30>
 8001d02:	69fb      	ldr	r3, [r7, #28]
 8001d04:	3b03      	subs	r3, #3
 8001d06:	e000      	b.n	8001d0a <NVIC_EncodePriority+0x32>
 8001d08:	2300      	movs	r3, #0
 8001d0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d0c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d10:	69bb      	ldr	r3, [r7, #24]
 8001d12:	fa02 f303 	lsl.w	r3, r2, r3
 8001d16:	43da      	mvns	r2, r3
 8001d18:	68bb      	ldr	r3, [r7, #8]
 8001d1a:	401a      	ands	r2, r3
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d20:	f04f 31ff 	mov.w	r1, #4294967295
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	fa01 f303 	lsl.w	r3, r1, r3
 8001d2a:	43d9      	mvns	r1, r3
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d30:	4313      	orrs	r3, r2
         );
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3724      	adds	r7, #36	@ 0x24
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
	...

08001d40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	3b01      	subs	r3, #1
 8001d4c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d50:	d301      	bcc.n	8001d56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d52:	2301      	movs	r3, #1
 8001d54:	e00f      	b.n	8001d76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d56:	4a0a      	ldr	r2, [pc, #40]	@ (8001d80 <SysTick_Config+0x40>)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	3b01      	subs	r3, #1
 8001d5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d5e:	210f      	movs	r1, #15
 8001d60:	f04f 30ff 	mov.w	r0, #4294967295
 8001d64:	f7ff ff8e 	bl	8001c84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d68:	4b05      	ldr	r3, [pc, #20]	@ (8001d80 <SysTick_Config+0x40>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d6e:	4b04      	ldr	r3, [pc, #16]	@ (8001d80 <SysTick_Config+0x40>)
 8001d70:	2207      	movs	r2, #7
 8001d72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d74:	2300      	movs	r3, #0
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3708      	adds	r7, #8
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	e000e010 	.word	0xe000e010

08001d84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d8c:	6878      	ldr	r0, [r7, #4]
 8001d8e:	f7ff ff47 	bl	8001c20 <__NVIC_SetPriorityGrouping>
}
 8001d92:	bf00      	nop
 8001d94:	3708      	adds	r7, #8
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}

08001d9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d9a:	b580      	push	{r7, lr}
 8001d9c:	b086      	sub	sp, #24
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	4603      	mov	r3, r0
 8001da2:	60b9      	str	r1, [r7, #8]
 8001da4:	607a      	str	r2, [r7, #4]
 8001da6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001da8:	f7ff ff5e 	bl	8001c68 <__NVIC_GetPriorityGrouping>
 8001dac:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dae:	687a      	ldr	r2, [r7, #4]
 8001db0:	68b9      	ldr	r1, [r7, #8]
 8001db2:	6978      	ldr	r0, [r7, #20]
 8001db4:	f7ff ff90 	bl	8001cd8 <NVIC_EncodePriority>
 8001db8:	4602      	mov	r2, r0
 8001dba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dbe:	4611      	mov	r1, r2
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7ff ff5f 	bl	8001c84 <__NVIC_SetPriority>
}
 8001dc6:	bf00      	nop
 8001dc8:	3718      	adds	r7, #24
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}

08001dce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dce:	b580      	push	{r7, lr}
 8001dd0:	b082      	sub	sp, #8
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	f7ff ffb2 	bl	8001d40 <SysTick_Config>
 8001ddc:	4603      	mov	r3, r0
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	3708      	adds	r7, #8
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}

08001de6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001de6:	b580      	push	{r7, lr}
 8001de8:	b082      	sub	sp, #8
 8001dea:	af00      	add	r7, sp, #0
 8001dec:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d101      	bne.n	8001df8 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8001df4:	2301      	movs	r3, #1
 8001df6:	e014      	b.n	8001e22 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	791b      	ldrb	r3, [r3, #4]
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d105      	bne.n	8001e0e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2200      	movs	r2, #0
 8001e06:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001e08:	6878      	ldr	r0, [r7, #4]
 8001e0a:	f7ff fc73 	bl	80016f4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2202      	movs	r2, #2
 8001e12:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2200      	movs	r2, #0
 8001e18:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001e20:	2300      	movs	r3, #0
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3708      	adds	r7, #8
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
	...

08001e2c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b088      	sub	sp, #32
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	60f8      	str	r0, [r7, #12]
 8001e34:	60b9      	str	r1, [r7, #8]
 8001e36:	607a      	str	r2, [r7, #4]
 8001e38:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d101      	bne.n	8001e44 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8001e40:	2301      	movs	r3, #1
 8001e42:	e0b2      	b.n	8001faa <HAL_DAC_Start_DMA+0x17e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	795b      	ldrb	r3, [r3, #5]
 8001e48:	2b01      	cmp	r3, #1
 8001e4a:	d101      	bne.n	8001e50 <HAL_DAC_Start_DMA+0x24>
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	e0ac      	b.n	8001faa <HAL_DAC_Start_DMA+0x17e>
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	2201      	movs	r2, #1
 8001e54:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	2202      	movs	r2, #2
 8001e5a:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d129      	bne.n	8001eb6 <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	4a53      	ldr	r2, [pc, #332]	@ (8001fb4 <HAL_DAC_Start_DMA+0x188>)
 8001e68:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	4a52      	ldr	r2, [pc, #328]	@ (8001fb8 <HAL_DAC_Start_DMA+0x18c>)
 8001e70:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	4a51      	ldr	r2, [pc, #324]	@ (8001fbc <HAL_DAC_Start_DMA+0x190>)
 8001e78:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001e88:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8001e8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d003      	beq.n	8001e98 <HAL_DAC_Start_DMA+0x6c>
 8001e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e92:	2b04      	cmp	r3, #4
 8001e94:	d005      	beq.n	8001ea2 <HAL_DAC_Start_DMA+0x76>
 8001e96:	e009      	b.n	8001eac <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	3308      	adds	r3, #8
 8001e9e:	61bb      	str	r3, [r7, #24]
        break;
 8001ea0:	e033      	b.n	8001f0a <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	330c      	adds	r3, #12
 8001ea8:	61bb      	str	r3, [r7, #24]
        break;
 8001eaa:	e02e      	b.n	8001f0a <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	3310      	adds	r3, #16
 8001eb2:	61bb      	str	r3, [r7, #24]
        break;
 8001eb4:	e029      	b.n	8001f0a <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	68db      	ldr	r3, [r3, #12]
 8001eba:	4a41      	ldr	r2, [pc, #260]	@ (8001fc0 <HAL_DAC_Start_DMA+0x194>)
 8001ebc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	68db      	ldr	r3, [r3, #12]
 8001ec2:	4a40      	ldr	r2, [pc, #256]	@ (8001fc4 <HAL_DAC_Start_DMA+0x198>)
 8001ec4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	68db      	ldr	r3, [r3, #12]
 8001eca:	4a3f      	ldr	r2, [pc, #252]	@ (8001fc8 <HAL_DAC_Start_DMA+0x19c>)
 8001ecc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001edc:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8001ede:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d003      	beq.n	8001eec <HAL_DAC_Start_DMA+0xc0>
 8001ee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ee6:	2b04      	cmp	r3, #4
 8001ee8:	d005      	beq.n	8001ef6 <HAL_DAC_Start_DMA+0xca>
 8001eea:	e009      	b.n	8001f00 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	3314      	adds	r3, #20
 8001ef2:	61bb      	str	r3, [r7, #24]
        break;
 8001ef4:	e009      	b.n	8001f0a <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	3318      	adds	r3, #24
 8001efc:	61bb      	str	r3, [r7, #24]
        break;
 8001efe:	e004      	b.n	8001f0a <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	331c      	adds	r3, #28
 8001f06:	61bb      	str	r3, [r7, #24]
        break;
 8001f08:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 8001f0a:	68bb      	ldr	r3, [r7, #8]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d111      	bne.n	8001f34 <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001f1e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	6898      	ldr	r0, [r3, #8]
 8001f24:	6879      	ldr	r1, [r7, #4]
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	69ba      	ldr	r2, [r7, #24]
 8001f2a:	f000 fb5b 	bl	80025e4 <HAL_DMA_Start_IT>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	77fb      	strb	r3, [r7, #31]
 8001f32:	e010      	b.n	8001f56 <HAL_DAC_Start_DMA+0x12a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8001f42:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	68d8      	ldr	r0, [r3, #12]
 8001f48:	6879      	ldr	r1, [r7, #4]
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	69ba      	ldr	r2, [r7, #24]
 8001f4e:	f000 fb49 	bl	80025e4 <HAL_DMA_Start_IT>
 8001f52:	4603      	mov	r3, r0
 8001f54:	77fb      	strb	r3, [r7, #31]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	2200      	movs	r2, #0
 8001f5a:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8001f5c:	7ffb      	ldrb	r3, [r7, #31]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d11c      	bne.n	8001f9c <HAL_DAC_Start_DMA+0x170>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	6819      	ldr	r1, [r3, #0]
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	f003 0310 	and.w	r3, r3, #16
 8001f6e:	2201      	movs	r2, #1
 8001f70:	409a      	lsls	r2, r3
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	430a      	orrs	r2, r1
 8001f78:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001f7a:	4b14      	ldr	r3, [pc, #80]	@ (8001fcc <HAL_DAC_Start_DMA+0x1a0>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	099b      	lsrs	r3, r3, #6
 8001f80:	4a13      	ldr	r2, [pc, #76]	@ (8001fd0 <HAL_DAC_Start_DMA+0x1a4>)
 8001f82:	fba2 2303 	umull	r2, r3, r2, r3
 8001f86:	099b      	lsrs	r3, r3, #6
 8001f88:	3301      	adds	r3, #1
 8001f8a:	617b      	str	r3, [r7, #20]
    while (wait_loop_index != 0UL)
 8001f8c:	e002      	b.n	8001f94 <HAL_DAC_Start_DMA+0x168>
    {
      wait_loop_index--;
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	3b01      	subs	r3, #1
 8001f92:	617b      	str	r3, [r7, #20]
    while (wait_loop_index != 0UL)
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d1f9      	bne.n	8001f8e <HAL_DAC_Start_DMA+0x162>
 8001f9a:	e005      	b.n	8001fa8 <HAL_DAC_Start_DMA+0x17c>
    }
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	691b      	ldr	r3, [r3, #16]
 8001fa0:	f043 0204 	orr.w	r2, r3, #4
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8001fa8:	7ffb      	ldrb	r3, [r7, #31]
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	3720      	adds	r7, #32
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	08002381 	.word	0x08002381
 8001fb8:	080023a3 	.word	0x080023a3
 8001fbc:	080023bf 	.word	0x080023bf
 8001fc0:	08002429 	.word	0x08002429
 8001fc4:	0800244b 	.word	0x0800244b
 8001fc8:	08002467 	.word	0x08002467
 8001fcc:	20000000 	.word	0x20000000
 8001fd0:	053e2d63 	.word	0x053e2d63

08001fd4 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8001fdc:	bf00      	nop
 8001fde:	370c      	adds	r7, #12
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr

08001fe8 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b083      	sub	sp, #12
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8001ff0:	bf00      	nop
 8001ff2:	370c      	adds	r7, #12
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr

08001ffc <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002004:	bf00      	nop
 8002006:	370c      	adds	r7, #12
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr

08002010 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b08a      	sub	sp, #40	@ 0x28
 8002014:	af00      	add	r7, sp, #0
 8002016:	60f8      	str	r0, [r7, #12]
 8002018:	60b9      	str	r1, [r7, #8]
 800201a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800201c:	2300      	movs	r3, #0
 800201e:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d002      	beq.n	800202c <HAL_DAC_ConfigChannel+0x1c>
 8002026:	68bb      	ldr	r3, [r7, #8]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d101      	bne.n	8002030 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 800202c:	2301      	movs	r3, #1
 800202e:	e19e      	b.n	800236e <HAL_DAC_ConfigChannel+0x35e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	795b      	ldrb	r3, [r3, #5]
 8002034:	2b01      	cmp	r3, #1
 8002036:	d101      	bne.n	800203c <HAL_DAC_ConfigChannel+0x2c>
 8002038:	2302      	movs	r3, #2
 800203a:	e198      	b.n	800236e <HAL_DAC_ConfigChannel+0x35e>
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	2201      	movs	r2, #1
 8002040:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	2202      	movs	r2, #2
 8002046:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	689b      	ldr	r3, [r3, #8]
 800204c:	2b04      	cmp	r3, #4
 800204e:	d17a      	bne.n	8002146 <HAL_DAC_ConfigChannel+0x136>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002050:	f7ff fcc0 	bl	80019d4 <HAL_GetTick>
 8002054:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d13d      	bne.n	80020d8 <HAL_DAC_ConfigChannel+0xc8>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800205c:	e018      	b.n	8002090 <HAL_DAC_ConfigChannel+0x80>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800205e:	f7ff fcb9 	bl	80019d4 <HAL_GetTick>
 8002062:	4602      	mov	r2, r0
 8002064:	69bb      	ldr	r3, [r7, #24]
 8002066:	1ad3      	subs	r3, r2, r3
 8002068:	2b01      	cmp	r3, #1
 800206a:	d911      	bls.n	8002090 <HAL_DAC_ConfigChannel+0x80>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002072:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002076:	2b00      	cmp	r3, #0
 8002078:	d00a      	beq.n	8002090 <HAL_DAC_ConfigChannel+0x80>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	691b      	ldr	r3, [r3, #16]
 800207e:	f043 0208 	orr.w	r2, r3, #8
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	2203      	movs	r2, #3
 800208a:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800208c:	2303      	movs	r3, #3
 800208e:	e16e      	b.n	800236e <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002096:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800209a:	2b00      	cmp	r3, #0
 800209c:	d1df      	bne.n	800205e <HAL_DAC_ConfigChannel+0x4e>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	68ba      	ldr	r2, [r7, #8]
 80020a4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80020a6:	641a      	str	r2, [r3, #64]	@ 0x40
 80020a8:	e020      	b.n	80020ec <HAL_DAC_ConfigChannel+0xdc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80020aa:	f7ff fc93 	bl	80019d4 <HAL_GetTick>
 80020ae:	4602      	mov	r2, r0
 80020b0:	69bb      	ldr	r3, [r7, #24]
 80020b2:	1ad3      	subs	r3, r2, r3
 80020b4:	2b01      	cmp	r3, #1
 80020b6:	d90f      	bls.n	80020d8 <HAL_DAC_ConfigChannel+0xc8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020be:	2b00      	cmp	r3, #0
 80020c0:	da0a      	bge.n	80020d8 <HAL_DAC_ConfigChannel+0xc8>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	691b      	ldr	r3, [r3, #16]
 80020c6:	f043 0208 	orr.w	r2, r3, #8
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	2203      	movs	r2, #3
 80020d2:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80020d4:	2303      	movs	r3, #3
 80020d6:	e14a      	b.n	800236e <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020de:	2b00      	cmp	r3, #0
 80020e0:	dbe3      	blt.n	80020aa <HAL_DAC_ConfigChannel+0x9a>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	68ba      	ldr	r2, [r7, #8]
 80020e8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80020ea:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	f003 0310 	and.w	r3, r3, #16
 80020f8:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80020fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002100:	43db      	mvns	r3, r3
 8002102:	ea02 0103 	and.w	r1, r2, r3
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	f003 0310 	and.w	r3, r3, #16
 8002110:	409a      	lsls	r2, r3
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	430a      	orrs	r2, r1
 8002118:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	f003 0310 	and.w	r3, r3, #16
 8002126:	21ff      	movs	r1, #255	@ 0xff
 8002128:	fa01 f303 	lsl.w	r3, r1, r3
 800212c:	43db      	mvns	r3, r3
 800212e:	ea02 0103 	and.w	r1, r2, r3
 8002132:	68bb      	ldr	r3, [r7, #8]
 8002134:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	f003 0310 	and.w	r3, r3, #16
 800213c:	409a      	lsls	r2, r3
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	430a      	orrs	r2, r1
 8002144:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8002146:	68bb      	ldr	r3, [r7, #8]
 8002148:	69db      	ldr	r3, [r3, #28]
 800214a:	2b01      	cmp	r3, #1
 800214c:	d11d      	bne.n	800218a <HAL_DAC_ConfigChannel+0x17a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002154:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	f003 0310 	and.w	r3, r3, #16
 800215c:	221f      	movs	r2, #31
 800215e:	fa02 f303 	lsl.w	r3, r2, r3
 8002162:	43db      	mvns	r3, r3
 8002164:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002166:	4013      	ands	r3, r2
 8002168:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800216a:	68bb      	ldr	r3, [r7, #8]
 800216c:	6a1b      	ldr	r3, [r3, #32]
 800216e:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	f003 0310 	and.w	r3, r3, #16
 8002176:	697a      	ldr	r2, [r7, #20]
 8002178:	fa02 f303 	lsl.w	r3, r2, r3
 800217c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800217e:	4313      	orrs	r3, r2
 8002180:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002188:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002190:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	f003 0310 	and.w	r3, r3, #16
 8002198:	2207      	movs	r2, #7
 800219a:	fa02 f303 	lsl.w	r3, r2, r3
 800219e:	43db      	mvns	r3, r3
 80021a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021a2:	4013      	ands	r3, r2
 80021a4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	699b      	ldr	r3, [r3, #24]
 80021aa:	2b01      	cmp	r3, #1
 80021ac:	d102      	bne.n	80021b4 <HAL_DAC_ConfigChannel+0x1a4>
  {
    connectOnChip = 0x00000000UL;
 80021ae:	2300      	movs	r3, #0
 80021b0:	623b      	str	r3, [r7, #32]
 80021b2:	e00f      	b.n	80021d4 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	699b      	ldr	r3, [r3, #24]
 80021b8:	2b02      	cmp	r3, #2
 80021ba:	d102      	bne.n	80021c2 <HAL_DAC_ConfigChannel+0x1b2>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80021bc:	2301      	movs	r3, #1
 80021be:	623b      	str	r3, [r7, #32]
 80021c0:	e008      	b.n	80021d4 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	695b      	ldr	r3, [r3, #20]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d102      	bne.n	80021d0 <HAL_DAC_ConfigChannel+0x1c0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80021ca:	2301      	movs	r3, #1
 80021cc:	623b      	str	r3, [r7, #32]
 80021ce:	e001      	b.n	80021d4 <HAL_DAC_ConfigChannel+0x1c4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80021d0:	2300      	movs	r3, #0
 80021d2:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	689a      	ldr	r2, [r3, #8]
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	695b      	ldr	r3, [r3, #20]
 80021dc:	4313      	orrs	r3, r2
 80021de:	6a3a      	ldr	r2, [r7, #32]
 80021e0:	4313      	orrs	r3, r2
 80021e2:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	f003 0310 	and.w	r3, r3, #16
 80021ea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80021ee:	fa02 f303 	lsl.w	r3, r2, r3
 80021f2:	43db      	mvns	r3, r3
 80021f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021f6:	4013      	ands	r3, r2
 80021f8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80021fa:	68bb      	ldr	r3, [r7, #8]
 80021fc:	791b      	ldrb	r3, [r3, #4]
 80021fe:	2b01      	cmp	r3, #1
 8002200:	d102      	bne.n	8002208 <HAL_DAC_ConfigChannel+0x1f8>
 8002202:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002206:	e000      	b.n	800220a <HAL_DAC_ConfigChannel+0x1fa>
 8002208:	2300      	movs	r3, #0
 800220a:	697a      	ldr	r2, [r7, #20]
 800220c:	4313      	orrs	r3, r2
 800220e:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	f003 0310 	and.w	r3, r3, #16
 8002216:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800221a:	fa02 f303 	lsl.w	r3, r2, r3
 800221e:	43db      	mvns	r3, r3
 8002220:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002222:	4013      	ands	r3, r2
 8002224:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	795b      	ldrb	r3, [r3, #5]
 800222a:	2b01      	cmp	r3, #1
 800222c:	d102      	bne.n	8002234 <HAL_DAC_ConfigChannel+0x224>
 800222e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002232:	e000      	b.n	8002236 <HAL_DAC_ConfigChannel+0x226>
 8002234:	2300      	movs	r3, #0
 8002236:	697a      	ldr	r2, [r7, #20]
 8002238:	4313      	orrs	r3, r2
 800223a:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800223c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800223e:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002242:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	2b02      	cmp	r3, #2
 800224a:	d114      	bne.n	8002276 <HAL_DAC_ConfigChannel+0x266>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800224c:	f001 fb2c 	bl	80038a8 <HAL_RCC_GetHCLKFreq>
 8002250:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	4a48      	ldr	r2, [pc, #288]	@ (8002378 <HAL_DAC_ConfigChannel+0x368>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d904      	bls.n	8002264 <HAL_DAC_ConfigChannel+0x254>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800225a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800225c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002260:	627b      	str	r3, [r7, #36]	@ 0x24
 8002262:	e00f      	b.n	8002284 <HAL_DAC_ConfigChannel+0x274>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	4a45      	ldr	r2, [pc, #276]	@ (800237c <HAL_DAC_ConfigChannel+0x36c>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d90a      	bls.n	8002282 <HAL_DAC_ConfigChannel+0x272>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800226c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800226e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002272:	627b      	str	r3, [r7, #36]	@ 0x24
 8002274:	e006      	b.n	8002284 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800227c:	4313      	orrs	r3, r2
 800227e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002280:	e000      	b.n	8002284 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8002282:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f003 0310 	and.w	r3, r3, #16
 800228a:	697a      	ldr	r2, [r7, #20]
 800228c:	fa02 f303 	lsl.w	r3, r2, r3
 8002290:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002292:	4313      	orrs	r3, r2
 8002294:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800229c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	6819      	ldr	r1, [r3, #0]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	f003 0310 	and.w	r3, r3, #16
 80022aa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80022ae:	fa02 f303 	lsl.w	r3, r2, r3
 80022b2:	43da      	mvns	r2, r3
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	400a      	ands	r2, r1
 80022ba:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	f003 0310 	and.w	r3, r3, #16
 80022ca:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80022ce:	fa02 f303 	lsl.w	r3, r2, r3
 80022d2:	43db      	mvns	r3, r3
 80022d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022d6:	4013      	ands	r3, r2
 80022d8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	68db      	ldr	r3, [r3, #12]
 80022de:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	f003 0310 	and.w	r3, r3, #16
 80022e6:	697a      	ldr	r2, [r7, #20]
 80022e8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022ee:	4313      	orrs	r3, r2
 80022f0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022f8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	6819      	ldr	r1, [r3, #0]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	f003 0310 	and.w	r3, r3, #16
 8002306:	22c0      	movs	r2, #192	@ 0xc0
 8002308:	fa02 f303 	lsl.w	r3, r2, r3
 800230c:	43da      	mvns	r2, r3
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	400a      	ands	r2, r1
 8002314:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8002316:	68bb      	ldr	r3, [r7, #8]
 8002318:	68db      	ldr	r3, [r3, #12]
 800231a:	089b      	lsrs	r3, r3, #2
 800231c:	f003 030f 	and.w	r3, r3, #15
 8002320:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	691b      	ldr	r3, [r3, #16]
 8002326:	089b      	lsrs	r3, r3, #2
 8002328:	021b      	lsls	r3, r3, #8
 800232a:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800232e:	697a      	ldr	r2, [r7, #20]
 8002330:	4313      	orrs	r3, r2
 8002332:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	f003 0310 	and.w	r3, r3, #16
 8002340:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8002344:	fa01 f303 	lsl.w	r3, r1, r3
 8002348:	43db      	mvns	r3, r3
 800234a:	ea02 0103 	and.w	r1, r2, r3
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	f003 0310 	and.w	r3, r3, #16
 8002354:	697a      	ldr	r2, [r7, #20]
 8002356:	409a      	lsls	r2, r3
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	430a      	orrs	r2, r1
 800235e:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	2201      	movs	r2, #1
 8002364:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	2200      	movs	r2, #0
 800236a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800236c:	7ffb      	ldrb	r3, [r7, #31]
}
 800236e:	4618      	mov	r0, r3
 8002370:	3728      	adds	r7, #40	@ 0x28
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	09896800 	.word	0x09896800
 800237c:	04c4b400 	.word	0x04c4b400

08002380 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b084      	sub	sp, #16
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800238c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800238e:	68f8      	ldr	r0, [r7, #12]
 8002390:	f7ff fe20 	bl	8001fd4 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	2201      	movs	r2, #1
 8002398:	711a      	strb	r2, [r3, #4]
}
 800239a:	bf00      	nop
 800239c:	3710      	adds	r7, #16
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}

080023a2 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80023a2:	b580      	push	{r7, lr}
 80023a4:	b084      	sub	sp, #16
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023ae:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80023b0:	68f8      	ldr	r0, [r7, #12]
 80023b2:	f7ff fe19 	bl	8001fe8 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80023b6:	bf00      	nop
 80023b8:	3710      	adds	r7, #16
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}

080023be <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80023be:	b580      	push	{r7, lr}
 80023c0:	b084      	sub	sp, #16
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023ca:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	691b      	ldr	r3, [r3, #16]
 80023d0:	f043 0204 	orr.w	r2, r3, #4
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80023d8:	68f8      	ldr	r0, [r7, #12]
 80023da:	f7ff fe0f 	bl	8001ffc <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	2201      	movs	r2, #1
 80023e2:	711a      	strb	r2, [r3, #4]
}
 80023e4:	bf00      	nop
 80023e6:	3710      	adds	r7, #16
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}

080023ec <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b083      	sub	sp, #12
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80023f4:	bf00      	nop
 80023f6:	370c      	adds	r7, #12
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr

08002400 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002400:	b480      	push	{r7}
 8002402:	b083      	sub	sp, #12
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8002408:	bf00      	nop
 800240a:	370c      	adds	r7, #12
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr

08002414 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002414:	b480      	push	{r7}
 8002416:	b083      	sub	sp, #12
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 800241c:	bf00      	nop
 800241e:	370c      	adds	r7, #12
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr

08002428 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b084      	sub	sp, #16
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002434:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8002436:	68f8      	ldr	r0, [r7, #12]
 8002438:	f7ff ffd8 	bl	80023ec <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	2201      	movs	r2, #1
 8002440:	711a      	strb	r2, [r3, #4]
}
 8002442:	bf00      	nop
 8002444:	3710      	adds	r7, #16
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}

0800244a <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800244a:	b580      	push	{r7, lr}
 800244c:	b084      	sub	sp, #16
 800244e:	af00      	add	r7, sp, #0
 8002450:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002456:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8002458:	68f8      	ldr	r0, [r7, #12]
 800245a:	f7ff ffd1 	bl	8002400 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800245e:	bf00      	nop
 8002460:	3710      	adds	r7, #16
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}

08002466 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8002466:	b580      	push	{r7, lr}
 8002468:	b084      	sub	sp, #16
 800246a:	af00      	add	r7, sp, #0
 800246c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002472:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	691b      	ldr	r3, [r3, #16]
 8002478:	f043 0204 	orr.w	r2, r3, #4
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002480:	68f8      	ldr	r0, [r7, #12]
 8002482:	f7ff ffc7 	bl	8002414 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	2201      	movs	r2, #1
 800248a:	711a      	strb	r2, [r3, #4]
}
 800248c:	bf00      	nop
 800248e:	3710      	adds	r7, #16
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}

08002494 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d101      	bne.n	80024a6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e08d      	b.n	80025c2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	461a      	mov	r2, r3
 80024ac:	4b47      	ldr	r3, [pc, #284]	@ (80025cc <HAL_DMA_Init+0x138>)
 80024ae:	429a      	cmp	r2, r3
 80024b0:	d80f      	bhi.n	80024d2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	461a      	mov	r2, r3
 80024b8:	4b45      	ldr	r3, [pc, #276]	@ (80025d0 <HAL_DMA_Init+0x13c>)
 80024ba:	4413      	add	r3, r2
 80024bc:	4a45      	ldr	r2, [pc, #276]	@ (80025d4 <HAL_DMA_Init+0x140>)
 80024be:	fba2 2303 	umull	r2, r3, r2, r3
 80024c2:	091b      	lsrs	r3, r3, #4
 80024c4:	009a      	lsls	r2, r3, #2
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	4a42      	ldr	r2, [pc, #264]	@ (80025d8 <HAL_DMA_Init+0x144>)
 80024ce:	641a      	str	r2, [r3, #64]	@ 0x40
 80024d0:	e00e      	b.n	80024f0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	461a      	mov	r2, r3
 80024d8:	4b40      	ldr	r3, [pc, #256]	@ (80025dc <HAL_DMA_Init+0x148>)
 80024da:	4413      	add	r3, r2
 80024dc:	4a3d      	ldr	r2, [pc, #244]	@ (80025d4 <HAL_DMA_Init+0x140>)
 80024de:	fba2 2303 	umull	r2, r3, r2, r3
 80024e2:	091b      	lsrs	r3, r3, #4
 80024e4:	009a      	lsls	r2, r3, #2
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	4a3c      	ldr	r2, [pc, #240]	@ (80025e0 <HAL_DMA_Init+0x14c>)
 80024ee:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2202      	movs	r2, #2
 80024f4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002506:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800250a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002514:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	691b      	ldr	r3, [r3, #16]
 800251a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002520:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	699b      	ldr	r3, [r3, #24]
 8002526:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800252c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6a1b      	ldr	r3, [r3, #32]
 8002532:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002534:	68fa      	ldr	r2, [r7, #12]
 8002536:	4313      	orrs	r3, r2
 8002538:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	68fa      	ldr	r2, [r7, #12]
 8002540:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	f000 f908 	bl	8002758 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	689b      	ldr	r3, [r3, #8]
 800254c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002550:	d102      	bne.n	8002558 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2200      	movs	r2, #0
 8002556:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	685a      	ldr	r2, [r3, #4]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002560:	b2d2      	uxtb	r2, r2
 8002562:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002568:	687a      	ldr	r2, [r7, #4]
 800256a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800256c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d010      	beq.n	8002598 <HAL_DMA_Init+0x104>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	2b04      	cmp	r3, #4
 800257c:	d80c      	bhi.n	8002598 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800257e:	6878      	ldr	r0, [r7, #4]
 8002580:	f000 f928 	bl	80027d4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002588:	2200      	movs	r2, #0
 800258a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002590:	687a      	ldr	r2, [r7, #4]
 8002592:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002594:	605a      	str	r2, [r3, #4]
 8002596:	e008      	b.n	80025aa <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2200      	movs	r2, #0
 800259c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2200      	movs	r2, #0
 80025a2:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2200      	movs	r2, #0
 80025a8:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2200      	movs	r2, #0
 80025ae:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2201      	movs	r2, #1
 80025b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2200      	movs	r2, #0
 80025bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80025c0:	2300      	movs	r3, #0
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	3710      	adds	r7, #16
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	40020407 	.word	0x40020407
 80025d0:	bffdfff8 	.word	0xbffdfff8
 80025d4:	cccccccd 	.word	0xcccccccd
 80025d8:	40020000 	.word	0x40020000
 80025dc:	bffdfbf8 	.word	0xbffdfbf8
 80025e0:	40020400 	.word	0x40020400

080025e4 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b086      	sub	sp, #24
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	60f8      	str	r0, [r7, #12]
 80025ec:	60b9      	str	r1, [r7, #8]
 80025ee:	607a      	str	r2, [r7, #4]
 80025f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025f2:	2300      	movs	r3, #0
 80025f4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d101      	bne.n	8002604 <HAL_DMA_Start_IT+0x20>
 8002600:	2302      	movs	r3, #2
 8002602:	e066      	b.n	80026d2 <HAL_DMA_Start_IT+0xee>
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2201      	movs	r2, #1
 8002608:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002612:	b2db      	uxtb	r3, r3
 8002614:	2b01      	cmp	r3, #1
 8002616:	d155      	bne.n	80026c4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2202      	movs	r2, #2
 800261c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	2200      	movs	r2, #0
 8002624:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f022 0201 	bic.w	r2, r2, #1
 8002634:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	687a      	ldr	r2, [r7, #4]
 800263a:	68b9      	ldr	r1, [r7, #8]
 800263c:	68f8      	ldr	r0, [r7, #12]
 800263e:	f000 f84c 	bl	80026da <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002646:	2b00      	cmp	r3, #0
 8002648:	d008      	beq.n	800265c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f042 020e 	orr.w	r2, r2, #14
 8002658:	601a      	str	r2, [r3, #0]
 800265a:	e00f      	b.n	800267c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f022 0204 	bic.w	r2, r2, #4
 800266a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f042 020a 	orr.w	r2, r2, #10
 800267a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002686:	2b00      	cmp	r3, #0
 8002688:	d007      	beq.n	800269a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002694:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002698:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d007      	beq.n	80026b2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80026b0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f042 0201 	orr.w	r2, r2, #1
 80026c0:	601a      	str	r2, [r3, #0]
 80026c2:	e005      	b.n	80026d0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2200      	movs	r2, #0
 80026c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80026cc:	2302      	movs	r3, #2
 80026ce:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80026d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3718      	adds	r7, #24
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}

080026da <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80026da:	b480      	push	{r7}
 80026dc:	b085      	sub	sp, #20
 80026de:	af00      	add	r7, sp, #0
 80026e0:	60f8      	str	r0, [r7, #12]
 80026e2:	60b9      	str	r1, [r7, #8]
 80026e4:	607a      	str	r2, [r7, #4]
 80026e6:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026ec:	68fa      	ldr	r2, [r7, #12]
 80026ee:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80026f0:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d004      	beq.n	8002704 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026fe:	68fa      	ldr	r2, [r7, #12]
 8002700:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002702:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002708:	f003 021f 	and.w	r2, r3, #31
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002710:	2101      	movs	r1, #1
 8002712:	fa01 f202 	lsl.w	r2, r1, r2
 8002716:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	683a      	ldr	r2, [r7, #0]
 800271e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	2b10      	cmp	r3, #16
 8002726:	d108      	bne.n	800273a <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	687a      	ldr	r2, [r7, #4]
 800272e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	68ba      	ldr	r2, [r7, #8]
 8002736:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002738:	e007      	b.n	800274a <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	68ba      	ldr	r2, [r7, #8]
 8002740:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	687a      	ldr	r2, [r7, #4]
 8002748:	60da      	str	r2, [r3, #12]
}
 800274a:	bf00      	nop
 800274c:	3714      	adds	r7, #20
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr
	...

08002758 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002758:	b480      	push	{r7}
 800275a:	b087      	sub	sp, #28
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	461a      	mov	r2, r3
 8002766:	4b16      	ldr	r3, [pc, #88]	@ (80027c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8002768:	429a      	cmp	r2, r3
 800276a:	d802      	bhi.n	8002772 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800276c:	4b15      	ldr	r3, [pc, #84]	@ (80027c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800276e:	617b      	str	r3, [r7, #20]
 8002770:	e001      	b.n	8002776 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8002772:	4b15      	ldr	r3, [pc, #84]	@ (80027c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002774:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	b2db      	uxtb	r3, r3
 8002780:	3b08      	subs	r3, #8
 8002782:	4a12      	ldr	r2, [pc, #72]	@ (80027cc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002784:	fba2 2303 	umull	r2, r3, r2, r3
 8002788:	091b      	lsrs	r3, r3, #4
 800278a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002790:	089b      	lsrs	r3, r3, #2
 8002792:	009a      	lsls	r2, r3, #2
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	4413      	add	r3, r2
 8002798:	461a      	mov	r2, r3
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4a0b      	ldr	r2, [pc, #44]	@ (80027d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80027a2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	f003 031f 	and.w	r3, r3, #31
 80027aa:	2201      	movs	r2, #1
 80027ac:	409a      	lsls	r2, r3
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80027b2:	bf00      	nop
 80027b4:	371c      	adds	r7, #28
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr
 80027be:	bf00      	nop
 80027c0:	40020407 	.word	0x40020407
 80027c4:	40020800 	.word	0x40020800
 80027c8:	40020820 	.word	0x40020820
 80027cc:	cccccccd 	.word	0xcccccccd
 80027d0:	40020880 	.word	0x40020880

080027d4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b085      	sub	sp, #20
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80027e4:	68fa      	ldr	r2, [r7, #12]
 80027e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002814 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80027e8:	4413      	add	r3, r2
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	461a      	mov	r2, r3
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	4a08      	ldr	r2, [pc, #32]	@ (8002818 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80027f6:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	3b01      	subs	r3, #1
 80027fc:	f003 031f 	and.w	r3, r3, #31
 8002800:	2201      	movs	r2, #1
 8002802:	409a      	lsls	r2, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002808:	bf00      	nop
 800280a:	3714      	adds	r7, #20
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr
 8002814:	1000823f 	.word	0x1000823f
 8002818:	40020940 	.word	0x40020940

0800281c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800281c:	b480      	push	{r7}
 800281e:	b087      	sub	sp, #28
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
 8002824:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002826:	2300      	movs	r3, #0
 8002828:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800282a:	e15a      	b.n	8002ae2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	2101      	movs	r1, #1
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	fa01 f303 	lsl.w	r3, r1, r3
 8002838:	4013      	ands	r3, r2
 800283a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	2b00      	cmp	r3, #0
 8002840:	f000 814c 	beq.w	8002adc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	f003 0303 	and.w	r3, r3, #3
 800284c:	2b01      	cmp	r3, #1
 800284e:	d005      	beq.n	800285c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002858:	2b02      	cmp	r3, #2
 800285a:	d130      	bne.n	80028be <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	005b      	lsls	r3, r3, #1
 8002866:	2203      	movs	r2, #3
 8002868:	fa02 f303 	lsl.w	r3, r2, r3
 800286c:	43db      	mvns	r3, r3
 800286e:	693a      	ldr	r2, [r7, #16]
 8002870:	4013      	ands	r3, r2
 8002872:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	68da      	ldr	r2, [r3, #12]
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	005b      	lsls	r3, r3, #1
 800287c:	fa02 f303 	lsl.w	r3, r2, r3
 8002880:	693a      	ldr	r2, [r7, #16]
 8002882:	4313      	orrs	r3, r2
 8002884:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	693a      	ldr	r2, [r7, #16]
 800288a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002892:	2201      	movs	r2, #1
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	fa02 f303 	lsl.w	r3, r2, r3
 800289a:	43db      	mvns	r3, r3
 800289c:	693a      	ldr	r2, [r7, #16]
 800289e:	4013      	ands	r3, r2
 80028a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	091b      	lsrs	r3, r3, #4
 80028a8:	f003 0201 	and.w	r2, r3, #1
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	fa02 f303 	lsl.w	r3, r2, r3
 80028b2:	693a      	ldr	r2, [r7, #16]
 80028b4:	4313      	orrs	r3, r2
 80028b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	693a      	ldr	r2, [r7, #16]
 80028bc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	f003 0303 	and.w	r3, r3, #3
 80028c6:	2b03      	cmp	r3, #3
 80028c8:	d017      	beq.n	80028fa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	68db      	ldr	r3, [r3, #12]
 80028ce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	005b      	lsls	r3, r3, #1
 80028d4:	2203      	movs	r2, #3
 80028d6:	fa02 f303 	lsl.w	r3, r2, r3
 80028da:	43db      	mvns	r3, r3
 80028dc:	693a      	ldr	r2, [r7, #16]
 80028de:	4013      	ands	r3, r2
 80028e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	689a      	ldr	r2, [r3, #8]
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	005b      	lsls	r3, r3, #1
 80028ea:	fa02 f303 	lsl.w	r3, r2, r3
 80028ee:	693a      	ldr	r2, [r7, #16]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	693a      	ldr	r2, [r7, #16]
 80028f8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	f003 0303 	and.w	r3, r3, #3
 8002902:	2b02      	cmp	r3, #2
 8002904:	d123      	bne.n	800294e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002906:	697b      	ldr	r3, [r7, #20]
 8002908:	08da      	lsrs	r2, r3, #3
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	3208      	adds	r2, #8
 800290e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002912:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	f003 0307 	and.w	r3, r3, #7
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	220f      	movs	r2, #15
 800291e:	fa02 f303 	lsl.w	r3, r2, r3
 8002922:	43db      	mvns	r3, r3
 8002924:	693a      	ldr	r2, [r7, #16]
 8002926:	4013      	ands	r3, r2
 8002928:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	691a      	ldr	r2, [r3, #16]
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	f003 0307 	and.w	r3, r3, #7
 8002934:	009b      	lsls	r3, r3, #2
 8002936:	fa02 f303 	lsl.w	r3, r2, r3
 800293a:	693a      	ldr	r2, [r7, #16]
 800293c:	4313      	orrs	r3, r2
 800293e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	08da      	lsrs	r2, r3, #3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	3208      	adds	r2, #8
 8002948:	6939      	ldr	r1, [r7, #16]
 800294a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	005b      	lsls	r3, r3, #1
 8002958:	2203      	movs	r2, #3
 800295a:	fa02 f303 	lsl.w	r3, r2, r3
 800295e:	43db      	mvns	r3, r3
 8002960:	693a      	ldr	r2, [r7, #16]
 8002962:	4013      	ands	r3, r2
 8002964:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	f003 0203 	and.w	r2, r3, #3
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	005b      	lsls	r3, r3, #1
 8002972:	fa02 f303 	lsl.w	r3, r2, r3
 8002976:	693a      	ldr	r2, [r7, #16]
 8002978:	4313      	orrs	r3, r2
 800297a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	693a      	ldr	r2, [r7, #16]
 8002980:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800298a:	2b00      	cmp	r3, #0
 800298c:	f000 80a6 	beq.w	8002adc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002990:	4b5b      	ldr	r3, [pc, #364]	@ (8002b00 <HAL_GPIO_Init+0x2e4>)
 8002992:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002994:	4a5a      	ldr	r2, [pc, #360]	@ (8002b00 <HAL_GPIO_Init+0x2e4>)
 8002996:	f043 0301 	orr.w	r3, r3, #1
 800299a:	6613      	str	r3, [r2, #96]	@ 0x60
 800299c:	4b58      	ldr	r3, [pc, #352]	@ (8002b00 <HAL_GPIO_Init+0x2e4>)
 800299e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029a0:	f003 0301 	and.w	r3, r3, #1
 80029a4:	60bb      	str	r3, [r7, #8]
 80029a6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80029a8:	4a56      	ldr	r2, [pc, #344]	@ (8002b04 <HAL_GPIO_Init+0x2e8>)
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	089b      	lsrs	r3, r3, #2
 80029ae:	3302      	adds	r3, #2
 80029b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	f003 0303 	and.w	r3, r3, #3
 80029bc:	009b      	lsls	r3, r3, #2
 80029be:	220f      	movs	r2, #15
 80029c0:	fa02 f303 	lsl.w	r3, r2, r3
 80029c4:	43db      	mvns	r3, r3
 80029c6:	693a      	ldr	r2, [r7, #16]
 80029c8:	4013      	ands	r3, r2
 80029ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80029d2:	d01f      	beq.n	8002a14 <HAL_GPIO_Init+0x1f8>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	4a4c      	ldr	r2, [pc, #304]	@ (8002b08 <HAL_GPIO_Init+0x2ec>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d019      	beq.n	8002a10 <HAL_GPIO_Init+0x1f4>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	4a4b      	ldr	r2, [pc, #300]	@ (8002b0c <HAL_GPIO_Init+0x2f0>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d013      	beq.n	8002a0c <HAL_GPIO_Init+0x1f0>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	4a4a      	ldr	r2, [pc, #296]	@ (8002b10 <HAL_GPIO_Init+0x2f4>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d00d      	beq.n	8002a08 <HAL_GPIO_Init+0x1ec>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	4a49      	ldr	r2, [pc, #292]	@ (8002b14 <HAL_GPIO_Init+0x2f8>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d007      	beq.n	8002a04 <HAL_GPIO_Init+0x1e8>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	4a48      	ldr	r2, [pc, #288]	@ (8002b18 <HAL_GPIO_Init+0x2fc>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d101      	bne.n	8002a00 <HAL_GPIO_Init+0x1e4>
 80029fc:	2305      	movs	r3, #5
 80029fe:	e00a      	b.n	8002a16 <HAL_GPIO_Init+0x1fa>
 8002a00:	2306      	movs	r3, #6
 8002a02:	e008      	b.n	8002a16 <HAL_GPIO_Init+0x1fa>
 8002a04:	2304      	movs	r3, #4
 8002a06:	e006      	b.n	8002a16 <HAL_GPIO_Init+0x1fa>
 8002a08:	2303      	movs	r3, #3
 8002a0a:	e004      	b.n	8002a16 <HAL_GPIO_Init+0x1fa>
 8002a0c:	2302      	movs	r3, #2
 8002a0e:	e002      	b.n	8002a16 <HAL_GPIO_Init+0x1fa>
 8002a10:	2301      	movs	r3, #1
 8002a12:	e000      	b.n	8002a16 <HAL_GPIO_Init+0x1fa>
 8002a14:	2300      	movs	r3, #0
 8002a16:	697a      	ldr	r2, [r7, #20]
 8002a18:	f002 0203 	and.w	r2, r2, #3
 8002a1c:	0092      	lsls	r2, r2, #2
 8002a1e:	4093      	lsls	r3, r2
 8002a20:	693a      	ldr	r2, [r7, #16]
 8002a22:	4313      	orrs	r3, r2
 8002a24:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a26:	4937      	ldr	r1, [pc, #220]	@ (8002b04 <HAL_GPIO_Init+0x2e8>)
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	089b      	lsrs	r3, r3, #2
 8002a2c:	3302      	adds	r3, #2
 8002a2e:	693a      	ldr	r2, [r7, #16]
 8002a30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002a34:	4b39      	ldr	r3, [pc, #228]	@ (8002b1c <HAL_GPIO_Init+0x300>)
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	43db      	mvns	r3, r3
 8002a3e:	693a      	ldr	r2, [r7, #16]
 8002a40:	4013      	ands	r3, r2
 8002a42:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d003      	beq.n	8002a58 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002a50:	693a      	ldr	r2, [r7, #16]
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	4313      	orrs	r3, r2
 8002a56:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002a58:	4a30      	ldr	r2, [pc, #192]	@ (8002b1c <HAL_GPIO_Init+0x300>)
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002a5e:	4b2f      	ldr	r3, [pc, #188]	@ (8002b1c <HAL_GPIO_Init+0x300>)
 8002a60:	68db      	ldr	r3, [r3, #12]
 8002a62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	43db      	mvns	r3, r3
 8002a68:	693a      	ldr	r2, [r7, #16]
 8002a6a:	4013      	ands	r3, r2
 8002a6c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d003      	beq.n	8002a82 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002a7a:	693a      	ldr	r2, [r7, #16]
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002a82:	4a26      	ldr	r2, [pc, #152]	@ (8002b1c <HAL_GPIO_Init+0x300>)
 8002a84:	693b      	ldr	r3, [r7, #16]
 8002a86:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002a88:	4b24      	ldr	r3, [pc, #144]	@ (8002b1c <HAL_GPIO_Init+0x300>)
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	43db      	mvns	r3, r3
 8002a92:	693a      	ldr	r2, [r7, #16]
 8002a94:	4013      	ands	r3, r2
 8002a96:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d003      	beq.n	8002aac <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002aa4:	693a      	ldr	r2, [r7, #16]
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002aac:	4a1b      	ldr	r2, [pc, #108]	@ (8002b1c <HAL_GPIO_Init+0x300>)
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002ab2:	4b1a      	ldr	r3, [pc, #104]	@ (8002b1c <HAL_GPIO_Init+0x300>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	43db      	mvns	r3, r3
 8002abc:	693a      	ldr	r2, [r7, #16]
 8002abe:	4013      	ands	r3, r2
 8002ac0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d003      	beq.n	8002ad6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002ace:	693a      	ldr	r2, [r7, #16]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002ad6:	4a11      	ldr	r2, [pc, #68]	@ (8002b1c <HAL_GPIO_Init+0x300>)
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	3301      	adds	r3, #1
 8002ae0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	697b      	ldr	r3, [r7, #20]
 8002ae8:	fa22 f303 	lsr.w	r3, r2, r3
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	f47f ae9d 	bne.w	800282c <HAL_GPIO_Init+0x10>
  }
}
 8002af2:	bf00      	nop
 8002af4:	bf00      	nop
 8002af6:	371c      	adds	r7, #28
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr
 8002b00:	40021000 	.word	0x40021000
 8002b04:	40010000 	.word	0x40010000
 8002b08:	48000400 	.word	0x48000400
 8002b0c:	48000800 	.word	0x48000800
 8002b10:	48000c00 	.word	0x48000c00
 8002b14:	48001000 	.word	0x48001000
 8002b18:	48001400 	.word	0x48001400
 8002b1c:	40010400 	.word	0x40010400

08002b20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
 8002b28:	460b      	mov	r3, r1
 8002b2a:	807b      	strh	r3, [r7, #2]
 8002b2c:	4613      	mov	r3, r2
 8002b2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002b30:	787b      	ldrb	r3, [r7, #1]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d003      	beq.n	8002b3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002b36:	887a      	ldrh	r2, [r7, #2]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002b3c:	e002      	b.n	8002b44 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002b3e:	887a      	ldrh	r2, [r7, #2]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002b44:	bf00      	nop
 8002b46:	370c      	adds	r7, #12
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr

08002b50 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b084      	sub	sp, #16
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d101      	bne.n	8002b66 <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e0bb      	b.n	8002cde <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8002b6c:	b2db      	uxtb	r3, r3
 8002b6e:	2b05      	cmp	r3, #5
 8002b70:	d101      	bne.n	8002b76 <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e0b3      	b.n	8002cde <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	2b02      	cmp	r3, #2
 8002b80:	d101      	bne.n	8002b86 <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e0ab      	b.n	8002cde <HAL_OPAMP_Init+0x18e>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b86:	4b58      	ldr	r3, [pc, #352]	@ (8002ce8 <HAL_OPAMP_Init+0x198>)
 8002b88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b8a:	4a57      	ldr	r2, [pc, #348]	@ (8002ce8 <HAL_OPAMP_Init+0x198>)
 8002b8c:	f043 0301 	orr.w	r3, r3, #1
 8002b90:	6613      	str	r3, [r2, #96]	@ 0x60
 8002b92:	4b55      	ldr	r3, [pc, #340]	@ (8002ce8 <HAL_OPAMP_Init+0x198>)
 8002b94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b96:	f003 0301 	and.w	r3, r3, #1
 8002b9a:	60bb      	str	r3, [r7, #8]
 8002b9c:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d103      	bne.n	8002bb2 <HAL_OPAMP_Init+0x62>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2200      	movs	r2, #0
 8002bae:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f7fe fdea 	bl	800178c <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	2b40      	cmp	r3, #64	@ 0x40
 8002bbe:	d003      	beq.n	8002bc8 <HAL_OPAMP_Init+0x78>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	2b60      	cmp	r3, #96	@ 0x60
 8002bc6:	d133      	bne.n	8002c30 <HAL_OPAMP_Init+0xe0>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f023 0110 	bic.w	r1, r3, #16
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	430a      	orrs	r2, r1
 8002bdc:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	4b41      	ldr	r3, [pc, #260]	@ (8002cec <HAL_OPAMP_Init+0x19c>)
 8002be6:	4013      	ands	r3, r2
 8002be8:	687a      	ldr	r2, [r7, #4]
 8002bea:	6851      	ldr	r1, [r2, #4]
 8002bec:	687a      	ldr	r2, [r7, #4]
 8002bee:	6892      	ldr	r2, [r2, #8]
 8002bf0:	4311      	orrs	r1, r2
 8002bf2:	687a      	ldr	r2, [r7, #4]
 8002bf4:	6912      	ldr	r2, [r2, #16]
 8002bf6:	430a      	orrs	r2, r1
 8002bf8:	6879      	ldr	r1, [r7, #4]
 8002bfa:	7d09      	ldrb	r1, [r1, #20]
 8002bfc:	2901      	cmp	r1, #1
 8002bfe:	d102      	bne.n	8002c06 <HAL_OPAMP_Init+0xb6>
 8002c00:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002c04:	e000      	b.n	8002c08 <HAL_OPAMP_Init+0xb8>
 8002c06:	2100      	movs	r1, #0
 8002c08:	4311      	orrs	r1, r2
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002c0e:	4311      	orrs	r1, r2
 8002c10:	687a      	ldr	r2, [r7, #4]
 8002c12:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002c14:	4311      	orrs	r1, r2
 8002c16:	687a      	ldr	r2, [r7, #4]
 8002c18:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002c1a:	04d2      	lsls	r2, r2, #19
 8002c1c:	4311      	orrs	r1, r2
 8002c1e:	687a      	ldr	r2, [r7, #4]
 8002c20:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002c22:	0612      	lsls	r2, r2, #24
 8002c24:	4311      	orrs	r1, r2
 8002c26:	687a      	ldr	r2, [r7, #4]
 8002c28:	6812      	ldr	r2, [r2, #0]
 8002c2a:	430b      	orrs	r3, r1
 8002c2c:	6013      	str	r3, [r2, #0]
 8002c2e:	e035      	b.n	8002c9c <HAL_OPAMP_Init+0x14c>
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }
    else /* OPAMP_STANDALONE_MODE */
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f023 0110 	bic.w	r1, r3, #16
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	430a      	orrs	r2, r1
 8002c44:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	4b27      	ldr	r3, [pc, #156]	@ (8002cec <HAL_OPAMP_Init+0x19c>)
 8002c4e:	4013      	ands	r3, r2
 8002c50:	687a      	ldr	r2, [r7, #4]
 8002c52:	6851      	ldr	r1, [r2, #4]
 8002c54:	687a      	ldr	r2, [r7, #4]
 8002c56:	6892      	ldr	r2, [r2, #8]
 8002c58:	4311      	orrs	r1, r2
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	68d2      	ldr	r2, [r2, #12]
 8002c5e:	4311      	orrs	r1, r2
 8002c60:	687a      	ldr	r2, [r7, #4]
 8002c62:	6912      	ldr	r2, [r2, #16]
 8002c64:	430a      	orrs	r2, r1
 8002c66:	6879      	ldr	r1, [r7, #4]
 8002c68:	7d09      	ldrb	r1, [r1, #20]
 8002c6a:	2901      	cmp	r1, #1
 8002c6c:	d102      	bne.n	8002c74 <HAL_OPAMP_Init+0x124>
 8002c6e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002c72:	e000      	b.n	8002c76 <HAL_OPAMP_Init+0x126>
 8002c74:	2100      	movs	r1, #0
 8002c76:	4311      	orrs	r1, r2
 8002c78:	687a      	ldr	r2, [r7, #4]
 8002c7a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002c7c:	4311      	orrs	r1, r2
 8002c7e:	687a      	ldr	r2, [r7, #4]
 8002c80:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002c82:	4311      	orrs	r1, r2
 8002c84:	687a      	ldr	r2, [r7, #4]
 8002c86:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002c88:	04d2      	lsls	r2, r2, #19
 8002c8a:	4311      	orrs	r1, r2
 8002c8c:	687a      	ldr	r2, [r7, #4]
 8002c8e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002c90:	0612      	lsls	r2, r2, #24
 8002c92:	4311      	orrs	r1, r2
 8002c94:	687a      	ldr	r2, [r7, #4]
 8002c96:	6812      	ldr	r2, [r2, #0]
 8002c98:	430b      	orrs	r3, r1
 8002c9a:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	699b      	ldr	r3, [r3, #24]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	db10      	blt.n	8002cc8 <HAL_OPAMP_Init+0x178>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	699b      	ldr	r3, [r3, #24]
 8002cac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	699a      	ldr	r2, [r3, #24]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	69db      	ldr	r3, [r3, #28]
 8002cb8:	431a      	orrs	r2, r3
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6a1b      	ldr	r3, [r3, #32]
 8002cbe:	431a      	orrs	r2, r3
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	430a      	orrs	r2, r1
 8002cc6:	619a      	str	r2, [r3, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d103      	bne.n	8002cdc <HAL_OPAMP_Init+0x18c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 8002cdc:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	3710      	adds	r7, #16
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	40021000 	.word	0x40021000
 8002cec:	e0003e11 	.word	0xe0003e11

08002cf0 <HAL_OPAMP_Start>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b085      	sub	sp, #20
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d102      	bne.n	8002d08 <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	73fb      	strb	r3, [r7, #15]
 8002d06:	e01d      	b.n	8002d44 <HAL_OPAMP_Start+0x54>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8002d0e:	b2db      	uxtb	r3, r3
 8002d10:	2b05      	cmp	r3, #5
 8002d12:	d102      	bne.n	8002d1a <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	73fb      	strb	r3, [r7, #15]
 8002d18:	e014      	b.n	8002d44 <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	2b01      	cmp	r3, #1
 8002d24:	d10c      	bne.n	8002d40 <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f042 0201 	orr.w	r2, r2, #1
 8002d34:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2204      	movs	r2, #4
 8002d3a:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 8002d3e:	e001      	b.n	8002d44 <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	73fb      	strb	r3, [r7, #15]
    }


  }
  return status;
 8002d44:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3714      	adds	r7, #20
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr
	...

08002d54 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b085      	sub	sp, #20
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d141      	bne.n	8002de6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002d62:	4b4b      	ldr	r3, [pc, #300]	@ (8002e90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002d6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d6e:	d131      	bne.n	8002dd4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002d70:	4b47      	ldr	r3, [pc, #284]	@ (8002e90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d76:	4a46      	ldr	r2, [pc, #280]	@ (8002e90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002d7c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d80:	4b43      	ldr	r3, [pc, #268]	@ (8002e90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002d88:	4a41      	ldr	r2, [pc, #260]	@ (8002e90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d8a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d8e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002d90:	4b40      	ldr	r3, [pc, #256]	@ (8002e94 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	2232      	movs	r2, #50	@ 0x32
 8002d96:	fb02 f303 	mul.w	r3, r2, r3
 8002d9a:	4a3f      	ldr	r2, [pc, #252]	@ (8002e98 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002d9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002da0:	0c9b      	lsrs	r3, r3, #18
 8002da2:	3301      	adds	r3, #1
 8002da4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002da6:	e002      	b.n	8002dae <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	3b01      	subs	r3, #1
 8002dac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002dae:	4b38      	ldr	r3, [pc, #224]	@ (8002e90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002db0:	695b      	ldr	r3, [r3, #20]
 8002db2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002db6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002dba:	d102      	bne.n	8002dc2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d1f2      	bne.n	8002da8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002dc2:	4b33      	ldr	r3, [pc, #204]	@ (8002e90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dc4:	695b      	ldr	r3, [r3, #20]
 8002dc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002dce:	d158      	bne.n	8002e82 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002dd0:	2303      	movs	r3, #3
 8002dd2:	e057      	b.n	8002e84 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002dd4:	4b2e      	ldr	r3, [pc, #184]	@ (8002e90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002dda:	4a2d      	ldr	r2, [pc, #180]	@ (8002e90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ddc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002de0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002de4:	e04d      	b.n	8002e82 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002dec:	d141      	bne.n	8002e72 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002dee:	4b28      	ldr	r3, [pc, #160]	@ (8002e90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002df6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002dfa:	d131      	bne.n	8002e60 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002dfc:	4b24      	ldr	r3, [pc, #144]	@ (8002e90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dfe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e02:	4a23      	ldr	r2, [pc, #140]	@ (8002e90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e08:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e0c:	4b20      	ldr	r3, [pc, #128]	@ (8002e90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002e14:	4a1e      	ldr	r2, [pc, #120]	@ (8002e90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e16:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e1a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002e1c:	4b1d      	ldr	r3, [pc, #116]	@ (8002e94 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	2232      	movs	r2, #50	@ 0x32
 8002e22:	fb02 f303 	mul.w	r3, r2, r3
 8002e26:	4a1c      	ldr	r2, [pc, #112]	@ (8002e98 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002e28:	fba2 2303 	umull	r2, r3, r2, r3
 8002e2c:	0c9b      	lsrs	r3, r3, #18
 8002e2e:	3301      	adds	r3, #1
 8002e30:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e32:	e002      	b.n	8002e3a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	3b01      	subs	r3, #1
 8002e38:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e3a:	4b15      	ldr	r3, [pc, #84]	@ (8002e90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e3c:	695b      	ldr	r3, [r3, #20]
 8002e3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e46:	d102      	bne.n	8002e4e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d1f2      	bne.n	8002e34 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002e4e:	4b10      	ldr	r3, [pc, #64]	@ (8002e90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e50:	695b      	ldr	r3, [r3, #20]
 8002e52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e5a:	d112      	bne.n	8002e82 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002e5c:	2303      	movs	r3, #3
 8002e5e:	e011      	b.n	8002e84 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002e60:	4b0b      	ldr	r3, [pc, #44]	@ (8002e90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e66:	4a0a      	ldr	r2, [pc, #40]	@ (8002e90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e6c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002e70:	e007      	b.n	8002e82 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002e72:	4b07      	ldr	r3, [pc, #28]	@ (8002e90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002e7a:	4a05      	ldr	r2, [pc, #20]	@ (8002e90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e7c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e80:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002e82:	2300      	movs	r3, #0
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	3714      	adds	r7, #20
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr
 8002e90:	40007000 	.word	0x40007000
 8002e94:	20000000 	.word	0x20000000
 8002e98:	431bde83 	.word	0x431bde83

08002e9c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002ea0:	4b05      	ldr	r3, [pc, #20]	@ (8002eb8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	4a04      	ldr	r2, [pc, #16]	@ (8002eb8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002ea6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002eaa:	6093      	str	r3, [r2, #8]
}
 8002eac:	bf00      	nop
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr
 8002eb6:	bf00      	nop
 8002eb8:	40007000 	.word	0x40007000

08002ebc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b088      	sub	sp, #32
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d101      	bne.n	8002ece <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e2fe      	b.n	80034cc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f003 0301 	and.w	r3, r3, #1
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d075      	beq.n	8002fc6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002eda:	4b97      	ldr	r3, [pc, #604]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	f003 030c 	and.w	r3, r3, #12
 8002ee2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ee4:	4b94      	ldr	r3, [pc, #592]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 8002ee6:	68db      	ldr	r3, [r3, #12]
 8002ee8:	f003 0303 	and.w	r3, r3, #3
 8002eec:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002eee:	69bb      	ldr	r3, [r7, #24]
 8002ef0:	2b0c      	cmp	r3, #12
 8002ef2:	d102      	bne.n	8002efa <HAL_RCC_OscConfig+0x3e>
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	2b03      	cmp	r3, #3
 8002ef8:	d002      	beq.n	8002f00 <HAL_RCC_OscConfig+0x44>
 8002efa:	69bb      	ldr	r3, [r7, #24]
 8002efc:	2b08      	cmp	r3, #8
 8002efe:	d10b      	bne.n	8002f18 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f00:	4b8d      	ldr	r3, [pc, #564]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d05b      	beq.n	8002fc4 <HAL_RCC_OscConfig+0x108>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d157      	bne.n	8002fc4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002f14:	2301      	movs	r3, #1
 8002f16:	e2d9      	b.n	80034cc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f20:	d106      	bne.n	8002f30 <HAL_RCC_OscConfig+0x74>
 8002f22:	4b85      	ldr	r3, [pc, #532]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a84      	ldr	r2, [pc, #528]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 8002f28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f2c:	6013      	str	r3, [r2, #0]
 8002f2e:	e01d      	b.n	8002f6c <HAL_RCC_OscConfig+0xb0>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f38:	d10c      	bne.n	8002f54 <HAL_RCC_OscConfig+0x98>
 8002f3a:	4b7f      	ldr	r3, [pc, #508]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a7e      	ldr	r2, [pc, #504]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 8002f40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f44:	6013      	str	r3, [r2, #0]
 8002f46:	4b7c      	ldr	r3, [pc, #496]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a7b      	ldr	r2, [pc, #492]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 8002f4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f50:	6013      	str	r3, [r2, #0]
 8002f52:	e00b      	b.n	8002f6c <HAL_RCC_OscConfig+0xb0>
 8002f54:	4b78      	ldr	r3, [pc, #480]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a77      	ldr	r2, [pc, #476]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 8002f5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f5e:	6013      	str	r3, [r2, #0]
 8002f60:	4b75      	ldr	r3, [pc, #468]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a74      	ldr	r2, [pc, #464]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 8002f66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d013      	beq.n	8002f9c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f74:	f7fe fd2e 	bl	80019d4 <HAL_GetTick>
 8002f78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f7a:	e008      	b.n	8002f8e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f7c:	f7fe fd2a 	bl	80019d4 <HAL_GetTick>
 8002f80:	4602      	mov	r2, r0
 8002f82:	693b      	ldr	r3, [r7, #16]
 8002f84:	1ad3      	subs	r3, r2, r3
 8002f86:	2b64      	cmp	r3, #100	@ 0x64
 8002f88:	d901      	bls.n	8002f8e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	e29e      	b.n	80034cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f8e:	4b6a      	ldr	r3, [pc, #424]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d0f0      	beq.n	8002f7c <HAL_RCC_OscConfig+0xc0>
 8002f9a:	e014      	b.n	8002fc6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f9c:	f7fe fd1a 	bl	80019d4 <HAL_GetTick>
 8002fa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002fa2:	e008      	b.n	8002fb6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fa4:	f7fe fd16 	bl	80019d4 <HAL_GetTick>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	2b64      	cmp	r3, #100	@ 0x64
 8002fb0:	d901      	bls.n	8002fb6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	e28a      	b.n	80034cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002fb6:	4b60      	ldr	r3, [pc, #384]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d1f0      	bne.n	8002fa4 <HAL_RCC_OscConfig+0xe8>
 8002fc2:	e000      	b.n	8002fc6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f003 0302 	and.w	r3, r3, #2
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d075      	beq.n	80030be <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fd2:	4b59      	ldr	r3, [pc, #356]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 8002fd4:	689b      	ldr	r3, [r3, #8]
 8002fd6:	f003 030c 	and.w	r3, r3, #12
 8002fda:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002fdc:	4b56      	ldr	r3, [pc, #344]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 8002fde:	68db      	ldr	r3, [r3, #12]
 8002fe0:	f003 0303 	and.w	r3, r3, #3
 8002fe4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002fe6:	69bb      	ldr	r3, [r7, #24]
 8002fe8:	2b0c      	cmp	r3, #12
 8002fea:	d102      	bne.n	8002ff2 <HAL_RCC_OscConfig+0x136>
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	2b02      	cmp	r3, #2
 8002ff0:	d002      	beq.n	8002ff8 <HAL_RCC_OscConfig+0x13c>
 8002ff2:	69bb      	ldr	r3, [r7, #24]
 8002ff4:	2b04      	cmp	r3, #4
 8002ff6:	d11f      	bne.n	8003038 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ff8:	4b4f      	ldr	r3, [pc, #316]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003000:	2b00      	cmp	r3, #0
 8003002:	d005      	beq.n	8003010 <HAL_RCC_OscConfig+0x154>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	68db      	ldr	r3, [r3, #12]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d101      	bne.n	8003010 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800300c:	2301      	movs	r3, #1
 800300e:	e25d      	b.n	80034cc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003010:	4b49      	ldr	r3, [pc, #292]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	691b      	ldr	r3, [r3, #16]
 800301c:	061b      	lsls	r3, r3, #24
 800301e:	4946      	ldr	r1, [pc, #280]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 8003020:	4313      	orrs	r3, r2
 8003022:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003024:	4b45      	ldr	r3, [pc, #276]	@ (800313c <HAL_RCC_OscConfig+0x280>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4618      	mov	r0, r3
 800302a:	f7fe fc87 	bl	800193c <HAL_InitTick>
 800302e:	4603      	mov	r3, r0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d043      	beq.n	80030bc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e249      	b.n	80034cc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	68db      	ldr	r3, [r3, #12]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d023      	beq.n	8003088 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003040:	4b3d      	ldr	r3, [pc, #244]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a3c      	ldr	r2, [pc, #240]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 8003046:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800304a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800304c:	f7fe fcc2 	bl	80019d4 <HAL_GetTick>
 8003050:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003052:	e008      	b.n	8003066 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003054:	f7fe fcbe 	bl	80019d4 <HAL_GetTick>
 8003058:	4602      	mov	r2, r0
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	2b02      	cmp	r3, #2
 8003060:	d901      	bls.n	8003066 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003062:	2303      	movs	r3, #3
 8003064:	e232      	b.n	80034cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003066:	4b34      	ldr	r3, [pc, #208]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800306e:	2b00      	cmp	r3, #0
 8003070:	d0f0      	beq.n	8003054 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003072:	4b31      	ldr	r3, [pc, #196]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	691b      	ldr	r3, [r3, #16]
 800307e:	061b      	lsls	r3, r3, #24
 8003080:	492d      	ldr	r1, [pc, #180]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 8003082:	4313      	orrs	r3, r2
 8003084:	604b      	str	r3, [r1, #4]
 8003086:	e01a      	b.n	80030be <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003088:	4b2b      	ldr	r3, [pc, #172]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a2a      	ldr	r2, [pc, #168]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 800308e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003092:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003094:	f7fe fc9e 	bl	80019d4 <HAL_GetTick>
 8003098:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800309a:	e008      	b.n	80030ae <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800309c:	f7fe fc9a 	bl	80019d4 <HAL_GetTick>
 80030a0:	4602      	mov	r2, r0
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	1ad3      	subs	r3, r2, r3
 80030a6:	2b02      	cmp	r3, #2
 80030a8:	d901      	bls.n	80030ae <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80030aa:	2303      	movs	r3, #3
 80030ac:	e20e      	b.n	80034cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80030ae:	4b22      	ldr	r3, [pc, #136]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d1f0      	bne.n	800309c <HAL_RCC_OscConfig+0x1e0>
 80030ba:	e000      	b.n	80030be <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80030bc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 0308 	and.w	r3, r3, #8
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d041      	beq.n	800314e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	695b      	ldr	r3, [r3, #20]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d01c      	beq.n	800310c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030d2:	4b19      	ldr	r3, [pc, #100]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 80030d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030d8:	4a17      	ldr	r2, [pc, #92]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 80030da:	f043 0301 	orr.w	r3, r3, #1
 80030de:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030e2:	f7fe fc77 	bl	80019d4 <HAL_GetTick>
 80030e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80030e8:	e008      	b.n	80030fc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030ea:	f7fe fc73 	bl	80019d4 <HAL_GetTick>
 80030ee:	4602      	mov	r2, r0
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	1ad3      	subs	r3, r2, r3
 80030f4:	2b02      	cmp	r3, #2
 80030f6:	d901      	bls.n	80030fc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80030f8:	2303      	movs	r3, #3
 80030fa:	e1e7      	b.n	80034cc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80030fc:	4b0e      	ldr	r3, [pc, #56]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 80030fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003102:	f003 0302 	and.w	r3, r3, #2
 8003106:	2b00      	cmp	r3, #0
 8003108:	d0ef      	beq.n	80030ea <HAL_RCC_OscConfig+0x22e>
 800310a:	e020      	b.n	800314e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800310c:	4b0a      	ldr	r3, [pc, #40]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 800310e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003112:	4a09      	ldr	r2, [pc, #36]	@ (8003138 <HAL_RCC_OscConfig+0x27c>)
 8003114:	f023 0301 	bic.w	r3, r3, #1
 8003118:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800311c:	f7fe fc5a 	bl	80019d4 <HAL_GetTick>
 8003120:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003122:	e00d      	b.n	8003140 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003124:	f7fe fc56 	bl	80019d4 <HAL_GetTick>
 8003128:	4602      	mov	r2, r0
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	2b02      	cmp	r3, #2
 8003130:	d906      	bls.n	8003140 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e1ca      	b.n	80034cc <HAL_RCC_OscConfig+0x610>
 8003136:	bf00      	nop
 8003138:	40021000 	.word	0x40021000
 800313c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003140:	4b8c      	ldr	r3, [pc, #560]	@ (8003374 <HAL_RCC_OscConfig+0x4b8>)
 8003142:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003146:	f003 0302 	and.w	r3, r3, #2
 800314a:	2b00      	cmp	r3, #0
 800314c:	d1ea      	bne.n	8003124 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0304 	and.w	r3, r3, #4
 8003156:	2b00      	cmp	r3, #0
 8003158:	f000 80a6 	beq.w	80032a8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800315c:	2300      	movs	r3, #0
 800315e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003160:	4b84      	ldr	r3, [pc, #528]	@ (8003374 <HAL_RCC_OscConfig+0x4b8>)
 8003162:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003164:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003168:	2b00      	cmp	r3, #0
 800316a:	d101      	bne.n	8003170 <HAL_RCC_OscConfig+0x2b4>
 800316c:	2301      	movs	r3, #1
 800316e:	e000      	b.n	8003172 <HAL_RCC_OscConfig+0x2b6>
 8003170:	2300      	movs	r3, #0
 8003172:	2b00      	cmp	r3, #0
 8003174:	d00d      	beq.n	8003192 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003176:	4b7f      	ldr	r3, [pc, #508]	@ (8003374 <HAL_RCC_OscConfig+0x4b8>)
 8003178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800317a:	4a7e      	ldr	r2, [pc, #504]	@ (8003374 <HAL_RCC_OscConfig+0x4b8>)
 800317c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003180:	6593      	str	r3, [r2, #88]	@ 0x58
 8003182:	4b7c      	ldr	r3, [pc, #496]	@ (8003374 <HAL_RCC_OscConfig+0x4b8>)
 8003184:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003186:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800318a:	60fb      	str	r3, [r7, #12]
 800318c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800318e:	2301      	movs	r3, #1
 8003190:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003192:	4b79      	ldr	r3, [pc, #484]	@ (8003378 <HAL_RCC_OscConfig+0x4bc>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800319a:	2b00      	cmp	r3, #0
 800319c:	d118      	bne.n	80031d0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800319e:	4b76      	ldr	r3, [pc, #472]	@ (8003378 <HAL_RCC_OscConfig+0x4bc>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a75      	ldr	r2, [pc, #468]	@ (8003378 <HAL_RCC_OscConfig+0x4bc>)
 80031a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031aa:	f7fe fc13 	bl	80019d4 <HAL_GetTick>
 80031ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80031b0:	e008      	b.n	80031c4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031b2:	f7fe fc0f 	bl	80019d4 <HAL_GetTick>
 80031b6:	4602      	mov	r2, r0
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	1ad3      	subs	r3, r2, r3
 80031bc:	2b02      	cmp	r3, #2
 80031be:	d901      	bls.n	80031c4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80031c0:	2303      	movs	r3, #3
 80031c2:	e183      	b.n	80034cc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80031c4:	4b6c      	ldr	r3, [pc, #432]	@ (8003378 <HAL_RCC_OscConfig+0x4bc>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d0f0      	beq.n	80031b2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	2b01      	cmp	r3, #1
 80031d6:	d108      	bne.n	80031ea <HAL_RCC_OscConfig+0x32e>
 80031d8:	4b66      	ldr	r3, [pc, #408]	@ (8003374 <HAL_RCC_OscConfig+0x4b8>)
 80031da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031de:	4a65      	ldr	r2, [pc, #404]	@ (8003374 <HAL_RCC_OscConfig+0x4b8>)
 80031e0:	f043 0301 	orr.w	r3, r3, #1
 80031e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80031e8:	e024      	b.n	8003234 <HAL_RCC_OscConfig+0x378>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	2b05      	cmp	r3, #5
 80031f0:	d110      	bne.n	8003214 <HAL_RCC_OscConfig+0x358>
 80031f2:	4b60      	ldr	r3, [pc, #384]	@ (8003374 <HAL_RCC_OscConfig+0x4b8>)
 80031f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031f8:	4a5e      	ldr	r2, [pc, #376]	@ (8003374 <HAL_RCC_OscConfig+0x4b8>)
 80031fa:	f043 0304 	orr.w	r3, r3, #4
 80031fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003202:	4b5c      	ldr	r3, [pc, #368]	@ (8003374 <HAL_RCC_OscConfig+0x4b8>)
 8003204:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003208:	4a5a      	ldr	r2, [pc, #360]	@ (8003374 <HAL_RCC_OscConfig+0x4b8>)
 800320a:	f043 0301 	orr.w	r3, r3, #1
 800320e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003212:	e00f      	b.n	8003234 <HAL_RCC_OscConfig+0x378>
 8003214:	4b57      	ldr	r3, [pc, #348]	@ (8003374 <HAL_RCC_OscConfig+0x4b8>)
 8003216:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800321a:	4a56      	ldr	r2, [pc, #344]	@ (8003374 <HAL_RCC_OscConfig+0x4b8>)
 800321c:	f023 0301 	bic.w	r3, r3, #1
 8003220:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003224:	4b53      	ldr	r3, [pc, #332]	@ (8003374 <HAL_RCC_OscConfig+0x4b8>)
 8003226:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800322a:	4a52      	ldr	r2, [pc, #328]	@ (8003374 <HAL_RCC_OscConfig+0x4b8>)
 800322c:	f023 0304 	bic.w	r3, r3, #4
 8003230:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d016      	beq.n	800326a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800323c:	f7fe fbca 	bl	80019d4 <HAL_GetTick>
 8003240:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003242:	e00a      	b.n	800325a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003244:	f7fe fbc6 	bl	80019d4 <HAL_GetTick>
 8003248:	4602      	mov	r2, r0
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003252:	4293      	cmp	r3, r2
 8003254:	d901      	bls.n	800325a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e138      	b.n	80034cc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800325a:	4b46      	ldr	r3, [pc, #280]	@ (8003374 <HAL_RCC_OscConfig+0x4b8>)
 800325c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003260:	f003 0302 	and.w	r3, r3, #2
 8003264:	2b00      	cmp	r3, #0
 8003266:	d0ed      	beq.n	8003244 <HAL_RCC_OscConfig+0x388>
 8003268:	e015      	b.n	8003296 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800326a:	f7fe fbb3 	bl	80019d4 <HAL_GetTick>
 800326e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003270:	e00a      	b.n	8003288 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003272:	f7fe fbaf 	bl	80019d4 <HAL_GetTick>
 8003276:	4602      	mov	r2, r0
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	1ad3      	subs	r3, r2, r3
 800327c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003280:	4293      	cmp	r3, r2
 8003282:	d901      	bls.n	8003288 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003284:	2303      	movs	r3, #3
 8003286:	e121      	b.n	80034cc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003288:	4b3a      	ldr	r3, [pc, #232]	@ (8003374 <HAL_RCC_OscConfig+0x4b8>)
 800328a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800328e:	f003 0302 	and.w	r3, r3, #2
 8003292:	2b00      	cmp	r3, #0
 8003294:	d1ed      	bne.n	8003272 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003296:	7ffb      	ldrb	r3, [r7, #31]
 8003298:	2b01      	cmp	r3, #1
 800329a:	d105      	bne.n	80032a8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800329c:	4b35      	ldr	r3, [pc, #212]	@ (8003374 <HAL_RCC_OscConfig+0x4b8>)
 800329e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032a0:	4a34      	ldr	r2, [pc, #208]	@ (8003374 <HAL_RCC_OscConfig+0x4b8>)
 80032a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032a6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f003 0320 	and.w	r3, r3, #32
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d03c      	beq.n	800332e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	699b      	ldr	r3, [r3, #24]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d01c      	beq.n	80032f6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80032bc:	4b2d      	ldr	r3, [pc, #180]	@ (8003374 <HAL_RCC_OscConfig+0x4b8>)
 80032be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80032c2:	4a2c      	ldr	r2, [pc, #176]	@ (8003374 <HAL_RCC_OscConfig+0x4b8>)
 80032c4:	f043 0301 	orr.w	r3, r3, #1
 80032c8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032cc:	f7fe fb82 	bl	80019d4 <HAL_GetTick>
 80032d0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80032d2:	e008      	b.n	80032e6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80032d4:	f7fe fb7e 	bl	80019d4 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d901      	bls.n	80032e6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	e0f2      	b.n	80034cc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80032e6:	4b23      	ldr	r3, [pc, #140]	@ (8003374 <HAL_RCC_OscConfig+0x4b8>)
 80032e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80032ec:	f003 0302 	and.w	r3, r3, #2
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d0ef      	beq.n	80032d4 <HAL_RCC_OscConfig+0x418>
 80032f4:	e01b      	b.n	800332e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80032f6:	4b1f      	ldr	r3, [pc, #124]	@ (8003374 <HAL_RCC_OscConfig+0x4b8>)
 80032f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80032fc:	4a1d      	ldr	r2, [pc, #116]	@ (8003374 <HAL_RCC_OscConfig+0x4b8>)
 80032fe:	f023 0301 	bic.w	r3, r3, #1
 8003302:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003306:	f7fe fb65 	bl	80019d4 <HAL_GetTick>
 800330a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800330c:	e008      	b.n	8003320 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800330e:	f7fe fb61 	bl	80019d4 <HAL_GetTick>
 8003312:	4602      	mov	r2, r0
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	2b02      	cmp	r3, #2
 800331a:	d901      	bls.n	8003320 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	e0d5      	b.n	80034cc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003320:	4b14      	ldr	r3, [pc, #80]	@ (8003374 <HAL_RCC_OscConfig+0x4b8>)
 8003322:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003326:	f003 0302 	and.w	r3, r3, #2
 800332a:	2b00      	cmp	r3, #0
 800332c:	d1ef      	bne.n	800330e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	69db      	ldr	r3, [r3, #28]
 8003332:	2b00      	cmp	r3, #0
 8003334:	f000 80c9 	beq.w	80034ca <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003338:	4b0e      	ldr	r3, [pc, #56]	@ (8003374 <HAL_RCC_OscConfig+0x4b8>)
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	f003 030c 	and.w	r3, r3, #12
 8003340:	2b0c      	cmp	r3, #12
 8003342:	f000 8083 	beq.w	800344c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	69db      	ldr	r3, [r3, #28]
 800334a:	2b02      	cmp	r3, #2
 800334c:	d15e      	bne.n	800340c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800334e:	4b09      	ldr	r3, [pc, #36]	@ (8003374 <HAL_RCC_OscConfig+0x4b8>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a08      	ldr	r2, [pc, #32]	@ (8003374 <HAL_RCC_OscConfig+0x4b8>)
 8003354:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003358:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800335a:	f7fe fb3b 	bl	80019d4 <HAL_GetTick>
 800335e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003360:	e00c      	b.n	800337c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003362:	f7fe fb37 	bl	80019d4 <HAL_GetTick>
 8003366:	4602      	mov	r2, r0
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	1ad3      	subs	r3, r2, r3
 800336c:	2b02      	cmp	r3, #2
 800336e:	d905      	bls.n	800337c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003370:	2303      	movs	r3, #3
 8003372:	e0ab      	b.n	80034cc <HAL_RCC_OscConfig+0x610>
 8003374:	40021000 	.word	0x40021000
 8003378:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800337c:	4b55      	ldr	r3, [pc, #340]	@ (80034d4 <HAL_RCC_OscConfig+0x618>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003384:	2b00      	cmp	r3, #0
 8003386:	d1ec      	bne.n	8003362 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003388:	4b52      	ldr	r3, [pc, #328]	@ (80034d4 <HAL_RCC_OscConfig+0x618>)
 800338a:	68da      	ldr	r2, [r3, #12]
 800338c:	4b52      	ldr	r3, [pc, #328]	@ (80034d8 <HAL_RCC_OscConfig+0x61c>)
 800338e:	4013      	ands	r3, r2
 8003390:	687a      	ldr	r2, [r7, #4]
 8003392:	6a11      	ldr	r1, [r2, #32]
 8003394:	687a      	ldr	r2, [r7, #4]
 8003396:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003398:	3a01      	subs	r2, #1
 800339a:	0112      	lsls	r2, r2, #4
 800339c:	4311      	orrs	r1, r2
 800339e:	687a      	ldr	r2, [r7, #4]
 80033a0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80033a2:	0212      	lsls	r2, r2, #8
 80033a4:	4311      	orrs	r1, r2
 80033a6:	687a      	ldr	r2, [r7, #4]
 80033a8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80033aa:	0852      	lsrs	r2, r2, #1
 80033ac:	3a01      	subs	r2, #1
 80033ae:	0552      	lsls	r2, r2, #21
 80033b0:	4311      	orrs	r1, r2
 80033b2:	687a      	ldr	r2, [r7, #4]
 80033b4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80033b6:	0852      	lsrs	r2, r2, #1
 80033b8:	3a01      	subs	r2, #1
 80033ba:	0652      	lsls	r2, r2, #25
 80033bc:	4311      	orrs	r1, r2
 80033be:	687a      	ldr	r2, [r7, #4]
 80033c0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80033c2:	06d2      	lsls	r2, r2, #27
 80033c4:	430a      	orrs	r2, r1
 80033c6:	4943      	ldr	r1, [pc, #268]	@ (80034d4 <HAL_RCC_OscConfig+0x618>)
 80033c8:	4313      	orrs	r3, r2
 80033ca:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033cc:	4b41      	ldr	r3, [pc, #260]	@ (80034d4 <HAL_RCC_OscConfig+0x618>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a40      	ldr	r2, [pc, #256]	@ (80034d4 <HAL_RCC_OscConfig+0x618>)
 80033d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80033d6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80033d8:	4b3e      	ldr	r3, [pc, #248]	@ (80034d4 <HAL_RCC_OscConfig+0x618>)
 80033da:	68db      	ldr	r3, [r3, #12]
 80033dc:	4a3d      	ldr	r2, [pc, #244]	@ (80034d4 <HAL_RCC_OscConfig+0x618>)
 80033de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80033e2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033e4:	f7fe faf6 	bl	80019d4 <HAL_GetTick>
 80033e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033ea:	e008      	b.n	80033fe <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033ec:	f7fe faf2 	bl	80019d4 <HAL_GetTick>
 80033f0:	4602      	mov	r2, r0
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	2b02      	cmp	r3, #2
 80033f8:	d901      	bls.n	80033fe <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80033fa:	2303      	movs	r3, #3
 80033fc:	e066      	b.n	80034cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033fe:	4b35      	ldr	r3, [pc, #212]	@ (80034d4 <HAL_RCC_OscConfig+0x618>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003406:	2b00      	cmp	r3, #0
 8003408:	d0f0      	beq.n	80033ec <HAL_RCC_OscConfig+0x530>
 800340a:	e05e      	b.n	80034ca <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800340c:	4b31      	ldr	r3, [pc, #196]	@ (80034d4 <HAL_RCC_OscConfig+0x618>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a30      	ldr	r2, [pc, #192]	@ (80034d4 <HAL_RCC_OscConfig+0x618>)
 8003412:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003416:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003418:	f7fe fadc 	bl	80019d4 <HAL_GetTick>
 800341c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800341e:	e008      	b.n	8003432 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003420:	f7fe fad8 	bl	80019d4 <HAL_GetTick>
 8003424:	4602      	mov	r2, r0
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	1ad3      	subs	r3, r2, r3
 800342a:	2b02      	cmp	r3, #2
 800342c:	d901      	bls.n	8003432 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800342e:	2303      	movs	r3, #3
 8003430:	e04c      	b.n	80034cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003432:	4b28      	ldr	r3, [pc, #160]	@ (80034d4 <HAL_RCC_OscConfig+0x618>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800343a:	2b00      	cmp	r3, #0
 800343c:	d1f0      	bne.n	8003420 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800343e:	4b25      	ldr	r3, [pc, #148]	@ (80034d4 <HAL_RCC_OscConfig+0x618>)
 8003440:	68da      	ldr	r2, [r3, #12]
 8003442:	4924      	ldr	r1, [pc, #144]	@ (80034d4 <HAL_RCC_OscConfig+0x618>)
 8003444:	4b25      	ldr	r3, [pc, #148]	@ (80034dc <HAL_RCC_OscConfig+0x620>)
 8003446:	4013      	ands	r3, r2
 8003448:	60cb      	str	r3, [r1, #12]
 800344a:	e03e      	b.n	80034ca <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	69db      	ldr	r3, [r3, #28]
 8003450:	2b01      	cmp	r3, #1
 8003452:	d101      	bne.n	8003458 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	e039      	b.n	80034cc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003458:	4b1e      	ldr	r3, [pc, #120]	@ (80034d4 <HAL_RCC_OscConfig+0x618>)
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	f003 0203 	and.w	r2, r3, #3
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6a1b      	ldr	r3, [r3, #32]
 8003468:	429a      	cmp	r2, r3
 800346a:	d12c      	bne.n	80034c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003476:	3b01      	subs	r3, #1
 8003478:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800347a:	429a      	cmp	r2, r3
 800347c:	d123      	bne.n	80034c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003488:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800348a:	429a      	cmp	r2, r3
 800348c:	d11b      	bne.n	80034c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003498:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800349a:	429a      	cmp	r2, r3
 800349c:	d113      	bne.n	80034c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034a8:	085b      	lsrs	r3, r3, #1
 80034aa:	3b01      	subs	r3, #1
 80034ac:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80034ae:	429a      	cmp	r2, r3
 80034b0:	d109      	bne.n	80034c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034bc:	085b      	lsrs	r3, r3, #1
 80034be:	3b01      	subs	r3, #1
 80034c0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d001      	beq.n	80034ca <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e000      	b.n	80034cc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80034ca:	2300      	movs	r3, #0
}
 80034cc:	4618      	mov	r0, r3
 80034ce:	3720      	adds	r7, #32
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}
 80034d4:	40021000 	.word	0x40021000
 80034d8:	019f800c 	.word	0x019f800c
 80034dc:	feeefffc 	.word	0xfeeefffc

080034e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b086      	sub	sp, #24
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
 80034e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80034ea:	2300      	movs	r3, #0
 80034ec:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d101      	bne.n	80034f8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	e11e      	b.n	8003736 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80034f8:	4b91      	ldr	r3, [pc, #580]	@ (8003740 <HAL_RCC_ClockConfig+0x260>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 030f 	and.w	r3, r3, #15
 8003500:	683a      	ldr	r2, [r7, #0]
 8003502:	429a      	cmp	r2, r3
 8003504:	d910      	bls.n	8003528 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003506:	4b8e      	ldr	r3, [pc, #568]	@ (8003740 <HAL_RCC_ClockConfig+0x260>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f023 020f 	bic.w	r2, r3, #15
 800350e:	498c      	ldr	r1, [pc, #560]	@ (8003740 <HAL_RCC_ClockConfig+0x260>)
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	4313      	orrs	r3, r2
 8003514:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003516:	4b8a      	ldr	r3, [pc, #552]	@ (8003740 <HAL_RCC_ClockConfig+0x260>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 030f 	and.w	r3, r3, #15
 800351e:	683a      	ldr	r2, [r7, #0]
 8003520:	429a      	cmp	r2, r3
 8003522:	d001      	beq.n	8003528 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	e106      	b.n	8003736 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f003 0301 	and.w	r3, r3, #1
 8003530:	2b00      	cmp	r3, #0
 8003532:	d073      	beq.n	800361c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	2b03      	cmp	r3, #3
 800353a:	d129      	bne.n	8003590 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800353c:	4b81      	ldr	r3, [pc, #516]	@ (8003744 <HAL_RCC_ClockConfig+0x264>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003544:	2b00      	cmp	r3, #0
 8003546:	d101      	bne.n	800354c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	e0f4      	b.n	8003736 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800354c:	f000 f9b8 	bl	80038c0 <RCC_GetSysClockFreqFromPLLSource>
 8003550:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003552:	693b      	ldr	r3, [r7, #16]
 8003554:	4a7c      	ldr	r2, [pc, #496]	@ (8003748 <HAL_RCC_ClockConfig+0x268>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d93f      	bls.n	80035da <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800355a:	4b7a      	ldr	r3, [pc, #488]	@ (8003744 <HAL_RCC_ClockConfig+0x264>)
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d009      	beq.n	800357a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800356e:	2b00      	cmp	r3, #0
 8003570:	d033      	beq.n	80035da <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003576:	2b00      	cmp	r3, #0
 8003578:	d12f      	bne.n	80035da <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800357a:	4b72      	ldr	r3, [pc, #456]	@ (8003744 <HAL_RCC_ClockConfig+0x264>)
 800357c:	689b      	ldr	r3, [r3, #8]
 800357e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003582:	4a70      	ldr	r2, [pc, #448]	@ (8003744 <HAL_RCC_ClockConfig+0x264>)
 8003584:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003588:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800358a:	2380      	movs	r3, #128	@ 0x80
 800358c:	617b      	str	r3, [r7, #20]
 800358e:	e024      	b.n	80035da <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	2b02      	cmp	r3, #2
 8003596:	d107      	bne.n	80035a8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003598:	4b6a      	ldr	r3, [pc, #424]	@ (8003744 <HAL_RCC_ClockConfig+0x264>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d109      	bne.n	80035b8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80035a4:	2301      	movs	r3, #1
 80035a6:	e0c6      	b.n	8003736 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035a8:	4b66      	ldr	r3, [pc, #408]	@ (8003744 <HAL_RCC_ClockConfig+0x264>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d101      	bne.n	80035b8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	e0be      	b.n	8003736 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80035b8:	f000 f914 	bl	80037e4 <HAL_RCC_GetSysClockFreq>
 80035bc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	4a61      	ldr	r2, [pc, #388]	@ (8003748 <HAL_RCC_ClockConfig+0x268>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d909      	bls.n	80035da <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80035c6:	4b5f      	ldr	r3, [pc, #380]	@ (8003744 <HAL_RCC_ClockConfig+0x264>)
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80035ce:	4a5d      	ldr	r2, [pc, #372]	@ (8003744 <HAL_RCC_ClockConfig+0x264>)
 80035d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80035d4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80035d6:	2380      	movs	r3, #128	@ 0x80
 80035d8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80035da:	4b5a      	ldr	r3, [pc, #360]	@ (8003744 <HAL_RCC_ClockConfig+0x264>)
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	f023 0203 	bic.w	r2, r3, #3
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	4957      	ldr	r1, [pc, #348]	@ (8003744 <HAL_RCC_ClockConfig+0x264>)
 80035e8:	4313      	orrs	r3, r2
 80035ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035ec:	f7fe f9f2 	bl	80019d4 <HAL_GetTick>
 80035f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035f2:	e00a      	b.n	800360a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035f4:	f7fe f9ee 	bl	80019d4 <HAL_GetTick>
 80035f8:	4602      	mov	r2, r0
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	1ad3      	subs	r3, r2, r3
 80035fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003602:	4293      	cmp	r3, r2
 8003604:	d901      	bls.n	800360a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003606:	2303      	movs	r3, #3
 8003608:	e095      	b.n	8003736 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800360a:	4b4e      	ldr	r3, [pc, #312]	@ (8003744 <HAL_RCC_ClockConfig+0x264>)
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	f003 020c 	and.w	r2, r3, #12
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	429a      	cmp	r2, r3
 800361a:	d1eb      	bne.n	80035f4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 0302 	and.w	r3, r3, #2
 8003624:	2b00      	cmp	r3, #0
 8003626:	d023      	beq.n	8003670 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f003 0304 	and.w	r3, r3, #4
 8003630:	2b00      	cmp	r3, #0
 8003632:	d005      	beq.n	8003640 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003634:	4b43      	ldr	r3, [pc, #268]	@ (8003744 <HAL_RCC_ClockConfig+0x264>)
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	4a42      	ldr	r2, [pc, #264]	@ (8003744 <HAL_RCC_ClockConfig+0x264>)
 800363a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800363e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f003 0308 	and.w	r3, r3, #8
 8003648:	2b00      	cmp	r3, #0
 800364a:	d007      	beq.n	800365c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800364c:	4b3d      	ldr	r3, [pc, #244]	@ (8003744 <HAL_RCC_ClockConfig+0x264>)
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003654:	4a3b      	ldr	r2, [pc, #236]	@ (8003744 <HAL_RCC_ClockConfig+0x264>)
 8003656:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800365a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800365c:	4b39      	ldr	r3, [pc, #228]	@ (8003744 <HAL_RCC_ClockConfig+0x264>)
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	4936      	ldr	r1, [pc, #216]	@ (8003744 <HAL_RCC_ClockConfig+0x264>)
 800366a:	4313      	orrs	r3, r2
 800366c:	608b      	str	r3, [r1, #8]
 800366e:	e008      	b.n	8003682 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	2b80      	cmp	r3, #128	@ 0x80
 8003674:	d105      	bne.n	8003682 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003676:	4b33      	ldr	r3, [pc, #204]	@ (8003744 <HAL_RCC_ClockConfig+0x264>)
 8003678:	689b      	ldr	r3, [r3, #8]
 800367a:	4a32      	ldr	r2, [pc, #200]	@ (8003744 <HAL_RCC_ClockConfig+0x264>)
 800367c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003680:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003682:	4b2f      	ldr	r3, [pc, #188]	@ (8003740 <HAL_RCC_ClockConfig+0x260>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f003 030f 	and.w	r3, r3, #15
 800368a:	683a      	ldr	r2, [r7, #0]
 800368c:	429a      	cmp	r2, r3
 800368e:	d21d      	bcs.n	80036cc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003690:	4b2b      	ldr	r3, [pc, #172]	@ (8003740 <HAL_RCC_ClockConfig+0x260>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f023 020f 	bic.w	r2, r3, #15
 8003698:	4929      	ldr	r1, [pc, #164]	@ (8003740 <HAL_RCC_ClockConfig+0x260>)
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	4313      	orrs	r3, r2
 800369e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80036a0:	f7fe f998 	bl	80019d4 <HAL_GetTick>
 80036a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036a6:	e00a      	b.n	80036be <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036a8:	f7fe f994 	bl	80019d4 <HAL_GetTick>
 80036ac:	4602      	mov	r2, r0
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	1ad3      	subs	r3, r2, r3
 80036b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d901      	bls.n	80036be <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80036ba:	2303      	movs	r3, #3
 80036bc:	e03b      	b.n	8003736 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036be:	4b20      	ldr	r3, [pc, #128]	@ (8003740 <HAL_RCC_ClockConfig+0x260>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 030f 	and.w	r3, r3, #15
 80036c6:	683a      	ldr	r2, [r7, #0]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d1ed      	bne.n	80036a8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f003 0304 	and.w	r3, r3, #4
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d008      	beq.n	80036ea <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036d8:	4b1a      	ldr	r3, [pc, #104]	@ (8003744 <HAL_RCC_ClockConfig+0x264>)
 80036da:	689b      	ldr	r3, [r3, #8]
 80036dc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	68db      	ldr	r3, [r3, #12]
 80036e4:	4917      	ldr	r1, [pc, #92]	@ (8003744 <HAL_RCC_ClockConfig+0x264>)
 80036e6:	4313      	orrs	r3, r2
 80036e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 0308 	and.w	r3, r3, #8
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d009      	beq.n	800370a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80036f6:	4b13      	ldr	r3, [pc, #76]	@ (8003744 <HAL_RCC_ClockConfig+0x264>)
 80036f8:	689b      	ldr	r3, [r3, #8]
 80036fa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	691b      	ldr	r3, [r3, #16]
 8003702:	00db      	lsls	r3, r3, #3
 8003704:	490f      	ldr	r1, [pc, #60]	@ (8003744 <HAL_RCC_ClockConfig+0x264>)
 8003706:	4313      	orrs	r3, r2
 8003708:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800370a:	f000 f86b 	bl	80037e4 <HAL_RCC_GetSysClockFreq>
 800370e:	4602      	mov	r2, r0
 8003710:	4b0c      	ldr	r3, [pc, #48]	@ (8003744 <HAL_RCC_ClockConfig+0x264>)
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	091b      	lsrs	r3, r3, #4
 8003716:	f003 030f 	and.w	r3, r3, #15
 800371a:	490c      	ldr	r1, [pc, #48]	@ (800374c <HAL_RCC_ClockConfig+0x26c>)
 800371c:	5ccb      	ldrb	r3, [r1, r3]
 800371e:	f003 031f 	and.w	r3, r3, #31
 8003722:	fa22 f303 	lsr.w	r3, r2, r3
 8003726:	4a0a      	ldr	r2, [pc, #40]	@ (8003750 <HAL_RCC_ClockConfig+0x270>)
 8003728:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800372a:	4b0a      	ldr	r3, [pc, #40]	@ (8003754 <HAL_RCC_ClockConfig+0x274>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4618      	mov	r0, r3
 8003730:	f7fe f904 	bl	800193c <HAL_InitTick>
 8003734:	4603      	mov	r3, r0
}
 8003736:	4618      	mov	r0, r3
 8003738:	3718      	adds	r7, #24
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}
 800373e:	bf00      	nop
 8003740:	40022000 	.word	0x40022000
 8003744:	40021000 	.word	0x40021000
 8003748:	04c4b400 	.word	0x04c4b400
 800374c:	0800414c 	.word	0x0800414c
 8003750:	20000000 	.word	0x20000000
 8003754:	20000004 	.word	0x20000004

08003758 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b08c      	sub	sp, #48	@ 0x30
 800375c:	af00      	add	r7, sp, #0
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));

  /* Common GPIO init parameters */
  gpio_initstruct.Mode      = GPIO_MODE_AF_PP;
 8003764:	2302      	movs	r3, #2
 8003766:	617b      	str	r3, [r7, #20]
  gpio_initstruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8003768:	2303      	movs	r3, #3
 800376a:	61fb      	str	r3, [r7, #28]
  gpio_initstruct.Pull      = GPIO_NOPULL;
 800376c:	2300      	movs	r3, #0
 800376e:	61bb      	str	r3, [r7, #24]

  /* Get MCOx selection */
  mcoindex = RCC_MCOx & RCC_MCO_INDEX_MASK;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003776:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get MCOx GPIO Port */
  mco_gpio_port = (GPIO_TypeDef *) RCC_GET_MCO_GPIO_PORT(RCC_MCOx);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	0c1b      	lsrs	r3, r3, #16
 800377c:	f003 030f 	and.w	r3, r3, #15
 8003780:	f503 1390 	add.w	r3, r3, #1179648	@ 0x120000
 8003784:	029b      	lsls	r3, r3, #10
 8003786:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* MCOx Clock Enable */
  mco_gpio_index = RCC_GET_MCO_GPIO_INDEX(RCC_MCOx);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	0c1b      	lsrs	r3, r3, #16
 800378c:	f003 030f 	and.w	r3, r3, #15
 8003790:	627b      	str	r3, [r7, #36]	@ 0x24
  SET_BIT(RCC->AHB2ENR, (1UL << mco_gpio_index ));
 8003792:	4b13      	ldr	r3, [pc, #76]	@ (80037e0 <HAL_RCC_MCOConfig+0x88>)
 8003794:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003796:	2101      	movs	r1, #1
 8003798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800379a:	fa01 f303 	lsl.w	r3, r1, r3
 800379e:	4910      	ldr	r1, [pc, #64]	@ (80037e0 <HAL_RCC_MCOConfig+0x88>)
 80037a0:	4313      	orrs	r3, r2
 80037a2:	64cb      	str	r3, [r1, #76]	@ 0x4c

  /* Configure the MCOx pin in alternate function mode */
  gpio_initstruct.Pin = RCC_GET_MCO_GPIO_PIN(RCC_MCOx);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	b29b      	uxth	r3, r3
 80037a8:	613b      	str	r3, [r7, #16]
  gpio_initstruct.Alternate = RCC_GET_MCO_GPIO_AF(RCC_MCOx);
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	0d1b      	lsrs	r3, r3, #20
 80037ae:	b2db      	uxtb	r3, r3
 80037b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(mco_gpio_port, &gpio_initstruct);
 80037b2:	f107 0310 	add.w	r3, r7, #16
 80037b6:	4619      	mov	r1, r3
 80037b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80037ba:	f7ff f82f 	bl	800281c <HAL_GPIO_Init>

   if (mcoindex == RCC_MCO1_INDEX)
 80037be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d109      	bne.n	80037d8 <HAL_RCC_MCOConfig+0x80>
  {
    assert_param(IS_RCC_MCODIV(RCC_MCODiv));
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
    /* Mask MCOSEL[] and MCOPRE[] bits then set MCO clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv));
 80037c4:	4b06      	ldr	r3, [pc, #24]	@ (80037e0 <HAL_RCC_MCOConfig+0x88>)
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80037cc:	68b9      	ldr	r1, [r7, #8]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	430b      	orrs	r3, r1
 80037d2:	4903      	ldr	r1, [pc, #12]	@ (80037e0 <HAL_RCC_MCOConfig+0x88>)
 80037d4:	4313      	orrs	r3, r2
 80037d6:	608b      	str	r3, [r1, #8]
  }
}
 80037d8:	bf00      	nop
 80037da:	3730      	adds	r7, #48	@ 0x30
 80037dc:	46bd      	mov	sp, r7
 80037de:	bd80      	pop	{r7, pc}
 80037e0:	40021000 	.word	0x40021000

080037e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b087      	sub	sp, #28
 80037e8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80037ea:	4b2c      	ldr	r3, [pc, #176]	@ (800389c <HAL_RCC_GetSysClockFreq+0xb8>)
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	f003 030c 	and.w	r3, r3, #12
 80037f2:	2b04      	cmp	r3, #4
 80037f4:	d102      	bne.n	80037fc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80037f6:	4b2a      	ldr	r3, [pc, #168]	@ (80038a0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80037f8:	613b      	str	r3, [r7, #16]
 80037fa:	e047      	b.n	800388c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80037fc:	4b27      	ldr	r3, [pc, #156]	@ (800389c <HAL_RCC_GetSysClockFreq+0xb8>)
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	f003 030c 	and.w	r3, r3, #12
 8003804:	2b08      	cmp	r3, #8
 8003806:	d102      	bne.n	800380e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003808:	4b26      	ldr	r3, [pc, #152]	@ (80038a4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800380a:	613b      	str	r3, [r7, #16]
 800380c:	e03e      	b.n	800388c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800380e:	4b23      	ldr	r3, [pc, #140]	@ (800389c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	f003 030c 	and.w	r3, r3, #12
 8003816:	2b0c      	cmp	r3, #12
 8003818:	d136      	bne.n	8003888 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800381a:	4b20      	ldr	r3, [pc, #128]	@ (800389c <HAL_RCC_GetSysClockFreq+0xb8>)
 800381c:	68db      	ldr	r3, [r3, #12]
 800381e:	f003 0303 	and.w	r3, r3, #3
 8003822:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003824:	4b1d      	ldr	r3, [pc, #116]	@ (800389c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003826:	68db      	ldr	r3, [r3, #12]
 8003828:	091b      	lsrs	r3, r3, #4
 800382a:	f003 030f 	and.w	r3, r3, #15
 800382e:	3301      	adds	r3, #1
 8003830:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2b03      	cmp	r3, #3
 8003836:	d10c      	bne.n	8003852 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003838:	4a1a      	ldr	r2, [pc, #104]	@ (80038a4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003840:	4a16      	ldr	r2, [pc, #88]	@ (800389c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003842:	68d2      	ldr	r2, [r2, #12]
 8003844:	0a12      	lsrs	r2, r2, #8
 8003846:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800384a:	fb02 f303 	mul.w	r3, r2, r3
 800384e:	617b      	str	r3, [r7, #20]
      break;
 8003850:	e00c      	b.n	800386c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003852:	4a13      	ldr	r2, [pc, #76]	@ (80038a0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	fbb2 f3f3 	udiv	r3, r2, r3
 800385a:	4a10      	ldr	r2, [pc, #64]	@ (800389c <HAL_RCC_GetSysClockFreq+0xb8>)
 800385c:	68d2      	ldr	r2, [r2, #12]
 800385e:	0a12      	lsrs	r2, r2, #8
 8003860:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003864:	fb02 f303 	mul.w	r3, r2, r3
 8003868:	617b      	str	r3, [r7, #20]
      break;
 800386a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800386c:	4b0b      	ldr	r3, [pc, #44]	@ (800389c <HAL_RCC_GetSysClockFreq+0xb8>)
 800386e:	68db      	ldr	r3, [r3, #12]
 8003870:	0e5b      	lsrs	r3, r3, #25
 8003872:	f003 0303 	and.w	r3, r3, #3
 8003876:	3301      	adds	r3, #1
 8003878:	005b      	lsls	r3, r3, #1
 800387a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800387c:	697a      	ldr	r2, [r7, #20]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	fbb2 f3f3 	udiv	r3, r2, r3
 8003884:	613b      	str	r3, [r7, #16]
 8003886:	e001      	b.n	800388c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003888:	2300      	movs	r3, #0
 800388a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800388c:	693b      	ldr	r3, [r7, #16]
}
 800388e:	4618      	mov	r0, r3
 8003890:	371c      	adds	r7, #28
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr
 800389a:	bf00      	nop
 800389c:	40021000 	.word	0x40021000
 80038a0:	00f42400 	.word	0x00f42400
 80038a4:	017d7840 	.word	0x017d7840

080038a8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038a8:	b480      	push	{r7}
 80038aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038ac:	4b03      	ldr	r3, [pc, #12]	@ (80038bc <HAL_RCC_GetHCLKFreq+0x14>)
 80038ae:	681b      	ldr	r3, [r3, #0]
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr
 80038ba:	bf00      	nop
 80038bc:	20000000 	.word	0x20000000

080038c0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80038c0:	b480      	push	{r7}
 80038c2:	b087      	sub	sp, #28
 80038c4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80038c6:	4b1e      	ldr	r3, [pc, #120]	@ (8003940 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80038c8:	68db      	ldr	r3, [r3, #12]
 80038ca:	f003 0303 	and.w	r3, r3, #3
 80038ce:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80038d0:	4b1b      	ldr	r3, [pc, #108]	@ (8003940 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80038d2:	68db      	ldr	r3, [r3, #12]
 80038d4:	091b      	lsrs	r3, r3, #4
 80038d6:	f003 030f 	and.w	r3, r3, #15
 80038da:	3301      	adds	r3, #1
 80038dc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	2b03      	cmp	r3, #3
 80038e2:	d10c      	bne.n	80038fe <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80038e4:	4a17      	ldr	r2, [pc, #92]	@ (8003944 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80038ec:	4a14      	ldr	r2, [pc, #80]	@ (8003940 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80038ee:	68d2      	ldr	r2, [r2, #12]
 80038f0:	0a12      	lsrs	r2, r2, #8
 80038f2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80038f6:	fb02 f303 	mul.w	r3, r2, r3
 80038fa:	617b      	str	r3, [r7, #20]
    break;
 80038fc:	e00c      	b.n	8003918 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80038fe:	4a12      	ldr	r2, [pc, #72]	@ (8003948 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	fbb2 f3f3 	udiv	r3, r2, r3
 8003906:	4a0e      	ldr	r2, [pc, #56]	@ (8003940 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003908:	68d2      	ldr	r2, [r2, #12]
 800390a:	0a12      	lsrs	r2, r2, #8
 800390c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003910:	fb02 f303 	mul.w	r3, r2, r3
 8003914:	617b      	str	r3, [r7, #20]
    break;
 8003916:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003918:	4b09      	ldr	r3, [pc, #36]	@ (8003940 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800391a:	68db      	ldr	r3, [r3, #12]
 800391c:	0e5b      	lsrs	r3, r3, #25
 800391e:	f003 0303 	and.w	r3, r3, #3
 8003922:	3301      	adds	r3, #1
 8003924:	005b      	lsls	r3, r3, #1
 8003926:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003928:	697a      	ldr	r2, [r7, #20]
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003930:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003932:	687b      	ldr	r3, [r7, #4]
}
 8003934:	4618      	mov	r0, r3
 8003936:	371c      	adds	r7, #28
 8003938:	46bd      	mov	sp, r7
 800393a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393e:	4770      	bx	lr
 8003940:	40021000 	.word	0x40021000
 8003944:	017d7840 	.word	0x017d7840
 8003948:	00f42400 	.word	0x00f42400

0800394c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b082      	sub	sp, #8
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d101      	bne.n	800395e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e049      	b.n	80039f2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003964:	b2db      	uxtb	r3, r3
 8003966:	2b00      	cmp	r3, #0
 8003968:	d106      	bne.n	8003978 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2200      	movs	r2, #0
 800396e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	f7fd ff3e 	bl	80017f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2202      	movs	r2, #2
 800397c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	3304      	adds	r3, #4
 8003988:	4619      	mov	r1, r3
 800398a:	4610      	mov	r0, r2
 800398c:	f000 f9bc 	bl	8003d08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2201      	movs	r2, #1
 8003994:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2201      	movs	r2, #1
 800399c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2201      	movs	r2, #1
 80039a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2201      	movs	r2, #1
 80039ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2201      	movs	r2, #1
 80039b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2201      	movs	r2, #1
 80039bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2201      	movs	r2, #1
 80039c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2201      	movs	r2, #1
 80039cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2201      	movs	r2, #1
 80039d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2201      	movs	r2, #1
 80039dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2201      	movs	r2, #1
 80039e4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2201      	movs	r2, #1
 80039ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80039f0:	2300      	movs	r3, #0
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	3708      	adds	r7, #8
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}
	...

080039fc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b085      	sub	sp, #20
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a0a:	b2db      	uxtb	r3, r3
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d001      	beq.n	8003a14 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e04c      	b.n	8003aae <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2202      	movs	r2, #2
 8003a18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a26      	ldr	r2, [pc, #152]	@ (8003abc <HAL_TIM_Base_Start+0xc0>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d022      	beq.n	8003a6c <HAL_TIM_Base_Start+0x70>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a2e:	d01d      	beq.n	8003a6c <HAL_TIM_Base_Start+0x70>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a22      	ldr	r2, [pc, #136]	@ (8003ac0 <HAL_TIM_Base_Start+0xc4>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d018      	beq.n	8003a6c <HAL_TIM_Base_Start+0x70>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a21      	ldr	r2, [pc, #132]	@ (8003ac4 <HAL_TIM_Base_Start+0xc8>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d013      	beq.n	8003a6c <HAL_TIM_Base_Start+0x70>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a1f      	ldr	r2, [pc, #124]	@ (8003ac8 <HAL_TIM_Base_Start+0xcc>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d00e      	beq.n	8003a6c <HAL_TIM_Base_Start+0x70>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a1e      	ldr	r2, [pc, #120]	@ (8003acc <HAL_TIM_Base_Start+0xd0>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d009      	beq.n	8003a6c <HAL_TIM_Base_Start+0x70>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a1c      	ldr	r2, [pc, #112]	@ (8003ad0 <HAL_TIM_Base_Start+0xd4>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d004      	beq.n	8003a6c <HAL_TIM_Base_Start+0x70>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a1b      	ldr	r2, [pc, #108]	@ (8003ad4 <HAL_TIM_Base_Start+0xd8>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d115      	bne.n	8003a98 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	689a      	ldr	r2, [r3, #8]
 8003a72:	4b19      	ldr	r3, [pc, #100]	@ (8003ad8 <HAL_TIM_Base_Start+0xdc>)
 8003a74:	4013      	ands	r3, r2
 8003a76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2b06      	cmp	r3, #6
 8003a7c:	d015      	beq.n	8003aaa <HAL_TIM_Base_Start+0xae>
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a84:	d011      	beq.n	8003aaa <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	681a      	ldr	r2, [r3, #0]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f042 0201 	orr.w	r2, r2, #1
 8003a94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a96:	e008      	b.n	8003aaa <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f042 0201 	orr.w	r2, r2, #1
 8003aa6:	601a      	str	r2, [r3, #0]
 8003aa8:	e000      	b.n	8003aac <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003aaa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003aac:	2300      	movs	r3, #0
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3714      	adds	r7, #20
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab8:	4770      	bx	lr
 8003aba:	bf00      	nop
 8003abc:	40012c00 	.word	0x40012c00
 8003ac0:	40000400 	.word	0x40000400
 8003ac4:	40000800 	.word	0x40000800
 8003ac8:	40000c00 	.word	0x40000c00
 8003acc:	40013400 	.word	0x40013400
 8003ad0:	40014000 	.word	0x40014000
 8003ad4:	40015000 	.word	0x40015000
 8003ad8:	00010007 	.word	0x00010007

08003adc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b084      	sub	sp, #16
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
 8003ae4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003af0:	2b01      	cmp	r3, #1
 8003af2:	d101      	bne.n	8003af8 <HAL_TIM_ConfigClockSource+0x1c>
 8003af4:	2302      	movs	r3, #2
 8003af6:	e0f6      	b.n	8003ce6 <HAL_TIM_ConfigClockSource+0x20a>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2201      	movs	r2, #1
 8003afc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2202      	movs	r2, #2
 8003b04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8003b16:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003b1a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003b22:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	68ba      	ldr	r2, [r7, #8]
 8003b2a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a6f      	ldr	r2, [pc, #444]	@ (8003cf0 <HAL_TIM_ConfigClockSource+0x214>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	f000 80c1 	beq.w	8003cba <HAL_TIM_ConfigClockSource+0x1de>
 8003b38:	4a6d      	ldr	r2, [pc, #436]	@ (8003cf0 <HAL_TIM_ConfigClockSource+0x214>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	f200 80c6 	bhi.w	8003ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8003b40:	4a6c      	ldr	r2, [pc, #432]	@ (8003cf4 <HAL_TIM_ConfigClockSource+0x218>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	f000 80b9 	beq.w	8003cba <HAL_TIM_ConfigClockSource+0x1de>
 8003b48:	4a6a      	ldr	r2, [pc, #424]	@ (8003cf4 <HAL_TIM_ConfigClockSource+0x218>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	f200 80be 	bhi.w	8003ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8003b50:	4a69      	ldr	r2, [pc, #420]	@ (8003cf8 <HAL_TIM_ConfigClockSource+0x21c>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	f000 80b1 	beq.w	8003cba <HAL_TIM_ConfigClockSource+0x1de>
 8003b58:	4a67      	ldr	r2, [pc, #412]	@ (8003cf8 <HAL_TIM_ConfigClockSource+0x21c>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	f200 80b6 	bhi.w	8003ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8003b60:	4a66      	ldr	r2, [pc, #408]	@ (8003cfc <HAL_TIM_ConfigClockSource+0x220>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	f000 80a9 	beq.w	8003cba <HAL_TIM_ConfigClockSource+0x1de>
 8003b68:	4a64      	ldr	r2, [pc, #400]	@ (8003cfc <HAL_TIM_ConfigClockSource+0x220>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	f200 80ae 	bhi.w	8003ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8003b70:	4a63      	ldr	r2, [pc, #396]	@ (8003d00 <HAL_TIM_ConfigClockSource+0x224>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	f000 80a1 	beq.w	8003cba <HAL_TIM_ConfigClockSource+0x1de>
 8003b78:	4a61      	ldr	r2, [pc, #388]	@ (8003d00 <HAL_TIM_ConfigClockSource+0x224>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	f200 80a6 	bhi.w	8003ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8003b80:	4a60      	ldr	r2, [pc, #384]	@ (8003d04 <HAL_TIM_ConfigClockSource+0x228>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	f000 8099 	beq.w	8003cba <HAL_TIM_ConfigClockSource+0x1de>
 8003b88:	4a5e      	ldr	r2, [pc, #376]	@ (8003d04 <HAL_TIM_ConfigClockSource+0x228>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	f200 809e 	bhi.w	8003ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8003b90:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8003b94:	f000 8091 	beq.w	8003cba <HAL_TIM_ConfigClockSource+0x1de>
 8003b98:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8003b9c:	f200 8096 	bhi.w	8003ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8003ba0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003ba4:	f000 8089 	beq.w	8003cba <HAL_TIM_ConfigClockSource+0x1de>
 8003ba8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003bac:	f200 808e 	bhi.w	8003ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8003bb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003bb4:	d03e      	beq.n	8003c34 <HAL_TIM_ConfigClockSource+0x158>
 8003bb6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003bba:	f200 8087 	bhi.w	8003ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8003bbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003bc2:	f000 8086 	beq.w	8003cd2 <HAL_TIM_ConfigClockSource+0x1f6>
 8003bc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003bca:	d87f      	bhi.n	8003ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8003bcc:	2b70      	cmp	r3, #112	@ 0x70
 8003bce:	d01a      	beq.n	8003c06 <HAL_TIM_ConfigClockSource+0x12a>
 8003bd0:	2b70      	cmp	r3, #112	@ 0x70
 8003bd2:	d87b      	bhi.n	8003ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8003bd4:	2b60      	cmp	r3, #96	@ 0x60
 8003bd6:	d050      	beq.n	8003c7a <HAL_TIM_ConfigClockSource+0x19e>
 8003bd8:	2b60      	cmp	r3, #96	@ 0x60
 8003bda:	d877      	bhi.n	8003ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8003bdc:	2b50      	cmp	r3, #80	@ 0x50
 8003bde:	d03c      	beq.n	8003c5a <HAL_TIM_ConfigClockSource+0x17e>
 8003be0:	2b50      	cmp	r3, #80	@ 0x50
 8003be2:	d873      	bhi.n	8003ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8003be4:	2b40      	cmp	r3, #64	@ 0x40
 8003be6:	d058      	beq.n	8003c9a <HAL_TIM_ConfigClockSource+0x1be>
 8003be8:	2b40      	cmp	r3, #64	@ 0x40
 8003bea:	d86f      	bhi.n	8003ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8003bec:	2b30      	cmp	r3, #48	@ 0x30
 8003bee:	d064      	beq.n	8003cba <HAL_TIM_ConfigClockSource+0x1de>
 8003bf0:	2b30      	cmp	r3, #48	@ 0x30
 8003bf2:	d86b      	bhi.n	8003ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8003bf4:	2b20      	cmp	r3, #32
 8003bf6:	d060      	beq.n	8003cba <HAL_TIM_ConfigClockSource+0x1de>
 8003bf8:	2b20      	cmp	r3, #32
 8003bfa:	d867      	bhi.n	8003ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d05c      	beq.n	8003cba <HAL_TIM_ConfigClockSource+0x1de>
 8003c00:	2b10      	cmp	r3, #16
 8003c02:	d05a      	beq.n	8003cba <HAL_TIM_ConfigClockSource+0x1de>
 8003c04:	e062      	b.n	8003ccc <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003c16:	f000 f9a7 	bl	8003f68 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003c28:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	68ba      	ldr	r2, [r7, #8]
 8003c30:	609a      	str	r2, [r3, #8]
      break;
 8003c32:	e04f      	b.n	8003cd4 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003c44:	f000 f990 	bl	8003f68 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	689a      	ldr	r2, [r3, #8]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003c56:	609a      	str	r2, [r3, #8]
      break;
 8003c58:	e03c      	b.n	8003cd4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c66:	461a      	mov	r2, r3
 8003c68:	f000 f902 	bl	8003e70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	2150      	movs	r1, #80	@ 0x50
 8003c72:	4618      	mov	r0, r3
 8003c74:	f000 f95b 	bl	8003f2e <TIM_ITRx_SetConfig>
      break;
 8003c78:	e02c      	b.n	8003cd4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c86:	461a      	mov	r2, r3
 8003c88:	f000 f921 	bl	8003ece <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	2160      	movs	r1, #96	@ 0x60
 8003c92:	4618      	mov	r0, r3
 8003c94:	f000 f94b 	bl	8003f2e <TIM_ITRx_SetConfig>
      break;
 8003c98:	e01c      	b.n	8003cd4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ca6:	461a      	mov	r2, r3
 8003ca8:	f000 f8e2 	bl	8003e70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	2140      	movs	r1, #64	@ 0x40
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	f000 f93b 	bl	8003f2e <TIM_ITRx_SetConfig>
      break;
 8003cb8:	e00c      	b.n	8003cd4 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4619      	mov	r1, r3
 8003cc4:	4610      	mov	r0, r2
 8003cc6:	f000 f932 	bl	8003f2e <TIM_ITRx_SetConfig>
      break;
 8003cca:	e003      	b.n	8003cd4 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	73fb      	strb	r3, [r7, #15]
      break;
 8003cd0:	e000      	b.n	8003cd4 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8003cd2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003ce4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	3710      	adds	r7, #16
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	bf00      	nop
 8003cf0:	00100070 	.word	0x00100070
 8003cf4:	00100060 	.word	0x00100060
 8003cf8:	00100050 	.word	0x00100050
 8003cfc:	00100040 	.word	0x00100040
 8003d00:	00100030 	.word	0x00100030
 8003d04:	00100020 	.word	0x00100020

08003d08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b085      	sub	sp, #20
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	4a4c      	ldr	r2, [pc, #304]	@ (8003e4c <TIM_Base_SetConfig+0x144>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d017      	beq.n	8003d50 <TIM_Base_SetConfig+0x48>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d26:	d013      	beq.n	8003d50 <TIM_Base_SetConfig+0x48>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	4a49      	ldr	r2, [pc, #292]	@ (8003e50 <TIM_Base_SetConfig+0x148>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d00f      	beq.n	8003d50 <TIM_Base_SetConfig+0x48>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	4a48      	ldr	r2, [pc, #288]	@ (8003e54 <TIM_Base_SetConfig+0x14c>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d00b      	beq.n	8003d50 <TIM_Base_SetConfig+0x48>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	4a47      	ldr	r2, [pc, #284]	@ (8003e58 <TIM_Base_SetConfig+0x150>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d007      	beq.n	8003d50 <TIM_Base_SetConfig+0x48>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	4a46      	ldr	r2, [pc, #280]	@ (8003e5c <TIM_Base_SetConfig+0x154>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d003      	beq.n	8003d50 <TIM_Base_SetConfig+0x48>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	4a45      	ldr	r2, [pc, #276]	@ (8003e60 <TIM_Base_SetConfig+0x158>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d108      	bne.n	8003d62 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	68fa      	ldr	r2, [r7, #12]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	4a39      	ldr	r2, [pc, #228]	@ (8003e4c <TIM_Base_SetConfig+0x144>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d023      	beq.n	8003db2 <TIM_Base_SetConfig+0xaa>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d70:	d01f      	beq.n	8003db2 <TIM_Base_SetConfig+0xaa>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	4a36      	ldr	r2, [pc, #216]	@ (8003e50 <TIM_Base_SetConfig+0x148>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d01b      	beq.n	8003db2 <TIM_Base_SetConfig+0xaa>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	4a35      	ldr	r2, [pc, #212]	@ (8003e54 <TIM_Base_SetConfig+0x14c>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d017      	beq.n	8003db2 <TIM_Base_SetConfig+0xaa>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	4a34      	ldr	r2, [pc, #208]	@ (8003e58 <TIM_Base_SetConfig+0x150>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d013      	beq.n	8003db2 <TIM_Base_SetConfig+0xaa>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	4a33      	ldr	r2, [pc, #204]	@ (8003e5c <TIM_Base_SetConfig+0x154>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d00f      	beq.n	8003db2 <TIM_Base_SetConfig+0xaa>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	4a33      	ldr	r2, [pc, #204]	@ (8003e64 <TIM_Base_SetConfig+0x15c>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d00b      	beq.n	8003db2 <TIM_Base_SetConfig+0xaa>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	4a32      	ldr	r2, [pc, #200]	@ (8003e68 <TIM_Base_SetConfig+0x160>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d007      	beq.n	8003db2 <TIM_Base_SetConfig+0xaa>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	4a31      	ldr	r2, [pc, #196]	@ (8003e6c <TIM_Base_SetConfig+0x164>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d003      	beq.n	8003db2 <TIM_Base_SetConfig+0xaa>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	4a2c      	ldr	r2, [pc, #176]	@ (8003e60 <TIM_Base_SetConfig+0x158>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d108      	bne.n	8003dc4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003db8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	68fa      	ldr	r2, [r7, #12]
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	695b      	ldr	r3, [r3, #20]
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	68fa      	ldr	r2, [r7, #12]
 8003dd6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	689a      	ldr	r2, [r3, #8]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	681a      	ldr	r2, [r3, #0]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	4a18      	ldr	r2, [pc, #96]	@ (8003e4c <TIM_Base_SetConfig+0x144>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d013      	beq.n	8003e18 <TIM_Base_SetConfig+0x110>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	4a1a      	ldr	r2, [pc, #104]	@ (8003e5c <TIM_Base_SetConfig+0x154>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d00f      	beq.n	8003e18 <TIM_Base_SetConfig+0x110>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	4a1a      	ldr	r2, [pc, #104]	@ (8003e64 <TIM_Base_SetConfig+0x15c>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d00b      	beq.n	8003e18 <TIM_Base_SetConfig+0x110>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	4a19      	ldr	r2, [pc, #100]	@ (8003e68 <TIM_Base_SetConfig+0x160>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d007      	beq.n	8003e18 <TIM_Base_SetConfig+0x110>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	4a18      	ldr	r2, [pc, #96]	@ (8003e6c <TIM_Base_SetConfig+0x164>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d003      	beq.n	8003e18 <TIM_Base_SetConfig+0x110>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	4a13      	ldr	r2, [pc, #76]	@ (8003e60 <TIM_Base_SetConfig+0x158>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d103      	bne.n	8003e20 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	691a      	ldr	r2, [r3, #16]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2201      	movs	r2, #1
 8003e24:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	691b      	ldr	r3, [r3, #16]
 8003e2a:	f003 0301 	and.w	r3, r3, #1
 8003e2e:	2b01      	cmp	r3, #1
 8003e30:	d105      	bne.n	8003e3e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	691b      	ldr	r3, [r3, #16]
 8003e36:	f023 0201 	bic.w	r2, r3, #1
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	611a      	str	r2, [r3, #16]
  }
}
 8003e3e:	bf00      	nop
 8003e40:	3714      	adds	r7, #20
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr
 8003e4a:	bf00      	nop
 8003e4c:	40012c00 	.word	0x40012c00
 8003e50:	40000400 	.word	0x40000400
 8003e54:	40000800 	.word	0x40000800
 8003e58:	40000c00 	.word	0x40000c00
 8003e5c:	40013400 	.word	0x40013400
 8003e60:	40015000 	.word	0x40015000
 8003e64:	40014000 	.word	0x40014000
 8003e68:	40014400 	.word	0x40014400
 8003e6c:	40014800 	.word	0x40014800

08003e70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b087      	sub	sp, #28
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	60b9      	str	r1, [r7, #8]
 8003e7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	6a1b      	ldr	r3, [r3, #32]
 8003e80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	6a1b      	ldr	r3, [r3, #32]
 8003e86:	f023 0201 	bic.w	r2, r3, #1
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	699b      	ldr	r3, [r3, #24]
 8003e92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e94:	693b      	ldr	r3, [r7, #16]
 8003e96:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003e9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	011b      	lsls	r3, r3, #4
 8003ea0:	693a      	ldr	r2, [r7, #16]
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	f023 030a 	bic.w	r3, r3, #10
 8003eac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003eae:	697a      	ldr	r2, [r7, #20]
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	693a      	ldr	r2, [r7, #16]
 8003eba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	697a      	ldr	r2, [r7, #20]
 8003ec0:	621a      	str	r2, [r3, #32]
}
 8003ec2:	bf00      	nop
 8003ec4:	371c      	adds	r7, #28
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr

08003ece <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ece:	b480      	push	{r7}
 8003ed0:	b087      	sub	sp, #28
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	60f8      	str	r0, [r7, #12]
 8003ed6:	60b9      	str	r1, [r7, #8]
 8003ed8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	6a1b      	ldr	r3, [r3, #32]
 8003ede:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	6a1b      	ldr	r3, [r3, #32]
 8003ee4:	f023 0210 	bic.w	r2, r3, #16
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	699b      	ldr	r3, [r3, #24]
 8003ef0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ef2:	693b      	ldr	r3, [r7, #16]
 8003ef4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003ef8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	031b      	lsls	r3, r3, #12
 8003efe:	693a      	ldr	r2, [r7, #16]
 8003f00:	4313      	orrs	r3, r2
 8003f02:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003f0a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	011b      	lsls	r3, r3, #4
 8003f10:	697a      	ldr	r2, [r7, #20]
 8003f12:	4313      	orrs	r3, r2
 8003f14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	693a      	ldr	r2, [r7, #16]
 8003f1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	697a      	ldr	r2, [r7, #20]
 8003f20:	621a      	str	r2, [r3, #32]
}
 8003f22:	bf00      	nop
 8003f24:	371c      	adds	r7, #28
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr

08003f2e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003f2e:	b480      	push	{r7}
 8003f30:	b085      	sub	sp, #20
 8003f32:	af00      	add	r7, sp, #0
 8003f34:	6078      	str	r0, [r7, #4]
 8003f36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003f44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f48:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003f4a:	683a      	ldr	r2, [r7, #0]
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	f043 0307 	orr.w	r3, r3, #7
 8003f54:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	68fa      	ldr	r2, [r7, #12]
 8003f5a:	609a      	str	r2, [r3, #8]
}
 8003f5c:	bf00      	nop
 8003f5e:	3714      	adds	r7, #20
 8003f60:	46bd      	mov	sp, r7
 8003f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f66:	4770      	bx	lr

08003f68 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b087      	sub	sp, #28
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	60f8      	str	r0, [r7, #12]
 8003f70:	60b9      	str	r1, [r7, #8]
 8003f72:	607a      	str	r2, [r7, #4]
 8003f74:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	689b      	ldr	r3, [r3, #8]
 8003f7a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003f82:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	021a      	lsls	r2, r3, #8
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	431a      	orrs	r2, r3
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	697a      	ldr	r2, [r7, #20]
 8003f92:	4313      	orrs	r3, r2
 8003f94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	697a      	ldr	r2, [r7, #20]
 8003f9a:	609a      	str	r2, [r3, #8]
}
 8003f9c:	bf00      	nop
 8003f9e:	371c      	adds	r7, #28
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa6:	4770      	bx	lr

08003fa8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b085      	sub	sp, #20
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
 8003fb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d101      	bne.n	8003fc0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003fbc:	2302      	movs	r3, #2
 8003fbe:	e074      	b.n	80040aa <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2202      	movs	r2, #2
 8003fcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a34      	ldr	r2, [pc, #208]	@ (80040b8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d009      	beq.n	8003ffe <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a33      	ldr	r2, [pc, #204]	@ (80040bc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d004      	beq.n	8003ffe <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4a31      	ldr	r2, [pc, #196]	@ (80040c0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d108      	bne.n	8004010 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004004:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	68fa      	ldr	r2, [r7, #12]
 800400c:	4313      	orrs	r3, r2
 800400e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004016:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800401a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	68fa      	ldr	r2, [r7, #12]
 8004022:	4313      	orrs	r3, r2
 8004024:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	68fa      	ldr	r2, [r7, #12]
 800402c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a21      	ldr	r2, [pc, #132]	@ (80040b8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d022      	beq.n	800407e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004040:	d01d      	beq.n	800407e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a1f      	ldr	r2, [pc, #124]	@ (80040c4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d018      	beq.n	800407e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a1d      	ldr	r2, [pc, #116]	@ (80040c8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d013      	beq.n	800407e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a1c      	ldr	r2, [pc, #112]	@ (80040cc <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d00e      	beq.n	800407e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a15      	ldr	r2, [pc, #84]	@ (80040bc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d009      	beq.n	800407e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a18      	ldr	r2, [pc, #96]	@ (80040d0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d004      	beq.n	800407e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a11      	ldr	r2, [pc, #68]	@ (80040c0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d10c      	bne.n	8004098 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800407e:	68bb      	ldr	r3, [r7, #8]
 8004080:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004084:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	68ba      	ldr	r2, [r7, #8]
 800408c:	4313      	orrs	r3, r2
 800408e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	68ba      	ldr	r2, [r7, #8]
 8004096:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2201      	movs	r2, #1
 800409c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80040a8:	2300      	movs	r3, #0
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3714      	adds	r7, #20
 80040ae:	46bd      	mov	sp, r7
 80040b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b4:	4770      	bx	lr
 80040b6:	bf00      	nop
 80040b8:	40012c00 	.word	0x40012c00
 80040bc:	40013400 	.word	0x40013400
 80040c0:	40015000 	.word	0x40015000
 80040c4:	40000400 	.word	0x40000400
 80040c8:	40000800 	.word	0x40000800
 80040cc:	40000c00 	.word	0x40000c00
 80040d0:	40014000 	.word	0x40014000

080040d4 <memset>:
 80040d4:	4402      	add	r2, r0
 80040d6:	4603      	mov	r3, r0
 80040d8:	4293      	cmp	r3, r2
 80040da:	d100      	bne.n	80040de <memset+0xa>
 80040dc:	4770      	bx	lr
 80040de:	f803 1b01 	strb.w	r1, [r3], #1
 80040e2:	e7f9      	b.n	80040d8 <memset+0x4>

080040e4 <__libc_init_array>:
 80040e4:	b570      	push	{r4, r5, r6, lr}
 80040e6:	4d0d      	ldr	r5, [pc, #52]	@ (800411c <__libc_init_array+0x38>)
 80040e8:	4c0d      	ldr	r4, [pc, #52]	@ (8004120 <__libc_init_array+0x3c>)
 80040ea:	1b64      	subs	r4, r4, r5
 80040ec:	10a4      	asrs	r4, r4, #2
 80040ee:	2600      	movs	r6, #0
 80040f0:	42a6      	cmp	r6, r4
 80040f2:	d109      	bne.n	8004108 <__libc_init_array+0x24>
 80040f4:	4d0b      	ldr	r5, [pc, #44]	@ (8004124 <__libc_init_array+0x40>)
 80040f6:	4c0c      	ldr	r4, [pc, #48]	@ (8004128 <__libc_init_array+0x44>)
 80040f8:	f000 f818 	bl	800412c <_init>
 80040fc:	1b64      	subs	r4, r4, r5
 80040fe:	10a4      	asrs	r4, r4, #2
 8004100:	2600      	movs	r6, #0
 8004102:	42a6      	cmp	r6, r4
 8004104:	d105      	bne.n	8004112 <__libc_init_array+0x2e>
 8004106:	bd70      	pop	{r4, r5, r6, pc}
 8004108:	f855 3b04 	ldr.w	r3, [r5], #4
 800410c:	4798      	blx	r3
 800410e:	3601      	adds	r6, #1
 8004110:	e7ee      	b.n	80040f0 <__libc_init_array+0xc>
 8004112:	f855 3b04 	ldr.w	r3, [r5], #4
 8004116:	4798      	blx	r3
 8004118:	3601      	adds	r6, #1
 800411a:	e7f2      	b.n	8004102 <__libc_init_array+0x1e>
 800411c:	08004164 	.word	0x08004164
 8004120:	08004164 	.word	0x08004164
 8004124:	08004164 	.word	0x08004164
 8004128:	08004168 	.word	0x08004168

0800412c <_init>:
 800412c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800412e:	bf00      	nop
 8004130:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004132:	bc08      	pop	{r3}
 8004134:	469e      	mov	lr, r3
 8004136:	4770      	bx	lr

08004138 <_fini>:
 8004138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800413a:	bf00      	nop
 800413c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800413e:	bc08      	pop	{r3}
 8004140:	469e      	mov	lr, r3
 8004142:	4770      	bx	lr
