# ç¬¬ä¸‰ç«  UVMåŸºç¡€

## ä¸uvm_objectç›¸å…³çš„å®
uvm_object_utilsï¼šå®ƒç”¨äºæŠŠä¸€ä¸ªç›´æ¥æˆ–é—´æ¥æ´¾ç”Ÿè‡ªuvm_objectçš„ç±»æ³¨å†Œåˆ°factoryä¸­ã€‚  
uvm_object_param_utilsï¼šå®ƒç”¨äºæŠŠä¸€ä¸ªç›´æ¥æˆ–é—´æ¥æ´¾ç”Ÿè‡ªuvm_objectçš„å‚æ•°åŒ–çš„ç±»æ³¨å†Œåˆ°factoryä¸­ã€‚
uvm_object_utils_begin/uvm_object_utils_endï¼šå½“éœ€è¦ä½¿ç”¨field_automationæœºåˆ¶æ—¶ï¼Œéœ€è¦ä½¿ç”¨æ­¤å®  
uvm_object_param_utils_begin/uvm_object_param_utils_end: å¸¦å‚æ•°çš„field_automationæœºåˆ¶å®  
## ä¸uvm_componentç›¸å…³çš„å®
uvm_component_utilsï¼šå®ƒç”¨äºæŠŠä¸€ä¸ªç›´æ¥æˆ–é—´æ¥æ´¾ç”Ÿè‡ªuvm_componentçš„ç±»æ³¨å†Œåˆ°factoryä¸­ã€‚  
uvm_component_param_utilsï¼šå®ƒç”¨äºæŠŠä¸€ä¸ªç›´æ¥æˆ–é—´æ¥æ´¾ç”Ÿè‡ªuvm_componentçš„å‚æ•°åŒ–çš„ç±»æ³¨å†Œåˆ°factoryä¸­ã€‚  
uvm_component_param_utils_begin/uvm_component_param_utils_end:å®ƒç”¨äºåŒæ—¶éœ€è¦ä½¿ç”¨factoryæœºåˆ¶å’Œfield_automationæœºåˆ¶æ³¨å†Œçš„ç±»  
uvm_component_param_utils_begin/uvm_component_param_utils_end:å®ƒç”¨äºåŒæ—¶éœ€è¦ä½¿ç”¨factoryæœºåˆ¶å’Œfield_automationæœºåˆ¶æ³¨å†Œçš„å‚æ•°åŒ–ç±»  
## uvmæ ‘çš„æ ¹
uvm_root::get():å¾—åˆ°æ ¹  
get_parent():å¾—åˆ°parent  
get_child():å¾—åˆ°child  
get_children(ref uvm_component children[$]):å¾—åˆ°æ‰€æœ‰child  
ä½¿ç”¨get_first_childå’Œget_next_childçš„ç»„åˆä¾æ¬¡å¾—åˆ°æ‰€æœ‰çš„child  
## field automationæœºåˆ¶
```systemverilog
`define uvm_field_int(ARG,FLAG) æ•´æ•°  
`define uvm_field_real(ARG,FLAG) å®æ•°  
`define uvm_field_enum(T,ARG,FLAG) æšä¸¾ç±»å‹  
`define uvm_field_object(ARG,FLAG) object  
`define uvm_field_event(ARG,FLAG) äº‹ä»¶  
`define uvm_field_string(ARG,FLAG) å­—ç¬¦ä¸²
```
ä¸åŠ¨æ€æ•°ç»„æœ‰å…³çš„uvm_fieldç³»åˆ—å®æœ‰ï¼š  
```systemverilog
`define uvm_field_array_enum(ARG,FLAG)
`define uvm_field_array_int(ARG,FLAG)
`define uvm_field_array_object(ARG,FLAG)
`define uvm_field_array_string(ARG,FLAG)
```
ä¸é™æ€æ•°ç»„ç›¸å…³çš„uvm_fieldç³»åˆ—å®æœ‰ï¼š  
```systemverilog
`define uvm_field_sarray_int(ARG,FLAG)
`define uvm_field_sarray_enum(ARG,FLAG)
`define uvm_field_sarray_object(ARG,FLAG)
`define uvm_field_sarray_string(ARG,FLAG)
```
ä¸é˜Ÿåˆ—ç›¸å…³çš„uvm_fieldç³»åˆ—å®æœ‰ï¼š  
```systemverilog
`define uvm_field_queue_enum(ARG,FLAG)
`define uvm_field_queue_int(ARG,FLAG)
`define uvm_field_queue_object(ARG,FLAG)
`define uvm_field_queue_string(ARG,FLAG)
```
ä¸è”åˆæ•°ç»„ç›¸å…³çš„uvm_fieldå®æœ‰ï¼š  
```systemverilog
`define uvm_field_aa_int_string(ARG, FLAG)
`define uvm_field_aa_string_string(ARG, FLAG)
`define uvm_field_aa_object_string(ARG, FLAG)
`define uvm_field_aa_int_int(ARG, FLAG)
`define uvm_field_aa_int_int_unsigned(ARG, FLAG)
`define uvm_field_aa_int_integer(ARG, FLAG)
`define uvm_field_aa_int_integer_unsigned(ARG, FLAG)
`define uvm_field_aa_int_byte(ARG, FLAG)
`define uvm_field_aa_int_byte_unsigned(ARG, FLAG)
`define uvm_field_aa_int_shortint(ARG, FLAG)
`define uvm_field_aa_int_shortint_unsigned(ARG, FLAG)
`define uvm_field_aa_int_longint(ARG, FLAG)
`define uvm_field_aa_int_longint_unsigned(ARG, FLAG)
`define uvm_field_aa_string_int(ARG, FLAG)
`define uvm_field_aa_object_int(ARG, FLAG)
```

### field automationæœºåˆ¶çš„å¸¸ç”¨å‡½æ•°  
copyå‡½æ•°ç”¨äºå®ä¾‹çš„å¤åˆ¶  
compareå‡½æ•°ç”¨äºæ¯”è¾ƒä¸¤ä¸ªå®ä¾‹æ˜¯å¦ä¸€æ ·  
pack_byteså‡½æ•°ç”¨äºå°†æ‰€æœ‰çš„å­—æ®µæ‰“åŒ…æˆbyteæµ  
unpack_byteså‡½æ•°ç”¨äºå°†ä¸€ä¸ªbyteæµé€ä¸€æ¢å¤åˆ°æŸä¸ªç±»çš„å®ä¾‹ä¸­  
packå‡½æ•°ç”¨äºå°†æ‰€æœ‰çš„å­—æ®µæ‰“åŒ…æˆbitæµ  
unpackå‡½æ•°ç”¨äºå°†ä¸€ä¸ªbitæµé€ä¸€æ¢å¤åˆ°æŸä¸ªç±»çš„å®ä¾‹ä¸­  
pack_intså‡½æ•°ç”¨äºå°†æ‰€æœ‰çš„å­—æ®µæ‰“åŒ…æˆintï¼ˆ4ä¸ªbyteï¼Œæˆ–è€…dwordï¼‰æµ  
unpack_intså‡½æ•°ç”¨äºå°†ä¸€ä¸ªintæµé€ä¸€æ¢å¤åˆ°æŸä¸ªç±»çš„å®ä¾‹ä¸­  
printå‡½æ•°ç”¨äºæ‰“å°æ‰€æœ‰çš„å­—æ®µ  
cloneå‡½æ•°  
### field automationæœºåˆ¶ä¸­æ ‡å¿—ä½çš„ä½¿ç”¨
`uvm_field_int(crc_err, UVM_ALL_ON | UVM_NOPACK)  
é™¤äº†UVM_NOPACKä¹‹åï¼Œè¿˜æœ‰UVM_NOCOMPAREã€UVM_NOPRINTã€UVM_NORECORDã€UVM_NOCOPYç­‰é€‰é¡¹ï¼Œåˆ†åˆ«å¯¹åº”compareã€printã€recordã€copyç­‰åŠŸèƒ½ã€‚  
### field automationä¸­å®ä¸ifçš„ç»“åˆ

```systemverilog
`uvm_object_utils_begin(my_transaction)
`uvm_field_int(dmac, UVM_ALL_ON)
`uvm_field_int(smac, UVM_ALL_ON)
if(is_vlan)begin
  `uvm_field_int(vlan_info1, UVM_ALL_ON)
  `uvm_field_int(vlan_info2, UVM_ALL_ON)
  `uvm_field_int(vlan_info3, UVM_ALL_ON)
  `uvm_field_int(vlan_info4, UVM_ALL_ON)
end
`uvm_field_int(ether_type, UVM_ALL_ON)
`uvm_field_array_int(pload, UVM_ALL_ON)
`uvm_field_int(crc, UVM_ALL_ON | UVM_NOPACK)
`uvm_field_int(is_vlan, UVM_ALL_ON | UVM_NOPACK)
`uvm_object_utils_end
```

## UVMä¸­æ‰“å°ä¿¡æ¯çš„æ§åˆ¶
### è®¾ç½®æ‰“å°ä¿¡æ¯çš„å†—ä½™åº¦é˜ˆå€¼
set_report_verbosity_level():  env.i_agt.drv.set_report_verbosity_level(UVM_HIGH);  
set_report_verbosity_level_hier():  env.i_agt.set_report_verbosity_level_hier(UVM_HIGH);
set_report_id_verbosity():  
env.i_agt.drv.set_report_id_verbosity("ID1", UVM_HIGH);  
env.i_agt.set_report_id_verbosity_hier("ID1", UVM_HIGH);  
å‘½ä»¤è¡Œï¼š  
+UVM_VERBOSITY=UVM_HIGH  
### é‡è½½æ‰“å°ä¿¡æ¯çš„ä¸¥é‡æ€§
env.i_agt.drv.set_report_severity_override(UVM_WARNING, UVM_ERROR);  
env.i_agt.drv.set_report_severity_id_override(UVM_WARNING, "my_driver", UVM_ERROR);  
å‘½ä»¤è¡Œï¼š  
<sim command> +uvm_set_severity=<comp>,<id>,<current severity>,<new severity>  
<sim command> +uvm_set_severity="uvm_test_top.env.i_agt.drv,my_driver,UVM_WARNING,UVM_ERROR"  
<sim command> +uvm_set_severity="uvm_test_top.env.i_agt.drv,_ALL_,UVM_WARNING,UVM_ERROR"
### UVM_ERRORè¾¾åˆ°ä¸€å®šæ•°é‡ç»“æŸä»¿çœŸ
set_report_max_quit_count(5);
å‘½ä»¤è¡Œï¼š  
<sim command> +UVM_MAX_QUIT_COUNT=6,NO  
### è®¾ç½®è®¡æ•°çš„ç›®æ ‡
set_report_severity_action():  
env.i_agt.drv.set_report_severity_action(UVM_WARNING,UVM_DISPLAY|UVM_COUNT);  
env.i_agt.set_report_severity_action_hier(UVM_WARNING, UVM_DISPLAY| UVM_COUNT);  
set_report_id_action():  
env.i_agt.drv.set_report_id_action("my_drv", UVM_DISPLAY| UVM_COUNT);  
env.i_agt.set_report_id_action_hier("my_drv", UVM_DISPLAY| UVM_COUNT);  
è”åˆï¼šenv.i_agt.drv.set_report_severity_id_action(UVM_WARNING, "my_driver", UVM_DISPLAY| UVM_COUNT);  
å‘½ä»¤è¡Œï¼š  
<sim command> +uvm_set_action=<comp>,<id>,<severity>,<action>  
<sim command> +uvm_set_action="uvm_test_top.env.i_agt.drv,_ALL_,UVM_WARNING,UVM_DISPLAY|UVM_COUNT"
### UVMçš„æ–­ç‚¹åŠŸèƒ½
env.i_agt.drv.set_report_severity_action(UVM_WARNING, UVM_DISPLAY| UVM_STOP);
å‘½ä»¤è¡Œï¼š  
<sim command> +uvm_set_action="uvm_test_top.env.i_agt.drv,my_driver,UVM_WARNING,UVM_DISPLAY|UVM_STOP
### å°†è¾“å‡ºä¿¡æ¯å¯¼å…¥æ–‡ä»¶ä¸­
env.i_agt.drv.set_report_severity_file(UVM_INFO, info_log);  
env.i_agt.drv.set_report_severity_action(UVM_INFO, UVM_DISPLAY| UVM_LOG);  
env.i_agt.drv.set_report_id_file("my_drv", drv_log);  
env.i_agt.drv.set_report_id_action("my_drv", UVM_DISPLAY| UVM_LOG);  
### æ§åˆ¶æ‰“å°ä¿¡æ¯çš„è¡Œä¸º

```systemverilog
typedef enum
{
UVM_NO_ACTION = 'b000000,
UVM_DISPLAY = 'b000001,
UVM_LOG = 'b000010,
UVM_COUNT = 'b000100,
UVM_EXIT = 'b001000,
UVM_CALL_HOOK = 'b010000,
UVM_STOP = 'b100000
} uvm_action_type;
```

## config_dbæœºåˆ¶
uvm_config_db#(int)::set(this, "env.i_agt.drv", "pre_num", 100);  
uvm_config_db#(int)::get(this, "", "pre_num", pre_num);  
ç¬¬ä¸€ä¸ªå’Œç¬¬äºŒä¸ªå‚æ•°è”åˆèµ·æ¥ç»„æˆç›®æ ‡è·¯å¾„ï¼Œç¬¬ä¸‰ä¸ªå‚æ•°è¡¨ç¤ºä¸€ä¸ªè®°å·ï¼Œç”¨ä»¥è¯´æ˜è¿™ä¸ªå€¼æ˜¯ä¼ ç»™ç›®æ ‡ä¸­çš„å“ªä¸ªæˆå‘˜çš„ï¼Œç¬¬å››ä¸ªå‚æ•°æ˜¯è¦è®¾ç½®çš„å€¼/å˜é‡  
check_config_usage();  
# ç¬¬å››ç«  UVMä¸­çš„TLM1.0é€šä¿¡
## TLM(Transaction Level Modeling)1.0

<img width="1003" height="667" alt="image" src="https://github.com/user-attachments/assets/59ada241-9b15-4a73-8db0-fa9f7738390c" />  
<img width="1021" height="380" alt="image" src="https://github.com/user-attachments/assets/ba93ed26-cbc0-449b-9fb8-11ca036fe341" />  

UVMä¸­å¸¸ç”¨çš„PORTï¼š
```systemverilog
uvm_blocking_put_port#(T);
uvm_nonblocking_put_port#(T);
uvm_put_port#(T);
uvm_blocking_get_port#(T);
uvm_nonblocking_get_port#(T);
uvm_get_port#(T);
uvm_blocking_peek_port#(T);
uvm_nonblocking_peek_port#(T);
uvm_peek_port#(T);
uvm_blocking_get_peek_port#(T);
uvm_nonblocking_get_peek_port#(T);
uvm_get_peek_port#(T);
uvm_blocking_transport_port#(REQ, RSP);
uvm_nonblocking_transport_port#(REQ, RSP);
uvm_transport_port#(REQ, RSP);
```
UVMä¸­å¸¸ç”¨çš„EXPORTï¼š  
```systemverilog
uvm_blocking_put_export#(T);
uvm_nonblocking_put_export#(T);
uvm_put_export#(T);
uvm_blocking_get_export#(T);
uvm_nonblocking_get_export#(T);
uvm_get_export#(T);
uvm_blocking_peek_export#(T);
uvm_nonblocking_peek_export#(T);
uvm_peek_export#(T);
uvm_blocking_get_peek_export#(T);
uvm_nonblocking_get_peek_export#(T);
uvm_get_peek_export#(T);
uvm_blocking_transport_export#(REQ, RSP);
uvm_nonblocking_transport_export#(REQ, RSP);
uvm_transport_export#(REQ, RSP);
```
**PORTå’ŒEXPORTä½“ç°çš„æ˜¯ä¸€ç§æ§åˆ¶æµï¼Œåœ¨è¿™ç§æ§åˆ¶æµä¸­ï¼ŒPORTå…·æœ‰é«˜ä¼˜å…ˆçº§ï¼Œè€ŒEXPORTå…·æœ‰ä½ä¼˜å…ˆçº§ã€‚åªæœ‰é«˜ä¼˜å…ˆçº§çš„ç«¯å£æ‰èƒ½å‘ä½ä¼˜å…ˆçº§çš„ç«¯å£å‘èµ·ä¸‰ç§æ“ä½œã€‚**  
## UVMä¸­å„ç§ç«¯å£çš„äº’è¿
### PORTä¸EXPORT

```systemverilog
function void my_env::connect_phase(uvm_phase phase);
super.connect_phase(phase);
A_inst.A_port.connect(B_inst.B_export);
endfunction
```

### IMP
UVMä¸­çš„IMPï¼š  
```systemverilog
uvm_blocking_put_imp#(T, IMP);
uvm_nonblocking_put_imp#(T, IMP);
uvm_put_imp#(T, IMP);
uvm_blocking_get_imp#(T, IMP);
uvm_nonblocking_get_imp#(T, IMP);
uvm_get_imp#(T, IMP);
uvm_blocking_peek_imp#(T, IMP);
uvm_nonblocking_peek_imp#(T, IMP);
uvm_peek_imp#(T, IMP);
uvm_blocking_get_peek_imp#(T, IMP);
uvm_nonblocking_get_peek_imp#(T, IMP);
uvm_get_peek_imp#(T, IMP);
uvm_blocking_transport_imp#(REQ, RSP, IMP);
uvm_nonblocking_transport_imp#(REQ, RSP, IMP);
uvm_transport_imp#(REQ, RSP, IMP);
```
<img width="916" height="730" alt="image" src="https://github.com/user-attachments/assets/f69436a8-79c2-4db8-a4a7-2d0b26d65c73" />  

### PORTä¸IMPçš„è¿æ¥
PORT > EXPORT > IMP  
<img width="980" height="347" alt="image" src="https://github.com/user-attachments/assets/4adbad5a-ffe2-4af3-8e0f-d48bc0652975" />  

### EXPORTä¸IMPçš„è¿æ¥
å’ŒPORTä¸IMPè¿æ¥å‡ ä¹ä¸€è‡´
### PORTä¸PORTçš„è¿æ¥
C_inst.C_port.connect(this.A_port);
### EXPORTå’ŒEXPORTè¿æ¥
this.C_export.connect(B_inst.B_export);  
### blocking_getç«¯å£çš„ä½¿ç”¨
<img width="931" height="384" alt="image" src="https://github.com/user-attachments/assets/30e317d0-1f7c-4a7c-8d47-a6f18fae7232" />  
ææ¸…æ¥šè°æ˜¯åŠ¨ä½œå‘èµ·è€…è°æ˜¯åŠ¨ä½œæ¥æ”¶è€…ï¼ŒIMPä¼´éšåŠ¨ä½œæ¥æ”¶è€…ã€‚  
### blocking_transportç«¯å£çš„ä½¿ç”¨
<img width="910" height="335" alt="image" src="https://github.com/user-attachments/assets/7d590aa2-d4f8-4e5d-82e7-e56099ce38f1" />  

### noblockingç«¯å£çš„ä½¿ç”¨
nonblockingç«¯å£çš„æ‰€æœ‰æ“ä½œéƒ½æ˜¯éé˜»å¡çš„ï¼Œæ¢è¨€ä¹‹ï¼Œå¿…é¡»ç”¨å‡½æ•°å®ç°ï¼Œè€Œä¸èƒ½ç”¨ä»»åŠ¡å®ç°ã€‚
blockingæ˜¯å¯ä»¥ç­‰å¾…å€¼çš„åˆ°æ¥ï¼Œç¬¦åˆtaskä¸­æ—¶åºè§„å®šï¼›noblockingæ˜¯ä¸ç”¨ç­‰å¾…å€¼çš„åˆ°æ¥ï¼Œåœ¨å€¼åˆ°æ¥ä¹‹å‰å¯ä»¥å»å¹²åˆ«çš„äº‹æƒ…ã€‚æ‰€ä»¥éœ€è¦ç«‹å³è¿”å›ä¸€ä¸ªå€¼ï¼ˆçŠ¶æ€ï¼‰ã€‚
### UVMä¸­çš„é€šä¿¡æ–¹å¼
ç¬¬ä¸€ï¼Œé»˜è®¤æƒ…å†µä¸‹ï¼Œä¸€ä¸ªanalysis_portï¼ˆanalysis_exportï¼‰å¯ä»¥è¿æ¥å¤šä¸ªIMPï¼Œä¹Ÿå°±æ˜¯è¯´ï¼Œanalysis_portï¼ˆanalysis_exportï¼‰ä¸IMPä¹‹é—´çš„é€šä¿¡æ˜¯ä¸€å¯¹å¤šçš„é€šä¿¡ï¼Œè€Œputå’Œgetç³»åˆ—ç«¯å£ä¸ç›¸åº”IMPçš„é€šä¿¡æ˜¯ä¸€å¯¹ä¸€çš„é€šä¿¡ï¼ˆé™¤éåœ¨å®ä¾‹åŒ–æ—¶æŒ‡å®šå¯ä»¥è¿æ¥çš„æ•°é‡ï¼Œå‚ç…§4.2.1èŠ‚A_portçš„newå‡½æ•°åŸå‹ä»£ç æ¸…å•4-4ï¼‰ã€‚analysis_portï¼ˆanalysis_exportï¼‰æ›´åƒæ˜¯ä¸€ä¸ªå¹¿æ’­ã€‚  
ç¬¬äºŒï¼Œputä¸getç³»åˆ—ç«¯å£éƒ½æœ‰é˜»å¡å’Œéé˜»å¡çš„åŒºåˆ†ã€‚ä½†æ˜¯å¯¹äºanalysis_portå’Œanalysis_exportæ¥è¯´ï¼Œæ²¡æœ‰é˜»å¡å’Œéé˜»å¡çš„æ¦‚å¿µã€‚å› ä¸ºå®ƒæœ¬èº«å°±æ˜¯å¹¿æ’­ï¼Œä¸å¿…ç­‰å¾…ä¸å…¶ç›¸è¿çš„å…¶ä»–ç«¯å£çš„å“åº”ï¼Œæ‰€ä»¥ä¸å­˜åœ¨é˜»å¡å’Œéé˜»å¡ã€‚  
ä¸€ä¸ªanalysis_portå¯ä»¥å’Œå¤šä¸ªIMPç›¸è¿æ¥è¿›è¡Œé€šä¿¡ï¼Œä½†æ˜¯IMPçš„ç±»å‹å¿…é¡»æ˜¯uvm_analysis_impï¼Œå¦åˆ™ä¼šæŠ¥é”™ã€‚  
å¯¹äºanalysis_portå’Œanalysis_exportæ¥è¯´ï¼Œåªæœ‰ä¸€ç§æ“ä½œï¼šwriteã€‚åœ¨analysis_impæ‰€åœ¨çš„componentï¼Œå¿…é¡»å®šä¹‰ä¸€ä¸ªåå­—ä¸ºwriteçš„å‡½æ•°ã€‚  
<img width="903" height="508" alt="image" src="https://github.com/user-attachments/assets/d554afb7-2233-4c1b-910c-ac13ee8310bb" />  

### ä¸€ä¸ªcomponentå†…æœ‰å¤šä¸ªIMP
```systemverilog
class my_agent extends uvm_agent ;
uvm_analysis_port #(my_transaction) ap;
â€¦
function void my_agent::connect_phase(uvm_phase phase);
ap = mon.ap;
â€¦
endfunction
endclass
function void my_env::connect_phase(uvm_phase phase);
o_agt.ap.connect(scb.scb_imp);
â€¦
endfunction
```

### ä½¿ç”¨FIFOé€šä¿¡  
<img width="983" height="673" alt="image" src="https://github.com/user-attachments/assets/b0ffe279-3138-42e4-8af6-4f18e2d2b602" />  

### FIFOä¸Šçš„ç«¯å£åŠè°ƒè¯•
<img width="986" height="472" alt="image" src="https://github.com/user-attachments/assets/6e6dfa59-40ae-424d-b8b4-8d2cb5a5dd20" />  
usedå‡½æ•°ï¼šç”¨äºæŸ¥è¯¢FIFOç¼“å­˜ä¸­æœ‰å¤šå°‘transactionã€‚  
is_emptyå‡½æ•°ï¼šç”¨äºåˆ¤æ–­å½“å‰FIFOç¼“å­˜æ˜¯å¦ä¸ºç©ºã€‚  
is_fullå‡½æ•°ï¼šç”¨äºåˆ¤æ–­å½“å‰FIFOç¼“å­˜æ˜¯å¦ä¸ºæ»¡ã€‚
flushå‡½æ•°ï¼šç”¨äºæ¸…ç©ºFIFOç¼“å­˜ä¸­çš„æ‰€æœ‰æ•°æ®ï¼Œä¸€èˆ¬ç”¨äºå¤ä½æ“ä½œã€‚ 
### ç”¨FIFOè¿˜æ˜¯ç”¨IMP
å„æœ‰ä¼˜åŠ£

# ç¬¬äº”ç«  UVMéªŒè¯å¹³å°çš„è¿è¡Œ 
## phaseæœºåˆ¶
function phase:build_phaseã€connect_phaseç­‰ï¼Œè¿™äº›phaseéƒ½ä¸è€—è´¹ä»¿çœŸæ—¶é—´ï¼Œé€šè¿‡å‡½æ•°æ¥å®ç°  
task phase:å¦‚run_phaseç­‰ï¼Œå®ƒä»¬è€—è´¹ä»¿çœŸæ—¶é—´ï¼Œé€šè¿‡ä»»åŠ¡æ¥å®ç°ã€‚ç»™DUTæ–½åŠ æ¿€åŠ±ã€ç›‘æµ‹DUTçš„è¾“å‡ºéƒ½æ˜¯åœ¨è¿™äº›phaseä¸­å®Œæˆçš„ã€‚  
<img width="993" height="545" alt="image" src="https://github.com/user-attachments/assets/d2951c55-f849-4791-bf66-629d9247a3b9" />  
### åŠ¨æ€è¿è¡Œphase
åœ¨reset_phaseå¯¹DUTè¿›è¡Œå¤ä½ã€åˆå§‹åŒ–ç­‰æ“ä½œï¼Œåœ¨configure_phaseåˆ™è¿›è¡ŒDUTçš„é…ç½®ï¼ŒDUTçš„è¿è¡Œä¸»è¦åœ¨main_phaseå®Œæˆï¼Œshutdown_phaseåˆ™æ˜¯åšä¸€äº›ä¸DUTæ–­ç”µç›¸å…³çš„æ“ä½œã€‚  
### phaseçš„æ‰§è¡Œé¡ºåº
build_phase:è‡ªä¸Šè€Œä¸‹  
function phase:è‡ªä¸‹è€Œä¸Š  
task phase:è‡ªä¸‹è€Œä¸Š(å¹¶è¡Œ)  
### UVMæ ‘çš„éå†
æ·±åº¦ä¼˜å…ˆ
### super.phaseçš„å†…å®¹
é™¤build_phaseå¤–ï¼Œåœ¨å†™å…¶ä»–phaseæ—¶ï¼Œå®Œå…¨å¯ä»¥ä¸å¿…åŠ ä¸Šsuper.xxxx_phaseè¯­å¥ï¼Œå¦‚ç¬¬2ç« ä¸­æ‰€æœ‰çš„super.main_phaseéƒ½å¯ä»¥å»æ‰ã€‚å½“ç„¶ï¼Œè¿™ä¸ªç»“è®ºåªé€‚ç”¨äºç›´æ¥æ‰©å±•è‡ªuvm_componentçš„ç±»ã€‚å¦‚æœæ˜¯æ‰©å±•è‡ªç”¨æˆ·è‡ªå®šä¹‰çš„ç±»ï¼Œå¦‚base_testç±»ï¼Œä¸”åœ¨å…¶æŸä¸ªphaseï¼Œå¦‚connect_phaseä¸­å®šä¹‰äº†ä¸€äº›é‡è¦å†…å®¹ï¼Œé‚£ä¹ˆåœ¨å…·ä½“æµ‹è¯•ç”¨ä¾‹çš„connect_phaseä¸­å°±ä¸åº”è¯¥çœç•¥super.connect_phaseã€‚  
### buildé˜¶æ®µå‡ºç°UVM_ERRORåœæ­¢ä»¿çœŸ
### phaseçš„è·³è½¬
è·³è½¬ä¸­æœ€éš¾çš„åœ°æ–¹åœ¨äºè·³è½¬å‰åçš„æ¸…ç†å’Œå‡†å¤‡å·¥ä½œã€‚å¦‚ä¸Šé¢çš„è¿è¡Œç»“æœä¸­çš„è­¦å‘Šä¿¡æ¯å°±æ˜¯å› ä¸ºæ²¡æœ‰åŠæ—¶å¯¹objectionè¿›è¡Œæ¸…ç†ã€‚å¯¹äºscoreboardæ¥è¯´ï¼Œè¿™ä¸ªé—®é¢˜å¯èƒ½å°¤å…¶ä¸¥é‡ã€‚åœ¨è·³è½¬å‰ï¼Œscoreboardçš„expect_queueä¸­çš„æ•°æ®åº”è¯¥æ¸…ç©ºï¼ŒåŒæ—¶è¦å®¹å¿è·³è½¬åDUTå¯èƒ½è¾“å‡ºä¸€äº›å¼‚å¸¸æ•°æ®ã€‚  
jumpå‡½æ•°ï¼šfunction void uvm_phase::jump(uvm_phase phase);  
jumpå‡½æ•°çš„å‚æ•°å¿…é¡»æ˜¯ä¸€ä¸ªuvm_phaseç±»å‹çš„å˜é‡ã€‚åœ¨UVMä¸­ï¼Œè¿™æ ·çš„å˜é‡å…±æœ‰å¦‚ä¸‹å‡ ä¸ªï¼š  
```systemverilog
uvm_build_phase::get();
uvm_connect_phase::get();
uvm_end_of_elaboration_phase::get();
uvm_start_of_simulation_phase::get();
uvm_run_phase::get();
uvm_pre_reset_phase::get();
uvm_reset_phase::get();
uvm_post_reset_phase::get();
uvm_pre_configure_phase::get();
uvm_configure_phase::get();
uvm_post_configure_phase::get();
uvm_pre_main_phase::get();
uvm_main_phase::get();
uvm_post_main_phase::get();
uvm_pre_shutdown_phase::get();
uvm_shutdown_phase::get();
uvm_post_shutdown_phase::get();
uvm_extract_phase::get();
uvm_check_phase::get();
uvm_report_phase::get();
uvm_final_phase::get();
```
uvm_pre_reset_phaseï¼šï¼šgetï¼ˆï¼‰åçš„æ‰€æœ‰phaseéƒ½å¯ä»¥ä½œä¸ºjumpçš„å‚æ•°ã€‚
### phaseçš„è°ƒè¯•
<sim command> +UVM_PHASE_TRACE  
**è¶…æ—¶é€€å‡º**  
åœ¨UVMä¸­é€šè¿‡uvm_rootçš„set_timeoutå‡½æ•°å¯ä»¥è®¾ç½®è¶…æ—¶æ—¶é—´ï¼š  
uvm_top.set_timeout(500ns, 0);  
<sim command> +UVM_TIMEOUT=<timeout>,<overridable>
## objectionæœºåˆ¶
### objectionå’Œtask phase
run_phaseå’Œ12ä¸ªåŠ¨æ€è¿è¡Œçš„phaseçš„objectionæœºåˆ¶ï¼Œç®€å•æ¥è¯´ï¼Œrun_phaseç‹¬ç«‹äº12ä¸ªphaseä½†æ˜¯åˆæ˜¯å¹¶è¡Œè¿è¡Œï¼Œ12ä¸ªphaseä¸­çš„objectionæ§åˆ¶ç€run_phaseçš„è¿è¡Œæ—¶é—´ï¼Œrun_phaseåªèƒ½è¢«åŠ¨æ¥å—ï¼Œåä¹‹ï¼Œrun_phaseä¸­çš„objectionæœºåˆ¶å¹¶ä¸èƒ½å½±å“12ä¸ªphaseçš„è¿è¡Œæ—¶é—´ã€‚  
å…ˆä¾æ¬¡æ¶ˆç­12ä¸ªphaseä¸­çš„objectionï¼Œæœ€åæ¶ˆç­run_phaseçš„objectionã€‚  
### å‚æ•°phaseçš„å¿…è¦æ€§
### æ§åˆ¶objectionçš„æœ€ä½³é€‰æ‹©
ä¸€èˆ¬æ¥è¯´ï¼Œåœ¨ä¸€ä¸ªå®é™…çš„éªŒè¯å¹³å°ä¸­ï¼Œé€šå¸¸ä¼šåœ¨ä»¥ä¸‹ä¸¤ç§objectionçš„æ§åˆ¶ç­–ç•¥ä¸­é€‰æ‹©ä¸€ç§ï¼š  
ç¬¬ä¸€ç§æ˜¯åœ¨scoreboardä¸­è¿›è¡Œæ§åˆ¶ï¼ˆfork...join_anyï¼‰ã€‚  
ç¬¬äºŒç§ï¼Œå¦‚åœ¨ç¬¬2ç« ä¸­ä»‹ç»çš„ä¾‹å­é‚£æ ·ï¼Œåœ¨sequenceä¸­æèµ·sequencerçš„objectionï¼Œå½“sequenceå®Œæˆåï¼Œå†æ’¤é”€æ­¤objectionã€‚  
### set_drain_timeçš„ä½¿ç”¨
```systemverilog
task base_test::main_phase(uvm_phase phase);
  phase.phase_done.set_drain_time(this, 200);
endtask
```
drain_timeå±äºuvm_objectionçš„ä¸€ä¸ªç‰¹æ€§ã€‚å¦‚æœåªåœ¨main_phaseä¸­è°ƒç”¨set_drain_timeå‡½æ•°è®¾ç½®drain_timeï¼Œä½†æ˜¯åœ¨å…¶ä»–phaseï¼Œå¦‚
configure_phaseä¸­æ²¡æœ‰è®¾ç½®ï¼Œé‚£ä¹ˆåœ¨configure_phaseä¸­æ‰€æœ‰çš„objectionè¢«æ’¤é”€åï¼Œä¼šç«‹å³è¿›å…¥post_configure_phaseã€‚æ¢è¨€ä¹‹ï¼Œä¸€ä¸ª
phaseå¯¹åº”ä¸€ä¸ªdrain_timeï¼Œå¹¶ä¸æ˜¯æ‰€æœ‰çš„phaseå…±äº«ä¸€ä¸ªdrain_timeã€‚åœ¨æ²¡æœ‰è®¾ç½®çš„æƒ…å†µä¸‹ï¼Œdrain_timeçš„é»˜è®¤å€¼ä¸º0ã€‚  
### objectionçš„è°ƒè¯•
<sim command> +UVM_OBJECTION_TRACE  
## domainçš„åº”ç”¨

# ç¬¬å…­ç«  UVMä¸­çš„sequence
## sequenceåŸºç¡€
UVMä¸ºäº†è§£å†³è®¾ç½®å’Œä¿®æ”¹ä¸åŒsequenceé—®é¢˜ï¼Œå¼•å…¥äº†sequenceæœºåˆ¶ï¼Œåœ¨è§£å†³çš„è¿‡ç¨‹ä¸­è¿˜ä½¿ç”¨äº†factoryæœºåˆ¶ã€configæœºåˆ¶ã€‚ä½¿ç”¨sequenceæœºåˆ¶ä¹‹åï¼Œåœ¨ä¸åŒçš„æµ‹è¯•ç”¨ä¾‹ä¸­ï¼Œå°†ä¸åŒçš„sequenceè®¾ç½®æˆsequencerçš„main_phaseçš„default_sequenceã€‚å½“sequenceræ‰§è¡Œåˆ°main_phaseæ—¶ï¼Œå‘ç°æœ‰default_sequenceï¼Œé‚£ä¹ˆå®ƒå°±å¯åŠ¨sequenceã€‚  
### sequenceçš„å¯åŠ¨ä¸æ‰§è¡Œ
ç›´æ¥å¯åŠ¨ï¼š  
```systemverilog
my_sequence my_seq;
my_seq = my_sequence::type_id::create("my_seq");
my_seq.start(sequencer);
```
default_sequenceå¯åŠ¨:  
```systemverilog
uvm_config_db#(uvm_object_wrapper)::set(this,
"env.i_agt.sqr.main_phase",
"default_sequence",
case0_sequence::type_id::get());
```
å½“ä¸€ä¸ªsequenceå¯åŠ¨åä¼šè‡ªåŠ¨æ‰§è¡Œsequenceçš„bodyä»»åŠ¡ã€‚å…¶å®ï¼Œé™¤äº†bodyå¤–ï¼Œè¿˜ä¼šè‡ªåŠ¨è°ƒç”¨sequenceçš„pre_bodyä¸post_body  
## sequenceçš„ä»²è£æœºåˆ¶
### åœ¨åŒä¸€ä¸ªsequencerä¸Šå¯åŠ¨å¤šä¸ªsequence
ç”¨fork joinå¹¶è¡Œå¯åŠ¨å¤šä¸ªsequence  
å¯ä»¥é€šè¿‡uvm_do_priåŠuvm_do_pri_withæ”¹å˜æ‰€äº§ç”Ÿçš„transactionçš„ä¼˜å…ˆçº§  
```systemverilog
`uvm_do_pri(m_trans, 100)
`uvm_do_pri_with(m_trans, 200, {m_trans.pload.size < 500;})
```
è¦ä½¿ä¼˜å…ˆçº§ä»²è£èµ·ä½œç”¨éœ€è¦è®¾ç½®sequencerçš„ä»²è£ç®—æ³•ï¼š  
```systemverilog
env.i_agt.sqr.set_arbitration(SEQ_ARB_STRICT_FIFO);
```
é™¤transactionæœ‰ä¼˜å…ˆçº§å¤–ï¼Œsequenceä¹Ÿæœ‰ä¼˜å…ˆçº§çš„æ¦‚å¿µ  
```systemverilog
fork
  seq0.start(env.i_agt.sqr, null, 100);
  seq1.start(env.i_agt.sqr, null, 200);
join
```
### sequencerçš„lockæ“ä½œ
æ‰€è°“lockï¼Œå°±æ˜¯sequenceå‘sequencerå‘é€ä¸€ä¸ªè¯·æ±‚ï¼Œè¿™ä¸ªè¯·æ±‚ä¸å…¶ä»–sequenceå‘é€transactionçš„è¯·æ±‚ä¸€åŒè¢«æ”¾å…¥sequencerçš„ä»²è£é˜Ÿåˆ—ä¸­ã€‚å½“å…¶å‰é¢çš„æ‰€æœ‰è¯·æ±‚è¢«å¤„ç†å®Œæ¯•åï¼Œsequencerå°±å¼€å§‹å“åº”è¿™ä¸ªlockè¯·æ±‚ï¼Œæ­¤åsequencerä¼šä¸€ç›´è¿ç»­å‘é€æ­¤sequenceçš„transactionï¼Œç›´åˆ°unlockæ“ä½œè¢«è°ƒç”¨ã€‚  
```systemverilog
virtual task body();
â€¦
  repeat (3) begin
  `uvm_do_with(m_trans, {m_trans.pload.size < 500;})
  `uvm_info("sequence1", "send one transaction", UVM_MEDIUM)
  end
  lock();
  `uvm_info("sequence1", "locked the sequencer ", UVM_MEDIUM)
  repeat (4) begin
  `uvm_do_with(m_trans, {m_trans.pload.size < 500;})
  `uvm_info("sequence1", "send one transaction", UVM_MEDIUM)
  end
  `uvm_info("sequence1", "unlocked the sequencer ", UVM_MEDIUM)
  unlock();
  repeat (3) begin
  `uvm_do_with(m_trans, {m_trans.pload.size < 500;})
  `uvm_info("sequence1", "send one transaction", UVM_MEDIUM)
end
â€¦
54 endtask
```
### sequenceçš„grabæ“ä½œ
ä¸lockæ“ä½œä¸€æ ·ï¼Œgrabæ“ä½œä¹Ÿç”¨äºæš‚æ—¶æ‹¥æœ‰sequencerçš„æ‰€æœ‰æƒï¼Œåªæ˜¯grabæ“ä½œæ¯”lockæ“ä½œä¼˜å…ˆçº§æ›´é«˜ã€‚lockè¯·æ±‚æ˜¯è¢«æ’å…¥sequencerä»²è£é˜Ÿåˆ—çš„æœ€åé¢ï¼Œç­‰åˆ°å®ƒæ—¶ï¼Œå®ƒå‰é¢çš„ä»²è£è¯·æ±‚éƒ½å·²ç»ç»“æŸäº†ã€‚grabè¯·æ±‚åˆ™è¢«æ”¾å…¥sequencerä»²è£é˜Ÿåˆ—çš„æœ€å‰é¢ï¼Œå®ƒå‡ ä¹æ˜¯ä¸€å‘å‡ºå°±æ‹¥æœ‰äº†sequencerçš„æ‰€æœ‰æƒ  
å¯ä»¥è¿™ä¹ˆè¯´ï¼Œlockæ˜¯è€å¼±ç—…æ®‹ç”¨æˆ·ï¼Œæœ‰åºçš„ä¼˜å…ˆæƒï¼›grabæ˜¯VIPç”¨æˆ·ï¼Œæ–‡æ˜çš„å æ®ã€‚ğŸ˜„  
grab();å’Œungrab();
### sequenceçš„æœ‰æ•ˆæ€§
sequenceråœ¨ä»²è£æ—¶ï¼Œä¼šæŸ¥çœ‹sequenceçš„is_relevantå‡½æ•°çš„è¿”å›ç»“æœã€‚å¦‚æœä¸º1ï¼Œè¯´æ˜æ­¤sequenceæœ‰æ•ˆï¼Œå¦åˆ™æ— æ•ˆã€‚  
é™¤äº†is_relevantå¤–ï¼Œsequenceä¸­è¿˜æœ‰ä¸€ä¸ªä»»åŠ¡wait_for_relevantä¹Ÿä¸sequenceçš„æœ‰æ•ˆæ€§ç›¸å…³ï¼š  
è‹¥å…¨éƒ¨çš„transactionéƒ½å‘é€å®Œæ¯•ã€‚æ­¤æ—¶ï¼Œæ²¡æœ‰å¯å‘é€çš„transaction,sequencerå‘ç°sequence0æ— æ•ˆï¼Œä¼šè°ƒç”¨å…¶wait_for_relevantã€‚ä¹Ÿå°±æ˜¯è¯´ï¼Œå¤±æ•ˆæ˜¯è‡ªå·±æ§åˆ¶ï¼Œä½†æ˜¯é‡æ–°å˜å¾—æœ‰æ•ˆéœ€è¦ç­‰å…¶ä»–transactionå‘å®Œæ‰è¡Œï¼Œå¦‚æœå…¶ä»–transactionæ°¸è¿œä¸ç»“æŸé‚£ä¹ˆsequence0å°†æ°¸è¿œå¤„äºæ— æ•ˆçŠ¶æ€ã€‚
is_relevantä¸wait_for_relevantä¸€èˆ¬åº”æˆå¯¹é‡è½½ï¼Œä¸èƒ½åªé‡è½½å…¶ä¸­çš„ä¸€ä¸ªã€‚  
wait_for_relevantæ˜¯ä¸€ç§ä¿æŠ¤æœºåˆ¶ï¼Œå¦‚æœè‡ªå·±çš„æ§åˆ¶æ²¡æœ‰å‡†ç¡®æ§åˆ¶ï¼Œé‚£ä¹ˆå‡ºç°æ²¡æœ‰transactionå¯å‘é€çš„æƒ…å†µï¼Œè§¦å‘ä¿æŠ¤æœºåˆ¶ã€‚  
## sequenceç›¸å…³å®åŠå…¶å®ç°
### uvm_doç³»åˆ—å®
8ä¸ªï¼š  
```systemverilog
`uvm_do(SEQ_OR_ITEM)o
`uvm_do_pri(SEQ_OR_ITEM, PRIORITY)
`uvm_do_with(SEQ_OR_ITEM, CONSTRAINTS)
`uvm_do_pri_with(SEQ_OR_ITEM, PRIORITY, CONSTRAINTS)
`uvm_do_on(SEQ_OR_ITEM, SEQR)
`uvm_do_on_pri(SEQ_OR_ITEM, SEQR, PRIORITY)
`uvm_do_on_with(SEQ_OR_ITEM, SEQR, CONSTRAINTS)
`uvm_do_on_pri_with(SEQ_OR_ITEM, SEQR, PRIORITY, CONSTRAINTS)
```
uvm_do_on:ç”¨äºæ˜¾å¼åœ°æŒ‡å®šä½¿ç”¨å“ªä¸ªsequencerå‘é€æ­¤transactionã€‚å®ƒæœ‰ä¸¤ä¸ªå‚æ•°ï¼Œç¬¬ä¸€ä¸ªæ˜¯transactionçš„æŒ‡é’ˆï¼Œç¬¬äºŒä¸ªæ˜¯sequencerçš„æŒ‡é’ˆã€‚  
```systemverilog
`uvm_do_on_pri_with(tr, this, 100, {tr.pload.size == 100;})
```
uvm_doç³»åˆ—çš„å…¶ä»–ä¸ƒä¸ªå®å…¶å®éƒ½æ˜¯ç”¨uvm_do_on_pri_withå®æ¥å®ç°çš„ã€‚  
### uvm_createä¸uvm_send
```systemverilog
virtual task body();
  int num = 0;
  int p_sz;
â€¦
  repeat (10) begin
  num++;
  `uvm_create(m_trans)
  assert(m_trans.randomize());
  p_sz = m_trans.pload.size();
  {m_trans.pload[p_sz - 4],
   m_trans.pload[p_sz - 3],
   m_trans.pload[p_sz - 2],
   m_trans.pload[p_sz - 1]}
   = num;
  `uvm_send(m_trans)
  end
â€¦
  endtask
```
uvm_send_pri:åœ¨å°†transactionäº¤ç»™sequenceræ—¶è®¾å®šä¼˜å…ˆçº§  
### uvm_rand_sendç³»åˆ—å®
```systemverilog
`uvm_rand_send(SEQ_OR_ITEM)
`uvm_rand_send_pri(SEQ_OR_ITEM, PRIORITY)
`uvm_rand_send_with(SEQ_OR_ITEM, CONSTRAINTS)
`uvm_rand_send_pri_with(SEQ_OR_ITEM, PRIORITY, CONSTRAINTS)
```
uvm_rand_sendå®ä¸uvm_sendå®ç±»ä¼¼ï¼Œå”¯ä¸€çš„åŒºåˆ«æ˜¯å®ƒä¼šå¯¹transactionè¿›è¡ŒéšæœºåŒ–ã€‚è¿™ä¸ªå®ä½¿ç”¨çš„å‰ææ˜¯transactionå·²ç»è¢«åˆ†é…äº†ç©ºé—´ï¼Œæ¢è¨€ä¹‹ï¼Œå³å·²ç»å®ä¾‹åŒ–äº†ã€‚  
```systemverilog
m_trans = new("m_trans");
`uvm_rand_send_pri_with(m_trans, 100, {m_trans.pload.size == 100;})
```
### start_itemä¸finish_item
```systemverilog
virtual task body();
â€¦
  repeat (10) begin
  tr = new("tr");
  start_item(tr,100); //ç¬¬äºŒä¸ªå‚æ•°ä¸ºä¼˜å…ˆçº§
  assert(tr.randomize() with {tr.pload.size == 200;});
  finish_item(tr,100);
  end
â€¦
endtask
```
### pre_doã€mid_doä¸post_do
```systemverilog
sequencer.wait_for_grant(prior)   (task) \ start_item  \
parent_seq.pre_do(1)              (task) /              \
                                                    `uvm_do* macros
parent_seq.mid_do(item)           (func) \              /
sequencer.send_request(item)      (func)  \finish_item /
sequencer.wait_for_item_done()    (task)  /
parent_seq.post_do(item)          (func) /
```
## sequenceçš„è¿›é˜¶åº”ç”¨
### åµŒå¥—çš„sequence
```systemverilog
class case0_sequence extends uvm_sequence #(my_transaction);
â€¦
  virtual task body();
    crc_seq cseq; //å£°æ˜ä¸€ä¸ª
    long_seq lseq;
â€¦
    repeat (10) begin
    `uvm_do(cseq)  //åŒ…å«å®ä¾‹åŒ–new
    `uvm_do(lseq)
  end
â€¦
  endtask
â€¦
endclass
```
### åœ¨sequenceä¸­ä½¿ç”¨randç±»å‹å˜é‡
åœ¨sequenceä¸­å®šä¹‰randç±»å‹å˜é‡ä»¥å‘äº§ç”Ÿçš„transactionä¼ é€’çº¦æŸæ—¶ï¼Œå˜é‡åå­—ä¸€å®šè¦ä¸transactionä¸­ç›¸åº”å­—æ®µçš„åå­—ä¸åŒã€‚
### transactionç±»å‹çš„åŒ¹é…
ä¸€ä¸ªsequenceräº§ç”Ÿä¸åŒç±»å‹çš„transaction  
```systemverilog
class case0_sequence extends uvm_sequence;
  my_transaction m_trans;
  your_transaction y_trans;
â€¦
  virtual task body();
â€¦
    repeat (10) begin
      `uvm_do(m_trans)
      `uvm_do(y_trans)
    end
â€¦
  endtask

  `uvm_object_utils(case0_sequence)
endclass
```
å¸¦ç»™driverçš„é€‰æ‹©é—®é¢˜å°±æ˜¯å¿…é¡»ç”¨castè½¬æ¢ï¼š
```systemverilog
task my_driver::main_phase(uvm_phase phase);
  my_transaction m_tr;
  your_transaction y_tr;
â€¦
  while(1) begin
    seq_item_port.get_next_item(req);
    if($cast(m_tr, req)) begin
    drive_my_transaction(m_tr);
    `uvm_info("driver", "receive a transaction whose type is my_transaction",UVM_MEDIUM)
    end
    else if($cast(y_tr, req)) begin
    drive_your_transaction(y_tr);
    `uvm_info("driver", "receive a transaction whose type is your_transaction", UVM_MEDIUM)
    end
    else begin
    `uvm_error("driver", "receive a transaction whose type is unknown")
    end
    seq_item_port.item_done();
    end
endtask
```
**OKï¼Œéœ€è¦æ€»ç»“ä¸€ä¸‹ï¼Œå‡ ä¸ªâ€œå¤šä¸ªä¸åŒâ€å¦‚ä½•ä½¿ç”¨**  
1.ä¸€ä¸ªsequencer,å¤šä¸ªsequence,åŒä¸€ç§transactionï¼Œéœ€è¦ä½¿ç”¨ä»²è£æœºåˆ¶ç›¸å…³çš„å®æ ¹æ®ä¼˜å…ˆçº§æ¥å†³å®šã€‚ä»¥åŠç›¸å…³çš„lock,grabï¼Œæœ‰æ•ˆæ€§ç­‰æ“ä½œï¼Œä¸»è¦æ˜¯é’ˆå¯¹sequenceä¹‹é—´çš„é¡ºåºé—®é¢˜ã€‚  
2.ä¸€ä¸ªsequencer,ä¸€ä¸ªsequence,ä¸åŒçš„transaction,éœ€è¦å¯¹driverè¿›è¡Œcastæ“ä½œåˆ†è¾¨ä¸åŒçš„transaction,ä¸»è¦é’ˆå¯¹ä¸€ä¸ªsequenceé‡Œé¢çš„æ•°æ®ç±»å‹ã€‚  

### p_sequencerçš„ä½¿ç”¨
m_sequenceræ˜¯uvm_sequencer_baseï¼ˆuvm_sequencerçš„åŸºç±»ï¼‰ç±»å‹çš„ï¼Œè€Œä¸æ˜¯
my_sequencerç±»å‹çš„ã€‚  
uvm_declare_p_sequencerï¼ˆSEQUENCERï¼‰ã€‚è¿™ä¸ªå®çš„æœ¬è´¨æ˜¯å£°æ˜äº†ä¸€ä¸ªSEQUENCERç±»å‹çš„æˆå‘˜å˜é‡ï¼Œå¦‚åœ¨å®šä¹‰sequenceæ—¶ï¼Œä½¿ç”¨æ­¤å®å£°æ˜sequencerçš„ç±»å‹  

### sequenceçš„æ´¾ç”Ÿä¸ç»§æ‰¿
base_sequenceå¯ä»¥å°†å¾ˆå¤šå…¬ç”¨çš„å‡½æ•°æˆ–è€…ä»»åŠ¡å†™åœ¨base_sequenceä¸­ã€‚  

## virtual sequenceçš„ä½¿ç”¨
### å¸¦åŒè·¯è¾“å…¥è¾“å‡ºç«¯å£çš„DUT
å£°æ˜ä¸¤ä¸ªenv,å¹¶ä¸”ä¸¤ç»„input_ifå’Œoutput_if  
### sequenceä¹‹é—´çš„ç®€å•åŒæ­¥
ä½¿ç”¨å…¨å±€äº‹ä»¶  
### sequenceä¹‹é—´çš„å¤æ‚åŒæ­¥
**ä½¿ç”¨virtual sequence**  
<img width="1101" height="756" alt="image" src="https://github.com/user-attachments/assets/6c926c67-7a95-409d-a9ae-9b79a99de2a0" />  
```systemverilog
class my_vsqr extends uvm_sequencer;
  my_sequencer p_sqr0;
  my_sequencer p_sqr1;
â€¦
endclass

class base_test extends uvm_test;

  my_env env0;
  my_env env1;
  my_vsqr v_sqr;
â€¦
endclass

function void base_test::build_phase(uvm_phase phase);
  super.build_phase(phase);
  env0 = my_env::type_id::create("env0", this);
  env1 = my_env::type_id::create("env1", this);
  v_sqr = my_vsqr::type_id::create("v_sqr", this);
endfunction

function void base_test::connect_phase(uvm_phase phase);
  v_sqr.p_sqr0 = env0.i_agt.sqr;
  v_sqr.p_sqr1 = env1.i_agt.sqr;
endfunction

class case0_vseq extends uvm_sequence;
  `uvm_object_utils(case0_vseq)
  `uvm_declare_p_sequencer(my_vsqr)
â€¦
  virtual task body();
  my_transaction tr;
  drv0_seq seq0;
  drv1_seq seq1;
â€¦
  `uvm_do_on_with(tr, p_sequencer.p_sqr0, {tr.pload.size == 1500;})
  `uvm_info("vseq", "send one longest packet on p_sequencer.p_sqr0", UVM_MEDIUM)
  fork
  `uvm_do_on(seq0, p_sequencer.p_sqr0);
  `uvm_do_on(seq1, p_sequencer.p_sqr1);
  join
â€¦
  endtask
endclass
```
  

### ä»…åœ¨virtual sequenceä¸­æ§åˆ¶objection
é™¤äº†æ‰‹å·¥å¯åŠ¨sequenceæ—¶ä¸ºstarting_phaseèµ‹å€¼å¤–ï¼Œåªæœ‰å°†æ­¤sequenceä½œä¸ºsequencerçš„æŸåŠ¨æ€è¿è¡Œphaseçš„default_sequenceæ—¶ï¼Œå…¶starting_phaseæ‰ä¸ä¸ºnullã€‚å¦‚æœå°†æŸsequenceä½œä¸ºuvm_doå®çš„å‚æ•°ï¼Œé‚£ä¹ˆæ­¤sequenceä¸­çš„starting_phaseæ˜¯ä¸ºnullçš„ã€‚åœ¨æ­¤sequenceä¸­ä½¿ç”¨starting_phase.raise_objectionæ˜¯æ²¡æœ‰ä»»ä½•ç”¨å¤„çš„ã€‚  
æ¢è¨€ä¹‹ï¼Œè¦ä½¿starting_phaseæ‰ä¸ä¸ºnullæœ‰æ•ˆï¼Œè¦ä¹ˆåœ¨default_sequenceä¸­å¯åŠ¨sequenceï¼Œå¦‚æœsequencerå¾ˆå¤šè¦ç”¨virtual sequenceç»Ÿä¸€å¯åŠ¨ï¼Œé‚£ä¹ˆè¿™ä¸ªstarting_phaseä¼šæ— æ•ˆï¼Œæˆ‘ä»¬åº”è¯¥
åœ¨æœ€é¡¶å±‚çš„virtual sequenceä¸­æ§åˆ¶objectionã€‚  

### åœ¨sequenceä¸­æ…ç”¨fork join_none

## åœ¨sequenceä¸­ä½¿ç”¨config_db

### è·å–å‚æ•°
```systemverilog
uvm_config_db#(int)::set(this, "env.i_agt.sqr.*", "count", 9);

uvm_config_db#(int)::get(null, get_full_name(), "count", count)
```
### è®¾ç½®å‚æ•°
```systemverilog
uvm_config_db#(bit)::set(uvm_root::get(), "uvm_test_top.env0.scb", "cmp_en", 0);
```

### wait_modifiedçš„ä½¿ç”¨
UVMä¸­æä¾›äº†wait_modifiedä»»åŠ¡ï¼Œå®ƒçš„å‚æ•°æœ‰ä¸‰ä¸ªï¼Œä¸config_dbï¼šï¼šgetçš„å‰ä¸‰ä¸ªå‚æ•°å®Œ
å…¨ä¸€æ ·ã€‚å½“å®ƒæ£€æµ‹åˆ°ç¬¬ä¸‰ä¸ªå‚æ•°çš„å€¼è¢«æ›´æ–°è¿‡åï¼Œå®ƒå°±è¿”å›ï¼Œå¦åˆ™ä¸€ç›´ç­‰å¾…åœ¨é‚£é‡Œã€‚  
```systemverilog
fork
  while(1) begin
  uvm_config_db#(bit)::wait_modified(this, "", "cmp_en");
  void'(uvm_config_db#(bit)::get(this, "", "cmp_en", cmp_en));
  `uvm_info("my_scoreboard", $sformatf("cmp_en value modified, the new value is %0d", cmp_en),
  end
join
```
## responseçš„ä½¿ç”¨

### put_responseå’Œget_response
```systemverilog
virtual task body();
â€¦
  repeat (10) begin
    `uvm_do(m_trans)
    get_response(rsp);
    `uvm_info("seq", "get one response", UVM_MEDIUM)
    rsp.print();
  end
â€¦
endtask


task my_driver::main_phase(uvm_phase phase);
â€¦
  while(1) begin
  seq_item_port.get_next_item(req);
  drive_one_pkt(req);
  rsp = new("rsp");
  rsp.set_id_info(req);
  seq_item_port.put_response(rsp);
  seq_item_port.item_done();
  end
endtask
```
é™¤äº†ä½¿ç”¨put_responseå¤–ï¼ŒUVMè¿˜æ”¯æŒç›´æ¥å°†responseä½œä¸ºitem_doneçš„å‚æ•°
```systemverilog
seq_item_port.item_done(rsp);
```
### response handlerä¸å¦ç±»çš„response

### rspä¸reqç±»å‹ä¸åŒ

## sequence library
### éšæœºé€‰æ‹©sequence
```systemverilog
class simple_seq_library extends uvm_sequence_library#(my_transaction);
  function new(string name= "simple_seq_library");
    super.new(name);
    init_sequence_library();
  endfunction

  `uvm_object_utils(simple_seq_library)
  `uvm_sequence_library_utils(simple_seq_library);

endclass
```
åœ¨å®šä¹‰sequence libraryæ—¶æœ‰ä¸‰ç‚¹è¦ç‰¹åˆ«æ³¨æ„ï¼šä¸€æ˜¯ä»uvm_sequenceæ´¾ç”Ÿæ—¶è¦æŒ‡æ˜æ­¤sequence libraryæ‰€äº§ç”Ÿçš„transactionç±»å‹ï¼Œè¿™ç‚¹ä¸æ™®é€šçš„sequenceç›¸åŒï¼›äºŒæ˜¯åœ¨å…¶newå‡½æ•°ä¸­è¦è°ƒç”¨init_sequence_libraryï¼Œå¦åˆ™å…¶å†…éƒ¨çš„å€™é€‰sequenceé˜Ÿåˆ—å°±æ˜¯ç©ºçš„ï¼›ä¸‰æ˜¯è¦è°ƒç”¨uvm_sequence_library_utilsæ³¨å†Œã€‚  
ä¸€ä¸ªsequenceåœ¨å®šä¹‰æ—¶ä½¿ç”¨å®uvm_add_to_seq_libæ¥å°†å…¶åŠ å…¥æŸä¸ªsequence libraryä¸­ï¼š  
```
class seq0 extends uvm_sequence#(my_transaction);
â€¦systemverilog
  `uvm_object_utils(seq0)
  `uvm_add_to_seq_lib(seq0, simple_seq_library)
  virtual task body();
    repeat(10) begin
      `uvm_do(req)
      `uvm_info("seq0", "this is seq0", UVM_MEDIUM)
    end
  endtask
endclass
```
ä¸€ä¸ªsequenceå¯ä»¥åŠ å…¥å¤šä¸ªä¸åŒçš„sequence libraryä¸­ï¼š  
```
`uvm_add_to_seq_lib(seq0, simple_seq_library)
`uvm_add_to_seq_lib(seq0, hard_seq_library)
```
å½“sequenceä¸sequence libraryå®šä¹‰å¥½åï¼Œå¯ä»¥å°†sequence libraryä½œä¸ºsequencerçš„default sequence  
```systemverilog
function void my_case0::build_phase(uvm_phase phase);
  super.build_phase(phase);

  uvm_config_db#(uvm_object_wrapper)::set(this,
                                    "env.i_agt.sqr.main_phase",
                                    "default_sequence",
                                    simple_seq_library::type_id::get());
endfunction
```
### æ§åˆ¶é€‰æ‹©ç®—æ³•
sequence libraryéšæœºä»å…¶sequenceé˜Ÿåˆ—ä¸­é€‰æ‹©å‡ ä¸ªæ‰§è¡Œã€‚è¿™æ˜¯ç”±å…¶å˜é‡selection_modeå†³å®šçš„
uvm_sequence_lib_mode selection_mode;  
```systemverilog
typedef enum
{
UVM_SEQ_LIB_RAND,
UVM_SEQ_LIB_RANDC,
UVM_SEQ_LIB_ITEM,
UVM_SEQ_LIB_USER
} uvm_sequence_lib_mode;
```
ä¿®æ”¹UVM_SEQ_LIB_RANDä¸ºUVM_SEQ_LIB_RANDC  
```systemverilog
function void my_case0::build_phase(uvm_phase phase);
â€¦
  uvm_config_db#(uvm_sequence_lib_mode)::set(this,
                                    "env.i_agt.sqr.main_phase",
                                    "default_sequence.selection_mode",
                                    UVM_SEQ_LIB_RANDC);
endfunction
```
### æ§åˆ¶æ‰§è¡Œæ¬¡æ•°
```systemverilog
uvm_config_db#(int unsigned)::set(this,
  "env.i_agt.sqr.main_phase",
  "default_sequence.min_random_count",
  5);
uvm_config_db#(int unsigned)::set(this,
  "env.i_agt.sqr.main_phase",
  "default_sequence.max_random_count",
  20);
```
### ä½¿ç”¨sequence_library_cfg
sequence_library_cfg  
```systemverilog
class uvm_sequence_library_cfg extends uvm_object;
  `uvm_object_utils(uvm_sequence_library_cfg)
  uvm_sequence_lib_mode selection_mode;
  int unsigned min_random_count;
  int unsigned max_random_count;
â€¦
endclass
```
eg.  
```systemverilog
function void my_case0::build_phase(uvm_phase phase);
  uvm_sequence_library_cfg cfg;
  super.build_phase(phase);
  cfg = new("cfg", UVM_SEQ_LIB_RANDC, 5, 20);

  uvm_config_db#(uvm_object_wrapper)::set(this,
                                  "env.i_agt.sqr.main_phase",
                                  "default_sequence",
                                  simple_seq_library::type_id::get());
uvm_config_db#(uvm_sequence_library_cfg)::set(this,
                                  "env.i_agt.sqr.main_phase",
                                  "default_sequence.config",
                                  cfg);
endfunction
```
ç®€å•çš„é…ç½®æ–¹æ³•--å®ä¾‹åŒ–åèµ‹å€¼  
```systemverilog
function void my_case0::build_phase(uvm_phase phase);
  simple_seq_library seq_lib;
  super.build_phase(phase);

  seq_lib = new("seq_lib");
  seq_lib.selection_mode = UVM_SEQ_LIB_RANDC;
  seq_lib.min_random_count = 10;
  seq_lib.max_random_count = 15;
  uvm_config_db#(uvm_sequence_base)::set(this,
                                  "env.i_agt.sqr.main_phase",
                                  "default_sequence",
                                  seq_lib);
endfunction
```
**OKï¼Œæˆ‘ä»¬æ¥æ€»ç»“ä¸€ä¸‹ï¼Œä¸åŒsequenceåœºæ™¯ä¸‹çš„å¯åŠ¨æ–¹å¼**  
|sequenceræ•°é‡|sequenceæ•°é‡|å¯åŠ¨æ–¹å¼|  
|:---:|:---:|:---:|  
|1|1|startç›´æ¥å¯åŠ¨,default_sequenceå¯åŠ¨|  
|1|>1|starté€ä¸ªå¯åŠ¨ï¼Œdefault_sequenceé€ä¸ªå¯åŠ¨ï¼Œvirtual sequenceï¼Œsequence library|
|>1|>1|startå¯åŠ¨ï¼Œdefault_sequenceå¯åŠ¨ï¼Œvirtual sequence(æŒ‡å®šå¥½sequencerå¯¹åº”çš„å‚æ•°)|  

# ç¬¬ä¸ƒç«  UVMä¸­çš„å¯„å­˜å™¨æ¨¡å‹
## å¯„å­˜å™¨æ¨¡å‹ç®€ä»‹
DUTä¸­é™¤äº†inputå’Œoutputçš„reg,å³ä¸­é—´å˜é‡  
```systemverilog
task my_model::main_phase(uvm_phase phase);
â€¦
reg_model.INVERT_REG.read(status, value, UVM_FRONTDOOR);
â€¦
endtask
```
åªèƒ½å¯åŠ¨sequenceé€šè¿‡å‰é—¨ï¼ˆFRONTDOORï¼‰è®¿é—®çš„æ–¹å¼æ¥è¯»å–å¯„å­˜å™¨ï¼Œå±€é™è¾ƒå¤§ï¼Œåœ¨
scoreboardï¼ˆæˆ–è€…å…¶ä»–componentï¼‰ä¸­éš¾ä»¥æ§åˆ¶ã€‚è€Œæœ‰äº†å¯„å­˜å™¨æ¨¡å‹ä¹‹åï¼Œscoreboardåªä¸å¯„å­˜å™¨æ¨¡å‹æ‰“äº¤é“ï¼Œæ— è®ºæ˜¯å‘é€è¯»çš„æŒ‡ä»¤è¿˜æ˜¯è·å–è¯»æ“ä½œçš„è¿”å›å€¼ï¼Œéƒ½å¯ä»¥ç”±å¯„å­˜å™¨æ¨¡å‹å®Œæˆã€‚æœ‰äº†å¯„å­˜å™¨æ¨¡å‹åï¼Œå¯ä»¥åœ¨ä»»ä½•è€—è´¹æ—¶é—´çš„phaseä¸­ä½¿ç”¨å¯„å­˜å™¨æ¨¡å‹ä»¥å‰é—¨è®¿é—®æˆ–åé—¨ï¼ˆBACKDOORï¼‰è®¿é—®çš„æ–¹å¼æ¥è¯»å–å¯„å­˜å™¨çš„å€¼ï¼ŒåŒæ—¶è¿˜èƒ½åœ¨æŸäº›ä¸è€—è´¹æ—¶é—´çš„phaseï¼ˆå¦‚check_phaseï¼‰ä¸­ä½¿ç”¨åé—¨è®¿é—®çš„æ–¹å¼æ¥è¯»å–å¯„å­˜å™¨çš„å€¼ã€‚  
|uvm_reg_field|uvm_reg|uvm_reg_block|uvm_reg_map|  
|:---:|:---:|:---:|:---:|  
|æœ€å°å•ä½|å°å•ä½ï¼Œæ¯”uvm_reg_fieldé«˜ä¸€ä¸ªçº§åˆ«ï¼Œä¸€ä¸ªå¯„å­˜å™¨è‡³å°‘åŒ…å«ä¸€ä¸ª|å¤§å•ä½ï¼Œå¯ä»¥åŠ å…¥uvm_regæˆ–è€…uvm_reg_blockã€‚è‡³å°‘åŒ…å«ä¸€ä¸ª|å­˜å‚¨å¯„å­˜å™¨åœ°å€ï¼Œè½¬æ¢æˆå¯è®¿é—®çš„ç‰©ç†åœ°å€ï¼ˆç»å¯¹åœ°å€ï¼‰|  
## ç®€å•çš„å¯„å­˜å™¨æ¨¡å‹
```systemverilog
class reg_invert extends uvm_reg;

  rand uvm_reg_field reg_data;

  virtual function void build();
    reg_data = uvm_reg_field::type_id::create("reg_data");
    // parameter: parent, size, lsb_pos, access, volatile, reset value, has_reset, is_rand, individually
    reg_data.configure(this, 1, 0, "RW", 1, 0, 1, 1, 0);
  endfunction

  `uvm_object_utils(reg_invert)

  function new(input string name="reg_invert");
    //parameter: name, size, has_coverage
    super.new(name, 16, UVM_NO_COVERAGE);
  endfunction
endclass
```
configå‚æ•°è¯´æ˜ï¼š  
|||
|:---:|:---:|
|parent|æ­¤åŸŸçš„çˆ¶è¾ˆ|
|size|å®½åº¦|
|lsb_pos|æœ€ä½ä½åœ¨æ•´ä¸ªå¯„å­˜å™¨çš„ä½ç½®ï¼Œ0å¼€å§‹|
|access|25ç§å­˜å–æ–¹å¼ï¼ŒROã€RWã€RCã€RS... æ”¯æŒè‡ªå®šä¹‰|
|volatitle|ä¸€èˆ¬ä¸ä½¿ç”¨ï¼Œ1|
|reset value|ä¸Šç”µå¤ä½åçš„é»˜è®¤å€¼ï¼Œä¾‹å¦‚å¤ä½ä½ç”µå¹³æœ‰æ•ˆï¼Œè¿™è¾¹å°±æ˜¯0|
|has_reset|æ˜¯å¦æœ‰å¤ä½ï¼Œä¸€èˆ¬æœ‰ï¼Œ1|
|is_rand|æ˜¯å¦å¯ä»¥éšæœºåŒ–ï¼Œå½“ä¸”ä»…å½“ç¬¬å››ä¸ªå‚æ•°ä¸ºRWã€WRCã€WRSã€WOã€W1ã€WO1æ—¶æ‰æœ‰æ•ˆ|
|individually|æ˜¯å¦å¯ä»¥å•ç‹¬å­˜å–|  

```systemverilog
class reg_model extends uvm_reg_block;
  rand reg_invert invert;

  virtual function void build();
    default_map = create_map("default_map", 0, 2, UVM_BIG_ENDIAN, 0);

    invert = reg_invert::type_id::create("invert", , get_full_name());
    invert.configure(this, null, "");
    invert.build();
    default_map.add_reg(invert, 'h9, "RW");
  endfunction

  `uvm_object_utils(reg_model)

  function new(input string name="reg_model");
    super.new(name, UVM_NO_COVERAGE);
  endfunction

endclass
```
create_mapæœ‰ä¼—å¤šçš„
å‚æ•°ï¼Œå…¶ä¸­ç¬¬ä¸€ä¸ªå‚æ•°æ˜¯åå­—ï¼Œç¬¬äºŒä¸ªå‚æ•°æ˜¯åŸºåœ°å€ï¼Œç¬¬ä¸‰ä¸ªå‚æ•°åˆ™æ˜¯ç³»ç»Ÿæ€»çº¿çš„å®½åº¦ï¼Œè¿™é‡Œçš„å•ä½æ˜¯byteè€Œä¸æ˜¯bitï¼Œç¬¬å››ä¸ªå‚æ•°æ˜¯å¤§å°ç«¯ï¼Œæœ€åä¸€ä¸ªå‚æ•°è¡¨ç¤ºæ˜¯å¦èƒ½å¤ŸæŒ‰ç…§byteå¯»å€ã€‚  


æœ€åä¸€æ­¥åˆ™æ˜¯å°†æ­¤å¯„å­˜å™¨åŠ å…¥default_mapä¸­ã€‚uvm_reg_mapçš„ä½œç”¨æ˜¯å­˜å‚¨æ‰€æœ‰å¯„å­˜å™¨çš„åœ°å€ï¼Œå› æ­¤å¿…é¡»å°†å®ä¾‹åŒ–çš„å¯„å­˜å™¨åŠ å…¥default_mapä¸­ï¼Œå¦åˆ™æ— æ³•è¿›è¡Œå‰é—¨è®¿é—®æ“ä½œã€‚add_regå‡½æ•°çš„ç¬¬ä¸€ä¸ªå‚æ•°æ˜¯è¦åŠ å…¥çš„å¯„å­˜å™¨ï¼Œç¬¬äºŒä¸ªå‚æ•°æ˜¯å¯„å­˜å™¨çš„åœ°å€ï¼Œè¿™é‡Œæ˜¯16â€™h9ï¼Œç¬¬ä¸‰ä¸ªå‚æ•°æ˜¯æ­¤å¯„å­˜å™¨çš„å­˜å–æ–¹å¼ã€‚

### åœ¨éªŒè¯å¹³å°ä¸­ä½¿ç”¨å¯„å­˜å™¨æ¨¡å‹
```systemverilog
`ifndef MY_MODEL__SV
`define MY_MODEL__SV

class my_model extends uvm_component;
   
   uvm_blocking_get_port #(my_transaction)  port;
   uvm_analysis_port #(my_transaction)  ap;

   reg_model p_rm;
   extern function new(string name, uvm_component parent);
   extern function void build_phase(uvm_phase phase);
   extern virtual  task main_phase(uvm_phase phase);
   extern virtual  function void invert_tr(my_transaction tr);

   `uvm_component_utils(my_model)
endclass 

function my_model::new(string name, uvm_component parent);
   super.new(name, parent);
endfunction 

function void my_model::build_phase(uvm_phase phase);
   super.build_phase(phase);
   port = new("port", this);
   ap = new("ap", this);
endfunction

function void my_model::invert_tr(my_transaction tr);
    tr.dmac = tr.dmac ^ 48'hFFFF_FFFF_FFFF;
    tr.smac = tr.smac ^ 48'hFFFF_FFFF_FFFF;
    tr.ether_type = tr.ether_type ^ 16'hFFFF;
    tr.crc = tr.crc ^ 32'hFFFF_FFFF;
    for(int i = 0; i < tr.pload.size; i++)
      tr.pload[i] = tr.pload[i] ^ 8'hFF;
endfunction

task my_model::main_phase(uvm_phase phase);
   my_transaction tr;
   my_transaction new_tr;
   uvm_status_e status;
   uvm_reg_data_t value;
   super.main_phase(phase);
   p_rm.invert.read(status, value, UVM_FRONTDOOR); //è¯»å–å€¼åˆ°value
   while(1) begin
      port.get(tr);
      new_tr = new("new_tr");
      new_tr.copy(tr);
      //`uvm_info("my_model", "get one transaction, copy and print it:", UVM_LOW)
      //new_tr.print();
      if(value)
         invert_tr(new_tr);
      ap.write(new_tr);
   end
endtask
`endif
```

```systemverilog
extern virtual task read(output uvm_status_e status,
						output uvm_reg_data_t value,
						input uvm_path_e path = UVM_DEFAULT_PATH,
						input uvm_reg_map map = null,
						input uvm_sequence_base parent = null,
						input int prior = -1,
						input uvm_object extension = null,
						input string fname = "",
						input int lineno = 0);
```
```systemverilog
extern virtual task write(output uvm_status_e status,
						input uvm_reg_data_t value,
						input uvm_path_e path = UVM_DEFAULT_PATH,
						input uvm_reg_map map = null,
						input uvm_sequence_base parent = null,
						input int prior = -1,
						input uvm_object extension = null,
						input string fname = "",
						input int lineno = 0);
```

## åé—¨è®¿é—®ä¸å‰é—¨è®¿é—®

### å‰é—¨è®¿é—®
æ‰€è°“å‰é—¨è®¿é—®æ“ä½œå°±æ˜¯é€šè¿‡å¯„å­˜å™¨é…ç½®æ€»çº¿ï¼ˆå¦‚APBåè®®ã€OCPåè®®ã€I2Cåè®®ç­‰ï¼‰æ¥å¯¹DUTè¿›è¡Œæ“ä½œã€‚æ— è®ºåœ¨ä»»ä½•æ€»çº¿åè®®ä¸­ï¼Œå‰é—¨è®¿é—®æ“ä½œåªæœ‰ä¸¤ç§ï¼šè¯»æ“ä½œå’Œå†™æ“ä½œã€‚  


### åé—¨è®¿é—®
åé—¨è®¿é—®æ˜¯ä¸å‰é—¨è®¿é—®ç›¸å¯¹çš„æ“ä½œï¼Œä»å¹¿ä¹‰ä¸Šæ¥è¯´ï¼Œæ‰€æœ‰ä¸é€šè¿‡DUTçš„æ€»çº¿è€Œå¯¹DUTå†…éƒ¨çš„å¯„å­˜å™¨æˆ–è€…å­˜å‚¨å™¨è¿›è¡Œå­˜å–çš„æ“ä½œéƒ½æ˜¯åé—¨è®¿é—®æ“ä½œã€‚æ‰€æœ‰åé—¨è®¿é—®æ“ä½œéƒ½æ˜¯ä¸æ¶ˆè€—ä»¿çœŸæ—¶é—´ï¼ˆå³$timeæ‰“å°çš„æ—¶é—´ï¼‰è€Œåªæ¶ˆè€—è¿è¡Œæ—¶é—´çš„ã€‚è¿™æ˜¯åé—¨è®¿é—®æ“ä½œçš„æœ€å¤§ä¼˜åŠ¿ã€‚  














# ç¬¬å…«ç«  UVMä¸­çš„factoryæœºåˆ¶
## SystemVerilogå¯¹é‡è½½çš„æ”¯æŒ
### ä»»åŠ¡ä¸å‡½æ•°çš„é‡è½½
å½“åœ¨çˆ¶ç±»ä¸­å®šä¹‰ä¸€ä¸ªå‡½æ•°/ä»»åŠ¡æ—¶ï¼Œå¦‚æœå°†å…¶è®¾ç½®ä¸ºvirtualç±»å‹ï¼Œé‚£ä¹ˆå°±å¯ä»¥åœ¨å­ç±»ä¸­é‡è½½è¿™ä¸ªå‡½æ•°/ä»»åŠ¡  
```systemverilog
class bird extends uvm_object;
  virtual function void hungry();
    $display("I am a bird, I am hungry");
  endfunction
  function void hungry2();
    $display("I am a bird, I am hungry2");
  endfunction
â€¦
endclass

class parrot extends bird;
  virtual function void hungry();
    $display("I am a parrot, I am hungry");
  endfunction
  function void hungry2();
    $display("I am a parrot, I am hungry2");
  endfunction
â€¦
endclass
```
```systemverilog
function void my_case0::print_hungry(bird b_ptr);
  b_ptr.hungry();
  b_ptr.hungry2();
endfunction

function void my_case0::build_phase(uvm_phase phase);
  bird bird_inst;
  parrot parrot_inst;
  super.build_phase(phase);

  bird_inst = bird::type_id::create("bird_inst");
  parrot_inst = parrot::type_id::create("parrot_inst");
  print_hungry(bird_inst);
  print_hungry(parrot_inst);
endfunction
/////////////////////////////
//"I am a bird, I am hungry"
//"I am a bird, I am hungry2"
/////////////////////////////
//"I am a parrot, I am hungry"
//"I am a bird, I am hungry2"
/////////////////////////////
```
è¿™ç§å‡½æ•°/ä»»åŠ¡é‡è½½çš„åŠŸèƒ½åœ¨UVMä¸­å¾—åˆ°äº†å¤§é‡çš„åº”ç”¨ã€‚å…¶å®æœ€å…¸å‹çš„è«è¿‡äºå„ä¸ªphaseã€‚å½“å„ä¸ªphaseè¢«è°ƒç”¨æ—¶ï¼Œä»¥build_phaseä¸ºä¾‹ï¼Œå®é™…ä¸Šç³»ç»Ÿæ˜¯ä½¿ç”¨å¦‚ä¸‹çš„æ–¹å¼è°ƒç”¨ï¼š  
```systemverilog
c_ptr.build_phase();
```
è¿™è¡¨ç¤ºuvm_componentåŸºç±»ä¸­æœ‰build_phase()è¿™ä¸ªå‡½æ•°ï¼Œåœ¨å­ç±»ä¸­ä¸æ–­åœ°virtual,è€Œsuperä½œç”¨æ˜¯è°ƒç”¨çˆ¶ç±»çš„å‡½æ•°ï¼Œæ‰€ä»¥è°ƒç”¨æœ€ç»ˆä»¥çˆ¶ç±»çš„å‡½æ•°åŸå‹å®ç°è‡ªèº«å­ç±»çš„åŠŸèƒ½ã€‚  
è‡³äºå¦‚ä½•å½¢æˆéªŒè¯ç¯å¢ƒçš„æ ‘çŠ¶ç»“æ„ï¼Œå°±éœ€è¦ä¾é å­ç±»build_phaseä¸­çš„å®ä¾‹åŒ–æ“ä½œæŒ‡å®šçˆ¶ç±»äº†ã€‚  
### çº¦æŸçš„é‡è½½
åœ¨æµ‹è¯•ä¸€ä¸ªæ¥æ”¶MACåŠŸèƒ½çš„DUTæ—¶ï¼Œæœ‰å¤šç§å¼‚å¸¸æƒ…å†µéœ€è¦æµ‹è¯•ï¼Œå¦‚preambleé”™è¯¯ã€sfdé”™è¯¯ã€CRCé”™è¯¯ç­‰ã€‚é’ˆå¯¹è¿™äº›é”™è¯¯ï¼Œåœ¨transactionä¸­åˆ†åˆ«åŠ å…¥æ ‡å¿—ä½ï¼Œç„¶ååœ¨é’ˆå¯¹æ ‡å¿—ä½ç¼–å†™å‡½æ•°ã€‚
```systemverilog
uvm_do_with(tr, {tr.crc_err == 0; sfd_err == 0; pre_err == 0;})
```
æ¯æ¬¡äº§ç”Ÿtransactionéƒ½è¦çº¦æŸï¼Œæ¯”è¾ƒéº»çƒ¦ã€‚  
ä¸¤ç§æ–¹æ³•ï¼š  
1.å®šä¹‰é”™è¯¯ä¸ºä¸€ç§çº¦æŸï¼Œé€šè¿‡æ§åˆ¶çº¦æŸçš„å¼€å…³m_trans.crc_err_cons.constraint_mode(0)ï¼Œç„¶åä½¿ç”¨\`uvm_rand_send_withå®å»å‘é€ã€‚  
æ‰“å¼€çº¦æŸä¸ºæ­£å¸¸å‘é€ï¼Œå…³é—­çº¦æŸä¸ºå¼‚å¸¸å‘é€ã€‚ï¼ˆå…¶ä¸­tréœ€è¦å®ä¾‹åŒ–ï¼Œä¸ç„¶ä¼šæŠ¥é”™ï¼‰  
2.çº¦æŸé‡è½½ï¼Œåœ¨åŸºç¡€transactionä¸Šæ´¾ç”Ÿä¸€ä¸ªæ–°çš„transaction,ç„¶åç›´æ¥ç”¨æ™®é€š\`uvm_doå®å¯åŠ¨  
```systemverilog
class new_transaction extends my_transaction;
    `uvm_object_utils(new_transaction)
    function new(string name= "new_transaction");
      super.new(name);
    endfunction

    constraint crc_err_cons{
    crc_err dist {0 := 2, 1 := 1};
    }
endclass
```
## ä½¿ç”¨factoryæœºåˆ¶è¿›è¡Œé‡è½½
### factoryæœºåˆ¶å¼çš„é‡è½½
```systemverilog
function void my_case0::build_phase(uvm_phase phase);
â€¦
  set_type_override_by_type(bird::get_type(), parrot::get_type());

  bird_inst = bird::type_id::create("bird_inst");
  parrot_inst = parrot::type_id::create("parrot_inst");
  print_hungry(bird_inst);
  print_hungry(parrot_inst);
endfunction
/////////////////////////////
//"I am a parrot, I am hungry"
//"I am a bird, I am hungry2"
//"I am a parrot, I am hungry"
//"I am a bird, I am hungry2"
/////////////////////////////
```
ä¸ºä»€ä¹ˆä¼šå¯¼è‡´ä»¥ä¸Šçš„è¾“å‡ºç»“æœ?ğŸ‹
<img width="1115" height="746" alt="image" src="https://github.com/user-attachments/assets/15c93650-cab0-4acd-abce-910ace18e827" />  
<img width="1129" height="753" alt="image" src="https://github.com/user-attachments/assets/b7d47403-b706-4caf-8dad-aea5371cb081" />  
è¿™æ˜¯å› ä¸ºbird_instä½¿ç”¨äº†UVMçš„factoryæœºåˆ¶å¼çš„å®ä¾‹åŒ–æ–¹å¼ï¼š`bird_inst = bird::type_id::create("bird_inst");`  
**å½“è€ƒè™‘æ­¤componentéœ€è¦é‡è½½æ—¶ç”¨è¿™ç§æ–¹å¼å®ä¾‹åŒ–**
åœ¨å®ä¾‹åŒ–æ—¶ï¼ŒUVMä¼šé€šè¿‡factoryæœºåˆ¶åœ¨è‡ªå·±å†…éƒ¨çš„ä¸€å¼ è¡¨æ ¼ä¸­æŸ¥çœ‹æ˜¯å¦æœ‰ç›¸å…³çš„é‡è½½è®°å½•ã€‚`set_type_override_by_type`è¯­å¥ç›¸å½“äºåœ¨factoryæœºåˆ¶çš„è¡¨æ ¼ä¸­åŠ å…¥äº†ä¸€æ¡è®°å½•ã€‚å½“æŸ¥åˆ°æœ‰é‡è½½è®°å½•æ—¶ï¼Œä¼šä½¿ç”¨æ–°çš„ç±»å‹æ¥æ›¿ä»£æ—§çš„ç±»å‹ã€‚  
ä½¿ç”¨factoryæœºåˆ¶çš„é‡è½½æ˜¯æœ‰å‰æçš„ï¼Œå¹¶ä¸æ˜¯ä»»æ„çš„ç±»éƒ½å¯ä»¥äº’ç›¸é‡è½½ã€‚è¦æƒ³ä½¿ç”¨é‡è½½çš„åŠŸèƒ½ï¼Œå¿…é¡»æ»¡è¶³ä»¥ä¸‹è¦æ±‚ï¼š  
1.æ— è®ºæ˜¯é‡è½½çš„ç±»è¿˜æ˜¯è¢«é‡è½½çš„ç±»ï¼Œéƒ½è¦åœ¨å®šä¹‰æ—¶æ³¨å†Œåˆ°factoryæœºåˆ¶ä¸­ã€‚  
2.è¢«é‡è½½çš„ç±»åœ¨å®ä¾‹åŒ–æ—¶ï¼Œè¦ä½¿ç”¨factoryæœºåˆ¶å¼çš„å®ä¾‹åŒ–æ–¹å¼ï¼Œè€Œä¸èƒ½ä½¿ç”¨ä¼ ç»Ÿçš„newæ–¹å¼ã€‚  
3.æœ€é‡è¦çš„æ˜¯ï¼Œé‡è½½çš„ç±»è¦ä¸è¢«é‡è½½çš„ç±»æœ‰æ´¾ç”Ÿå…³ç³»ã€‚é‡è½½çš„ç±»å¿…é¡»æ´¾ç”Ÿè‡ªè¢«é‡è½½çš„ç±»ï¼Œè¢«é‡è½½çš„ç±»å¿…é¡»æ˜¯é‡è½½ç±»çš„çˆ¶ç±»ã€‚  
4.componentä¸objectä¹‹é—´äº’ç›¸ä¸èƒ½é‡è½½ã€‚è™½ç„¶uvm_componentæ˜¯æ´¾ç”Ÿè‡ªuvm_object,ä½†æ˜¯è¿™ä¸¤è€…çš„è¡€ç¼˜å…³ç³»å¤ªè¿œäº†ï¼Œè¿œåˆ°æ ¹æœ¬ä¸èƒ½é‡è½½ã€‚ä»ä¸¤è€…çš„newå‚æ•°çš„å‡½æ•°å°±å¯ä»¥çœ‹å‡ºæ¥ï¼ŒäºŒè€…äº’ç›¸é‡è½½æ—¶ï¼Œå¤šå‡ºæ¥çš„ä¸€ä¸ªparentå‚æ•°ä¼šä½¿factoryæœºåˆ¶æ— æ‰€é€‚ä»ã€‚  

### é‡è½½çš„æ–¹å¼åŠç§ç±»
`set_type_override_by_type(uvm_object_wrapper original_type, uvm_object_wrapper override_type, bit replace=1);  `
åªé‡è½½ä¸€éƒ¨åˆ†ï¼š  
`set_inst_override_by_type(string relative_inst_path, uvm_object_wrapper original_type, uvm_object_wrapper override_type);`
æ— è®ºæ˜¯set_type_override_by_typeè¿˜æ˜¯set_inst_override_by_typeï¼Œå®ƒä»¬çš„å‚æ•°éƒ½æ˜¯ä¸€ä¸ªuvm_object_wrapperå‹çš„ç±»å‹å‚æ•°ï¼Œè¿™ç§å‚æ•°é€šè¿‡`xxxï¼šï¼šget_typeï¼ˆï¼‰`çš„å½¢å¼è·å¾—ã€‚  
å¦ä¸€ç§ç®€å•çš„å†™æ³•  
|set_type_override_by_type|set_type_override|
|:---:|:---:|
|set_inst_override_by_type|set_inst_override|  

ä¸Šé¢çš„å››ç§å‡½æ•°éƒ½æ˜¯uvm_componentçš„å‡½æ•°ï¼Œä½†æ˜¯å¦‚æœåœ¨ä¸€ä¸ªæ— æ³•ä½¿ç”¨componentçš„åœ°æ–¹ï¼Œå¦‚top_tbçš„initialè¯­å¥é‡Œï¼Œå°±æ— æ³•ä½¿ç”¨ã€‚ä¸ºæ­¤UVMæä¾›äº†å¦å¤–çš„å››ç§å‡½æ•°ã€‚  

|function|eg|
|:---:|:---:|
|set_type_override_by_type (uvm_object_wrapper original_type,uvm_object_wrapper override_type,bit replace=1);||
|set_inst_override_by_type (uvm_object_wrapper original_type,uvm_object_wrapper override_type,string full_inst_path);||
|set_type_override_by_name (string original_type_name,string override_type_name,bit replace=1);||
|set_inst_override_by_name (string original_type_name,string override_type_name,string full_inst_path);||
```systemverilog
initial begin
  factory.set_type_override_by_type(bird::get_type(), parrot::get_type()); //factoryæ˜¯å…¨å±€å˜é‡
end
```
å‘½ä»¤è¡Œé‡è½½
```
<sim command> +uvm_set_inst_override=<req_type>,<override_type>,<full_inst_path>
<sim command> +uvm_set_type_override=<req_type>,<override_type>[,<replace>]
////////////////////////////////////////////////////////////////
<sim command> +uvm_set_inst_override="my_monitor,new_monitor,uvm_test_top.env.o_agt.mon"
/////////////////////////////////////////////////////////////////
<sim command> +uvm_set_type_override="my_monitor,new_monitor"
```
### å¤æ‚çš„é‡è½½
1.è¿ç»­é‡è½½ï¼ŒBé‡è½½A,Cåˆé‡è½½Bï¼ŒAå®ä¾‹åŒ–æœ€ç»ˆæ˜¯Cã€‚  
2.æ›¿æ¢é‡è½½ï¼ŒBé‡è½½Aï¼ŒCä¹Ÿé‡è½½Aï¼ŒæŒ‰æœ€æ–°çš„é‡è½½è®°å½•ï¼ŒAå®ä¾‹åŒ–æœ€ç»ˆæ˜¯Cã€‚  

### factoryæœºåˆ¶çš„è°ƒè¯•
UVMæä¾›äº†`print_override_info`å’Œ`debug_create_by_name`(å…¨å±€å˜é‡factory)å‡½æ•°æ¥è¾“å‡ºæ‰€æœ‰çš„æ‰“å°ä¿¡æ¯  
```systemverilog
function void my_case0::connect_phase(uvm_phase phase);
	super.connect_phase(phase);
	env.o_agt.mon.print_override_info("my_monitor");
endfunction
```
```systemverilog
factory.debug_create_by_type(my_monitor::get_type(), "uvm_test_top.env.o_agt.mon");
```
é™¤äº†ä¸Šè¿°ä¸¤ä¸ªï¼Œè¿˜æœ‰`print`å‡½æ•°ä»¥åŠuvm_rootçš„`print_topology`å‡½æ•°ã€‚å€¼å¾—ä¸€æçš„æ˜¯ï¼Œ`print_topology`å‡½æ•°åœ¨build_phaseä¹‹åè°ƒç”¨æ¥æ˜¾ç¤ºå‡ºæ•´æ£µUVMæ ‘çš„æ‹“æ‰‘ç»“æ„ã€‚  

## å¸¸ç”¨çš„é‡è½½
### é‡è½½transaction
åŸå…ˆçš„æ–¹å¼ï¼šåˆ›é€ ä¸€ä¸ªæ–°çš„err_transactionï¼Œç„¶åä¸€ä¸ªæ–°çš„sequence,æœ€ådefault_sequenceå¯åŠ¨ï¼Œè€Œç°åœ¨åˆ©ç”¨é‡è½½åªéœ€è¦ï¼š  
```systemverilog
function void my_case0::build_phase(uvm_phase phase);
	super.build_phase(phase);

	factory.set_type_override_by_type(my_transaction::get_type(), crc_err_tr::get_type());
	uvm_config_db#(uvm_object_wrapper)::set(this,
									"env.i_agt.sqr.main_phase",
									"default_sequence",
									normal_sequence::type_id::get());
endfunction
```
è¿™æ ·å°±ä¸éœ€è¦å†é¢å¤–ç”Ÿæˆä¸€ä¸ªæ–°çš„sequence  

### é‡è½½sequence
å¦‚æœä½¿ç”¨çº¦æŸçš„é‡è½½ï¼Œåœ¨sequenceä¸­é€šè¿‡`m_trans.crc_err_cons.constraint_mode(0);`æ§åˆ¶,åˆ™åŒæ ·åœ¨default_sequenceä¹‹å‰é‡è½½sequence  
```systemverilog
function void my_case0::build_phase(uvm_phase phase);
â€¦
	factory.set_type_override_by_type(normal_sequence::get_type(), abnorma l_sequence::get_type());
	uvm_config_db#(uvm_object_wrapper)::set(this,
							"env.i_agt.sqr.main_phase",
							"default_sequence",
							case_sequence::type_id::get());
endfunction
```
### é‡è½½component
ç”šè‡³å¯ä»¥é‡è½½driverè¾¾åˆ°äº§ç”Ÿé”™è¯¯æµ‹è¯•ç”¨ä¾‹çš„ç›®çš„ï¼Œè¿™å°±æ˜¯UVM!!!â˜‘ï¸â˜‘ï¸â˜‘ï¸  
```systemverilog
class crc_driver extends my_driver;
â€¦
	virtual function void inject_crc_err(my_transaction tr);
		tr.crc = $urandom_range(10000000, 0);
	endfunction

	virtual task main_phase(uvm_phase phase);
		vif.data <= 8'b0;
		vif.valid <= 1'b0;
		while(!vif.rst_n)
			@(posedge vif.clk);
		while(1) begin
			seq_item_port.get_next_item(req);
			inject_crc_err(req);
			drive_one_pkt(req);
			seq_item_port.item_done();
		end
	endtask
endclass
```
ä¾æ—§æ˜¯åœ¨my_case0(base_test)ä¸­é‡è½½
```systemverilog
factory.set_type_override_by_type(my_driver::get_type(), crc_driver::get_type());
```
**OK,è®©æˆ‘ä»¬æ€»ç»“ä¸€ä¸‹**  
||transaction|sequence|driver|
|:---:|:---:|:---:|:---:|
|transactioné‡è½½|2(æ·»åŠ çº¦æŸ)|1|1|
|sequenceé‡è½½|1|2ï¼ˆå…³é—­çº¦æŸåŠŸèƒ½ï¼‰|1|
|driveré‡è½½|1|1|2ï¼ˆå‡½æ•°æ”¹træ•°å€¼ï¼‰|

## factoryæœºåˆ¶çš„å®ç°
ä»æœ¬è´¨ä¸Šæ¥çœ‹ï¼Œfactoryæœºåˆ¶å…¶å®æ˜¯å¯¹SystemVerilogä¸­newå‡½æ•°çš„é‡è½½ã€‚å› ä¸ºè¿™ä¸ªåŸå§‹çš„newå‡½æ•°å®åœ¨æ˜¯å¤ªç®€å•äº†ï¼ŒåŠŸèƒ½å¤ªå°‘äº†ã€‚ç»è¿‡factoryæœºåˆ¶çš„æ”¹è‰¯ä¹‹åï¼Œè¿›è¡Œå®ä¾‹åŒ–çš„æ–¹æ³•å¤šäº†å¾ˆå¤šã€‚è¿™ä¹Ÿä½“ç°äº†UVMç¼–å†™çš„ä¸€ä¸ªåŸåˆ™ï¼Œä¸€ä¸ªå¥½çš„åº“åº”è¯¥æä¾›æ›´å¤šæ–¹ä¾¿å®ç”¨çš„æ¥å£ï¼Œè¿™ç§æ¥å£ä¸€æ–¹é¢æ˜¯åº“è‡ªå·±å†™å‡ºæ¥å¹¶å¼€æ”¾ç»™ç”¨æˆ·çš„ï¼Œå¦å¤–ä¸€æ–¹é¢å°±æ˜¯æ”¹è‰¯è¯­è¨€åŸå§‹çš„æ¥å£ï¼Œä½¿å¾—æ›´åŠ æ–¹ä¾¿ç”¨æˆ·çš„ä½¿ç”¨ã€‚

# ç¬¬ä¹ç«  UVMä¸­ä»£ç çš„å¯é‡ç”¨æ€§

## callbackæœºåˆ¶

### å¹¿ä¹‰çš„callbackæœºåˆ¶
UVMå·²ç»ç»™ç”¨æˆ·æä¾›äº†ä¸€äº›å¹¿ä¹‰çš„callbackå‡½æ•°/ä»»åŠ¡ï¼špre_bodyå’Œpost_bodyï¼Œé™¤æ­¤ä¹‹å¤–è¿˜æœ‰pre_doã€mid_doå’Œpost_doã€‚

### callbackæœºåˆ¶çš„å¿…è¦æ€§
åœ¨æ²¡æœ‰factoryæœºåˆ¶çš„é‡è½½åŠŸèƒ½ä¹‹å‰ï¼Œä½¿ç”¨callbackå‡½æ•°æ„å»ºå¼‚å¸¸æµ‹è¯•ç”¨ä¾‹æ˜¯æœ€å¥½çš„å®ç°æ–¹å¼ã€‚

### UVMä¸­callbackæœºåˆ¶çš„åŸç†
ä¸è€ƒè™‘ä½¿ç”¨factoryæœºåˆ¶çš„é‡è½½åŠŸèƒ½æƒ…å†µä¸‹ï¼Œcallbackæœºåˆ¶çš„åŸç†æ˜¯æ´¾ç”Ÿå¦ä¸€ä¸ªç±»ï¼ˆédriverè¿™ç§componentï¼‰,ç„¶åé‡å†™æ´¾ç”Ÿç±»ä¸­çš„å‡½æ•°ï¼ˆå¦‚pre_tranï¼ˆï¼‰ï¼‰ã€‚  

### callbackæœºåˆ¶çš„ä½¿ç”¨

å®šä¹‰ç±»Aï¼š  
```systemverilog
class A extends uvm_callback;
	virtual task pre_tran(my_driver drv, ref my_transaction tr);
	endtask
endclass
```
å£°æ˜ä¸€ä¸ªA_poolç±»ï¼š  
```systemverilog
typedef uvm_callbacks#(my_driver, A) A_pool;
```
å°†æ­¤poolå£°æ˜ä¸ºmy_driverä¸“ç”¨ï¼š
```systemverilog
typedef class A;

class my_driver extends uvm_driver#(my_transaction);
â€¦
	`uvm_component_utils(my_driver)
	`uvm_register_cb(my_driver, A)
â€¦
endclass
```
åœ¨my_driverçš„main_phaseä¸­è°ƒç”¨pre_tranï¼š  
```systemverilog
task my_driver::main_phase(uvm_phase phase);
â€¦
	while(1) begin
		seq_item_port.get_next_item(req);
		`uvm_do_callbacks(my_driver, A, pre_tran(this, req))
		drive_one_pkt(req);
		seq_item_port.item_done();
	end
endtask
```
**ä»¥ä¸Šæ˜¯VIPå¼€å‘è€…è¦åšçš„äº‹æƒ…ï¼Œä½¿ç”¨è€…éœ€è¦åšä»¥ä¸‹äº‹æƒ…**  
ä»Aæ´¾ç”Ÿä¸€ä¸ªç±»ï¼š  
```systemverilog
class my_callback extends A;

	virtual task pre_tran(my_driver drv, ref my_transaction tr);
		`uvm_info("my_callback", "this is pre_tran task", UVM_MEDIUM)
	endtask

	`uvm_object_utils(my_callback)
endclass
```
å°†my_callbackå®ä¾‹åŒ–ï¼Œå¹¶åŠ å…¥A_poolä¸­ï¼š  
```systemverilog
function void my_case0::connect_phase(uvm_phase phase);
	my_callback my_cb;
	super.connect_phase(phase);

	my_cb = my_callback::type_id::create("my_cb");
	A_pool::add(env.i_agt.drv, my_cb);
endfunction
```
æœ¬èŠ‚çš„my_driveræ˜¯è‡ªå·±å†™çš„ï¼Œmy_case0ä¹Ÿæ˜¯è‡ªå·±å†™çš„ã€‚å®Œå…¨ä¸å­˜åœ¨VIPä¸VIPä½¿ç”¨è€…çš„æƒ…å†µã€‚ä¸è¿‡æ¢ä¸ªè§’åº¦æ¥è¯´ï¼Œå¯èƒ½æœ‰ä¸¤ä¸ªéªŒè¯äººå‘˜å…±åŒå¼€å‘ä¸€ä¸ªé¡¹ç›®ï¼Œä¸€ä¸ªè´Ÿè´£æ­å»ºæµ‹è¯•å¹³å°ï¼ˆtestbenchï¼‰åŠmy_driverç­‰çš„ä»£ç ï¼Œå¦å¤–ä¸€ä½è´Ÿè´£åˆ›å»ºæµ‹è¯•ç”¨ä¾‹ã€‚è´Ÿè´£æ­å»ºæµ‹è¯•å¹³å°çš„éªŒè¯äººå‘˜ä¸ºæ­å»ºæµ‹è¯•ç”¨ä¾‹çš„äººå‘˜ç•™ä¸‹äº†callbackå‡½æ•°/ä»»åŠ¡æ¥å£ã€‚å³ä½¿my_driverä¸æµ‹è¯•ç”¨ä¾‹éƒ½ç”±åŒä¸€ä¸ªäººæ¥å†™ï¼Œä¹Ÿæ˜¯å®Œå…¨å¯ä»¥æ¥å—çš„ã€‚å› ä¸ºä¸åŒçš„æµ‹è¯•ç”¨ä¾‹è‚¯å®šä¼šå¼•èµ·ä¸åŒçš„driverçš„è¡Œä¸ºã€‚è¿™äº›ä¸åŒçš„è¡Œä¸ºå·®å¼‚å¯ä»¥åœ¨sequenceä¸­å®ç°ï¼Œä¹Ÿå¯ä»¥åœ¨driverä¸­å®ç°ã€‚åœ¨driverä¸­å®ç°æ—¶æ—¢å¯ä»¥ç”¨driverçš„factoryæœºåˆ¶é‡è½½ï¼Œä¹Ÿå¯ä»¥ä½¿ç”¨æœ¬èŠ‚æ‰€è®²çš„callbackæœºåˆ¶ã€‚9.1.6èŠ‚å°†æ¢è®¨åªä½¿ç”¨callbackæœºåˆ¶æ¥æ­å»ºæ‰€æœ‰æµ‹è¯•ç”¨ä¾‹çš„å¯èƒ½ã€‚

### å­ç±»ç»§æ‰¿çˆ¶ç±»çš„callbackæœºåˆ¶
```systemverilog
class new_driver extends my_driver;
	`uvm_component_utils(new_driver)
	`uvm_set_super_type(new_driver, my_driver)
â€¦
endclass

task new_driver::main_phase(uvm_phase phase);
â€¦
	while(1) begin
		seq_item_port.get_next_item(req);
		`uvm_info("new_driver", "this is new driver", UVM_MEDIUM)
		`uvm_do_callbacks(my_driver, A, pre_tran(this, req))
		drive_one_pkt(req);
		seq_item_port.item_done();
	end
endtask
```

### ä½¿ç”¨callbackå‡½æ•°/ä»»åŠ¡æ¥å®ç°æ‰€æœ‰çš„æµ‹è¯•ç”¨ä¾‹

### callbackæœºåˆ¶ã€sequenceæœºåˆ¶ã€factoryæœºåˆ¶
callbackæœºåˆ¶ã€sequenceæœºåˆ¶å’Œfactoryæœºåˆ¶å¹¶ä¸æ˜¯äº’æ–¥çš„ï¼Œä¸‰è€…éƒ½èƒ½åˆ†åˆ«å®ç°åŒä¸€ç›®çš„ã€‚å½“è¿™ä¸‰è€…äº’ç›¸ç»“åˆæ—¶ï¼Œåˆä¼šäº§ç”Ÿè®¸å¤šæ–°çš„è§£å†³é—®é¢˜çš„æ–¹å¼ã€‚å¦‚æœåœ¨å»ºç«‹éªŒè¯å¹³å°å’Œæµ‹è¯•ç”¨ä¾‹æ—¶ï¼Œèƒ½å¤Ÿæ‹©ä¼˜é€‰æ‹©å…¶ä¸­æœ€ç®€å•çš„ä¸€ç§å®ç°æ–¹å¼ï¼Œé‚£ä¹ˆæ­å»ºå‡ºæ¥çš„éªŒè¯å¹³å°ä¸€å®šæ˜¯è¶³å¤Ÿå¼ºå¤§ã€è¶³å¤Ÿç®€ç»ƒçš„ã€‚å®ç°åŒä¸€äº‹æƒ…æœ‰å¤šç§æ–¹å¼ï¼Œä¸ºç”¨æˆ·æä¾›äº†å¤šç§é€‰æ‹©ï¼Œé«˜æ‰©å±•æ€§æ˜¯UVMå–å¾—æˆåŠŸçš„ä¸€ä¸ªé‡è¦åŸå› ã€‚  

## åŠŸèƒ½çš„æ¨¡å—åŒ–ï¼šå°è€Œç¾

é¿å…å¤§é‡å¤åˆ¶ï¼Œä½¿ç”¨ç»§æ‰¿ã€‚  
æ”¾å¼ƒå»ºé€ å¼ºå¤§sequenceçš„æƒ³æ³•  

## å‚æ•°åŒ–çš„ç±»

æ³¨å†Œéœ€è¦å‚æ•°åŒ–æ³¨å†Œã€‚  
interfaceä¸­å¯ç”¨å‚æ•°åŒ–ã€‚  
config_dbæœºåˆ¶  
sequenceæœºåˆ¶  

## æ¨¡å—çº§åˆ°èŠ¯ç‰‡çº§çš„ä»£ç é‡ç”¨

### åŸºäºenvçš„é‡ç”¨

### å¯„å­˜å™¨æ¨¡å‹çš„é‡ç”¨

### virtual sequenceä¸virtual sequencer

# ç¬¬åç«  UVMé«˜çº§åº”ç”¨

## interface

æ·»åŠ å‡½æ•°å’Œä»»åŠ¡ï¼Œå¯ä»¥ç”¨alwayså’Œinitialã€assignè¯­å¥ï¼Œå®ä¾‹åŒ–å…¶ä»–interface  

**å¯å˜æ—¶é’Ÿ**ï¼š  
è¦å®ç°ç¬¬ä¸€ç§å¯å˜çš„æ—¶é’Ÿ(æ¯ä¸ªcaseæ—¶é’Ÿä¸ä¸€æ ·)ï¼Œå¯ä»¥ä½¿ç”¨config_dbï¼Œåœ¨æµ‹è¯•ç”¨ä¾‹ä¸­è®¾ç½®æ—¶é’Ÿå‘¨æœŸï¼š  
```systemverilog
function void my_case0::build_phase(uvm_phase phase);
â€¦
	uvm_config_db#(real)::set(this, "", "clk_half_period", 200.0);
endfunction
```
```systemverilog
initial begin
	static real clk_half_period = 100.0;
	clk = 0;
	#1;
	if(uvm_config_db#(real)::get(uvm_root::get(), "uvm_test_top", "clk_half_period", clk_half_period))
		`uvm_info("top_tb", $sformatf("clk_half_period is %0f", clk_half_per iod), UVM_MEDIUM)
	forever begin
		#(clk_half_period*1.0ns) clk = ~clk;
	end
end
```
ç¬¬äºŒç§ï¼ˆåŒä¸€ä¸ªcaseæ—¶é’Ÿæœ‰å˜åŒ–ï¼‰ï¼š  
wait_modifiedç›‘æ§æ—¶é’Ÿå‚æ•°çš„å˜åŒ–  
ç¬¬ä¸‰ç§ï¼ˆcomponentå®Œå…¨ä½“ï¼‰ï¼š  

## layer sequence

### layer sequenceçš„ç¤ºä¾‹
ç«¯å£è¿æ¥ä¸¤ä¸ªsequencer,æ¨¡ä»¿driveråœ¨ä¸»sequencerä¸­ä»æ¬¡sequencerè·å–transactionæ•°æ®ã€‚æ€»ä¹‹é€šè¿‡è¿™ç§æ–¹å¼å¯ä»¥ç»†è‡´åŒ–åˆ›å»ºæƒ³è¦çš„sequenceã€‚  

### layer sequenceä¸try_next_item

### é”™å³°æŠ€æœ¯çš„ä½¿ç”¨

## sequenceçš„å…¶ä»–é—®é¢˜


## DUTå‚æ•°çš„éšæœºåŒ–

### ä½¿ç”¨å¯„å­˜å™¨æ¨¡å‹éšæœºåŒ–å‚æ•°


### ä½¿ç”¨å•ç‹¬çš„å‚æ•°ç±»

## èšåˆå‚æ•°

## config_db


























