[{"DBLP title": "Pragmatic Integration of an SRAM Row Cache in Heterogeneous 3-D DRAM Architecture Using TSV.", "DBLP authors": ["Dong Hyuk Woo", "Nak Hee Seong", "Hsien-Hsin S. Lee"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2011.2176761", "OA papers": [{"PaperId": "https://openalex.org/W2025668756", "PaperTitle": "Pragmatic Integration of an SRAM Row Cache in Heterogeneous 3-D DRAM Architecture Using TSV", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Intel (United States)": 1.0, "Georgia Institute of Technology": 2.0}, "Authors": ["Dong Ho Woo", "Nak Jong Seong", "Hsien-Hsin S. Lee"]}]}, {"DBLP title": "A Low-Complexity Turbo Decoder Architecture for Energy-Efficient Wireless Sensor Networks.", "DBLP authors": ["Liang Li", "Robert G. Maunder", "Bashir M. Al-Hashimi", "Lajos Hanzo"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2011.2177104", "OA papers": [{"PaperId": "https://openalex.org/W2016161265", "PaperTitle": "A Low-Complexity Turbo Decoder Architecture for Energy-Efficient Wireless Sensor Networks", "Year": 2013, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"University of Southampton": 4.0}, "Authors": ["Liang Li", "Lie-Liang Yang", "Bashir M. Al-Hashimi", "Lajos Hanzo"]}]}, {"DBLP title": "Pipelined Radix-2k Feedforward FFT Architectures.", "DBLP authors": ["Mario Garrido", "Jes\u00fas Grajal", "Miguel A. S\u00e1nchez Marcos", "Oscar Gustafsson"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2011.2178275", "OA papers": [{"PaperId": "https://openalex.org/W2046938074", "PaperTitle": "Pipelined Radix-$2^{k}$ Feedforward FFT Architectures", "Year": 2013, "CitationCount": 157, "EstimatedCitation": 157, "Affiliations": {"Link\u00f6ping University": 2.0, "Technical University of Madrid": 2.0}, "Authors": ["M. D. M. Capeans Garrido", "Jesus Grajal", "M. C. Sanchez", "Oscar Gustafsson"]}]}, {"DBLP title": "Algorithm and Architecture Design of Bandwidth-Oriented Motion Estimation for Real-Time Mobile Video Applications.", "DBLP authors": ["Jui-Hung Hsieh", "Tian-Sheuan Chang"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2011.2178439", "OA papers": [{"PaperId": "https://openalex.org/W2015424375", "PaperTitle": "Algorithm and Architecture Design of Bandwidth-Oriented Motion Estimation for Real-Time Mobile Video Applications", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Jui-Hung Hsieh", "Tian-Sheuan Chang"]}]}, {"DBLP title": "STBC-OFDM Downlink Baseband Receiver for Mobile WMAN.", "DBLP authors": ["Hsiao-Yun Chen", "Jyun-Nan Lin", "Hsiang-Sheng Hu", "Shyh-Jye Jou"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2011.2181965", "OA papers": [{"PaperId": "https://openalex.org/W2161831783", "PaperTitle": "STBC-OFDM Downlink Baseband Receiver for Mobile WMAN", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Yuan Ze University": 1.0, "National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Hsiao-Yun Chen", "Jia-Horng Lin", "Hsiang-Sheng Hu", "Shyh-Jye Jou"]}]}, {"DBLP title": "Glitch-Free NAND-Based Digitally Controlled Delay-Lines.", "DBLP authors": ["Davide De Caro"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2011.2181547", "OA papers": [{"PaperId": "https://openalex.org/W2089395228", "PaperTitle": "Glitch-Free NAND-Based Digitally Controlled Delay-Lines", "Year": 2013, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"University of Naples Federico II": 1.0}, "Authors": ["Davide De Caro"]}]}, {"DBLP title": "A High-Efficiency, Wide Workload Range, Digital Off-Time Modulation (DOTM) DC-DC Converter With Asynchronous Power Saving Technique.", "DBLP authors": ["Po-Hsiang Lan", "Tsung-Ju Yang", "Po-Chiun Huang"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2011.2177481", "OA papers": [{"PaperId": "https://openalex.org/W1985385652", "PaperTitle": "A High-Efficiency, Wide Workload Range, Digital Off-Time Modulation (DOTM) DC-DC Converter With Asynchronous Power Saving Technique", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Po-Hsiang Lan", "Tsung-Ju Yang", "Po-Chiun Huang"]}]}, {"DBLP title": "Formal Verification of Architectural Power Intent.", "DBLP authors": ["Aritra Hazra", "Sahil Goyal", "Pallab Dasgupta", "Ajit Pal"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2011.2180548", "OA papers": [{"PaperId": "https://openalex.org/W1998492944", "PaperTitle": "Formal Verification of Architectural Power Intent", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0, "Barclays Capital, Singapore, Singapore": 1.0}, "Authors": ["Arnab Hazra", "Suresh Kumar Goyal", "Prokar Dasgupta", "A. Pal"]}]}, {"DBLP title": "Statistical SRAM Read Access Yield Improvement Using Negative Capacitance Circuits.", "DBLP authors": ["Hassan Mostafa", "Mohab Anis", "Mohamed I. Elmasry"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2011.2178046", "OA papers": [{"PaperId": "https://openalex.org/W1991075467", "PaperTitle": "Statistical SRAM Read Access Yield Improvement Using Negative Capacitance Circuits", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Waterloo": 3.0}, "Authors": ["Mohamed Hassan", "Mohammad Anis", "Mohamed I. Elmasry"]}]}, {"DBLP title": "An Energy-Efficient L2 Cache Architecture Using Way Tag Information Under Write-Through Policy.", "DBLP authors": ["Jianwei Dai", "Lei Wang"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2011.2181879", "OA papers": [{"PaperId": "https://openalex.org/W2010895868", "PaperTitle": "An Energy-Efficient L2 Cache Architecture Using Way Tag Information Under Write-Through Policy", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Intel (United States)": 1.0, "University of Connecticut": 1.0}, "Authors": ["Jianwei Dai", "Lei Wang"]}]}, {"DBLP title": "An Analytical Latency Model for Networks-on-Chip.", "DBLP authors": ["Abbas Eslami Kiasari", "Zhonghai Lu", "Axel Jantsch"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2011.2178620", "OA papers": [{"PaperId": "https://openalex.org/W1984509316", "PaperTitle": "An Analytical Latency Model for Networks-on-Chip", "Year": 2013, "CitationCount": 81, "EstimatedCitation": 81, "Affiliations": {"Royal Institute of Technology": 3.0}, "Authors": ["Abbas Eslami Kiasari", "Zhonghai Lu", "Axel Jantsch"]}]}, {"DBLP title": "Built-In Generation of Functional Broadside Tests Using a Fixed Hardware Structure.", "DBLP authors": ["Irith Pomeranz"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2011.2179682", "OA papers": [{"PaperId": "https://openalex.org/W2076528493", "PaperTitle": "Built-In Generation of Functional Broadside Tests Using a Fixed Hardware Structure", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Checkpointing for Virtual Platforms and SystemC-TLM.", "DBLP authors": ["Marius Monton", "Jakob Engblom", "Mark Burton"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2011.2181881", "OA papers": [{"PaperId": "https://openalex.org/W2115067613", "PaperTitle": "Checkpointing for Virtual Platforms and SystemC-TLM", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Institute for Advanced Architecture of Catalonia": 1.0, "[Wind River, Stockholm, Sweden]": 2.0}, "Authors": ["Marius Monton", "Jakob Engblom", "Mark Burton"]}]}, {"DBLP title": "Design of a Practical Nanometer-Scale Redundant Via-Aware Standard Cell Library for Improved Redundant Via1 Insertion Rate.", "DBLP authors": ["Tsang-Chi Kan", "Shih-Hsien Yang", "Ting-Feng Chang", "Shanq-Jang Ruan"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2011.2176968", "OA papers": [{"PaperId": "https://openalex.org/W2018715622", "PaperTitle": "Design of a Practical Nanometer-Scale Redundant Via-Aware Standard Cell Library for Improved Redundant Via1 Insertion Rate", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Taiwan University of Science and Technology": 3.0, "Synopsys, Taipei, Taiwan#TAB#": 1.0}, "Authors": ["Tsang-Chi Kan", "Shih Hsien Yang", "Ting-Feng Chang", "Shanq-Jang Ruan"]}]}, {"DBLP title": "Scaling Energy Per Operation via an Asynchronous Pipeline.", "DBLP authors": ["Bo Marr", "Brian P. Degnan", "Paul E. Hasler", "David V. Anderson"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2011.2178126", "OA papers": [{"PaperId": "https://openalex.org/W1969302331", "PaperTitle": "Scaling Energy Per Operation via an Asynchronous Pipeline", "Year": 2013, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {"Raytheon Technologies (United States)": 1.0, "Georgia Institute of Technology": 3.0}, "Authors": ["B Marr", "Brian Degnan", "Paul Hasler", "Dana Z. Anderson"]}]}, {"DBLP title": "A High Speed Low Power CAM With a Parity Bit and Power-Gated ML Sensing.", "DBLP authors": ["Anh-Tuan Do", "Shoushun Chen", "Zhi-Hui Kong", "Kiat Seng Yeo"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2011.2178276", "OA papers": [{"PaperId": "https://openalex.org/W2030590910", "PaperTitle": "A High Speed Low Power CAM With a Parity Bit and Power-Gated ML Sensing", "Year": 2013, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Nanyang Technological University": 4.0}, "Authors": ["Anh Do", "Shoushun Chen", "Zhi Hui Kong", "Kiat Seng Yeo"]}]}, {"DBLP title": "Error Detection in Majority Logic Decoding of Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes.", "DBLP authors": ["Pedro Reviriego", "Juan Antonio Maestro", "Mark F. Flanagan"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2011.2179681", "OA papers": [{"PaperId": "https://openalex.org/W2009506926", "PaperTitle": "Error Detection in Majority Logic Decoding of Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes", "Year": 2013, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"Nebrija University": 2.0, "University College Dublin": 1.0}, "Authors": ["Pedro Reviriego", "Juan Antonio Maestro", "Mark F. Flanagan"]}]}, {"DBLP title": "Techniques for Compensating Memory Errors in JPEG2000.", "DBLP authors": ["Yunus Emre", "Chaitali Chakrabarti"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2011.2180407", "OA papers": [{"PaperId": "https://openalex.org/W2094385567", "PaperTitle": "Techniques for Compensating Memory Errors in JPEG2000", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Arizona State University": 2.0}, "Authors": ["Yunus Emre", "Chaitali Chakrabarti"]}]}, {"DBLP title": "Spatial Distribution Measurement of Dynamic Voltage Drop Caused by Pulse and Periodic Injection of Spot Noise.", "DBLP authors": ["Kan Takeuchi", "Masaki Shimada", "Takao Sato", "Yusaku Katsuki", "Hiroumi Yoshikawa", "Hiroaki Matsushita"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2011.2180742", "OA papers": [{"PaperId": "https://openalex.org/W2053468930", "PaperTitle": "Spatial Distribution Measurement of Dynamic Voltage Drop Caused by Pulse and Periodic Injection of Spot Noise", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Renesas Electronics (Japan)": 3.0, "Hitachi (Japan)": 3.0}, "Authors": ["Kan Takeuchi", "Mitsuo Shimada", "Takafumi Sato", "Katsuki Y", "Hideki Yoshikawa", "Hajime Matsushita"]}]}, {"DBLP title": "Low-Complexity Multiplier for GF(2m) Based on All-One Polynomials.", "DBLP authors": ["Jiafeng Xie", "Pramod Kumar Meher", "Jianjun He"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2011.2181434", "OA papers": [{"PaperId": "https://openalex.org/W2057007556", "PaperTitle": "Low-Complexity Multiplier for $GF(2^{m})$ Based on All-One Polynomials", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Central South University": 2.0, "Institute for Infocomm Research": 1.0}, "Authors": ["Jiafeng Xie", "Pramod Kumar Meher", "Jian-Jun He"]}]}, {"DBLP title": "Design and Implementation of an On-Chip Permutation Network for Multiprocessor System-On-Chip.", "DBLP authors": ["Phi-Hung Pham", "Junyoung Song", "Jongsun Park", "Chulwoo Kim"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2011.2181545", "OA papers": [{"PaperId": "https://openalex.org/W2036551376", "PaperTitle": "Design and Implementation of an On-Chip Permutation Network for Multiprocessor System-On-Chip", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Korea University": 4.0}, "Authors": ["Phi-Hung Pham", "Junyoung Song", "Jongsun Park", "Chulwoo Kim"]}]}, {"DBLP title": "An On-Chip Network Fabric Supporting Coarse-Grained Processor Array.", "DBLP authors": ["Phi-Hung Pham", "Phuong Mau", "Jungmoon Kim", "Chulwoo Kim"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2011.2181546", "OA papers": [{"PaperId": "https://openalex.org/W2047603394", "PaperTitle": "An On-Chip Network Fabric Supporting Coarse-Grained Processor Array", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Korea University": 4.0}, "Authors": ["Phi-Hung Pham", "Phuong Mau", "Jungmoon Kim", "Chulwoo Kim"]}]}, {"DBLP title": "A Very Linear Low-Pass Filter with Automatic Frequency Tuning.", "DBLP authors": ["Juan Antonio G\u00f3mez Gal\u00e1n", "Manuel Pedro", "Trinidad Sanchez-Rodriguez", "Fernando Mu\u00f1oz", "Ram\u00f3n Gonz\u00e1lez Carvajal", "Antonio J. L\u00f3pez-Mart\u00edn"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2011.2181880", "OA papers": [{"PaperId": "https://openalex.org/W2075648624", "PaperTitle": "A Very Linear Low-Pass Filter with Automatic Frequency Tuning", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Huelva": 3.0, "University of Seville": 2.0, "Universidad Publica de Navarra": 1.0}, "Authors": ["Javier Galan", "M Pedro", "T. Sanchez-Rodriguez", "Fernando Munoz", "Ramon G. Carvajal", "Antonio J. Lopez-Martin"]}]}, {"DBLP title": "A High-Speed Low-Complexity Modified Radix-25 FFT Processor for High Rate WPAN Applications.", "DBLP authors": ["Taesang Cho", "Hanho Lee"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2011.2182068", "OA papers": [{"PaperId": "https://openalex.org/W2052208140", "PaperTitle": "A High-Speed Low-Complexity Modified ${\\rm Radix}-2^{5}$ FFT Processor for High Rate WPAN Applications", "Year": 2013, "CitationCount": 58, "EstimatedCitation": 58, "Affiliations": {"Inha University": 2.0}, "Authors": ["Taesang Cho", "Hanho Lee"]}]}, {"DBLP title": "Application Space Exploration of a Heterogeneous Run-Time Configurable Digital Signal Processor.", "DBLP authors": ["Davide Rossi", "Claudio Mucci", "Fabio Campi", "Simone Spolzino", "Luca Vanzolini", "Henning Sahlbach", "Sean Whitty", "Rolf Ernst", "Wolfram Putzke-R\u00f6ming", "Roberto Guerrieri"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2185963", "OA papers": [{"PaperId": "https://openalex.org/W2028115839", "PaperTitle": "Application Space Exploration of a Heterogeneous Run-Time Configurable Digital Signal Processor", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Bologna": 2.0, "STMicroelectronics (Italy)": 4.0, "Technische Universit\u00e4t Braunschweig": 3.0, "Deutsche Messe (Germany)": 1.0}, "Authors": ["D. M. Rossi", "Claudio Mucci", "Fabrizio Campi", "S. Spolzino", "Luca Vanzolini", "Henning Sahlbach", "Sean Whitty", "Rolf Ernst", "Wolfram Putzke-R\u00f6ming", "Roberto Guerrieri"]}]}, {"DBLP title": "A Unified Graphics and Vision Processor With a 0.89 \u00b5W/fps Pose Estimation Engine for Augmented Reality.", "DBLP authors": ["Jae-Sung Yoon", "Jeong-Hyun Kim", "Hyo-Eun Kim", "Won-Young Lee", "Seok-Hoon Kim", "Kyusik Chung", "Jun-Seok Park", "Lee-Sup Kim"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2186157", "OA papers": [{"PaperId": "https://openalex.org/W2053881289", "PaperTitle": "A Unified Graphics and Vision Processor With a 0.89 /spl mu/W/fps Pose Estimation Engine for Augmented Reality", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Korea Advanced Institute of Science and Technology": 8.0}, "Authors": ["Jae Sung Yoon", "Jeong Hun Kim", "Hyoeun Kim", "Won Young Lee", "Seokhoon Kim", "Kyusik Chung", "Jun Yong Park", "Lee-Sup Kim"]}]}, {"DBLP title": "CORDIC Designs for Fixed Angle of Rotation.", "DBLP authors": ["Pramod Kumar Meher", "Sang Yoon Park"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2187080", "OA papers": [{"PaperId": "https://openalex.org/W1965936702", "PaperTitle": "CORDIC Designs for Fixed Angle of Rotation", "Year": 2013, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"Institute for Infocomm Research": 1.0, "Agency for Science, Technology and Research": 1.0}, "Authors": ["Pramod Kumar Meher", "Sung Keun Park"]}]}, {"DBLP title": "Application-Driven End-to-End Traffic Predictions for Low Power NoC Design.", "DBLP authors": ["Yoshi Shih-Chieh Huang", "Kaven Chun-Kai Chou", "Chung-Ta King"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2187688", "OA papers": [{"PaperId": "https://openalex.org/W1988124841", "PaperTitle": "Application-Driven End-to-End Traffic Predictions for Low Power NoC Design", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Y. Huang", "K. C-K Chou", "Chung-Ta King"]}]}, {"DBLP title": "Thermal-Constrained Task Allocation for Interconnect Energy Reduction in 3-D Homogeneous MPSoCs.", "DBLP authors": ["Yuanqing Cheng", "Lei Zhang", "Yinhe Han", "Xiaowei Li"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2011.2182067", "OA papers": [{"PaperId": "https://openalex.org/W2091517476", "PaperTitle": "Thermal-Constrained Task Allocation for Interconnect Energy Reduction in 3-D Homogeneous MPSoCs", "Year": 2013, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {"Institute of Computing Technology": 2.0, "Chinese Academy of Sciences": 2.0}, "Authors": ["Yuanqing Cheng", "Lei Zhang", "Yinhe Han", "Xiaowei Li"]}]}, {"DBLP title": "A Wide-Range PLL Using Self-Healing Prescaler/VCO in 65-nm CMOS.", "DBLP authors": ["I-Ting Lee", "Yun-Ta Tsai", "Shen-Iuan Liu"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2186990", "OA papers": [{"PaperId": "https://openalex.org/W2009189218", "PaperTitle": "A Wide-Range PLL Using Self-Healing Prescaler/VCO in 65-nm CMOS", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["I-Ting Angelina Lee", "Yun-Ta Tsai", "Shen-Iuan Liu"]}]}, {"DBLP title": "A Clock Control Strategy for Peak Power and RMS Current Reduction Using Path Clustering.", "DBLP authors": ["Ransford Hyman Jr.", "Nagarajan Ranganathan", "Thomas Bingel", "Deanne Tran Vo"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2186989", "OA papers": [{"PaperId": "https://openalex.org/W1994898876", "PaperTitle": "A Clock Control Strategy for Peak Power and RMS Current Reduction Using Path Clustering", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of South Florida": 2.0, "East-West Innovation Corp., Largo, FL, USA": 2.0}, "Authors": ["Robert Hyman", "Nagarajan Ranganathan", "T. Bingel", "Deanne Tran Vo"]}]}, {"DBLP title": "A Fast-Locking All-Digital Deskew Buffer With Duty-Cycle Correction.", "DBLP authors": ["You-Gang Chen", "Hen-Wai Tsao", "Chorng-Sii Hwang"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2011.2182216", "OA papers": [{"PaperId": "https://openalex.org/W1990497714", "PaperTitle": "A Fast-Locking All-Digital Deskew Buffer With Duty-Cycle Correction", "Year": 2013, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan": 2.0, "National Yunlin University of Science and Technology": 1.0}, "Authors": ["You-Gang Chen", "Hen-Wai Tsao", "Chorng-Sii Hwang"]}]}, {"DBLP title": "A Built-In Repair Analyzer With Optimal Repair Rate for Word-Oriented Memories.", "DBLP authors": ["Jaeyong Chung", "Joonsung Park", "Jacob A. Abraham"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2011.2182217", "OA papers": [{"PaperId": "https://openalex.org/W2024567927", "PaperTitle": "A Built-In Repair Analyzer With Optimal Repair Rate for Word-Oriented Memories", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Jaeyong Chung", "Joon Sung Park", "Jacob A. Abraham"]}]}, {"DBLP title": "System-Level Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip.", "DBLP authors": ["Yaoyao Ye", "Jiang Xu", "Xiaowen Wu", "Wei Zhang", "Xuan Wang", "Mahdi Nikdast", "Zhehui Wang", "Weichen Liu"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2185524", "OA papers": [{"PaperId": "https://openalex.org/W2023981981", "PaperTitle": "System-Level Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip", "Year": 2013, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Hong Kong University of Science and Technology": 7.0, "Nanyang Technological University": 1.0}, "Authors": ["Yaoyao Ye", "Jiang Xu", "Xiaowen Wu", "Wei Zhang", "Xuan Wang", "Mahdi Nikdast", "Zhehui Wang", "Weichen Liu"]}]}, {"DBLP title": "A Study of Tapered 3-D TSVs for Power and Thermal Integrity.", "DBLP authors": ["Aida Todri", "Sandip Kundu", "Patrick Girard", "Alberto Bosio", "Luigi Dilillo", "Arnaud Virazel"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2187081", "OA papers": [{"PaperId": "https://openalex.org/W2077395645", "PaperTitle": "A Study of Tapered 3-D TSVs for Power and Thermal Integrity", "Year": 2013, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 5.0, "University of Massachusetts Amherst": 1.0}, "Authors": ["A. Todri", "Sandip Kundu", "Patrick Girard", "Alessio Bosio", "Luigi Dilillo", "Arnaud Virazel"]}]}, {"DBLP title": "Improved Trace Buffer Observation via Selective Data Capture Using 2-D Compaction for Post-Silicon Debug.", "DBLP authors": ["Joon-Sung Yang", "Nur A. Touba"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2183399", "OA papers": [{"PaperId": "https://openalex.org/W2014071060", "PaperTitle": "Improved Trace Buffer Observation via Selective Data Capture Using 2-D Compaction for Post-Silicon Debug", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Intel (United States)": 1.0, "The University of Texas at Austin": 1.0}, "Authors": ["Joon-Sung Yang", "Nur A. Touba"]}]}, {"DBLP title": "AC-Plus Scan Methodology for Small Delay Testing and Characterization.", "DBLP authors": ["Tsung-Yeh Li", "Shi-Yu Huang", "Hsuan-Jung Hsu", "Chao-Wen Tzeng", "Chih-Tsun Huang", "Jing-Jia Liou", "Hsi-Pin Ma", "Po-Chiun Huang", "Jenn-Chyou Bor", "Ching-Cheng Tien", "Chi-Hu Wang", "Cheng-Wen Wu"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2187223", "OA papers": [{"PaperId": "https://openalex.org/W1980288753", "PaperTitle": "AC-Plus Scan Methodology for Small Delay Testing and Characterization", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Tsing Hua University": 10.0, "Chung Hua University": 2.0}, "Authors": ["Tsung-Yeh Li", "Shi-Yu Huang", "Hsuan-Jung Hsu", "Chao-Wen Tzeng", "Chih-Tsun Huang", "Jing-Jia Liou", "Hsi-Pin Ma", "Po-Chiun Huang", "Jenn-Chyou Bor", "Ching-Cheng Tien", "Chih-Hu Wang", "Cheng-Wen Wu"]}]}, {"DBLP title": "A Variation Tolerant Current-Mode Signaling Scheme for On-Chip Interconnects.", "DBLP authors": ["Marshnil Vipin Dave", "Mahavir Jain", "Maryam Shojaei Baghini", "Dinesh Kumar Sharma"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2185835", "OA papers": [{"PaperId": "https://openalex.org/W1984991635", "PaperTitle": "A Variation Tolerant Current-Mode Signaling Scheme for On-Chip Interconnects", "Year": 2013, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Indian Institute of Technology Bombay": 4.0}, "Authors": ["Mayank Dave", "Menka Jain", "Maryam Shojaei Baghini", "Dayanand Sharma"]}]}, {"DBLP title": "Modeling and Analysis of Power Distribution Networks in 3-D ICs.", "DBLP authors": ["Xiang Hu", "Peng Du", "James F. Buckwalter", "Chung-Kuan Cheng"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2183904", "OA papers": [{"PaperId": "https://openalex.org/W1986007488", "PaperTitle": "Modeling and Analysis of Power Distribution Networks in 3-D ICs", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, San Diego": 3.0, "Google (United States)": 1.0}, "Authors": ["Xiang Hu", "Peng Du", "James F. Buckwalter", "Chung-Kuan Cheng"]}]}, {"DBLP title": "A Low-Cost, Systematic Methodology for Soft Error Robustness of Logic Circuits.", "DBLP authors": ["Kai-Chiang Wu", "Diana Marculescu"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2184145", "OA papers": [{"PaperId": "https://openalex.org/W2079492534", "PaperTitle": "A Low-Cost, Systematic Methodology for Soft Error Robustness of Logic Circuits", "Year": 2013, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Intel (United States)": 0.5, "Carnegie Mellon University": 1.5}, "Authors": ["Kai-Chiang Wu", "Diana Marculescu"]}]}, {"DBLP title": "Low Complexity Out-of-Order Issue Logic Using Static Circuits.", "DBLP authors": ["Siddhesh S. Mhambrey", "Satendra Kumar Maurya", "Lawrence T. Clark"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2184310", "OA papers": [{"PaperId": "https://openalex.org/W2001489750", "PaperTitle": "Low Complexity Out-of-Order Issue Logic Using Static Circuits", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Arizona State University": 3.0}, "Authors": ["S. S. Mhambrey", "S. K. Maurya", "L. J. Clark"]}]}, {"DBLP title": "Low Latency Systolic Montgomery Multiplier for Finite Field $GF(2^{m})$ Based on Pentanomials.", "DBLP authors": ["Jiafeng Xie", "Jianjun He", "Pramod Kumar Meher"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2185257", "OA papers": [{"PaperId": "https://openalex.org/W2015158138", "PaperTitle": "Low Latency Systolic Montgomery Multiplier for Finite Field $GF(2^{m})$ Based on Pentanomials", "Year": 2013, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Central South University": 2.0, "Institute for Infocomm Research": 1.0}, "Authors": ["Jiafeng Xie", "Jian-Jun He", "Pramod Kumar Meher"]}]}, {"DBLP title": "Power-Up Sequence Control for MTCMOS Designs.", "DBLP authors": ["Shi-Hao Chen", "Youn-Long Lin", "Mango Chia-Tso Chao"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2187689", "OA papers": [{"PaperId": "https://openalex.org/W2124352950", "PaperTitle": "Power-Up Sequence Control for MTCMOS Designs", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Global Unichip (Taiwan)": 1.0, "National Tsing Hua University": 1.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Shihao Chen", "Youn-Long Lin", "Mango C.-T. Chao"]}]}, {"DBLP title": "Architecture and Design Flow for a Highly Efficient Structured ASIC.", "DBLP authors": ["S. Man Ho Ho", "Yanqing Ai", "Thomas Chun-Pong Chau", "Steve C. L. Yuen", "Oliver Chiu-sing Choy", "Philip Heng Wai Leong", "Kong-Pang Pun"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2190478", "OA papers": [{"PaperId": "https://openalex.org/W2031937298", "PaperTitle": "Architecture and Design Flow for a Highly Efficient Structured ASIC", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Chinese University of Hong Kong": 4.0, "Imperial College London": 1.0, "Electr. & Mech. Services Dept., Gov. of the Hong Kong Special Administrative Region, Hong Kong, China": 1.0, "University of Sydney": 1.0}, "Authors": ["Man Ho Ho", "Yan-Qing Ai", "Tom Chau", "Steve C. L. Yuen", "Chiu-Sing Choy", "Philip H. W. Leong", "Kong-Pang Pun"]}]}, {"DBLP title": "Secure Dual-Core Cryptoprocessor for Pairings Over Barreto-Naehrig Curves on FPGA Platform.", "DBLP authors": ["Santosh Ghosh", "Debdeep Mukhopadhyay", "Dipanwita Roy Chowdhury"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2188655", "OA papers": [{"PaperId": "https://openalex.org/W2052736269", "PaperTitle": "Secure Dual-Core Cryptoprocessor for Pairings Over Barreto-Naehrig Curves on FPGA Platform", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0}, "Authors": ["Saranya Ghosh", "D. Mukhopadhyay", "Dipanwita RoyChowdhury"]}]}, {"DBLP title": "In-Situ Method for TSV Delay Testing and Characterization Using Input Sensitivity Analysis.", "DBLP authors": ["Jhih-Wei You", "Shi-Yu Huang", "Yu-Hsiang Lin", "Meng-Hsiu Tsai", "Ding-Ming Kwai", "Yung-Fa Chou", "Cheng-Wen Wu"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2187543", "OA papers": [{"PaperId": "https://openalex.org/W1964410717", "PaperTitle": "In-Situ Method for TSV Delay Testing and Characterization Using Input Sensitivity Analysis", "Year": 2013, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"National Tsing Hua University": 4.5, "Industrial Technology Research Institute": 2.5}, "Authors": ["Jhih-Wei You", "Shi-Yu Huang", "Yu-Sheng Lin", "Meng-Hsiu Tsai", "Ding-Ming Kwai", "Yung-Fa Chou", "Cheng-Wen Wu"]}]}, {"DBLP title": "Low-Resolution DAC-Driven Linearity Testing of Higher Resolution ADCs Using Polynomial Fitting Measurements.", "DBLP authors": ["Sehun Kook", "Hyun Woo Choi", "Abhijit Chatterjee"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2190433", "OA papers": [{"PaperId": "https://openalex.org/W2114504404", "PaperTitle": "Low-Resolution DAC-Driven Linearity Testing of Higher Resolution ADCs Using Polynomial Fitting Measurements", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Sehun Kook", "Jong Ho Moon", "Avishek Chatterjee"]}]}, {"DBLP title": "Low-Cost Error Tolerance Scheme for 3-D CMOS Imagers.", "DBLP authors": ["Hsiu-Ming Chang", "Jiun-Lang Huang", "Ding-Ming Kwai", "Kwang-Ting Cheng", "Cheng-Wen Wu"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2190148", "OA papers": [{"PaperId": "https://openalex.org/W2136030971", "PaperTitle": "Low-Cost Error Tolerance Scheme for 3-D CMOS Imagers", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, Santa Barbara": 2.0, "National Taiwan University": 1.0, "Inst. of Ind. Res., Hsinchu, Taiwan": 2.0}, "Authors": ["Hsiu-Ming Chang", "Jiun-Lang Huang", "Ding-Ming Kwai", "Kwang-Ting Cheng", "Cheng-Wen Wu"]}]}, {"DBLP title": "Computing Two-Pattern Test Cubes for Transition Path Delay Faults.", "DBLP authors": ["Irith Pomeranz"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2188727", "OA papers": [{"PaperId": "https://openalex.org/W2163756398", "PaperTitle": "Computing Two-Pattern Test Cubes for Transition Path Delay Faults", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Integrated Energy-Harvesting Photodiodes With Diffractive Storage Capacitance.", "DBLP authors": ["Erin G. Fong", "Nathaniel J. Guilar", "Travis Kleeburg", "Hai Pham", "Diego R. Yankelevich", "Rajeevan Amirtharajah"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2189898", "OA papers": [{"PaperId": "https://openalex.org/W2162249881", "PaperTitle": "Integrated Energy-Harvesting Photodiodes With Diffractive Storage Capacitance", "Year": 2013, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of California, Davis": 5.0, "Agilent Technologies (United States)": 0.5, "Intel (United States)": 0.5}, "Authors": ["Erin Fong", "N.J. Guilar", "Travis Kleeburg", "Hai Quang Pham", "Diego R. Yankelevich", "Rajeevan Amirtharajah"]}]}, {"DBLP title": "Design of Digit-Serial FIR Filters: Algorithms, Architectures, and a CAD Tool.", "DBLP authors": ["Levent Aksoy", "Cristiano Lazzari", "Eduardo Costa", "Paulo F. Flores", "Jos\u00e9 Monteiro"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2188917", "OA papers": [{"PaperId": "https://openalex.org/W2062079713", "PaperTitle": "Design of Digit-Serial FIR Filters: Algorithms, Architectures, and a CAD Tool", "Year": 2013, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 4.0, "Universidade Cat\u00f3lica de Pelotas": 1.0}, "Authors": ["Levent Aksoy", "Chiara Lazzari", "E. Costa", "Paulo Flores", "Jo\u00e3o L. Monteiro"]}]}, {"DBLP title": "IR-Drop in On-Chip Power Distribution Networks of ICs With Nonuniform Power Consumption.", "DBLP authors": ["Josep Rius"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2188918", "OA papers": [{"PaperId": "https://openalex.org/W2014966316", "PaperTitle": "IR-Drop in On-Chip Power Distribution Networks of ICs With Nonuniform Power Consumption", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 1.0}, "Authors": ["Juan M. Rius"]}]}, {"DBLP title": "Fast Fixed-Outline 3-D IC Floorplanning With TSV Co-Placement.", "DBLP authors": ["Cha-Ru Li", "Wai-Kei Mak", "Ting-Chi Wang"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2190537", "OA papers": [{"PaperId": "https://openalex.org/W1977384983", "PaperTitle": "Fast Fixed-Outline 3-D IC Floorplanning With TSV Co-Placement", "Year": 2013, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Faraday Technology (Taiwan)": 1.0, "National Tsing Hua University": 2.0}, "Authors": ["Cha-Ru Li", "Wai-Kei Mak", "Ting-Chi Wang"]}]}, {"DBLP title": "Reactivation Noise Suppression With Sleep Signal Slew Rate Modulation in MTCMOS Circuits.", "DBLP authors": ["Hailong Jiao", "Volkan Kursun"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2190116", "OA papers": [{"PaperId": "https://openalex.org/W1985372938", "PaperTitle": "Reactivation Noise Suppression With Sleep Signal Slew Rate Modulation in MTCMOS Circuits", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Hong Kong University of Science and Technology": 2.0}, "Authors": ["Hailong Jiao", "Volkan Kursun"]}]}, {"DBLP title": "Sub-mW $LC$ Dual-Input Injection-Locked Oscillator for Autonomous WBSNs.", "DBLP authors": ["Kwan Wai Li", "Ka Nang Leung", "Lincoln Lai Kan Leung"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2189029", "OA papers": [{"PaperId": "https://openalex.org/W2071260491", "PaperTitle": "Sub-mW $LC$ Dual-Input Injection-Locked Oscillator for Autonomous WBSNs", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Chinese University of Hong Kong": 3.0}, "Authors": ["Kwan-Lok Li", "Ka Nang Leung", "L. Ruby Leung"]}]}, {"DBLP title": "Constant Delay Logic Style.", "DBLP authors": ["Pierce Chuang", "David Li", "Manoj Sachdev"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2189423", "OA papers": [{"PaperId": "https://openalex.org/W2136656113", "PaperTitle": "Constant Delay Logic Style", "Year": 2013, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"University of Waterloo": 3.0}, "Authors": ["Patrick Y. Chuang", "D. M. Li", "Manoj Sachdev"]}]}, {"DBLP title": "A Compact Clock Generator for Heterogeneous GALS MPSoCs in 65-nm CMOS Technology.", "DBLP authors": ["Sebastian H\u00f6ppner", "Holger Eisenreich", "Stephan Henker", "Dennis Walter", "Georg Ellguth", "Ren\u00e9 Sch\u00fcffny"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2187224", "OA papers": [{"PaperId": "https://openalex.org/W2145442218", "PaperTitle": "A Compact Clock Generator for Heterogeneous GALS MPSoCs in 65-nm CMOS Technology", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"TU Dresden": 6.0}, "Authors": ["Sebastian Hoppner", "Holger Eisenreich", "Stephan Henker", "David Evans Walter", "Georg Ellguth", "Rene Schuffny"]}]}, {"DBLP title": "A Colpitts CMOS Quadrature VCO Using Direct Connection of Substrates for Coupling.", "DBLP authors": ["Emad Ebrahimi", "Sasan Naseh"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2188310", "OA papers": [{"PaperId": "https://openalex.org/W2164955812", "PaperTitle": "A Colpitts CMOS Quadrature VCO Using Direct Connection of Substrates for Coupling", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Ferdowsi University of Mashhad": 2.0}, "Authors": ["Emad Ebrahimi", "Sasan Naseh"]}]}, {"DBLP title": "A Self-Calibrated DLL-Based Clock Generator for an Energy-Aware EISC Processor.", "DBLP authors": ["Sewook Hwang", "Kyeong-Min Kim", "Jungmoon Kim", "Seon Wook Kim", "Chulwoo Kim"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2188656", "OA papers": [{"PaperId": "https://openalex.org/W2088853572", "PaperTitle": "A Self-Calibrated DLL-Based Clock Generator for an Energy-Aware EISC Processor", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Korea University": 5.0}, "Authors": ["Sewook Hwang", "Kyeong Kyu Kim", "Jungmoon Kim", "Seon Jeong Kim", "Chulwoo Kim"]}]}, {"DBLP title": "Clamping Virtual Supply Voltage of Power-Gated Circuits for Active Leakage Reduction and Gate-Oxide Reliability.", "DBLP authors": ["Abhishek A. Sinkar", "Taejoon Park", "Nam Sung Kim"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2189422", "OA papers": [{"PaperId": "https://openalex.org/W2108969267", "PaperTitle": "Clamping Virtual Supply Voltage of Power-Gated Circuits for Active Leakage Reduction and Gate-Oxide Reliability", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0, "Daegu Gyeongbuk Institute of Science and Technology": 1.0}, "Authors": ["Abhishek A. Sinkar", "Taejoon Park", "Nam Kim"]}]}, {"DBLP title": "10-bit 30-MS/s SAR ADC Using a Switchback Switching Method.", "DBLP authors": ["Guan-Ying Huang", "Soon-Jyh Chang", "Chun-Cheng Liu", "Ying-Zu Lin"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2190117", "OA papers": [{"PaperId": "https://openalex.org/W2047193536", "PaperTitle": "10-bit 30-MS/s SAR ADC Using a Switchback Switching Method", "Year": 2013, "CitationCount": 78, "EstimatedCitation": 78, "Affiliations": {"National Cheng Kung University": 4.0}, "Authors": ["Guan-Ying Huang", "Soon-Jyh Chang", "Chuncheng Liu", "Ying-Zu Lin"]}]}, {"DBLP title": "Spur-Reduction Frequency Synthesizer Exploiting Randomly Selected PFD.", "DBLP authors": ["Te-Wen Liao", "Jun-Ren Su", "Chung-Chih Hung"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2190118", "OA papers": [{"PaperId": "https://openalex.org/W2037418377", "PaperTitle": "Spur-Reduction Frequency Synthesizer Exploiting Randomly Selected PFD", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Te-Wen Liao", "Jun-Ren Su", "Chung-Chih Hung"]}]}, {"DBLP title": "Gain-Enhanced Monolithic Charge Pump With Simultaneous Dynamic Gate and Substrate Control.", "DBLP authors": ["Xiwen Zhang", "Hoi Lee"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2190149", "OA papers": [{"PaperId": "https://openalex.org/W2024251096", "PaperTitle": "Gain-Enhanced Monolithic Charge Pump With Simultaneous Dynamic Gate and Substrate Control", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"The University of Texas at Dallas": 2.0}, "Authors": ["Xiwen Zhang", "Hoi Lee"]}]}, {"DBLP title": "Embedding Repeaters in Silicon IPs for Cross-IP Interconnections.", "DBLP authors": ["Jinn-Shyan Wang", "Keng-Jui Chang", "Chingwei Yeh", "Shih-Chieh Chang"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2190434", "OA papers": [{"PaperId": "https://openalex.org/W2157829536", "PaperTitle": "Embedding Repeaters in Silicon IPs for Cross-IP Interconnections", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Chung Cheng University": 3.0, "National Tsing Hua University": 1.0}, "Authors": ["Jinn-Shyan Wang", "Keng-Jui Chang", "Chingwei Yeh", "Shih-Chieh Chang"]}]}, {"DBLP title": "RATS: Restoration-Aware Trace Signal Selection for Post-Silicon Validation.", "DBLP authors": ["Kanad Basu", "Prabhat Mishra"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2192457", "OA papers": [{"PaperId": "https://openalex.org/W1981868262", "PaperTitle": "RATS: Restoration-Aware Trace Signal Selection for Post-Silicon Validation", "Year": 2013, "CitationCount": 63, "EstimatedCitation": 63, "Affiliations": {"University of Florida": 2.0}, "Authors": ["Kalyan Basu", "P. C. Mishra"]}]}, {"DBLP title": "Test Patterns of Multiple SIC Vectors: Theory and Application in BIST Schemes.", "DBLP authors": ["Feng Liang", "Luwen Zhang", "Shaochong Lei", "Guohe Zhang", "Kaile Gao", "Bin Liang"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2195689", "OA papers": [{"PaperId": "https://openalex.org/W1988674287", "PaperTitle": "Test Patterns of Multiple SIC Vectors: Theory and Application in BIST Schemes", "Year": 2013, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Xi'an Jiaotong University": 6.0}, "Authors": ["Feng Liang", "Luwen Zhang", "Shaochong Lei", "Guohe Zhang", "Kaile Gao", "Bin Liang"]}]}, {"DBLP title": "Effective and Efficient Approach for Power Reduction by Using Multi-Bit Flip-Flops.", "DBLP authors": ["Ya-Ting Shyu", "Jai-Ming Lin", "Chun-Po Huang", "Cheng-Wu Lin", "Ying-Zu Lin", "Soon-Jyh Chang"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2190535", "OA papers": [{"PaperId": "https://openalex.org/W2073039296", "PaperTitle": "Effective and Efficient Approach for Power Reduction by Using Multi-Bit Flip-Flops", "Year": 2013, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {"National Cheng Kung University": 6.0}, "Authors": ["Ya-Ting Shyu", "Jun Lin", "Chun-Po Huang", "Cheng-Wu Lin", "Ying-Zu Lin", "Soon-Jyh Chang"]}]}, {"DBLP title": "135-MHz 258-K Gates VLSI Design for All-Intra H.264/AVC Scalable Video Encoder.", "DBLP authors": ["Gwo-Long Li", "Tzu-Yu Chen", "Meng-Wei Shen", "Meng-Hsun Wen", "Tian-Sheuan Chang"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2190536", "OA papers": [{"PaperId": "https://openalex.org/W2077233007", "PaperTitle": "135-MHz 258-K Gates VLSI Design for All-Intra H.264/AVC Scalable Video Encoder", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Industrial Technology Research Institute": 1.0, "PixArt (Taiwan)": 2.0, "National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Gwo-Long Li", "Chen-Bin Huang", "Mengwei Shen", "Meng-Hsun Wen", "Tian-Sheuan Chang"]}]}, {"DBLP title": "Analysis and Design of On-Chip Decoupling Capacitors.", "DBLP authors": ["Tasreen Charania", "Ajoy Opal", "Manoj Sachdev"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2198501", "OA papers": [{"PaperId": "https://openalex.org/W1967779689", "PaperTitle": "Analysis and Design of On-Chip Decoupling Capacitors", "Year": 2013, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"University of Waterloo": 3.0}, "Authors": ["Tasreen Charania", "A. Opal", "Manoj Sachdev"]}]}, {"DBLP title": "Reconfigurable Accelerator for the Word-Matching Stage of BLASTN.", "DBLP authors": ["Yupeng Chen", "Bertil Schmidt", "Douglas L. Maskell"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2196060", "OA papers": [{"PaperId": "https://openalex.org/W2006947318", "PaperTitle": "Reconfigurable Accelerator for the Word-Matching Stage of BLASTN", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Nanyang Technological University": 2.0, "Johannes Gutenberg University Mainz": 1.0}, "Authors": ["Yu-Peng Chen", "Bernhard Schmidt", "Douglas L. Maskell"]}]}, {"DBLP title": "Architecturally Homogeneous Power-Performance Heterogeneous Multicore Systems.", "DBLP authors": ["Koushik Chakraborty", "Sanghamitra Roy"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2199142", "OA papers": [{"PaperId": "https://openalex.org/W2159192157", "PaperTitle": "Architecturally Homogeneous Power-Performance Heterogeneous Multicore Systems", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Utah State University": 2.0}, "Authors": ["Koushik Chakraborty", "Scott Roy"]}]}, {"DBLP title": "Active Filter-Based Hybrid On-Chip DC-DC Converter for Point-of-Load Voltage Regulation.", "DBLP authors": ["Sel\u00e7uk K\u00f6se", "Simon Tam", "Sally Pinzon", "Bruce McDermott", "Eby G. Friedman"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2190539", "OA papers": [{"PaperId": "https://openalex.org/W2089296479", "PaperTitle": "Active Filter-Based Hybrid On-Chip DC\u2013DC Converter for Point-of-Load Voltage Regulation", "Year": 2013, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"University of South Florida": 1.0, "Intel (United States)": 1.0, "Eastman Kodak Co. Rochester, NY, USA": 2.0, "University of Rochester": 1.0}, "Authors": ["Selcuk Kose", "Sidney Tam", "S. Pinzon", "B. McDermott", "Eby G. Friedman"]}]}, {"DBLP title": "CusNoC: Fast Full-Chip Custom NoC Generation.", "DBLP authors": ["Katherine Shu-Min Li"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2195688", "OA papers": [{"PaperId": "https://openalex.org/W2092929971", "PaperTitle": "CusNoC: Fast Full-Chip Custom NoC Generation", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"National Sun Yat-sen University": 1.0}, "Authors": ["Kang Li"]}]}, {"DBLP title": "Cooperating Virtual Memory and Write Buffer Management for Flash-Based Storage Systems.", "DBLP authors": ["Liang Shi", "Jianhua Li", "Chun Jason Xue", "Xuehai Zhou"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2193909", "OA papers": [{"PaperId": "https://openalex.org/W2161238215", "PaperTitle": "Cooperating Virtual Memory and Write Buffer Management for Flash-Based Storage Systems", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Science and Technology of China": 3.0, "City University of Hong Kong": 1.0}, "Authors": ["Liang Shi", "Jianhua Li", "Charlie Changli Xue", "Xuehai Zhou"]}]}, {"DBLP title": "MDC FFT/IFFT Processor With Variable Length for MIMO-OFDM Systems.", "DBLP authors": ["Kai-Jiun Yang", "Shang-Ho Tsai", "Gene C. H. Chuang"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2194315", "OA papers": [{"PaperId": "https://openalex.org/W2121602084", "PaperTitle": "MDC FFT/IFFT Processor With Variable Length for MIMO-OFDM Systems", "Year": 2013, "CitationCount": 89, "EstimatedCitation": 89, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0, "Industrial Technology Research Institute": 1.0}, "Authors": ["Kai-Jiun Yang", "Shang-Ho Tsai", "G. C. H. Chuang"]}]}, {"DBLP title": "Current-Reused 2.4-GHz Direct-Modulation Transmitter With On-Chip Automatic Tuning.", "DBLP authors": ["Hesam Amir Aslanzadeh", "Erik John Pankratz", "Chinmaya Mishra", "Edgar S\u00e1nchez-Sinencio"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2190538", "OA papers": [{"PaperId": "https://openalex.org/W2160449494", "PaperTitle": "Current-Reused 2.4-GHz Direct-Modulation Transmitter With On-Chip Automatic Tuning", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Xilinx (United States)": 1.0, "Texas A&M University": 2.0, "Qualcomm (United States)": 1.0}, "Authors": ["H. Amir-Aslanzadeh", "Erik Pankratz", "Chandra Kant Mishra", "Edgar Sanchez-Sinencio"]}]}, {"DBLP title": "Reconfigurable Adaptive Singular Value Decomposition Engine Design for High-Throughput MIMO-OFDM Systems.", "DBLP authors": ["Yen-Liang Chen", "Cheng-Zhou Zhan", "Ting-Jyun Jheng", "An-Yeu Wu"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2195040", "OA papers": [{"PaperId": "https://openalex.org/W1991033876", "PaperTitle": "Reconfigurable Adaptive Singular Value Decomposition Engine Design for High-Throughput MIMO-OFDM Systems", "Year": 2013, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan": 4.0}, "Authors": ["Yen-Liang Chen", "Cheng-Zhou Zhan", "Ting-Jyun Jheng", "An-Yeu Wu"]}]}, {"DBLP title": "The LUT-SR Family of Uniform Random Number Generators for FPGA Architectures.", "DBLP authors": ["David B. Thomas", "Wayne Luk"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2194171", "OA papers": [{"PaperId": "https://openalex.org/W2164610260", "PaperTitle": "The LUT-SR Family of Uniform Random Number Generators for FPGA Architectures", "Year": 2013, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Imperial College London": 2.0}, "Authors": ["Daniel Thomas", "Wayne Luk"]}]}, {"DBLP title": "Exploring the Use of Emerging Nonvolatile Memory Technologies in Future FPGAs.", "DBLP authors": ["Yangyang Pan", "Yiran Li", "Hongbin Sun", "Wei Xu", "Nanning Zheng", "Tong Zhang"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2195786", "OA papers": [{"PaperId": "https://openalex.org/W2073074758", "PaperTitle": "Exploring the Use of Emerging Nonvolatile Memory Technologies in Future FPGAs", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Rensselaer Polytechnic Institute": 3.0, "Xi'an Jiaotong University": 2.0, "Marvell (United States)": 1.0}, "Authors": ["Yangyang Pan", "Yi Cao", "Hongbin Sun", "Wei Xu", "Nanning Zheng", "Tong Zhang"]}]}, {"DBLP title": "Broadside and Skewed-Load Tests Under Primary Input Constraints.", "DBLP authors": ["Irith Pomeranz"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2192300", "OA papers": [{"PaperId": "https://openalex.org/W1975893824", "PaperTitle": "Broadside and Skewed-Load Tests Under Primary Input Constraints", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Supply Noise Suppression by Triple-Well Structure.", "DBLP authors": ["Yasuhiro Ogasahara", "Masanori Hashimoto", "Toshiki Kanamoto", "Takao Onoye"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2192458", "OA papers": [{"PaperId": "https://openalex.org/W1994259229", "PaperTitle": "Supply Noise Suppression by Triple-Well Structure", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Renesas Electronics (Japan)": 2.0, "Osaka University": 2.0}, "Authors": ["Yasuhiro Ogasahara", "Masa-aki Hashimoto", "Tetsuo Kanamoto", "Takao Onoye"]}]}, {"DBLP title": "Software-Based Self Test Methodology for On-Line Testing of L1 Caches in Multithreaded Multicore Architectures.", "DBLP authors": ["Giorgos Theodorou", "Nektarios Kranitis", "Antonis M. Paschalis", "Dimitris Gizopoulos"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2191000", "OA papers": [{"PaperId": "https://openalex.org/W2156272194", "PaperTitle": "Software-Based Self Test Methodology for On-Line Testing of L1 Caches in Multithreaded Multicore Architectures", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"National and Kapodistrian University of Athens": 4.0}, "Authors": ["George Theodorou", "N. Kranitis", "Antonis Paschalis", "Dimitris Gizopoulos"]}]}, {"DBLP title": "Design of Ternary Logic Combinational Circuits Based on Quantum Dot Gate FETs.", "DBLP authors": ["Supriya Karmakar", "John A. Chandy", "Faquir C. Jain"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2198248", "OA papers": [{"PaperId": "https://openalex.org/W1982498481", "PaperTitle": "Design of Ternary Logic Combinational Circuits Based on Quantum Dot Gate FETs", "Year": 2013, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"Intel (United States)": 0.5, "University of Connecticut": 2.5}, "Authors": ["Smarajit Karmakar", "Chandy C. John", "Faquir C. Jain"]}]}, {"DBLP title": "Parametric DFM Solution for Analog Circuits: Electrical-Driven Hotspot Detection, Analysis, and Correction Flow.", "DBLP authors": ["Haitham Eissa", "Rami Fathy Salem", "Ahmed Arafa", "Sherif Hany", "Abdelrahman ElMously", "Mohamed Dessouky", "David Nairn", "Mohab H. Anis"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2201759", "OA papers": [{"PaperId": "https://openalex.org/W1987937249", "PaperTitle": "Parametric DFM Solution for Analog Circuits: Electrical-Driven Hotspot Detection, Analysis, and Correction Flow", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"[Mentor Graphics Corporation, Cairo, Egypt]": 6.0, "University of Waterloo": 1.0, "American University in Cairo": 1.0}, "Authors": ["Haitham Eissa", "R.F. Salem", "Ahmed Arafa", "Sherif Hany", "Abdelrahman ElMously", "Mohamed Dessouky", "D.G. Nairn", "Mohammad Anis"]}]}, {"DBLP title": "Unified Capture Scheme for Small Delay Defect Detection and Aging Prediction.", "DBLP authors": ["Song Jin", "Yinhe Han", "Huawei Li", "Xiaowei Li"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2197766", "OA papers": [{"PaperId": "https://openalex.org/W1987212007", "PaperTitle": "Unified Capture Scheme for Small Delay Defect Detection and Aging Prediction", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"North China Electric Power University": 0.3333333333333333, "Institute of Computing Technology": 1.8333333333333333, "Chinese Academy of Sciences": 1.8333333333333333}, "Authors": ["Song Jin", "Yinhe Han", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Novel MIMO Detection Algorithm for High-Order Constellations in the Complex Domain.", "DBLP authors": ["Mojtaba Mahdavi", "Mahdi Shabany"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2196296", "OA papers": [{"PaperId": "https://openalex.org/W1988674361", "PaperTitle": "Novel MIMO Detection Algorithm for High-Order Constellations in the Complex Domain", "Year": 2013, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"Sharif University of Technology": 2.0}, "Authors": ["M.A. Mahdavi", "Mahdi Shabany"]}]}, {"DBLP title": "High-Throughput 0.13-\u00b5m CMOS Lattice Reduction Core Supporting 880 Mb/s Detection.", "DBLP authors": ["Mahdi Shabany", "Ameer Youssef", "P. Glenn Gulak"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2198927", "OA papers": [{"PaperId": "https://openalex.org/W1967390843", "PaperTitle": "High-Throughput 0.13-$\\mu{\\rm m}$ CMOS Lattice Reduction Core Supporting 880 Mb/s Detection", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Sharif University of Technology": 1.0, "University of Toronto": 2.0}, "Authors": ["Mahdi Shabany", "A. Youssef", "Glenn Gulak"]}]}, {"DBLP title": "Study of Through-Silicon-Via Impact on the 3-D Stacked IC Layout.", "DBLP authors": ["Dae Hyun Kim", "Krit Athikulwongse", "Sung Kyu Lim"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2201760", "OA papers": [{"PaperId": "https://openalex.org/W2130923737", "PaperTitle": "Study of Through-Silicon-Via Impact on the 3-D Stacked IC Layout", "Year": 2013, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Dae Won Kim", "Krit Athikulwongse", "Sung Kyu Lim"]}]}, {"DBLP title": "Design of Hardware Function Evaluators Using Low-Overhead Nonuniform Segmentation With Address Remapping.", "DBLP authors": ["Shen-Fu Hsiao", "Hou-Jen Ko", "Yu-Ling Tseng", "Wen-Liang Huang", "Shin-Hung Lin", "Chia-Sheng Wen"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2202295", "OA papers": [{"PaperId": "https://openalex.org/W2073256350", "PaperTitle": "Design of Hardware Function Evaluators Using Low-Overhead Nonuniform Segmentation With Address Remapping", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Sun Yat-sen University": 5.0, "Purdue University West Lafayette": 1.0}, "Authors": ["Shen-Fu Hsiao", "Hou-Jen Ko", "Yu-Ling Tseng", "Wenliang Huang", "Shin-Hung Lin", "Chia-Sheng Wen"]}]}, {"DBLP title": "Statistical Functional Yield Estimation and Enhancement of CNFET-Based VLSI Circuits.", "DBLP authors": ["Behnam Ghavami", "Mohsen Raji", "Hossein Pedram", "Massoud Pedram"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2197765", "OA papers": [{"PaperId": "https://openalex.org/W2169882102", "PaperTitle": "Statistical Functional Yield Estimation and Enhancement of CNFET-Based VLSI Circuits", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Amirkabir University of Technology": 3.0, "University of Southern California": 1.0}, "Authors": ["Behnam Ghavami", "Mohsen Raji", "Hossein Pedram", "Massoud Pedram"]}]}, {"DBLP title": "Theoretical Modeling of Elliptic Curve Scalar Multiplier on LUT-Based FPGAs for Area and Speed.", "DBLP authors": ["Sujoy Sinha Roy", "Chester Rebeiro", "Debdeep Mukhopadhyay"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2198502", "OA papers": [{"PaperId": "https://openalex.org/W2152910750", "PaperTitle": "Theoretical Modeling of Elliptic Curve Scalar Multiplier on LUT-Based FPGAs for Area and Speed", "Year": 2013, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0}, "Authors": ["Scott Roy", "Chester Rebeiro", "D. Mukhopadhyay"]}]}, {"DBLP title": "Architecture for Real-Time Nonparametric Probability Density Function Estimation.", "DBLP authors": ["Suhaib A. Fahmy", "A. R. Mohan"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2201187", "OA papers": [{"PaperId": "https://openalex.org/W2045081039", "PaperTitle": "Architecture for Real-Time Nonparametric Probability Density Function Estimation", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Nanyang Technological University": 2.0}, "Authors": ["Suhaib A. Fahmy", "A. R. Mohan"]}]}, {"DBLP title": "1.2-mW Online Learning Mixed-Mode Intelligent Inference Engine for Low-Power Real-Time Object Recognition Processor.", "DBLP authors": ["Jinwook Oh", "Seungjin Lee", "Hoi-Jun Yoo"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2198249", "OA papers": [{"PaperId": "https://openalex.org/W2054925998", "PaperTitle": "1.2-mW Online Learning Mixed-Mode Intelligent Inference Engine for Low-Power Real-Time Object Recognition Processor", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Jinwook Oh", "Seungjin Lee", "Hoi-Jun Yoo"]}]}, {"DBLP title": "Current-Comparison-Based Domino: New Low-Leakage High-Speed Domino Circuit for Wide Fan-In Gates.", "DBLP authors": ["Ali Peiravi", "Mohammad Asyaei"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2202408", "OA papers": [{"PaperId": "https://openalex.org/W2043620677", "PaperTitle": "Current-Comparison-Based Domino: New Low-Leakage High-Speed Domino Circuit for Wide Fan-In Gates", "Year": 2013, "CitationCount": 65, "EstimatedCitation": 65, "Affiliations": {"Ferdowsi University of Mashhad": 2.0}, "Authors": ["Ali Peiravi", "Mohammad Asyaei"]}]}, {"DBLP title": "Symbolic Moment Computation for Statistical Analysis of Large Interconnect Networks.", "DBLP authors": ["Zhigang Hao", "Guoyong Shi", "Sheldon X.-D. Tan", "Esteban Tlelo-Cuautle"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2197835", "OA papers": [{"PaperId": "https://openalex.org/W2059710735", "PaperTitle": "Symbolic Moment Computation for Statistical Analysis of Large Interconnect Networks", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Shanghai Jiao Tong University": 2.0, "University of California, Riverside": 1.0, "INAOE, Tonantzintla, Mexico": 1.0}, "Authors": ["Zhigang Hao", "Guoyong Shi", "Sheldon X.-D. Tan", "Esteban Tlelo-Cuautle"]}]}, {"DBLP title": "Uncorrelated Power Supply Noise and Ground Bounce Consideration for Test Pattern Generation.", "DBLP authors": ["Aida Todri", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Arnaud Virazel"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2197427", "OA papers": [{"PaperId": "https://openalex.org/W2095303233", "PaperTitle": "Uncorrelated Power Supply Noise and Ground Bounce Consideration for Test Pattern Generation", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 5.0}, "Authors": ["A. Todri", "Alessio Bosio", "Luigi Dilillo", "Patrick Girard", "Arnaud Virazel"]}]}, {"DBLP title": "C-Based Complex Event Processing on Reconfigurable Hardware.", "DBLP authors": ["Hiroaki Inoue", "Takashi Takenaka", "Masato Motomura"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2197230", "OA papers": [{"PaperId": "https://openalex.org/W1978087530", "PaperTitle": "C-Based Complex Event Processing on Reconfigurable Hardware", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"NEC (Japan)": 2.0, "Hokkaido University of Science": 1.0}, "Authors": ["Hiroshi Inoue", "Tadashi Takenaka", "Masakatsu Motomura"]}]}, {"DBLP title": "Reduced-Complexity LCC Reed-Solomon Decoder Based on Unified Syndrome Computation.", "DBLP authors": ["Wei Zhang", "Hao Wang", "Boyang Pan"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2197030", "OA papers": [{"PaperId": "https://openalex.org/W2013867866", "PaperTitle": "Reduced-Complexity LCC Reed\u2013Solomon Decoder Based on Unified Syndrome Computation", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Tianjin University": 3.0}, "Authors": ["Wei Zhang", "Hao Wang", "Boyang Pan"]}]}, {"DBLP title": "Subthreshold Dual Mode Logic.", "DBLP authors": ["Asaf Kaizerman", "Sagi Fisher", "Alexander Fish"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2198678", "OA papers": [{"PaperId": "https://openalex.org/W2127656032", "PaperTitle": "Subthreshold Dual Mode Logic", "Year": 2013, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"VLSI Syst. Center, Low Power Circuits & Syst. Lab., Beer-Sheva, Israel": 3.0}, "Authors": ["Asaf Kaizerman", "S. M. Fisher", "Alexander Fish"]}]}, {"DBLP title": "Power Network Optimization Based on Link Breaking Methodology.", "DBLP authors": ["Renatas Jakushokas", "Eby G. Friedman"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2201186", "OA papers": [{"PaperId": "https://openalex.org/W2063043587", "PaperTitle": "Power Network Optimization Based on Link Breaking Methodology", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Rochester": 2.0}, "Authors": ["Renatas Jakushokas", "Eby G. Friedman"]}]}, {"DBLP title": "Circuit-Level Timing Error Tolerance for Low-Power DSP Filters and Transforms.", "DBLP authors": ["Paul N. Whatmough", "Shidhartha Das", "David M. Bull", "Izzat Darwazeh"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2202930", "OA papers": [{"PaperId": "https://openalex.org/W2076344933", "PaperTitle": "Circuit-Level Timing Error Tolerance for Low-Power DSP Filters and Transforms", "Year": 2013, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"ARM (United Kingdom)": 2.5, "University College London": 1.5}, "Authors": ["Paul N. Whatmough", "Souvik Das", "David Michael Bull", "Izzat Darwazeh"]}]}, {"DBLP title": "Hardware Variability-Aware Duty Cycling for Embedded Sensors.", "DBLP authors": ["Lucas Francisco Wanner", "Charwak Apte", "Rahul Balani", "Puneet Gupta", "Mani B. Srivastava"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2203325", "OA papers": [{"PaperId": "https://openalex.org/W2099743021", "PaperTitle": "Hardware Variability-Aware Duty Cycling for Embedded Sensors", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of California, Los Angeles": 3.0, "Oracle (United States)": 1.0, "IBM Research - India": 1.0}, "Authors": ["Lucas Wanner", "Chidanand Apte", "Rahul Balani", "Pradeep Kumar Gupta", "Mani Srivastava"]}]}, {"DBLP title": "MAEPER: Matching Access and Error Patterns With Error-Free Resource for Low Vcc L1 Cache.", "DBLP authors": ["Young-Geun Choi", "Sungjoo Yoo", "Sunggu Lee", "Jung Ho Ahn", "Kangmin Lee"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2202931", "OA papers": [{"PaperId": "https://openalex.org/W2010594994", "PaperTitle": "MAEPER: Matching Access and Error Patterns With Error-Free Resource for Low Vcc L1 Cache", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Pohang University of Science and Technology": 3.0, "Seoul National University of Science and Technology": 1.0, "Samsung (South Korea)": 1.0}, "Authors": ["Younggeun Choi", "Sungjoo Yoo", "Sunggu Lee", "Jung Yong Ahn", "Kangmin Lee"]}]}, {"DBLP title": "Self-Repairing Digital System With Unified Recovery Process Inspired by Endocrine Cellular Communication.", "DBLP authors": ["Isaak Yang", "Sung Hoon Jung", "Kwang-Hyun Cho"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2203618", "OA papers": [{"PaperId": "https://openalex.org/W2027057946", "PaperTitle": "Self-Repairing Digital System With Unified Recovery Process Inspired by Endocrine Cellular Communication", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Korea Institute of Brain Science": 1.0, "Korea Advanced Institute of Science and Technology": 1.0, "Hansung University": 1.0}, "Authors": ["Ian A. Yang", "Sung-Ae Jung", "Kwang-Hyun Cho"]}]}, {"DBLP title": "Dual-Level Adaptive Supply Voltage System for Variation Resilience.", "DBLP authors": ["Kyu-Nam Shim", "Jiang Hu", "Jos\u00e9 Silva-Mart\u00ednez"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2203326", "OA papers": [{"PaperId": "https://openalex.org/W2006413133", "PaperTitle": "Dual-Level Adaptive Supply Voltage System for Variation Resilience", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Texas A&M University": 3.0}, "Authors": ["Kyu-Nam Shim", "Jiang Hu", "Jose Silva-Martinez"]}]}, {"DBLP title": "Addressing Transient and Permanent Faults in NoC With Efficient Fault-Tolerant Deflection Router.", "DBLP authors": ["Chaochao Feng", "Zhonghai Lu", "Axel Jantsch", "Minxuan Zhang", "Zuocheng Xing"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2204909", "OA papers": [{"PaperId": "https://openalex.org/W2045767093", "PaperTitle": "Addressing Transient and Permanent Faults in NoC With Efficient Fault-Tolerant Deflection Router", "Year": 2013, "CitationCount": 85, "EstimatedCitation": 85, "Affiliations": {"National University of Defense Technology": 3.0, "Royal Institute of Technology": 2.0}, "Authors": ["Chaochao Feng", "Zhonghai Lu", "Axel Jantsch", "Minxuan Zhang", "Zuocheng Xing"]}]}, {"DBLP title": "Combined Architecture/Algorithm Approach to Fast FPGA Routing.", "DBLP authors": ["Marcel Gort", "Jason Helge Anderson"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2202326", "OA papers": [{"PaperId": "https://openalex.org/W1972437065", "PaperTitle": "Combined Architecture/Algorithm Approach to Fast FPGA Routing", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Marcel Gort", "J. Anderson"]}]}, {"DBLP title": "IsoNet: Hardware-Based Job Queue Management for Many-Core Architectures.", "DBLP authors": ["Junghee Lee", "Chrysostomos Nicopoulos", "Hyung Gyu Lee", "Shreepad Panth", "Sung Kyu Lim", "Jongman Kim"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2202699", "OA papers": [{"PaperId": "https://openalex.org/W1991220244", "PaperTitle": "IsoNet: Hardware-Based Job Queue Management for Many-Core Architectures", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Georgia Institute of Technology": 4.0, "University of Cyprus": 1.0, "Daegu University": 1.0}, "Authors": ["Jung-Hee Lee", "Chrysostomos Nicopoulos", "Hyung Lee", "Shreepad Panth", "Sung Kyu Lim", "Jong-Man Kim"]}]}, {"DBLP title": "Data Allocation Optimization for Hybrid Scratch Pad Memory With SRAM and Nonvolatile Memory.", "DBLP authors": ["Jingtong Hu", "Chun Jason Xue", "Qingfeng Zhuge", "Wei-Che Tseng", "Edwin Hsing-Mean Sha"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2202700", "OA papers": [{"PaperId": "https://openalex.org/W2111435398", "PaperTitle": "Data Allocation Optimization for Hybrid Scratch Pad Memory With SRAM and Nonvolatile Memory", "Year": 2013, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"The University of Texas at Dallas": 3.0, "City University of Hong Kong": 1.0, "College of Computer Science and Engineering, ChongQing University, ChongQing, China": 1.0}, "Authors": ["Jingtong Hu", "Charlie Changli Xue", "Qingfeng Zhuge", "Wei-Che Tseng", "Edwin H.-M. Sha"]}]}, {"DBLP title": "Scalable Signal Selection for Post-Silicon Debug.", "DBLP authors": ["Eddie Hung", "Steven J. E. Wilton"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2202409", "OA papers": [{"PaperId": "https://openalex.org/W2044605272", "PaperTitle": "Scalable Signal Selection for Post-Silicon Debug", "Year": 2013, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"University of British Columbia": 2.0}, "Authors": ["Eddie Hung", "Steven J. E. Wilton"]}]}, {"DBLP title": "Per-Device Adaptive Test for Analog/RF Circuits Using Entropy-Based Process Monitoring.", "DBLP authors": ["Ender Yilmaz", "Sule Ozev", "Kenneth M. Butler"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2205027", "OA papers": [{"PaperId": "https://openalex.org/W2161832017", "PaperTitle": "Per-Device Adaptive Test for Analog/RF Circuits Using Entropy-Based Process Monitoring", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Arizona State University": 2.0, "Texas Instruments (United States)": 1.0}, "Authors": ["Engin Yilmaz", "Sule Ozev", "Keith Butler"]}]}, {"DBLP title": "Crosstalk- and Process Variations-Aware High-Quality Tests for Small-Delay Defects.", "DBLP authors": ["Ke Peng", "Mahmut Yilmaz", "Krishnendu Chakrabarty", "Mohammad Tehranipoor"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2205026", "OA papers": [{"PaperId": "https://openalex.org/W2075060462", "PaperTitle": "Crosstalk- and Process Variations-Aware High-Quality Tests for Small-Delay Defects", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Freescale Semicond., Austin, TX, USA": 1.0, "Nvidia (United States)": 1.0, "Duke University": 1.0, "University of Connecticut": 1.0}, "Authors": ["Ke Peng", "Mustafa Yilmaz", "Krishnendu Chakrabarty", "M. Tehranipoor"]}]}, {"DBLP title": "Asynchronous Fine-Grain Power-Gated Logic.", "DBLP authors": ["Meng-Chou Chang", "Wei-Hsiang Chang"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2204782", "OA papers": [{"PaperId": "https://openalex.org/W2018430360", "PaperTitle": "Asynchronous Fine-Grain Power-Gated Logic", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National Changhua University of Education": 2.0}, "Authors": ["Meng-Chou Chang", "Wei-Hsiang Chang"]}]}, {"DBLP title": "All-Digital Fast-Locking Pulsewidth-Control Circuit With Programmable Duty Cycle.", "DBLP authors": ["Jun-Ren Su", "Te-Wen Liao", "Chung-Chih Hung"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2205168", "OA papers": [{"PaperId": "https://openalex.org/W1972262527", "PaperTitle": "All-Digital Fast-Locking Pulsewidth-Control Circuit With Programmable Duty Cycle", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Jun-Ren Su", "Te-Wen Liao", "Chung-Chih Hung"]}]}, {"DBLP title": "Efficient Implementation of Reconfigurable Warped Digital Filters With Variable Low-Pass, High-Pass, Bandpass, and Bandstop Responses.", "DBLP authors": ["Sumit Jagdish Darak", "A. Prasad Vinod", "Edmund Ming-Kit Lai"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2203158", "OA papers": [{"PaperId": "https://openalex.org/W1970355389", "PaperTitle": "Efficient Implementation of Reconfigurable Warped Digital Filters With Variable Low-Pass, High-Pass, Bandpass, and Bandstop Responses", "Year": 2013, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Nanyang Technological University": 2.0, "Massey University": 1.0}, "Authors": ["Sumit J. Darak", "V. Prasad", "Edmund M-K. Lai"]}]}, {"DBLP title": "Fast Scan-Chain Ordering for 3-D-IC Designs Under Through-Silicon-Via (TSV) Constraints.", "DBLP authors": ["Christina C.-H. Liao", "Allen W.-T. Chen", "Louis Y.-Z. Lin", "Charles H.-P. Wen"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2204781", "OA papers": [{"PaperId": "https://openalex.org/W2081997938", "PaperTitle": "Fast Scan-Chain Ordering for 3-D-IC Designs Under Through-Silicon-Via (TSV) Constraints", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0}, "Authors": ["Chun-Ta Liao", "A. W. Chen", "Lin Ly", "Cuie Wen"]}]}, {"DBLP title": "Minimizing Energy of Integer Unit by Higher Voltage Flip-Flop: VDDmin-Aware Dual Supply Voltage Technique.", "DBLP authors": ["Hiroshi Fuketa", "Koji Hirairi", "Tadashi Yasufuku", "Makoto Takamiya", "Masahiro Nomura", "Hirofumi Shinohara", "Takayasu Sakurai"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2203834", "OA papers": [{"PaperId": "https://openalex.org/W2218978012", "PaperTitle": "Minimizing Energy of Integer Unit by Higher Voltage Flip-Flop: $V_{\\rm DDmin}$-Aware Dual Supply Voltage Technique", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tokyo University of Science": 4.0, "Semiconductor Energy Laboratory (Japan)": 3.0}, "Authors": ["Hiroshi Fuketa", "Koji Hirairi", "Tadashi Yasufuku", "Makoto Takamiya", "M. A. Nomura", "Hisanori Shinohara", "Toshio Sakurai"]}]}, {"DBLP title": "Nonvolatile Nanopipelining Logic Using Multiferroic Single-Domain Nanomagnets.", "DBLP authors": ["Yalcin Yilmaz", "Pinaki Mazumder"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2205594", "OA papers": [{"PaperId": "https://openalex.org/W2069952024", "PaperTitle": "Nonvolatile Nanopipelining Logic Using Multiferroic Single-Domain Nanomagnets", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Yalcin Yilmaz", "Pinaki Mazumder"]}]}, {"DBLP title": "Impact of III-V and Ge Devices on Circuit Performance.", "DBLP authors": ["Jeongha Park", "Saeroonter Oh", "Soyoung Kim", "H.-S. Philip Wong", "S. Simon Wong"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2210450", "OA papers": [{"PaperId": "https://openalex.org/W2021981889", "PaperTitle": "Impact of III\u2013V and Ge Devices on Circuit Performance", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Stanford University": 3.0, "Sungkyunkwan University": 2.0}, "Authors": ["Jeongha Park", "Saeroonter Oh", "So Young Kim", "Hei Wong", "Sze Chun Wong"]}]}, {"DBLP title": "Design of Testable Reversible Sequential Circuits.", "DBLP authors": ["Himanshu Thapliyal", "Nagarajan Ranganathan", "Saurabh Kotiyal"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2209688", "OA papers": [{"PaperId": "https://openalex.org/W1988422312", "PaperTitle": "Design of Testable Reversible Sequential Circuits", "Year": 2013, "CitationCount": 116, "EstimatedCitation": 116, "Affiliations": {"University of South Florida": 3.0}, "Authors": ["Himanshu Thapliyal", "Nagarajan Ranganathan", "Saurabh Kotiyal"]}]}, {"DBLP title": "Test Path Selection for Capturing Delay Failures Under Statistical Timing Model.", "DBLP authors": ["Zijian He", "Tao Lv", "Huawei Li", "Xiaowei Li"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2208661", "OA papers": [{"PaperId": "https://openalex.org/W2033403514", "PaperTitle": "Test Path Selection for Capturing Delay Failures Under Statistical Timing Model", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Institute of Computing Technology": 2.0, "Chinese Academy of Sciences": 2.0}, "Authors": ["Zijian He", "Lian Tao", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Automatic Test Program Generation Using Executing-Trace-Based Constraint Extraction for Embedded Processors.", "DBLP authors": ["Ying Zhang", "Huawei Li", "Xiaowei Li"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2208130", "OA papers": [{"PaperId": "https://openalex.org/W2105522986", "PaperTitle": "Automatic Test Program Generation Using Executing-Trace-Based Constraint Extraction for Embedded Processors", "Year": 2013, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Institute of Computing Technology": 1.5, "Chinese Academy of Sciences": 1.5}, "Authors": ["Ying Zhang", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Piecewise Linear Modulation Technique for Spread Spectrum Clock Generation.", "DBLP authors": ["Minyoung Song", "Sunghoon Ahn", "Inhwa Jung", "Yongtae Kim", "Chulwoo Kim"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2210290", "OA papers": [{"PaperId": "https://openalex.org/W2004488812", "PaperTitle": "Piecewise Linear Modulation Technique for Spread Spectrum Clock Generation", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Korea University": 5.0}, "Authors": ["Min-Young Song", "Sung-Hoon Ahn", "Inhwa Jung", "Yong-Tae Kim", "Chulwoo Kim"]}]}, {"DBLP title": "Efficient Vector Graphics Rasterization Accelerator Using Optimized Scan-Line Buffer.", "DBLP authors": ["Ting-Chi Tong", "Yun-Nan Chang"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2207413", "OA papers": [{"PaperId": "https://openalex.org/W1989653220", "PaperTitle": "Efficient Vector Graphics Rasterization Accelerator Using Optimized Scan-Line Buffer", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Sun Yat-sen University": 2.0}, "Authors": ["Ting-Chi Tong", "Yun-Nan Chang"]}]}, {"DBLP title": "Write Current Self-Configuration Scheme for MRAM Yield Improvement.", "DBLP authors": ["Ching-Yi Chen", "Sheng-Hung Wang", "Cheng-Wen Wu"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2207136", "OA papers": [{"PaperId": "https://openalex.org/W1992247641", "PaperTitle": "Write Current Self-Configuration Scheme for MRAM Yield Improvement", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Ching-Yi Chen", "Shih-Yu Wang", "Cheng-Wen Wu"]}]}, {"DBLP title": "BilRC: An Execution Triggered Coarse Grained Reconfigurable Architecture.", "DBLP authors": ["Oguzhan Atak", "Abdullah Atalar"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2207748", "OA papers": [{"PaperId": "https://openalex.org/W2027994226", "PaperTitle": "BilRC: An Execution Triggered Coarse Grained Reconfigurable Architecture", "Year": 2013, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Bilkent University": 2.0}, "Authors": ["O. Atak", "Abdullah Atalar"]}]}, {"DBLP title": "Fault-Tolerant Embedded-Memory Strategy for Baseband Signal Processing Systems.", "DBLP authors": ["Vadim Smolyakov", "P. Glenn Gulak", "Timothy Gallagher", "Curtis Ling"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2208208", "OA papers": [{"PaperId": "https://openalex.org/W2101242878", "PaperTitle": "Fault-Tolerant Embedded-Memory Strategy for Baseband Signal Processing Systems", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Toronto": 2.0, "MaxLinear (United States)": 2.0}, "Authors": ["Vadim Smolyakov", "Glenn Gulak", "Timothy Gallagher", "Cheng Ling"]}]}, {"DBLP title": "Collaborative Multiobjective Global Routing.", "DBLP authors": ["Hamid Shojaei", "Azadeh Davoodi", "Twan Basten"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2205717", "OA papers": [{"PaperId": "https://openalex.org/W2018289785", "PaperTitle": "Collaborative Multiobjective Global Routing", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0, "Eindhoven University of Technology": 1.0}, "Authors": ["Hasan Shojaei", "Azadeh Davoodi", "Twan Basten"]}]}, {"DBLP title": "Energy-Efficient Digital Signal Processing via Voltage-Overscaling-Based Residue Number System.", "DBLP authors": ["Jienan Chen", "Jianhao Hu"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2205953", "OA papers": [{"PaperId": "https://openalex.org/W2087114937", "PaperTitle": "Energy-Efficient Digital Signal Processing via Voltage-Overscaling-Based Residue Number System", "Year": 2013, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"University of Electronic Science and Technology of China": 2.0}, "Authors": ["Jienan Chen", "Jianhao Hu"]}]}, {"DBLP title": "IEEE 1500 Compatible Multilevel Maximal Concurrent Interconnect Test.", "DBLP authors": ["Katherine Shu-Min Li", "Yi-Yu Liao"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2210451", "OA papers": [{"PaperId": "https://openalex.org/W2170706925", "PaperTitle": "IEEE 1500 Compatible Multilevel Maximal Concurrent Interconnect Test", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Sun Yat-sen University": 2.0}, "Authors": ["Katherine Shu-Min Li", "Yi-Yu Liao"]}]}, {"DBLP title": "Block-Circulant RS-LDPC Code: Code Construction and Efficient Decoder Design.", "DBLP authors": ["Seong-In Hwang", "Hanho Lee"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2210452", "OA papers": [{"PaperId": "https://openalex.org/W2102467175", "PaperTitle": "Block-Circulant RS-LDPC Code: Code Construction and Efficient Decoder Design", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Inha University": 2.0}, "Authors": ["Seong-In Hwang", "Hanho Lee"]}]}, {"DBLP title": "Enhanced Secure Architecture for Joint Action Test Group Systems.", "DBLP authors": ["Luke Pierce", "Spyros Tragoudas"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2208209", "OA papers": [{"PaperId": "https://openalex.org/W2061551573", "PaperTitle": "Enhanced Secure Architecture for Joint Action Test Group Systems", "Year": 2013, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Southern Illinois University Carbondale": 2.0}, "Authors": ["Leland Pierce", "Spyros Tragoudas"]}]}, {"DBLP title": "Throughput/Resource-Efficient Reconfigurable Processor for Multimedia Applications.", "DBLP authors": ["Sohan Purohit", "Sai Rahul Chalamalasetti", "Martin Margala", "Wim Vanderbauwhede"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2206063", "OA papers": [{"PaperId": "https://openalex.org/W2111813247", "PaperTitle": "Throughput/Resource-Efficient Reconfigurable Processor for Multimedia Applications", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Massachusetts Lowell": 3.0, "University of Glasgow": 1.0}, "Authors": ["Sohan Purohit", "Sai Rahul Chalamalasetti", "Martin Margala", "Wim Vanderbauwhede"]}]}, {"DBLP title": "Error Rate-Based Wear-Leveling for nand Flash Memory at Highly Scaled Technology Nodes.", "DBLP authors": ["Yangyang Pan", "Guiqiang Dong", "Tong Zhang"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2210256", "OA papers": [{"PaperId": "https://openalex.org/W2155021765", "PaperTitle": "Error Rate-Based Wear-Leveling for nand Flash Memory at Highly Scaled Technology Nodes", "Year": 2013, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"Rensselaer Polytechnic Institute": 3.0}, "Authors": ["Yangyang Pan", "Guiqiang Dong", "Tong Zhang"]}]}, {"DBLP title": "Reduced Power Transition Fault Test Sets for Circuits With Independent Scan Chain Modes.", "DBLP authors": ["Irith Pomeranz"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2207137", "OA papers": [{"PaperId": "https://openalex.org/W1994591395", "PaperTitle": "Reduced Power Transition Fault Test Sets for Circuits With Independent Scan Chain Modes", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Transition Fault Simulation Considering Broadside Tests as Partially-Functional Broadside Tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2206835", "OA papers": [{"PaperId": "https://openalex.org/W2098619475", "PaperTitle": "Transition Fault Simulation Considering Broadside Tests as Partially-Functional Broadside Tests", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Fault Demotion Using Reconfigurable Slack (FaDReS).", "DBLP authors": ["Naveed Imran", "Jooheung Lee", "Ronald F. DeMara"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2206836", "OA papers": [{"PaperId": "https://openalex.org/W1970273913", "PaperTitle": "Fault Demotion Using Reconfigurable Slack (FaDReS)", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Central Florida": 2.0, "Hongik University": 1.0}, "Authors": ["Nazish Imran", "Jooheung Lee", "Ronald F. DeMara"]}]}, {"DBLP title": "ADDLL for Clock-Deskew Buffer in High-Performance SoCs.", "DBLP authors": ["Jung-Hyun Park", "Dong-Hoon Jung", "Kyungho Ryu", "Seong-Ook Jung"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2210742", "OA papers": [{"PaperId": "https://openalex.org/W2106042087", "PaperTitle": "ADDLL for Clock-Deskew Buffer in High-Performance SoCs", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Yonsei University": 3.0}, "Authors": ["Jung Tak Park", "Seong-Ook Jung", "Kyungho Ryu"]}]}, {"DBLP title": "Board- and Chip-Aware Package Wire Planning.", "DBLP authors": ["Ren-Jie Lee", "Hsin-Wu Hsu", "Hung-Ming Chen"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2212288", "OA papers": [{"PaperId": "https://openalex.org/W1972378464", "PaperTitle": "Board- and Chip-Aware Package Wire Planning", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Novatek Microelectronics (Taiwan)": 1.0, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 1.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Ren-Jie Lee", "Hsin-Wu Hsu", "Hung-Ming Chen"]}]}, {"DBLP title": "Scalable Multilevel Vectorless Power Grid Voltage Integrity Verification.", "DBLP authors": ["Zhuo Feng"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2212033", "OA papers": [{"PaperId": "https://openalex.org/W2067367102", "PaperTitle": "Scalable Multilevel Vectorless Power Grid Voltage Integrity Verification", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Michigan Technological University": 1.0}, "Authors": ["Zhuo Feng"]}]}, {"DBLP title": "Power Mapping of Integrated Circuits Using AC-Based Thermography.", "DBLP authors": ["Abdullah Nazma Nowroz", "Gary L. Woods", "Sherief Reda"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2211111", "OA papers": [{"PaperId": "https://openalex.org/W2093521716", "PaperTitle": "Power Mapping of Integrated Circuits Using AC-Based Thermography", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Providence College": 1.0, "Brown University": 1.0, "Rice University": 1.0}, "Authors": ["Abdullah Nazma Nowroz", "Gary M. Woods", "Sherief Reda"]}]}, {"DBLP title": "Nanomagnetic Logic Microprocessor: Hierarchical Power Model.", "DBLP authors": ["Marco Vacca", "Mariagrazia Graziano", "Maurizio Zamboni"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2211903", "OA papers": [{"PaperId": "https://openalex.org/W2027152886", "PaperTitle": "Nanomagnetic Logic Microprocessor: Hierarchical Power Model", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["Marco Vacca", "Mariagrazia Graziano", "Maurizio Zamboni"]}]}, {"DBLP title": "A Design Methodology for Power Efficiency Optimization of High-Speed Equalized-Electrical I/O Architectures.", "DBLP authors": ["Arun Palaniappan", "Samuel Palermo"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2211628", "OA papers": [{"PaperId": "https://openalex.org/W1995853912", "PaperTitle": "A Design Methodology for Power Efficiency Optimization of High-Speed Equalized-Electrical I/O Architectures", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Arun Palaniappan", "Samuel Palermo"]}]}, {"DBLP title": "SWIFT: A Low-Power Network-On-Chip Implementing the Token Flow Control Router Architecture With Swing-Reduced Interconnects.", "DBLP authors": ["Jacob Postman", "Tushar Krishna", "Christopher Edmonds", "Li-Shiuan Peh", "Patrick Chiang"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2211904", "OA papers": [{"PaperId": "https://openalex.org/W2126630144", "PaperTitle": "SWIFT: A Low-Power Network-On-Chip Implementing the Token Flow Control Router Architecture With Swing-Reduced Interconnects", "Year": 2013, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Oregon State University": 2.0, "Massachusetts Institute of Technology": 2.0, "Microsoft (United States)": 1.0}, "Authors": ["Jacob Postman", "Tushar Krishna", "Christopher Edmonds", "Li-Shiuan Peh", "Patrick Chiang"]}]}, {"DBLP title": "Soft-Start Method With Small Capacitor Charged by Pulse Current and Gain-Degeneration Error Amplifier for On-Chip DC-DC Power Converters.", "DBLP authors": ["Hongyi Wang", "Yanzhao Ma", "Jun Cheng"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2211388", "OA papers": [{"PaperId": "https://openalex.org/W1966119080", "PaperTitle": "Soft-Start Method With Small Capacitor Charged by Pulse Current and Gain-Degeneration Error Amplifier for On-Chip DC\u2013DC Power Converters", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Xi'an Jiaotong University": 3.0}, "Authors": ["Hongyi Wang", "Yanzhao Ma", "Jun Cheng"]}]}, {"DBLP title": "Low-Cost Scan-Chain-Based Technique to Recover Multiple Errors in TMR Systems.", "DBLP authors": ["Mojtaba Ebrahimi", "Seyed Ghassem Miremadi", "Hossein Asadi", "Mahdi Fazeli"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2213102", "OA papers": [{"PaperId": "https://openalex.org/W2070280483", "PaperTitle": "Low-Cost Scan-Chain-Based Technique to Recover Multiple Errors in TMR Systems", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Sharif University of Technology": 4.0}, "Authors": ["Mojtaba Ebrahimi", "Seyed Ghassem Miremadi", "Hossein Asadi", "Mahdi Fazeli"]}]}, {"DBLP title": "Litho-Friendly Decomposition Method for Self-Aligned Double Patterning.", "DBLP authors": ["Minoo Mirsaeedi", "Andres J. Torres", "Mohab H. Anis"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2212473", "OA papers": [{"PaperId": "https://openalex.org/W2117336505", "PaperTitle": "Litho-Friendly Decomposition Method for Self-Aligned Double Patterning", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Waterloo": 1.5, "Mentor Technologies": 1.0, "American University in Cairo": 0.5}, "Authors": ["Minoo Mirsaeedi", "Andres Torres", "Mohab Anis"]}]}, {"DBLP title": "Low Propagation Delay Load-Balanced 4 \u00d7 4 Switch Fabric IC in 0.13-\u00b5m CMOS Technology.", "DBLP authors": ["Ching-Te Chiu", "Yu-Hao Hsu", "Wei-Chih Lai", "Jen-Ming Wu", "Shawn S. H. Hsu", "Yang-Syu Lin", "Fanta Chen", "Min-Sheng Kao", "Yarsun Hsu"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2212618", "OA papers": [{"PaperId": "https://openalex.org/W2287433166", "PaperTitle": "Low Propagation Delay Load-Balanced 4$\\,\\times\\,$4 Switch Fabric IC in 0.13-$\\mu{\\rm m}$ CMOS Technology", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Tsing Hua University": 7.0, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 2.0}, "Authors": ["Ching-Te Chiu", "Yu-Hao Hsu", "Wei-Chih Lai", "Jen-Ming Wu", "Shawn S. H. Hsu", "Yang-Syu Lin", "Fan-Ta Chen", "Min-Sheng Kao", "Yarsun Hsu"]}]}, {"DBLP title": "Floating Gate-Based Field Programmable Mixed-Signal Array.", "DBLP authors": ["Richard B. Wunderlich", "Farhan Adil", "Paul E. Hasler"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2211049", "OA papers": [{"PaperId": "https://openalex.org/W1975936798", "PaperTitle": "Floating Gate-Based Field Programmable Mixed-Signal Array", "Year": 2013, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Richard A. Wunderlich", "Farhan Adil", "Paul Hasler"]}]}, {"DBLP title": "Design and Implementation of a Low-Complexity Symbol Detector for Sparse Channels.", "DBLP authors": ["Yanjie Peng", "Xinming Huang", "Andrew G. Klein", "Kai Zhang"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2211902", "OA papers": [{"PaperId": "https://openalex.org/W2016347665", "PaperTitle": "Design and Implementation of a Low-Complexity Symbol Detector for Sparse Channels", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Worcester Polytechnic Institute": 4.0}, "Authors": ["Yanjie Peng", "Xinming Huang", "Andrew S. Klein", "Kai Zhang"]}]}, {"DBLP title": "Cross-Coupled Current Conveyor Based CMOS Transimpedance Amplifier for Broadband Data Transmission.", "DBLP authors": ["Dandan Chen", "Kiat Seng Yeo", "Xiaomeng Shi", "Manh Anh Do", "Chirn Chye Boon", "Wei Meng Lim"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2211086", "OA papers": [{"PaperId": "https://openalex.org/W2040733509", "PaperTitle": "Cross-Coupled Current Conveyor Based CMOS Transimpedance Amplifier for Broadband Data Transmission", "Year": 2013, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Nanyang Technological University": 6.0}, "Authors": ["Dan-Dan Chen", "Kiat Seng Yeo", "Xiaomeng Shi", "Manh Anh Do", "Chirn Chye Boon", "Wei Meng Lim"]}]}, {"DBLP title": "Fast Thermal Analysis on GPU for 3D ICs With Integrated Microchannel Cooling.", "DBLP authors": ["Zhuo Feng", "Peng Li"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2211050", "OA papers": [{"PaperId": "https://openalex.org/W2031693084", "PaperTitle": "Fast Thermal Analysis on GPU for 3D ICs With Integrated Microchannel Cooling", "Year": 2013, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Michigan Technological University": 1.0, "Texas A&M University": 1.0}, "Authors": ["Zhuo Feng", "Peng Li"]}]}, {"DBLP title": "Activity-Driven Fine-Grained Clock Gating and Run Time Power Gating Integration.", "DBLP authors": ["Li Li", "Ken Choi", "Haiqing Nan"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2212732", "OA papers": [{"PaperId": "https://openalex.org/W1977265645", "PaperTitle": "Activity-Driven Fine-Grained Clock Gating and Run Time Power Gating Integration", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Illinois Institute of Technology": 3.0}, "Authors": ["Li Li", "Ken Choi", "Haiqing Nan"]}]}, {"DBLP title": "Efficient RNS Implementation of Elliptic Curve Point Multiplication Over ${\\rm GF}(p)$.", "DBLP authors": ["Mohammad Esmaeildoust", "Dimitrios Schinianakis", "Hamid Javashi", "Thanos Stouraitis", "Keivan Navi"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2210916", "OA papers": [{"PaperId": "https://openalex.org/W1965469050", "PaperTitle": "Efficient RNS Implementation of Elliptic Curve Point Multiplication Over ${\\rm GF}(p)$", "Year": 2013, "CitationCount": 66, "EstimatedCitation": 66, "Affiliations": {"Shahid Beheshti University": 3.0, "University of Patras": 2.0}, "Authors": ["Mohammad Esmaeildoust", "Dimitrios Schinianakis", "Hamid Javashi", "Thanos Stouraitis", "Keivan Navi"]}]}, {"DBLP title": "Low-Power Correlation for IEEE 802.16 OFDM Synchronization on FPGA.", "DBLP authors": ["Thinh Hung Pham", "Suhaib A. Fahmy", "Ian Vince McLoughlin"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2210917", "OA papers": [{"PaperId": "https://openalex.org/W2010747979", "PaperTitle": "Low-Power Correlation for IEEE 802.16 OFDM Synchronization on FPGA", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Nanyang Technological University": 3.0}, "Authors": ["Thinh Hung Pham", "Suhaib A. Fahmy", "Ian McLoughlin"]}]}, {"DBLP title": "Design and Analysis of Saturated Ring Oscillators Based on the Random Mid-Point Voltage Concept.", "DBLP authors": ["Bosco Leung"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2211048", "OA papers": [{"PaperId": "https://openalex.org/W2050911174", "PaperTitle": "Design and Analysis of Saturated Ring Oscillators Based on the Random Mid-Point Voltage Concept", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Waterloo": 1.0}, "Authors": ["Bosco Leung"]}]}, {"DBLP title": "Technique for Efficient Evaluation of SRAM Timing Failure.", "DBLP authors": ["Masood Qazi", "Mehul Tikekar", "Lara Dolecek", "Devavrat Shah", "Anantha P. Chandrakasan"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2212254", "OA papers": [{"PaperId": "https://openalex.org/W2040720842", "PaperTitle": "Technique for Efficient Evaluation of SRAM Timing Failure", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Massachusetts Institute of Technology": 4.0, "University of California, Los Angeles": 1.0}, "Authors": ["Masood Qazi", "Mehul Tikekar", "Lara Dolecek", "Devavrat Shah", "Anantha P. Chandrakasan"]}]}, {"DBLP title": "Crosstalk-Canceling Multimode Interconnect Using Transmitter Encoding.", "DBLP authors": ["HoonSeok Kim", "Chanyoun Won", "Paul D. Franzon"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2213281", "OA papers": [{"PaperId": "https://openalex.org/W2001001288", "PaperTitle": "Crosstalk-Canceling Multimode Interconnect Using Transmitter Encoding", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"North Carolina State University": 3.0}, "Authors": ["HoonSeok Kim", "Chanyoun Won", "Paul D. Franzon"]}]}, {"DBLP title": "New Approach to VLSI Buffer Modeling, Considering Overshooting Effect.", "DBLP authors": ["Milad Mehri", "Mohammad Hossein Mazaheri Kouhani", "Nasser Masoumi", "Reza Sarvari"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2211629", "OA papers": [{"PaperId": "https://openalex.org/W2154608845", "PaperTitle": "New Approach to VLSI Buffer Modeling, Considering Overshooting Effect", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Tehran": 3.0, "Sharif University of Technology": 1.0}, "Authors": ["Milad Mehri", "Mohammad Hossein Mazaheri Kouhani", "Nasser Masoumi", "Reza Sarvari"]}]}, {"DBLP title": "Binary Multiplication Using Hybrid MOS and Multi-Gate Single-Electron Transistors.", "DBLP authors": ["Guoqing Deng", "Chunhong Chen"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2217993", "OA papers": [{"PaperId": "https://openalex.org/W2062406082", "PaperTitle": "Binary Multiplication Using Hybrid MOS and Multi-Gate Single-Electron Transistors", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Windsor": 2.0}, "Authors": ["Deng Guoqing", "Chun-Hong Chen"]}]}, {"DBLP title": "Area Efficient ROM-Embedded SRAM Cache.", "DBLP authors": ["Dongsoo Lee", "Kaushik Roy"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2217514", "OA papers": [{"PaperId": "https://openalex.org/W2019608217", "PaperTitle": "Area Efficient ROM-Embedded SRAM Cache", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Purdue University West Lafayette": 2.0}, "Authors": ["Dong-Soo Lee", "Kaushik Roy"]}]}, {"DBLP title": "PWM Control Architecture With Constant Cycle Frequency Hopping and Phase Chopping for Spur-Free Operation in Buck Regulators.", "DBLP authors": ["Chengwu Tao", "Ayman A. Fayed"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2217515", "OA papers": [{"PaperId": "https://openalex.org/W2171683340", "PaperTitle": "PWM Control Architecture With Constant Cycle Frequency Hopping and Phase Chopping for Spur-Free Operation in Buck Regulators", "Year": 2013, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Iowa State University": 2.0}, "Authors": ["Chengwu Tao", "Ayman Fayed"]}]}, {"DBLP title": "Sub-1-V Fast-Response Hysteresis-Controlled CMOS Buck Converter Using Adaptive Ramp Techniques.", "DBLP authors": ["Jiann-Jong Chen", "Ming-Xiang Lu", "Tse-Hsu Wu", "Yuh-Shyan Hwang"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2218263", "OA papers": [{"PaperId": "https://openalex.org/W2074156681", "PaperTitle": "Sub-1-V Fast-Response Hysteresis-Controlled CMOS Buck Converter Using Adaptive Ramp Techniques", "Year": 2013, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"National Taipei University of Technology": 4.0}, "Authors": ["Jiann-Jong Chen", "Mingxiang Lu", "Tse-Hsu Wu", "Yuh-Shyan Hwang"]}]}, {"DBLP title": "Boostable Repeater Design for Variation Resilience in VLSI Interconnects.", "DBLP authors": ["Kyu-Nam Shim", "Jiang Hu"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2212733", "OA papers": [{"PaperId": "https://openalex.org/W2087201399", "PaperTitle": "Boostable Repeater Design for Variation Resilience in VLSI Interconnects", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Kyu-Nam Shim", "Jiang Hu"]}]}, {"DBLP title": "Low-Power Circuit Analysis and Design Based on Heterojunction Tunneling Transistors (HETTs).", "DBLP authors": ["Yoonmyung Lee", "Daeyeon Kim", "Jin Cai", "Isaac Lauer", "Leland Chang", "Steven J. Koester", "David T. Blaauw", "Dennis Sylvester"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2213103", "OA papers": [{"PaperId": "https://openalex.org/W1976684984", "PaperTitle": "Low-Power Circuit Analysis and Design Based on Heterojunction Tunneling Transistors (HETTs)", "Year": 2013, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0, "Department of Design and Technology Solutions, IBM T.J. Watson Research Center, Yorktown Heights, NY, USA": 3.0, "University of Minnesota": 1.0}, "Authors": ["Yoonmyung Lee", "Dae Yeon Kim", "Jin Cai", "Isaac Lauer", "Leland Chang", "Steven J. Koester", "David Blaauw", "Dennis Sylvester"]}]}, {"DBLP title": "Effects of Using Advanced Cooling Systems on the Overall Power Consumption of Processors.", "DBLP authors": ["Won Ho Park", "Chih-Kong Ken Yang"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2217386", "OA papers": [{"PaperId": "https://openalex.org/W2047033197", "PaperTitle": "Effects of Using Advanced Cooling Systems on the Overall Power Consumption of Processors", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of California, Los Angeles": 2.0}, "Authors": ["Won Soon Park", "Chih-Kong Ken Yang"]}]}, {"DBLP title": "RegularRoute: An Efficient Detailed Router Applying Regular Routing Patterns.", "DBLP authors": ["Yanheng Zhang", "Chris Chu"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2214491", "OA papers": [{"PaperId": "https://openalex.org/W2022373121", "PaperTitle": "RegularRoute: An Efficient Detailed Router Applying Regular Routing Patterns", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Iowa State University": 2.0}, "Authors": ["Yanheng Zhang", "Chris Chu"]}]}, {"DBLP title": "Variable-Pipeline-Stage Router.", "DBLP authors": ["Chun-Yi Lee", "Niraj K. Jha"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2217401", "OA papers": [{"PaperId": "https://openalex.org/W1976090756", "PaperTitle": "Variable-Pipeline-Stage Router", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Chun-Yi Lee", "Niraj K. Jha"]}]}, {"DBLP title": "Slew-Rate Monitoring Circuit for On-Chip Process Variation Detection.", "DBLP authors": ["Amlan Ghosh", "Rahul M. Rao", "Jae-Joon Kim", "Ching-Te Chuang", "Richard B. Brown"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2218838", "OA papers": [{"PaperId": "https://openalex.org/W2041052995", "PaperTitle": "Slew-Rate Monitoring Circuit for On-Chip Process Variation Detection", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Advanced Micro Devices (United States)": 1.0, "IBM Research - Thomas J. Watson Research Center": 2.0, "National Yang Ming Chiao Tung University": 1.0, "University of Utah": 1.0}, "Authors": ["Amlan Ghosh", "Rahul Rao", "Jae-Joon Kim", "Ching-Te Chuang", "Richard J. C. Brown"]}]}, {"DBLP title": "Low-Power Dual Dynamic Node Pulsed Hybrid Flip-Flop Featuring Efficient Embedded Logic.", "DBLP authors": ["Kalarikkal Absel", "Lijo Manuel", "R. K. Kavitha"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2213280", "OA papers": [{"PaperId": "https://openalex.org/W2036857068", "PaperTitle": "Low-Power Dual Dynamic Node Pulsed Hybrid Flip-Flop Featuring Efficient Embedded Logic", "Year": 2013, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"National Institute of Technology Tiruchirappalli": 2.0, "Broadcom Commun. Technol., Bangalore, India": 1.0}, "Authors": ["K. Absel", "Lance Manuel", "R. K. Kavitha"]}]}, {"DBLP title": "On Test Compaction of Broadside and Skewed-Load Test Cubes.", "DBLP authors": ["Irith Pomeranz"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2217360", "OA papers": [{"PaperId": "https://openalex.org/W2036584993", "PaperTitle": "On Test Compaction of Broadside and Skewed-Load Test Cubes", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Concurrent Path Selection Algorithm in Statistical Timing Analysis.", "DBLP authors": ["Jaeyong Chung", "Jacob A. Abraham"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2218136", "OA papers": [{"PaperId": "https://openalex.org/W2000688936", "PaperTitle": "Concurrent Path Selection Algorithm in Statistical Timing Analysis", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Jaeyong Chung", "Jacob A. Abraham"]}]}, {"DBLP title": "2.4-GHz 10-Mb/s BFSK Embedded Transmitter With a Stacked-LC DCO for Wireless Testing Systems.", "DBLP authors": ["Chi-Ying Lee", "Chih-Cheng Hsieh", "Jenn-Chyou Bor"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2217765", "OA papers": [{"PaperId": "https://openalex.org/W1971207716", "PaperTitle": "2.4-GHz 10-Mb/s BFSK Embedded Transmitter With a Stacked-LC DCO for Wireless Testing Systems", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Chi-Ying Lee", "Chih-Cheng Hsieh", "Jenn-Chyou Bor"]}]}, {"DBLP title": "A SET/MOS Hybrid Multiplier Using Frequency Synthesis.", "DBLP authors": ["Guoqing Deng", "Chunhong Chen"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2218264", "OA papers": [{"PaperId": "https://openalex.org/W2057399548", "PaperTitle": "A SET/MOS Hybrid Multiplier Using Frequency Synthesis", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Windsor": 2.0}, "Authors": ["Deng Guoqing", "Chun-Hong Chen"]}]}, {"DBLP title": "Fast Transient Low-Dropout Voltage Regulator With Hybrid Dynamic Biasing Technique for SoC Application.", "DBLP authors": ["Chia-Min Chen", "Tung-Wei Tsai", "Chung-Chih Hung"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2217766", "OA papers": [{"PaperId": "https://openalex.org/W1996601197", "PaperTitle": "Fast Transient Low-Dropout Voltage Regulator With Hybrid Dynamic Biasing Technique for SoC Application", "Year": 2013, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Chia-Min Chen", "Tung-Wei Tsai", "Chung-Chih Hung"]}]}, {"DBLP title": "Digital Error Corrector for Phase Lead-Compensated Buck Converter in DVS Applications.", "DBLP authors": ["Shaowei Zhen", "Xiaohui Zhu", "Ping Luo", "Yajuan He", "Bo Zhang"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2217513", "OA papers": [{"PaperId": "https://openalex.org/W2084887346", "PaperTitle": "Digital Error Corrector for Phase Lead-Compensated Buck Converter in DVS Applications", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"State Key Lab. of Electron. Thin Films & Integrated Devices, Chengdu, China": 2.0, "University of Electronic Science and Technology of China": 3.0}, "Authors": ["Shaowei Zhen", "Xiaohui Zhu", "Ping Luo", "Yajuan He", "Bo Zhang"]}]}, {"DBLP title": "Fast and Effective Placement Refinement for Routability.", "DBLP authors": ["Yanheng Zhang", "Chris Chu"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2214408", "OA papers": [{"PaperId": "https://openalex.org/W2008364698", "PaperTitle": "Fast and Effective Placement Refinement for Routability", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Iowa State University": 2.0}, "Authors": ["Yanheng Zhang", "Chris Chu"]}]}, {"DBLP title": "Efficient Shuffled Decoder Architecture for Nonbinary Quasi-Cyclic LDPC Codes.", "DBLP authors": ["Jun Lin", "Zhiyuan Yan"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2218839", "OA papers": [{"PaperId": "https://openalex.org/W2052295942", "PaperTitle": "Efficient Shuffled Decoder Architecture for Nonbinary Quasi-Cyclic LDPC Codes", "Year": 2013, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Lehigh University": 2.0}, "Authors": ["Jingyu Lin", "Zhiyuan Yan"]}]}, {"DBLP title": "Predictive Techniques for Projecting Test Data Volume Compression.", "DBLP authors": ["Samah Mohamed Saeed", "Ozgur Sinanoglu", "Sobeeh Almukhaizim"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2217359", "OA papers": [{"PaperId": "https://openalex.org/W2042812046", "PaperTitle": "Predictive Techniques for Projecting Test Data Volume Compression", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"SUNY Polytechnic Institute": 0.5, "New York University": 0.5, "New York University Abu Dhabi": 1.0, "Kuwait University": 1.0}, "Authors": ["Samah Mohamed Saeed", "Ozgur Sinanoglu", "Sobeeh Almukhaizim"]}]}, {"DBLP title": "Enhancing the Efficiency of Energy-Constrained DVFS Designs.", "DBLP authors": ["Andrew B. Kahng", "Seokhyeong Kang", "Rakesh Kumar", "John Sartori"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2219084", "OA papers": [{"PaperId": "https://openalex.org/W2101491935", "PaperTitle": "Enhancing the Efficiency of Energy-Constrained DVFS Designs", "Year": 2013, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"University of California, San Diego": 2.0, "University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Andrew B. Kahng", "Seokhyeong Kang", "Rakesh Kumar", "John Sartori"]}]}, {"DBLP title": "Timing Yield Slack for Timing Yield-Constrained Optimization and Its Application to Statistical Leakage Minimization.", "DBLP authors": ["Eun Ju Hwang", "Wook Kim", "Young Hwan Kim"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2220792", "OA papers": [{"PaperId": "https://openalex.org/W2008338328", "PaperTitle": "Timing Yield Slack for Timing Yield-Constrained Optimization and Its Application to Statistical Leakage Minimization", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Pohang University of Science and Technology": 2.0, "Samsung (South Korea)": 1.0}, "Authors": ["Eun Mi Hwang", "Wook Kim", "Young Ho Kim"]}]}, {"DBLP title": "Embedded Transition Inversion Coding With Low Switching Activity for Serial Links.", "DBLP authors": ["Ching-Te Chiu", "Wen-Chih Huang", "Chih-Hsing Lin", "Wei-Chih Lai", "Ying-Fang Tsao"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2219888", "OA papers": [{"PaperId": "https://openalex.org/W1964471380", "PaperTitle": "Embedded Transition Inversion Coding With Low Switching Activity for Serial Links", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"National Tsing Hua University": 5.0}, "Authors": ["Ching-Te Chiu", "Wen-Chih Huang", "Chih-Hsing Lin", "Wei-Chih Lai", "Ying-Fang Tsao"]}]}, {"DBLP title": "Statistical Run-Time Verification of Analog Circuits in Presence of Noise and Process Variation.", "DBLP authors": ["Rajeev Narayanan", "Ibtissem Seghaier", "Mohamed H. Zaki", "Sofi\u00e8ne Tahar"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2219083", "OA papers": [{"PaperId": "https://openalex.org/W1969236585", "PaperTitle": "Statistical Run-Time Verification of Analog Circuits in Presence of Noise and Process Variation", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"State University of New York at New Paltz": 1.0, "Concordia University": 3.0}, "Authors": ["Rajeev Narayanan", "Ibtissem Seghaier", "Mohamed H. Zaki", "Sofi\u00e8ne Tahar"]}]}, {"DBLP title": "Formal Worst-Case Analysis of Crosstalk Noise in Mesh-Based Optical Networks-on-Chip.", "DBLP authors": ["Yiyuan Xie", "Mahdi Nikdast", "Jiang Xu", "Xiaowen Wu", "Wei Zhang", "Yaoyao Ye", "Xuan Wang", "Zhehui Wang", "Weichen Liu"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2220573", "OA papers": [{"PaperId": "https://openalex.org/W2074308577", "PaperTitle": "Formal Worst-Case Analysis of Crosstalk Noise in Mesh-Based Optical Networks-on-Chip", "Year": 2013, "CitationCount": 67, "EstimatedCitation": 67, "Affiliations": {"Hong Kong University of Science and Technology": 8.0, "Nanyang Technological University": 1.0}, "Authors": ["Yiyuan Xie", "Mahdi Nikdast", "Jiang Xu", "Xiaowen Wu", "Wei Zhang", "Yaoyao Ye", "Xuan Wang", "Zhehui Wang", "Weichen Liu"]}]}, {"DBLP title": "CASSER: A Closed-Form Analysis Framework for Statistical Soft Error Rate.", "DBLP authors": ["Austin C.-C. Chang", "Ryan H.-M. Huang", "Charles H.-P. Wen"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2220386", "OA papers": [{"PaperId": "https://openalex.org/W2070284551", "PaperTitle": "CASSER: A Closed-Form Analysis Framework for Statistical Soft Error Rate", "Year": 2013, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Austin C.-C Chang", "Ryan Huang", "Charles H.-P. Wen"]}]}, {"DBLP title": "Algorithm-Driven Architectural Design Space Exploration of Domain-Specific Medical-Sensor Processors.", "DBLP authors": ["Mohammed Shoaib", "Niraj K. Jha", "Naveen Verma"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2220161", "OA papers": [{"PaperId": "https://openalex.org/W2093159738", "PaperTitle": "Algorithm-Driven Architectural Design Space Exploration of Domain-Specific Medical-Sensor Processors", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Princeton University": 3.0}, "Authors": ["Mohammed Shoaib", "Niraj K. Jha", "Naveen Verma"]}]}, {"DBLP title": "Exploiting Replicated Cache Blocks to Reduce L2 Cache Leakage in CMPs.", "DBLP authors": ["Hyunhee Kim", "Jung Ho Ahn", "Jihong Kim"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2220791", "OA papers": [{"PaperId": "https://openalex.org/W2021075864", "PaperTitle": "Exploiting Replicated Cache Blocks to Reduce L2 Cache Leakage in CMPs", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Samsung (South Korea)": 1.0, "Seoul National University of Science and Technology": 1.0, "Department of Computer Science and Engineering Seoul National University Seoul, South Korea": 1.0}, "Authors": ["Hyun-Hee Kim", "Jung Yong Ahn", "Jihong Kim"]}]}, {"DBLP title": "Novel Bio-Inspired Approach for Fault-Tolerant VLSI Systems.", "DBLP authors": ["Mohammad Samie", "Gabriel Dragffy", "Andy M. Tyrrell", "Tony Pipe", "Paul Bremner"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2220793", "OA papers": [{"PaperId": "https://openalex.org/W1994818554", "PaperTitle": "Novel Bio-Inspired Approach for Fault-Tolerant VLSI Systems", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}, "Authors": ["Mohammad Samie", "Gabriel Dragffy", "Andy M. Tyrrell", "Anthony G. Pipe", "Paul Bremner"]}]}, {"DBLP title": "New Crosstalk Avoidance Codes Based on a Novel Pattern Classification.", "DBLP authors": ["Feng Shi", "Xuebin Wu", "Zhiyuan Yan"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2219565", "OA papers": [{"PaperId": "https://openalex.org/W2028826933", "PaperTitle": "New Crosstalk Avoidance Codes Based on a Novel Pattern Classification", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Lehigh University": 2.0, "LSI Corporation, Milpitas, CA, USA": 1.0}, "Authors": ["Feng Shi", "Xuebin Wu", "Zhiyuan Yan"]}]}, {"DBLP title": "Mitigating the Impact of Process Variation on the Performance of 3-D Integrated Circuits.", "DBLP authors": ["Siddharth Garg", "Diana Marculescu"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2226762", "OA papers": [{"PaperId": "https://openalex.org/W1985562453", "PaperTitle": "Mitigating the Impact of Process Variation on the Performance of 3-D Integrated Circuits", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Waterloo": 1.0, "Carnegie Mellon University": 1.0}, "Authors": ["Siddharth Garg", "Diana Marculescu"]}]}, {"DBLP title": "Design and Evaluation of High-Performance Processing Elements for Reconfigurable Systems.", "DBLP authors": ["Sohan Purohit", "Sai Rahul Chalamalasetti", "Martin Margala", "Wim Vanderbauwhede"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2220868", "OA papers": [{"PaperId": "https://openalex.org/W1993486928", "PaperTitle": "Design and Evaluation of High-Performance Processing Elements for Reconfigurable Systems", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Intel (United States)": 1.0, "University of Massachusetts Lowell": 2.0, "University of Glasgow": 1.0}, "Authors": ["Sohan Purohit", "Sai Rahul Chalamalasetti", "Martin Margala", "Wim Vanderbauwhede"]}]}, {"DBLP title": "1-V Low-Power Programmable Rail-to-Rail Operational Amplifier With Improved Transconductance Feedback Technique.", "DBLP authors": ["Shanshan Dai", "Xiaofei Cao", "Ting Yi", "Allyn E. Hubbard", "Zhiliang Hong"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2220387", "OA papers": [{"PaperId": "https://openalex.org/W1971325875", "PaperTitle": "1-V Low-Power Programmable Rail-to-Rail Operational Amplifier With Improved Transconductance Feedback Technique", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Boston University": 2.0, "Fudan University": 3.0}, "Authors": ["Shanshan Dai", "Xiaofei Cao", "Ting Yi", "Allyn E. Hubbard", "Zhiliang Hong"]}]}, {"DBLP title": "Efficient VLSI Implementation of $2^{{n}}$ Scaling of Signed Integer in RNS ${\\{2^{n}-1, 2^{n}, 2^{n}+1\\}}$.", "DBLP authors": ["Thian Fatt Tay", "Chip-Hong Chang", "Jeremy Yung Shern Low"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2221752", "OA papers": [{"PaperId": "https://openalex.org/W2149310829", "PaperTitle": "Efficient VLSI Implementation of $2^{{n}}$ Scaling of Signed Integer in RNS ${\\{2^{n}-1, 2^{n},2^{n}+1\\}}$", "Year": 2013, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Nanyang Technological University": 3.0}, "Authors": ["Thian Fatt Tay", "Chip-Hong Chang", "Jeremy Yung Shern Low"]}]}, {"DBLP title": "Integrated Power and Clock Distribution Network.", "DBLP authors": ["Seyed Ebrahim Esmaeili", "Asim J. Al-Khalili"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2219630", "OA papers": [{"PaperId": "https://openalex.org/W1994439638", "PaperTitle": "Integrated Power and Clock Distribution Network", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Concordia University": 2.0}, "Authors": ["Seyed Ali Haji Esmaeili", "Asim J. Al-Kahlili"]}]}, {"DBLP title": "On the Design of RNS Reverse Converters for the Four-Moduli Set ${\\bf\\{2^{\\mmb n}+1, 2^{\\mmb n}-1, 2^{\\mmb n}, 2^{{\\mmb n}+1}+1\\}}$.", "DBLP authors": ["Leonel Sousa", "Samuel Antao", "Ricardo Chaves"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2219564", "OA papers": [{"PaperId": "https://openalex.org/W1990770994", "PaperTitle": "On the Design of RNS Reverse Converters for the Four-Moduli Set ${\\bf\\{2^{\\mmb n}+1, 2^{\\mmb n}-1, 2^{\\mmb n}, 2^{{\\mmb n}+1}+1\\}}$", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Instituto Polit\u00e9cnico de Lisboa": 3.0}, "Authors": ["Leonel Sousa", "Samuel Antao", "Ricardo Chaves"]}]}, {"DBLP title": "366-kS/s 1.09-nJ 0.0013-${\\rm mm}^{2}$ Frequency-to-Digital Converter Based CMOS Temperature Sensor Utilizing Multiphase Clock.", "DBLP authors": ["Kisoo Kim", "Hokyu Lee", "Chulwoo Kim"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2220389", "OA papers": [{"PaperId": "https://openalex.org/W2029776849", "PaperTitle": "366-kS/s 1.09-nJ 0.0013-${\\rm mm}^{2}$ Frequency-to-Digital Converter Based CMOS Temperature Sensor Utilizing Multiphase Clock", "Year": 2013, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Korea University": 3.0}, "Authors": ["Ki Soo Kim", "Hokyu Lee", "Chulwoo Kim"]}]}, {"DBLP title": "Sparsification of Dense Capacitive Coupling of Interconnect Models.", "DBLP authors": ["Pekka Miettinen", "Mikko Honkala", "Janne Roos", "Martti Valtonen"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2227284", "OA papers": [{"PaperId": "https://openalex.org/W2076743056", "PaperTitle": "Sparsification of Dense Capacitive Coupling of Interconnect Models", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Aalto University": 3.0, "AWR-APLAC Corp., Espoo, Finland": 1.0}, "Authors": ["Pekka Miettinen", "Mikko Honkala", "Janne Roos", "Martti Valtonen"]}]}, {"DBLP title": "VLSI Architecture for Layered Decoding of QC-LDPC Codes With High Circulant Weight.", "DBLP authors": ["Yang Sun", "Joseph R. Cavallaro"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2220388", "OA papers": [{"PaperId": "https://openalex.org/W2073199959", "PaperTitle": "VLSI Architecture for Layered Decoding of QC-LDPC Codes With High Circulant Weight", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Rice University": 2.0}, "Authors": ["Yang-Kook Sun", "Joseph R. Cavallaro"]}]}, {"DBLP title": "Security-Enabled Near-Field Communication Tag With Flexible Architecture Supporting Asymmetric Cryptography.", "DBLP authors": ["Thomas Plos", "Michael Hutter", "Martin Feldhofer", "Maksimiljan Stiglic", "Francesco Cavaliere"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2227849", "OA papers": [{"PaperId": "https://openalex.org/W2009979301", "PaperTitle": "Security-Enabled Near-Field Communication Tag With Flexible Architecture Supporting Asymmetric Cryptography", "Year": 2013, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Graz University of Technology": 3.0, "AMS (Austria)": 2.0}, "Authors": ["Thomas Plos", "Michael Hutter", "Martin Feldhofer", "Maksimiljan Stiglic", "Francesco Cavaliere"]}]}, {"DBLP title": "Design of Logic Gates and Flip-Flops in High-Performance FinFET Technology.", "DBLP authors": ["Ajay N. Bhoj", "Niraj K. Jha"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2227850", "OA papers": [{"PaperId": "https://openalex.org/W2093855145", "PaperTitle": "Design of Logic Gates and Flip-Flops in High-Performance FinFET Technology", "Year": 2013, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Ajay N. Bhoj", "Niraj K. Jha"]}]}, {"DBLP title": "Scalable Digital CMOS Comparator Using a Parallel Prefix Tree.", "DBLP authors": ["Saleh Abdel-Hafeez", "Ann Gordon-Ross", "Behrooz Parhami"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2222453", "OA papers": [{"PaperId": "https://openalex.org/W2009513241", "PaperTitle": "Scalable Digital CMOS Comparator Using a Parallel Prefix Tree", "Year": 2013, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Jordan University of Science and Technology": 1.0, "University of Florida": 1.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Saleh Abdel-Hafeez", "Ann Gordon-Ross", "Behrooz Parhami"]}]}, {"DBLP title": "Energy-Efficient High-Throughput Montgomery Modular Multipliers for RSA Cryptosystems.", "DBLP authors": ["Shiann-Rong Kuang", "Jiun-Ping Wang", "Kai-Cheng Chang", "Huan-Wei Hsu"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2227846", "OA papers": [{"PaperId": "https://openalex.org/W2108686456", "PaperTitle": "Energy-Efficient High-Throughput Montgomery Modular Multipliers for RSA Cryptosystems", "Year": 2013, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"National Sun Yat-sen University": 4.0}, "Authors": ["Shiann-Rong Kuang", "Jiun-Ping Wang", "Kai-Cheng Chang", "Huan-Wei Hsu"]}]}, {"DBLP title": "Relaxed Min-Max Decoder Architectures for Nonbinary Low-Density Parity-Check Codes.", "DBLP authors": ["Fang Cai", "Xinmiao Zhang"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2226920", "OA papers": [{"PaperId": "https://openalex.org/W2056223797", "PaperTitle": "Relaxed Min-Max Decoder Architectures for Nonbinary Low-Density Parity-Check Codes", "Year": 2013, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Case Western Reserve University": 2.0}, "Authors": ["Fang Cai", "Xinmiao Zhang"]}]}, {"DBLP title": "Configurable Input-Output Power Pad for Wafer-Scale Microelectronic Systems.", "DBLP authors": ["Nicolas Laflamme-Mayer", "Walder Andre", "Olivier Valorge", "Yves Blaqui\u00e8re", "Mohamad Sawan"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2223247", "OA papers": [{"PaperId": "https://openalex.org/W2081819510", "PaperTitle": "Configurable Input\u2013Output Power Pad for Wafer-Scale Microelectronic Systems", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Polytechnique Montr\u00e9al": 3.0, "DreamWafer Div., Gestion TechnoCap, Inc., Montreal, QC, Canada": 1.0, "Comput. Sci. Dept., Univ. du Quebec, Montreal, QC, Canada": 1.0}, "Authors": ["Nicolas Laflamme-Mayer", "Walder Andre", "Olivier Valorge", "Yves Blaquiere", "Mohamad Sawan"]}]}, {"DBLP title": "An 8-to-1 bit 1-MS/s SAR ADC With VGA and Integrated Data Compression for Neural Recording.", "DBLP authors": ["Vikram Chaturvedi", "Tejasvi Anand", "Bharadwaj Amrutur"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2013.2238957", "OA papers": [{"PaperId": "https://openalex.org/W2084386665", "PaperTitle": "An 8-to-1 bit 1-MS/s SAR ADC With VGA and Integrated Data Compression for Neural Recording", "Year": 2013, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Indian Institute of Science Bangalore": 2.0, "Oregon State University": 1.0}, "Authors": ["Vikram Chaturvedi", "Tejasvi Anand", "Bharadwaj Amrutur"]}]}, {"DBLP title": "Dynamic Thermal Management Under Soft Thermal Constraints.", "DBLP authors": ["Bing Shi", "Yufu Zhang", "Ankur Srivastava"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2227854", "OA papers": [{"PaperId": "https://openalex.org/W1990638322", "PaperTitle": "Dynamic Thermal Management Under Soft Thermal Constraints", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Maryland, College Park": 3.0}, "Authors": ["Bing Shi", "Yufu Zhang", "Ankur Srivastava"]}]}, {"DBLP title": "Optimized Quantum Gate Library for Various Physical Machine Descriptions.", "DBLP authors": ["Chia-Chun Lin", "Amlan Chakrabarti", "Niraj K. Jha"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2227518", "OA papers": [{"PaperId": "https://openalex.org/W2059396734", "PaperTitle": "Optimized Quantum Gate Library for Various Physical Machine Descriptions", "Year": 2013, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Princeton University": 3.0}, "Authors": ["Chia-Chun Lin", "Amlan Chakrabarti", "Niraj K. Jha"]}]}, {"DBLP title": "Robust Hybrid Memristor-CMOS Memory: Modeling and Design.", "DBLP authors": ["Baker Mohammad", "Dirar Homouz", "H. Elgabra"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2227519", "OA papers": [{"PaperId": "https://openalex.org/W2094452907", "PaperTitle": "Robust Hybrid Memristor-CMOS Memory: Modeling and Design", "Year": 2013, "CitationCount": 64, "EstimatedCitation": 64, "Affiliations": {"Khalifa University of Science and Technology": 3.0}, "Authors": ["Baker Mohammad", "Dirar Homouz", "Hazem Elgabra"]}]}, {"DBLP title": "10-315-MHz Cascaded Hybrid Phase-Locked Loop for Pixel Clock Generation.", "DBLP authors": ["Minyoung Song", "Young-Ho Kwak", "Sunghoon Ahn", "Hojin Park", "Chulwoo Kim"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2227068", "OA papers": [{"PaperId": "https://openalex.org/W2089807949", "PaperTitle": "10\u2013315-MHz Cascaded Hybrid Phase-Locked Loop for Pixel Clock Generation", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Korea University": 3.0, "[Hynix Semicond. Inc., Icheon, South Korea]": 1.0, "Samsung (South Korea)": 1.0}, "Authors": ["Min-Young Song", "Young Lan Kwak", "Sung-Hoon Ahn", "Ho-Jin Park", "Chulwoo Kim"]}]}, {"DBLP title": "3-D-TCAD-Based Parasitic Capacitance Extraction for Emerging Multigate Devices and Circuits.", "DBLP authors": ["Ajay N. Bhoj", "Rajiv V. Joshi", "Niraj K. Jha"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2227848", "OA papers": [{"PaperId": "https://openalex.org/W2055591173", "PaperTitle": "3-D-TCAD-Based Parasitic Capacitance Extraction for Emerging Multigate Devices and Circuits", "Year": 2013, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"Princeton University": 2.0, "T. J.Watson Research Center, IBM, NY, USA": 1.0}, "Authors": ["Ajay N. Bhoj", "Rajiv V. Joshi", "Niraj K. Jha"]}]}, {"DBLP title": "Architectural Analysis for Wirelessly Powered Computing Platforms.", "DBLP authors": ["Ajay Kapoor", "Jos\u00e9 Pineda de Gyvez"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2227851", "OA papers": [{"PaperId": "https://openalex.org/W2119867124", "PaperTitle": "Architectural Analysis for Wirelessly Powered Computing Platforms", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"NXP (Netherlands)": 2.0}, "Authors": ["Ajay Kapoor", "Jose Pineda de Gyvez"]}]}, {"DBLP title": "Routing-Based Traffic Migration and Buffer Allocation Schemes for 3-D Network-on-Chip Systems With Thermal Limit.", "DBLP authors": ["Chih-Hao Chao", "Kun-Chih Chen", "An-Yeu Wu"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2227852", "OA papers": [{"PaperId": "https://openalex.org/W2150068700", "PaperTitle": "Routing-Based Traffic Migration and Buffer Allocation Schemes for 3-D Network-on-Chip Systems With Thermal Limit", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Chih-Hao Chao", "Kun-Chih Chen", "An-Yeu Wu"]}]}, {"DBLP title": "Design and Analysis of Dual-Mode Digital-Control Step-Up Switched-Capacitor Power Converter With Pulse-Skipping and Numerically Controlled Oscillator-Based Frequency Modulation.", "DBLP authors": ["Hing-Kit Kwan", "David C. W. Ng", "Victor W. K. So"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2227150", "OA papers": [{"PaperId": "https://openalex.org/W1963840905", "PaperTitle": "Design and Analysis of Dual-Mode Digital-Control Step-Up Switched-Capacitor Power Converter With Pulse-Skipping and Numerically Controlled Oscillator-Based Frequency Modulation", "Year": 2013, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Applied Science and Technology Research Institute": 3.0}, "Authors": ["Hing-Kit Kwan", "David C. Ng", "Victor W. K. So"]}]}, {"DBLP title": "Extending the Energy Efficiency and Performance With Channel Buffers, Crossbars, and Topology Analysis for Network-on-Chips.", "DBLP authors": ["Dominic DiTomaso", "Randy Morris", "Avinash Karanth Kodi", "Ashwini Sarathy", "Ahmed Louri"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2227283", "OA papers": [{"PaperId": "https://openalex.org/W2022225920", "PaperTitle": "Extending the Energy Efficiency and Performance With Channel Buffers, Crossbars, and Topology Analysis for Network-on-Chips", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Ohio University": 2.0, "Ohio University Lancaster": 1.0, "University of Arizona": 2.0}, "Authors": ["Dominic DiTomaso", "Randy S. Morris", "Avinash Kodi", "Ashwini Sarathy", "Ahmed Louri"]}]}, {"DBLP title": "Skew Compensation Technique for Source-Synchronous Parallel DRAM Interface.", "DBLP authors": ["Jang-Woo Lee", "Hong-Jung Kim", "Chun-Seok Jeong", "Jae-Jin Lee", "Changsik Yoo"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2227853", "OA papers": [{"PaperId": "https://openalex.org/W2107853225", "PaperTitle": "Skew Compensation Technique for Source-Synchronous Parallel DRAM Interface", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Hanyang University": 2.0, "SK Group (South Korea)": 3.0}, "Authors": ["Jang Gyu Lee", "Hongjung Kim", "Chun-Seok Jeong", "Jaejin Lee", "Changsik Yoo"]}]}, {"DBLP title": "Improved High Code-Rate Soft BCH Decoder Architectures With One Extra Error Compensation.", "DBLP authors": ["Yi-Min Lin", "Hsie-Chia Chang", "Chen-Yi Lee"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2227847", "OA papers": [{"PaperId": "https://openalex.org/W2082126516", "PaperTitle": "Improved High Code-Rate Soft BCH Decoder Architectures With One Extra Error Compensation", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, Los Angeles": 1.0, "National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Lin Yimin", "Hsie-Chia Chang", "Chen-Yi Lee"]}]}, {"DBLP title": "Implementing Flexible Reliability in a Coarse-Grained Reconfigurable Architecture.", "DBLP authors": ["Dawood Alnajiar", "Hiroaki Konoura", "Younghun Ko", "Yukio Mitsuyama", "Masanori Hashimoto", "Takao Onoye"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2228015", "OA papers": [{"PaperId": "https://openalex.org/W1984096314", "PaperTitle": "Implementing Flexible Reliability in a Coarse-Grained Reconfigurable Architecture", "Year": 2013, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Osaka University": 4.0, "SK Group (South Korea)": 1.0, "Kochi Koka Daigaku, Kami, Kochi, JP": 1.0}, "Authors": ["Dawood Alnajjar", "Hiroaki Konoura", "Young-Hun Ko", "Yukio Mitsuyama", "Masanori Hashimoto", "Takao Onoye"]}]}, {"DBLP title": "SPREAD: A Streaming-Based Partially Reconfigurable Architecture and Programming Model.", "DBLP authors": ["Ying Wang", "Xuegong Zhou", "Lingli Wang", "Jian Yan", "Wayne Luk", "Chenglian Peng", "Jiarong Tong"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2231101", "OA papers": [{"PaperId": "https://openalex.org/W2091338501", "PaperTitle": "SPREAD: A Streaming-Based Partially Reconfigurable Architecture and Programming Model", "Year": 2013, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Fudan University": 6.0, "Imperial College London": 1.0}, "Authors": ["Ying Wang", "Xuegong Zhou", "Lingli Wang", "Jian Yan", "Wayne Luk", "Chenglian Peng", "Jiarong Tong"]}]}, {"DBLP title": "Multiplierless Algorithm for Multivariate Gaussian Random Number Generation in FPGAs.", "DBLP authors": ["David B. Thomas", "Wayne Luk"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2228017", "OA papers": [{"PaperId": "https://openalex.org/W2076172179", "PaperTitle": "Multiplierless Algorithm for Multivariate Gaussian Random Number Generation in FPGAs", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Imperial College London": 2.0}, "Authors": ["David Thomas", "Wayne Luk"]}]}, {"DBLP title": "Time-Interleaved and Circuit-Shared Dual-Channel 10 b 200 MS/s 0.18 \u00b5m CMOS Analog-to-Digital Convertor.", "DBLP authors": ["Hyo-Jin Kim", "Tai-Ji An", "Sung-Meen Myung", "Seung-Hoon Lee"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2229305", "OA papers": [{"PaperId": "https://openalex.org/W2072742893", "PaperTitle": "Time-Interleaved and Circuit-Shared Dual-Channel 10 b 200 MS/s 0.18 $\\mu{\\rm m}$ CMOS Analog-to-Digital Convertor", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Sogang University": 4.0}, "Authors": ["Seung-Woon Rha", "Tai-Ji An", "Sung-Meen Myung", "Seung Hwan Lee"]}]}, {"DBLP title": "Variation-Aware Aging Analysis in Digital ICs.", "DBLP authors": ["Sangwoo Han", "Byung-Su Kim", "Juho Kim"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2228886", "OA papers": [{"PaperId": "https://openalex.org/W1978129624", "PaperTitle": "Variation-Aware Aging Analysis in Digital ICs", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Sogang University": 2.0, "Samsung (South Korea)": 1.0}, "Authors": ["Sang-Woo Han", "Byung-Su Kim", "Juho Kim"]}]}, {"DBLP title": "Timing Uncertainty in 3-D Clock Trees Due to Process Variations and Power Supply Noise.", "DBLP authors": ["Hu Xu", "Vasilis F. Pavlidis", "Xifan Tang", "Wayne P. Burleson", "Giovanni De Micheli"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2230035", "OA papers": [{"PaperId": "https://openalex.org/W2026812171", "PaperTitle": "Timing Uncertainty in 3-D Clock Trees Due to Process Variations and Power Supply Noise", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Integrated Syst. Lab., EPFL, Lausanne, Switzerland": 3.0, "University of Manchester": 1.0, "University of Massachusetts Amherst": 1.0}, "Authors": ["Hu Xu", "Vasilis F. Pavlidis", "Xifan Tang", "Wayne Burleson", "Giovanni De Micheli"]}]}, {"DBLP title": "Process-Resilient Low-Jitter All-Digital PLL via Smooth Code-Jumping.", "DBLP authors": ["Pei-Ying Chao", "Chao-Wen Tzeng", "Shi-Yu Huang", "Chia-Chieh Weng", "Shan-Chien Fang"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2230454", "OA papers": [{"PaperId": "https://openalex.org/W1996470876", "PaperTitle": "Process-Resilient Low-Jitter All-Digital PLL via Smooth Code-Jumping", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Tsing Hua University": 4.0, "TinnoTek Inc., Hsinchu, Taiwan": 1.0}, "Authors": ["Pei-Ying Chao", "Chao-Wen Tzeng", "Shi-Yu Huang", "Chia-Chieh Weng", "Shan-Chien Fang"]}]}, {"DBLP title": "Near-Field Communication Transceiver System Modeling and Analysis Using SystemC/SystemC-AMS With the Consideration of Noise Issues.", "DBLP authors": ["Wei Li", "Dian Zhou", "Minghua Li", "Binh P. Nguyen", "Xuan Zeng"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2231443", "OA papers": [{"PaperId": "https://openalex.org/W2041651805", "PaperTitle": "Near-Field Communication Transceiver System Modeling and Analysis Using SystemC/SystemC-AMS With the Consideration of Noise Issues", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"The University of Texas at Dallas": 3.0, "Silicon Technologies (United States)": 1.0, "Shanghai Fudan Microelectronics (China)": 0.5, "Fudan University": 0.5}, "Authors": ["Wei Li", "Dian Zhou", "Ming-Hua Li", "Binh P. Nguyen", "Xuan Zeng"]}]}, {"DBLP title": "VLSI Implementation of a Soft-Output Signal Detector for Multimode Adaptive Multiple-Input Multiple-Output Systems.", "DBLP authors": ["Liang Liu", "Johan L\u00f6fgren", "Peter Nilsson", "Viktor \u00d6wall"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2231706", "OA papers": [{"PaperId": "https://openalex.org/W2047277388", "PaperTitle": "VLSI Implementation of a Soft-Output Signal Detector for Multimode Adaptive Multiple-Input Multiple-Output Systems", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Lund University": 2.0, "Informa (Sweden)": 2.0}, "Authors": ["Liang Liu", "Johan Lofgren", "Peter M. Nilsson", "Viktor \u00d6wall"]}]}, {"DBLP title": "A 5-Gb/s Automatic Sub-Bit Between-Pair Skew Compensator for Parallel Data Communications in 0.13-\u00b5m CMOS.", "DBLP authors": ["Yuxiang Zheng", "Jin Liu", "Robert Payne", "Mark Morgan", "Hoi Lee"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2232319", "OA papers": [{"PaperId": "https://openalex.org/W2003735396", "PaperTitle": "A 5-Gb/s Automatic Sub-Bit Between-Pair Skew Compensator for Parallel Data Communications in 0.13-$\\mu{\\rm m}$ CMOS", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Texas at Dallas": 3.0, "Texas Instruments (United States)": 2.0}, "Authors": ["Yu-Xiang Zheng", "Jin Liu", "Robert Payne", "Mark A. Morgan", "Hoi Lee"]}]}, {"DBLP title": "Faults Affecting Energy-Harvesting Circuits of Self-Powered Wireless Sensors and Their Possible Concurrent Detection.", "DBLP authors": ["Martin Oma\u00f1a", "Daniele Rossi", "Daniele Giaffreda", "Roberto Specchia", "Cecilia Metra", "Marcin Marzencki", "Bozena Kaminska"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2230036", "OA papers": [{"PaperId": "https://openalex.org/W2057251454", "PaperTitle": "Faults Affecting Energy-Harvesting Circuits of Self-Powered Wireless Sensors and Their Possible Concurrent Detection", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Bologna": 5.0, "Simon Fraser University": 2.0}, "Authors": ["Martin Omana", "Daniele Rossi", "Daniele Giaffreda", "Roberto Specchia", "Cecilia Metra", "M. Marzencki", "Bozena Kaminska"]}]}, {"DBLP title": "Hardware Designer's Guide to Fault Attacks.", "DBLP authors": ["Dusko Karaklajic", "J\u00f6rn-Marc Schmidt", "Ingrid Verbauwhede"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2231707", "OA papers": [{"PaperId": "https://openalex.org/W2072402822", "PaperTitle": "Hardware Designer's Guide to Fault Attacks", "Year": 2013, "CitationCount": 125, "EstimatedCitation": 125, "Affiliations": {"KU Leuven": 2.0, "Graz University of Technology": 1.0}, "Authors": ["Dusko Karaklajic", "J\u00f6rn-Marc Schmidt", "Ingrid Verbauwhede"]}]}, {"DBLP title": "Timing Measurement Platform for Arbitrary Black-Box Circuits Based on Transition Probability.", "DBLP authors": ["Justin S. J. Wong", "Peter Y. K. Cheung"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2230280", "OA papers": [{"PaperId": "https://openalex.org/W2014038711", "PaperTitle": "Timing Measurement Platform for Arbitrary Black-Box Circuits Based on Transition Probability", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Imperial College London": 2.0}, "Authors": ["Justin J.-L. Wong", "Peter Y. K. Cheung"]}]}, {"DBLP title": "Functional Broadside Templates for Low-Power Test Generation.", "DBLP authors": ["Irith Pomeranz"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2228510", "OA papers": [{"PaperId": "https://openalex.org/W2077534807", "PaperTitle": "Functional Broadside Templates for Low-Power Test Generation", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Parallelization of Radix-2 Montgomery Multiplication on Multicore Platform.", "DBLP authors": ["Jun Han", "Shuai Wang", "Wei Huang", "Zhiyi Yu", "Xiaoyang Zeng"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2228677", "OA papers": [{"PaperId": "https://openalex.org/W2136053163", "PaperTitle": "Parallelization of Radix-2 Montgomery Multiplication on Multicore Platform", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Fudan University": 5.0}, "Authors": ["Jun Han", "Shuai Wang", "Wei Huang", "Zhiyi Yu", "Xiaoyang Zeng"]}]}, {"DBLP title": "Novel Architecture for Efficient FPGA Implementation of Elliptic Curve Cryptographic Processor Over ${\\rm GF}(2^{163})$.", "DBLP authors": ["Hossein Mahdizadeh", "Massoud Masoumi"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2230410", "OA papers": [{"PaperId": "https://openalex.org/W2044568130", "PaperTitle": "Novel Architecture for Efficient FPGA Implementation of Elliptic Curve Cryptographic Processor Over ${\\rm GF}(2^{163})$", "Year": 2013, "CitationCount": 64, "EstimatedCitation": 64, "Affiliations": {"Islamic Azad University Islamshahr Branch": 2.0}, "Authors": ["Hossein Mahdizadeh", "Massoud Masoumi"]}]}, {"DBLP title": "Concurrent Error Detection for Orthogonal Latin Squares Encoders and Syndrome Computation.", "DBLP authors": ["Pedro Reviriego", "Salvatore Pontarelli", "Juan Antonio Maestro"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2230655", "OA papers": [{"PaperId": "https://openalex.org/W2026066126", "PaperTitle": "Concurrent Error Detection for Orthogonal Latin Squares Encoders and Syndrome Computation", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Nebrija University": 2.0, "University of Rome Tor Vergata": 1.0}, "Authors": ["Pedro Reviriego", "Salvatore Pontarelli", "Juan Antonio Maestro"]}]}, {"DBLP title": "Oscillation and Transition Tests for Synchronous Sequential Circuits.", "DBLP authors": ["Katherine Shu-Min Li"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2230654", "OA papers": [{"PaperId": "https://openalex.org/W1989034082", "PaperTitle": "Oscillation and Transition Tests for Synchronous Sequential Circuits", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Sun Yat-sen University": 1.0}, "Authors": ["Katherine Shu-Min Li"]}]}, {"DBLP title": "High-Efficiency Customized Coarse-Grained Dynamically Reconfigurable Architecture for JPEG2000.", "DBLP authors": ["Xin Zhao", "Ahmet T. Erdogan", "Tughrul Arslan"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2230034", "OA papers": [{"PaperId": "https://openalex.org/W2062662858", "PaperTitle": "High-Efficiency Customized Coarse-Grained Dynamically Reconfigurable Architecture for JPEG2000", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Edinburgh": 3.0}, "Authors": ["Xin Zhao", "Ahmet T. Erdogan", "Tughrul Arslan"]}]}, {"DBLP title": "Cell-Based Process Resilient Multiphase Clock Generation.", "DBLP authors": ["Ruo-Ting Ding", "Shi-Yu Huang", "Chao-Wen Tzeng"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2230347", "OA papers": [{"PaperId": "https://openalex.org/W2126403942", "PaperTitle": "Cell-Based Process Resilient Multiphase Clock Generation", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Ruoting Ding", "Shi-Yu Huang", "Chao-Wen Tzeng"]}]}, {"DBLP title": "Efficiency Optimization of a Step-Down Switched Capacitor Converter for Subthreshold.", "DBLP authors": ["Natan Krihely", "Sam Ben-Yaakov", "Alexander Fish"], "year": 2013, "doi": "https://doi.org/10.1109/TVLSI.2012.2231888", "OA papers": [{"PaperId": "https://openalex.org/W1965539595", "PaperTitle": "Efficiency Optimization of a Step-Down Switched Capacitor Converter for Subthreshold", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Ben-Gurion University of the Negev": 2.0, "Bar-Ilan University": 1.0}, "Authors": ["Natan Krihely", "Sam Ben-Yaakov", "Alexander Fish"]}]}]