INFO: [HLS 200-10] Running 'D:/xilinx/Vitis_HLS/2022.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'ritun' on host 'desktop-mmju5hf' (Windows NT_amd64 version 6.2) on Mon May 05 13:14:22 -0500 2025
INFO: [HLS 200-10] In directory 'D:/Soumil479/DNNs_On_FPGA/hardware_lenet'
Sourcing Tcl script 'D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: source D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1/csynth.tcl
INFO: [HLS 200-1510] Running: open_project CustomDNN 
INFO: [HLS 200-10] Opening project 'D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN'.
INFO: [HLS 200-1510] Running: set_top cnn_top 
INFO: [HLS 200-1510] Running: add_files maxPool_layer2.h 
INFO: [HLS 200-10] Adding design file 'maxPool_layer2.h' to the project
INFO: [HLS 200-1510] Running: add_files maxPool_layer2.cpp 
INFO: [HLS 200-10] Adding design file 'maxPool_layer2.cpp' to the project
INFO: [HLS 200-1510] Running: add_files maxPool_layer1.h 
INFO: [HLS 200-10] Adding design file 'maxPool_layer1.h' to the project
INFO: [HLS 200-1510] Running: add_files maxPool_layer1.cpp 
INFO: [HLS 200-10] Adding design file 'maxPool_layer1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files flatten.h 
INFO: [HLS 200-10] Adding design file 'flatten.h' to the project
INFO: [HLS 200-1510] Running: add_files flatten.cpp 
INFO: [HLS 200-10] Adding design file 'flatten.cpp' to the project
INFO: [HLS 200-1510] Running: add_files dense_layer2.h 
INFO: [HLS 200-10] Adding design file 'dense_layer2.h' to the project
INFO: [HLS 200-1510] Running: add_files dense_layer2.cpp 
INFO: [HLS 200-10] Adding design file 'dense_layer2.cpp' to the project
INFO: [HLS 200-1510] Running: add_files dense_layer1.h 
INFO: [HLS 200-10] Adding design file 'dense_layer1.h' to the project
INFO: [HLS 200-1510] Running: add_files dense_layer1.cpp 
INFO: [HLS 200-10] Adding design file 'dense_layer1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files conv2d_layer2.h 
INFO: [HLS 200-10] Adding design file 'conv2d_layer2.h' to the project
INFO: [HLS 200-1510] Running: add_files conv2d_layer2.cpp 
INFO: [HLS 200-10] Adding design file 'conv2d_layer2.cpp' to the project
INFO: [HLS 200-1510] Running: add_files conv2d_layer1.h 
INFO: [HLS 200-10] Adding design file 'conv2d_layer1.h' to the project
INFO: [HLS 200-1510] Running: add_files conv2d_layer1.cpp 
INFO: [HLS 200-10] Adding design file 'conv2d_layer1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files cnn_top.h 
INFO: [HLS 200-10] Adding design file 'cnn_top.h' to the project
INFO: [HLS 200-1510] Running: add_files cnn_top.cpp 
INFO: [HLS 200-10] Adding design file 'cnn_top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb testbench.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'testbench.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'D:/Soumil479/DNNs_On_FPGA/hardware_lenet/CustomDNN/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020i-clg400-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020iclg400-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 62856
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.063 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] Analyzing design file 'cnn_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv2d_layer1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv2d_layer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'dense_layer1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'dense_layer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'flatten.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'maxPool_layer1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'maxPool_layer2.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 180.112 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
