// Seed: 2983478940
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    output id_3,
    input id_4,
    inout logic id_5
);
  logic id_6;
  assign id_3 = 1'h0;
  always @(posedge 1 or id_2) id_3.id_5 = id_0;
endmodule
