#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Oct 19 19:03:30 2022
# Process ID: 17764
# Current directory: D:/FPGA/MicroBlaze_Fnd/MicroBlaze_Fnd.runs/design_MicroBlaze_Fnd_ilmb_v10_0_synth_1
# Command line: vivado.exe -log design_MicroBlaze_Fnd_ilmb_v10_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_MicroBlaze_Fnd_ilmb_v10_0.tcl
# Log file: D:/FPGA/MicroBlaze_Fnd/MicroBlaze_Fnd.runs/design_MicroBlaze_Fnd_ilmb_v10_0_synth_1/design_MicroBlaze_Fnd_ilmb_v10_0.vds
# Journal file: D:/FPGA/MicroBlaze_Fnd/MicroBlaze_Fnd.runs/design_MicroBlaze_Fnd_ilmb_v10_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_MicroBlaze_Fnd_ilmb_v10_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1073.152 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/IP_Repository/AXI4_Fnd'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/IP_Repository/AXI4_Count'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_MicroBlaze_Fnd_ilmb_v10_0, cache-ID = b16c4b8932207be1.
INFO: [Common 17-206] Exiting Vivado at Wed Oct 19 19:03:50 2022...
