<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::DefaultVLIWScheduler Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;16.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1DefaultVLIWScheduler.html">DefaultVLIWScheduler</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="classllvm_1_1DefaultVLIWScheduler-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::DefaultVLIWScheduler Class Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Inheritance diagram for llvm::DefaultVLIWScheduler:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1DefaultVLIWScheduler__inherit__graph.png" border="0" usemap="#allvm_1_1DefaultVLIWScheduler_inherit__map" alt="Inheritance graph"/></div>
<map name="allvm_1_1DefaultVLIWScheduler_inherit__map" id="allvm_1_1DefaultVLIWScheduler_inherit__map">
<area shape="rect" title=" " alt="" coords="5,153,192,178"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr." alt="" coords="14,79,183,105"/>
<area shape="poly" title=" " alt="" coords="101,119,101,152,96,152,96,119"/>
<area shape="rect" href="classllvm_1_1ScheduleDAG.html" title=" " alt="" coords="30,5,167,31"/>
<area shape="poly" title=" " alt="" coords="101,46,101,79,96,79,96,46"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::DefaultVLIWScheduler:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1DefaultVLIWScheduler__coll__graph.png" border="0" usemap="#allvm_1_1DefaultVLIWScheduler_coll__map" alt="Collaboration graph"/></div>
<map name="allvm_1_1DefaultVLIWScheduler_coll__map" id="allvm_1_1DefaultVLIWScheduler_coll__map">
<area shape="rect" title=" " alt="" coords="1872,1598,2059,1624"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr." alt="" coords="1654,1598,1823,1624"/>
<area shape="poly" title=" " alt="" coords="1838,1608,1872,1608,1872,1614,1838,1614"/>
<area shape="rect" href="classllvm_1_1ScheduleDAG.html" title=" " alt="" coords="1314,494,1450,520"/>
<area shape="poly" title=" " alt="" coords="1397,532,1500,784,1569,967,1632,1157,1669,1290,1700,1421,1737,1597,1732,1598,1695,1422,1664,1292,1627,1158,1564,969,1495,786,1392,534"/>
<area shape="rect" href="classllvm_1_1LLVMTargetMachine.html" title="This class describes a target machine that is implemented with the LLVM target&#45;independent code gener..." alt="" coords="851,97,1022,123"/>
<area shape="poly" title=" " alt="" coords="1038,96,1090,97,1145,104,1199,121,1247,149,1286,188,1317,234,1340,284,1357,336,1377,430,1383,493,1378,494,1371,431,1352,337,1335,286,1312,237,1282,191,1244,153,1197,126,1144,109,1089,102,1037,101"/>
<area shape="rect" href="classllvm_1_1TargetMachine.html" title="Primary interface to the complete machine description for the target machine." alt="" coords="473,80,611,105"/>
<area shape="poly" title=" " alt="" coords="626,93,851,103,850,109,626,99"/>
<area shape="rect" href="classunsigned.html" title=" " alt="" coords="64,174,138,200"/>
<area shape="poly" title=" " alt="" coords="121,161,177,98,219,57,264,36,304,23,340,15,375,13,448,15,541,18,1384,18,1415,22,1445,34,1473,54,1499,80,1523,113,1546,152,1586,244,1620,355,1648,479,1672,612,1691,751,1718,1031,1733,1287,1738,1486,1740,1598,1734,1598,1733,1486,1727,1287,1713,1032,1686,752,1667,613,1643,480,1615,356,1581,246,1541,154,1519,116,1495,84,1469,58,1442,39,1414,27,1383,23,540,23,448,20,375,18,341,21,305,28,266,41,222,61,181,102,125,165"/>
<area shape="poly" title=" " alt="" coords="151,166,220,146,354,118,472,99,473,104,355,123,221,151,153,172"/>
<area shape="rect" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo &#45; Interface to description of machine instruction set." alt="" coords="473,129,611,155"/>
<area shape="poly" title=" " alt="" coords="152,182,276,175,425,161,476,152,477,158,426,166,277,181,152,188"/>
<area shape="rect" href="classllvm_1_1MachineFunction.html" title=" " alt="" coords="861,352,1013,377"/>
<area shape="poly" title=" " alt="" coords="153,188,298,200,489,219,675,246,752,263,809,281,872,315,920,349,917,353,869,319,807,285,751,268,675,252,488,225,297,205,152,193"/>
<area shape="rect" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG." alt="" coords="894,1082,980,1108"/>
<area shape="poly" title=" " alt="" coords="116,212,160,308,233,446,280,523,332,601,389,676,452,745,498,784,539,807,583,829,635,861,804,986,921,1080,918,1084,801,990,633,865,580,833,536,812,495,788,448,749,385,679,328,604,275,526,229,449,155,310,111,215"/>
<area shape="rect" href="structllvm_1_1MCSchedClassDesc.html" title="Summarize the scheduling resources required for an instruction of a particular scheduling class." alt="" coords="454,1070,630,1096"/>
<area shape="poly" title=" " alt="" coords="107,214,121,392,147,652,163,783,182,898,202,984,212,1013,223,1030,246,1050,273,1065,302,1077,333,1085,395,1093,453,1092,453,1097,395,1098,332,1090,300,1082,271,1070,243,1054,219,1033,207,1015,197,986,176,899,158,783,141,653,116,392,102,214"/>
<area shape="poly" title=" " alt="" coords="626,154,751,183,910,229,996,258,1082,292,1167,331,1247,375,1286,404,1322,436,1372,492,1368,495,1318,440,1283,408,1244,380,1164,336,1080,297,994,263,909,234,750,188,624,160"/>
<area shape="rect" href="classllvm_1_1MCInstrInfo.html" title="Interface to description of machine instruction set." alt="" coords="40,41,162,67"/>
<area shape="poly" title=" " alt="" coords="177,36,235,30,300,31,366,43,398,54,427,70,437,81,441,94,443,105,451,116,474,128,471,133,448,120,439,107,436,95,433,84,424,74,395,59,365,48,299,36,235,35,177,41"/>
<area shape="rect" href="classllvm_1_1TargetRegisterInfo.html" title="TargetRegisterInfo base class &#45; We assume that the target defines a static array of TargetRegisterDes..." alt="" coords="857,544,1017,569"/>
<area shape="poly" title=" " alt="" coords="1031,546,1245,525,1313,515,1314,521,1246,530,1032,552"/>
<area shape="rect" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class &#45; We assume that the target defines a static array of MCRegisterDesc object..." alt="" coords="469,544,615,569"/>
<area shape="poly" title=" " alt="" coords="630,554,856,554,856,559,630,559"/>
<area shape="poly" title=" " alt="" coords="1010,379,1121,408,1246,447,1353,491,1351,496,1244,452,1120,413,1008,384"/>
<area shape="rect" href="classllvm_1_1SmallVector.html" title=" " alt="" coords="470,256,614,297"/>
<area shape="poly" title=" " alt="" coords="629,292,809,331,881,348,880,354,807,336,628,297"/>
<area shape="rect" href="classllvm_1_1SmallVector.html" title=" " alt="" coords="460,321,624,376"/>
<area shape="poly" title=" " alt="" coords="639,350,860,359,860,364,638,355"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="450,463,634,519"/>
<area shape="poly" title=" " alt="" coords="649,482,728,469,807,446,819,439,830,430,913,376,916,380,834,434,822,444,809,451,729,475,649,487"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="5,1156,197,1197"/>
<area shape="poly" title=" " alt="" coords="126,1143,160,1098,194,1046,235,968,263,898,301,773,321,713,349,654,389,593,448,529,463,517,466,521,451,533,393,597,353,657,326,715,306,774,268,900,240,970,199,1048,164,1101,130,1146"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="466,1365,618,1420"/>
<area shape="poly" title=" " alt="" coords="123,1208,222,1388,240,1395,265,1400,327,1404,465,1398,465,1403,327,1410,264,1406,238,1400,219,1392,118,1211"/>
<area shape="rect" href="classbool.html" title=" " alt="" coords="78,1009,124,1035"/>
<area shape="poly" title=" " alt="" coords="125,1044,161,1089,199,1143,209,1171,213,1183,223,1194,262,1227,298,1251,333,1269,367,1281,404,1288,443,1292,541,1294,1383,1294,1457,1292,1517,1294,1544,1299,1572,1310,1600,1326,1631,1349,1659,1377,1682,1411,1700,1446,1713,1483,1731,1550,1738,1597,1733,1598,1726,1551,1708,1484,1695,1448,1677,1413,1655,1381,1628,1353,1598,1330,1570,1314,1543,1305,1516,1299,1457,1297,1383,1299,540,1299,443,1297,403,1293,366,1286,330,1274,295,1256,259,1231,219,1198,208,1185,204,1173,194,1146,157,1092,121,1047"/>
<area shape="poly" title=" " alt="" coords="108,994,123,957,147,913,178,870,198,851,219,835,275,808,326,795,373,792,419,796,516,808,571,808,633,798,745,768,857,731,1069,649,1243,572,1354,518,1356,523,1246,577,1071,654,859,736,747,773,635,803,571,813,516,813,419,802,373,798,327,800,277,813,222,840,201,855,182,873,151,916,128,959,113,996"/>
<area shape="poly" title=" " alt="" coords="107,993,143,888,172,816,209,738,255,657,310,579,374,508,410,477,448,449,471,440,509,430,619,408,859,372,860,377,620,414,511,435,473,445,451,453,413,481,378,512,314,583,260,660,214,740,177,819,148,890,112,995"/>
<area shape="poly" title=" " alt="" coords="138,1019,417,1029,611,1042,808,1064,894,1081,893,1087,808,1070,610,1047,416,1034,138,1025"/>
<area shape="rect" href="classllvm_1_1TargetRegisterClass.html" title=" " alt="" coords="456,1169,628,1195"/>
<area shape="poly" title=" " alt="" coords="119,1046,161,1101,189,1128,222,1150,279,1171,340,1183,401,1188,455,1187,455,1193,400,1193,340,1188,278,1176,219,1154,186,1132,157,1104,115,1049"/>
<area shape="rect" href="classllvm_1_1MachineRegisterInfo.html" title="MachineRegisterInfo &#45; Keep track of information for virtual and physical registers,..." alt="" coords="850,445,1023,471"/>
<area shape="poly" title=" " alt="" coords="1038,463,1246,484,1314,494,1313,499,1245,490,1038,469"/>
<area shape="rect" title=" " alt="" coords="864,494,1010,520"/>
<area shape="poly" title=" " alt="" coords="1024,504,1313,504,1313,510,1024,510"/>
<area shape="poly" title=" " alt="" coords="995,1090,1124,1094,1206,1103,1294,1118,1384,1141,1473,1174,1557,1218,1596,1245,1632,1276,1664,1314,1689,1358,1708,1405,1722,1452,1736,1539,1740,1597,1734,1598,1731,1539,1717,1454,1703,1407,1685,1360,1660,1317,1628,1280,1592,1249,1554,1223,1471,1179,1383,1146,1293,1123,1205,1108,1123,1100,995,1096"/>
<area shape="poly" title=" " alt="" coords="968,1071,1025,1029,1098,968,1174,895,1243,813,1293,730,1331,645,1359,570,1374,519,1380,521,1364,572,1336,647,1297,733,1248,816,1178,899,1101,972,1028,1033,971,1076"/>
<area shape="poly" title=" " alt="" coords="898,1066,911,1059,937,1056,959,1058,973,1064,977,1074,971,1083,966,1080,972,1073,970,1068,958,1063,937,1061,912,1064,901,1071"/>
<area shape="poly" title=" " alt="" coords="645,1083,893,1091,893,1096,644,1089"/>
<area shape="rect" href="classchar.html" title=" " alt="" coords="78,1361,124,1387"/>
<area shape="poly" title=" " alt="" coords="138,1364,200,1346,278,1316,318,1296,357,1271,393,1243,424,1210,431,1196,435,1184,434,1158,433,1132,438,1119,448,1105,462,1094,465,1098,452,1109,443,1121,439,1133,439,1158,440,1184,436,1199,428,1213,396,1247,360,1276,321,1300,280,1321,202,1351,139,1369"/>
<area shape="rect" href="classllvm_1_1MachineLoopInfo.html" title=" " alt="" coords="466,1588,618,1613"/>
<area shape="poly" title=" " alt="" coords="138,1392,273,1471,361,1519,451,1563,503,1584,501,1589,449,1568,358,1523,270,1476,135,1397"/>
<area shape="rect" href="classllvm_1_1SmallVector.html" title=" " alt="" coords="476,1219,608,1259"/>
<area shape="poly" title=" " alt="" coords="623,1244,666,1244,714,1240,762,1231,807,1216,845,1192,879,1162,924,1107,928,1110,883,1166,849,1197,809,1221,763,1237,714,1246,667,1249,623,1249"/>
<area shape="rect" title=" " alt="" coords="500,1120,584,1145"/>
<area shape="poly" title=" " alt="" coords="599,1126,808,1109,893,1098,893,1104,808,1114,599,1131"/>
<area shape="poly" title=" " alt="" coords="642,1180,724,1173,807,1157,866,1133,914,1106,916,1111,869,1138,809,1162,725,1179,643,1185"/>
<area shape="poly" title=" " alt="" coords="633,1598,1653,1608,1653,1613,633,1604"/>
<area shape="rect" href="classllvm_1_1MachineFunctionPass.html" title="MachineFunctionPass &#45; This class adapts the FunctionPass interface to allow convenient creation of pa..." alt="" coords="10,1588,192,1613"/>
<area shape="poly" title=" " alt="" coords="207,1598,465,1598,465,1603,207,1603"/>
<area shape="rect" href="classllvm_1_1MachineFrameInfo.html" title="The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted." alt="" coords="1301,1385,1463,1411"/>
<area shape="poly" title=" " alt="" coords="1478,1392,1516,1396,1556,1404,1595,1416,1631,1435,1653,1453,1672,1473,1702,1519,1723,1564,1736,1597,1731,1599,1719,1566,1698,1522,1668,1477,1649,1457,1628,1440,1593,1421,1555,1409,1515,1401,1477,1398"/>
<area shape="rect" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes." alt="" coords="1301,1434,1463,1460"/>
<area shape="poly" title=" " alt="" coords="1478,1448,1555,1462,1594,1474,1631,1491,1664,1515,1693,1544,1731,1596,1727,1599,1689,1548,1661,1519,1628,1496,1592,1479,1554,1467,1477,1453"/>
<area shape="rect" href="classllvm_1_1MachineBasicBlock.html" title=" " alt="" coords="1298,1484,1466,1509"/>
<area shape="poly" title=" " alt="" coords="1481,1503,1555,1516,1631,1539,1682,1567,1723,1596,1719,1600,1680,1571,1629,1544,1554,1521,1480,1508"/>
<area shape="rect" href="classllvm_1_1ilist__node__with__parent.html" title=" " alt="" coords="839,1403,1034,1459"/>
<area shape="poly" title=" " alt="" coords="1049,1445,1298,1481,1297,1487,1048,1450"/>
<area shape="rect" href="classllvm_1_1MachineInstrBundleIterator.html" title=" " alt="" coords="1298,1533,1466,1574"/>
<area shape="poly" title=" " alt="" coords="1481,1567,1655,1595,1654,1600,1481,1572"/>
<area shape="rect" href="structllvm_1_1MachineInstrBundleIteratorHelper.html" title=" " alt="" coords="450,1513,634,1554"/>
<area shape="poly" title=" " alt="" coords="649,1534,1298,1549,1298,1554,649,1539"/>
<area shape="rect" href="classllvm_1_1MachineInstrBundleIterator.html" title="MachineBasicBlock iterator that automatically skips over MIs that are inside bundles (i...." alt="" coords="853,1483,1021,1523"/>
<area shape="poly" title=" " alt="" coords="649,1523,852,1507,853,1512,649,1528"/>
<area shape="poly" title=" " alt="" coords="1036,1512,1298,1541,1297,1547,1035,1517"/>
<area shape="poly" title=" " alt="" coords="633,1383,881,1367,1193,1353,1343,1350,1474,1353,1574,1361,1609,1369,1631,1378,1658,1401,1680,1429,1698,1460,1712,1492,1730,1553,1738,1597,1733,1598,1725,1554,1707,1494,1693,1463,1676,1432,1654,1405,1628,1383,1607,1374,1573,1367,1474,1358,1343,1356,1193,1358,881,1372,633,1388"/>
<area shape="rect" href="classllvm_1_1DenseMapBase.html" title=" " alt="" coords="15,1454,187,1510"/>
<area shape="poly" title=" " alt="" coords="201,1486,311,1482,369,1474,425,1460,467,1442,504,1418,506,1423,469,1447,427,1466,370,1479,311,1487,202,1491"/>
<area shape="rect" href="classllvm_1_1SparseMultiSet.html" title=" " alt="" coords="1290,1649,1474,1704"/>
<area shape="poly" title=" " alt="" coords="1489,1675,1558,1670,1629,1657,1674,1641,1713,1622,1715,1627,1676,1646,1630,1662,1559,1675,1489,1680"/>
<area shape="rect" href="classllvm_1_1SparseMultiSet.html" title="Fast multiset implementation for objects that can be identified by small unsigned keys." alt="" coords="859,1729,1015,1784"/>
<area shape="poly" title=" " alt="" coords="1029,1726,1065,1718,1181,1697,1289,1683,1290,1688,1182,1702,1066,1723,1030,1731"/>
<area shape="rect" href="classllvm_1_1SparseMultiSet.html" title=" " alt="" coords="1283,1729,1481,1784"/>
<area shape="poly" title=" " alt="" coords="1029,1754,1283,1754,1283,1759,1029,1759"/>
<area shape="rect" href="classllvm_1_1SparseMultiSet.html" title=" " alt="" coords="1300,1809,1464,1864"/>
<area shape="poly" title=" " alt="" coords="1030,1781,1066,1789,1189,1810,1300,1825,1299,1830,1188,1816,1065,1794,1029,1786"/>
<area shape="poly" title=" " alt="" coords="1494,1737,1562,1720,1629,1694,1657,1678,1683,1658,1723,1622,1726,1626,1686,1662,1660,1682,1631,1699,1564,1725,1495,1743"/>
<area shape="poly" title=" " alt="" coords="1478,1816,1555,1791,1593,1774,1628,1752,1663,1721,1691,1685,1728,1623,1733,1626,1696,1688,1666,1724,1631,1756,1595,1778,1557,1796,1479,1821"/>
<area shape="rect" href="classllvm_1_1AAResults.html" title=" " alt="" coords="1324,1889,1440,1915"/>
<area shape="poly" title=" " alt="" coords="1454,1894,1497,1886,1543,1873,1588,1853,1628,1825,1651,1802,1670,1775,1701,1717,1721,1663,1732,1624,1737,1625,1726,1664,1705,1719,1675,1778,1655,1805,1631,1829,1591,1858,1545,1878,1499,1891,1455,1899"/>
<area shape="rect" href="classllvm_1_1UndefValue.html" title="&#39;undef&#39; values are things that do not have specified contents." alt="" coords="1322,1938,1442,1964"/>
<area shape="poly" title=" " alt="" coords="1457,1953,1500,1950,1545,1942,1589,1927,1628,1903,1658,1871,1682,1834,1700,1794,1713,1753,1729,1676,1734,1624,1739,1624,1734,1677,1718,1754,1705,1796,1686,1836,1662,1874,1631,1907,1591,1932,1546,1947,1500,1955,1457,1958"/>
<area shape="rect" href="classllvm_1_1ConstantData.html" title="Base class for constants with no operands." alt="" coords="870,1938,1004,1964"/>
<area shape="poly" title=" " alt="" coords="1019,1948,1321,1948,1321,1954,1019,1954"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGTopologicalSort.html" title="This class can compute a topological ordering for SUnits and provides methods for dynamically updatin..." alt="" coords="1269,1988,1495,2013"/>
<area shape="poly" title=" " alt="" coords="1509,2009,1541,2006,1572,1999,1602,1987,1628,1969,1664,1930,1691,1884,1710,1834,1723,1782,1735,1688,1735,1624,1740,1624,1740,1688,1729,1783,1715,1836,1696,1887,1668,1934,1631,1973,1604,1991,1574,2004,1542,2011,1510,2015"/>
<area shape="rect" title=" " alt="" coords="1269,2037,1495,2078"/>
<area shape="poly" title=" " alt="" coords="1509,2070,1541,2067,1572,2060,1602,2048,1628,2031,1650,2000,1670,1954,1687,1895,1702,1832,1723,1707,1733,1624,1738,1625,1728,1708,1707,1833,1692,1897,1675,1955,1655,2003,1632,2035,1604,2053,1574,2065,1542,2072,1509,2075"/>
<area shape="rect" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction." alt="" coords="1318,2102,1446,2128"/>
<area shape="poly" title=" " alt="" coords="1461,2127,1503,2129,1548,2126,1591,2114,1628,2091,1641,2076,1653,2056,1674,2001,1692,1934,1706,1860,1725,1718,1733,1624,1739,1624,1730,1719,1711,1861,1697,1935,1679,2003,1658,2058,1645,2079,1631,2095,1593,2119,1549,2131,1503,2135,1461,2132"/>
<area shape="rect" href="classllvm_1_1ilist__node__with__parent.html" title=" " alt="" coords="845,1990,1029,2061"/>
<area shape="poly" title=" " alt="" coords="1044,2044,1318,2100,1317,2105,1043,2049"/>
<area shape="rect" title=" " alt="" coords="851,2085,1022,2140"/>
<area shape="poly" title=" " alt="" coords="1037,2110,1317,2112,1317,2117,1037,2116"/>
<area shape="rect" title=" " alt="" coords="832,2164,1041,2234"/>
<area shape="poly" title=" " alt="" coords="1056,2174,1317,2124,1318,2130,1057,2179"/>
<area shape="rect" title=" " alt="" coords="832,2258,1041,2329"/>
<area shape="poly" title=" " alt="" coords="1055,2277,1104,2264,1154,2247,1201,2223,1243,2192,1252,2179,1254,2166,1257,2151,1268,2137,1291,2123,1317,2116,1318,2121,1293,2128,1271,2141,1262,2153,1260,2167,1257,2181,1247,2196,1204,2228,1156,2252,1105,2270,1056,2282"/>
<area shape="rect" href="classllvm_1_1LivePhysRegs.html" title="A set of physical registers with utility functions to track liveness when walking backward/forward th..." alt="" coords="1313,2152,1451,2177"/>
<area shape="poly" title=" " alt="" coords="1446,2178,1491,2184,1539,2184,1587,2174,1608,2164,1628,2151,1642,2134,1656,2111,1679,2050,1697,1974,1711,1890,1728,1729,1734,1624,1739,1625,1733,1729,1716,1891,1702,1975,1684,2051,1661,2114,1647,2137,1631,2155,1611,2169,1588,2179,1540,2189,1490,2189,1445,2183"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a7c1a62bfba2908fff478bff6b2242d23" id="r_a7c1a62bfba2908fff478bff6b2242d23"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7c1a62bfba2908fff478bff6b2242d23">DefaultVLIWScheduler</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;<a class="el" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>, <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> &amp;<a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ad2b3e1939f6f39819ad55c714deefad6">MLI</a>, <a class="el" href="classllvm_1_1AAResults.html">AAResults</a> *AA)</td></tr>
<tr class="separator:a7c1a62bfba2908fff478bff6b2242d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72b9c4f9a9fe8ef321b387a3cfca73cd" id="r_a72b9c4f9a9fe8ef321b387a3cfca73cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a72b9c4f9a9fe8ef321b387a3cfca73cd">schedule</a> () <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a72b9c4f9a9fe8ef321b387a3cfca73cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Orders nodes according to selected style.  <br /></td></tr>
<tr class="separator:a72b9c4f9a9fe8ef321b387a3cfca73cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18f96dcf1fac2d07d602b8e1bf4e3679" id="r_a18f96dcf1fac2d07d602b8e1bf4e3679"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a18f96dcf1fac2d07d602b8e1bf4e3679">addMutation</a> (std::unique_ptr&lt; <a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> &gt; <a class="el" href="PPCVSXFMAMutate_8cpp.html#a11cb5628e531251532f100309802a146">Mutation</a>)</td></tr>
<tr class="memdesc:a18f96dcf1fac2d07d602b8e1bf4e3679"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1DefaultVLIWScheduler.html">DefaultVLIWScheduler</a> takes ownership of the Mutation object.  <br /></td></tr>
<tr class="separator:a18f96dcf1fac2d07d602b8e1bf4e3679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_methods_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a5bcb745a3e78c329d1431608b1f51c25 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a5bcb745a3e78c329d1431608b1f51c25"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a5bcb745a3e78c329d1431608b1f51c25">ScheduleDAGInstrs</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">mli</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a>=false)</td></tr>
<tr class="separator:a5bcb745a3e78c329d1431608b1f51c25 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55ec5f63fd13f77063e0fc05a722283a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a55ec5f63fd13f77063e0fc05a722283a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a55ec5f63fd13f77063e0fc05a722283a">~ScheduleDAGInstrs</a> () <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a>=<a class="el" href="classllvm_1_1ilist__node__impl.html">default</a></td></tr>
<tr class="separator:a55ec5f63fd13f77063e0fc05a722283a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f70979bd43329e7ad53ad796db8112f inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a3f70979bd43329e7ad53ad796db8112f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a3f70979bd43329e7ad53ad796db8112f">getSchedModel</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3f70979bd43329e7ad53ad796db8112f inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the machine model for instruction scheduling.  <br /></td></tr>
<tr class="separator:a3f70979bd43329e7ad53ad796db8112f inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bf5573660c55924d68b517a0e9b4554 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a4bf5573660c55924d68b517a0e9b4554"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a4bf5573660c55924d68b517a0e9b4554">getSchedClass</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4bf5573660c55924d68b517a0e9b4554 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resolves and cache a resolved scheduling class for an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <br /></td></tr>
<tr class="separator:a4bf5573660c55924d68b517a0e9b4554 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa79589a56769cd108d08e21544be1420 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_aa79589a56769cd108d08e21544be1420"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aa79589a56769cd108d08e21544be1420">IsReachable</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">TargetSU</a>)</td></tr>
<tr class="memdesc:aa79589a56769cd108d08e21544be1420 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">IsReachable - Checks if SU is reachable from TargetSU.  <br /></td></tr>
<tr class="separator:aa79589a56769cd108d08e21544be1420 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab50b64c518a7455daf3e0bc87aee5514 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ab50b64c518a7455daf3e0bc87aee5514"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">begin</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab50b64c518a7455daf3e0bc87aee5514 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an iterator to the top of the current scheduling region.  <br /></td></tr>
<tr class="separator:ab50b64c518a7455daf3e0bc87aee5514 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21805259f54dab47c2b3da009216996a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a21805259f54dab47c2b3da009216996a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">end</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a21805259f54dab47c2b3da009216996a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an iterator to the bottom of the current scheduling region.  <br /></td></tr>
<tr class="separator:a21805259f54dab47c2b3da009216996a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c497ec4b863f7d59aa3678740331c8e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a6c497ec4b863f7d59aa3678740331c8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6c497ec4b863f7d59aa3678740331c8e">newSUnit</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a6c497ec4b863f7d59aa3678740331c8e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates a new <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> and return a ptr to it.  <br /></td></tr>
<tr class="separator:a6c497ec4b863f7d59aa3678740331c8e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab75cd37a7a0319d5a4c77189cca106ec inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ab75cd37a7a0319d5a4c77189cca106ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab75cd37a7a0319d5a4c77189cca106ec">getSUnit</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab75cd37a7a0319d5a4c77189cca106ec inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an existing <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> for this MI, or nullptr.  <br /></td></tr>
<tr class="separator:ab75cd37a7a0319d5a4c77189cca106ec inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af637149166f4dbc65315b9d6bd96e242 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_af637149166f4dbc65315b9d6bd96e242"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af637149166f4dbc65315b9d6bd96e242">doMBBSchedRegionsTopDown</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af637149166f4dbc65315b9d6bd96e242 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this method returns true, handling of the scheduling regions themselves (in case of a scheduling boundary in MBB) will be done beginning with the topmost region of MBB.  <br /></td></tr>
<tr class="separator:af637149166f4dbc65315b9d6bd96e242 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2822215b7634783aece96ef695a72f1d inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a2822215b7634783aece96ef695a72f1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2822215b7634783aece96ef695a72f1d">startBlock</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>)</td></tr>
<tr class="memdesc:a2822215b7634783aece96ef695a72f1d inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prepares to perform scheduling in the given block.  <br /></td></tr>
<tr class="separator:a2822215b7634783aece96ef695a72f1d inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9a4461e2c9ac06b97f55554f836d66 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a1f9a4461e2c9ac06b97f55554f836d66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a1f9a4461e2c9ac06b97f55554f836d66">finishBlock</a> ()</td></tr>
<tr class="memdesc:a1f9a4461e2c9ac06b97f55554f836d66 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cleans up after scheduling in the given block.  <br /></td></tr>
<tr class="separator:a1f9a4461e2c9ac06b97f55554f836d66 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8727d434d20639d563849891f5ca1e1 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ae8727d434d20639d563849891f5ca1e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae8727d434d20639d563849891f5ca1e1">enterRegion</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">bb</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">begin</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">end</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">regioninstrs</a>)</td></tr>
<tr class="memdesc:ae8727d434d20639d563849891f5ca1e1 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the DAG and common scheduler state for a new scheduling region.  <br /></td></tr>
<tr class="separator:ae8727d434d20639d563849891f5ca1e1 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc5a5c32ac78a99ee2633dbbeec20397 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_abc5a5c32ac78a99ee2633dbbeec20397"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397">exitRegion</a> ()</td></tr>
<tr class="memdesc:abc5a5c32ac78a99ee2633dbbeec20397 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Called when the scheduler has finished scheduling the current region.  <br /></td></tr>
<tr class="separator:abc5a5c32ac78a99ee2633dbbeec20397 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab580983de4f7b69ebcca992be9cb3223 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ab580983de4f7b69ebcca992be9cb3223"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab580983de4f7b69ebcca992be9cb3223">buildSchedGraph</a> (<a class="el" href="classllvm_1_1AAResults.html">AAResults</a> *AA, <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> *RPTracker=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>, <a class="el" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">PDiffs</a>=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a96bb77f51ee973b0613bf5083144fa69">TrackLaneMasks</a>=false)</td></tr>
<tr class="memdesc:ab580983de4f7b69ebcca992be9cb3223 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Builds SUnits for the current region.  <br /></td></tr>
<tr class="separator:ab580983de4f7b69ebcca992be9cb3223 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8625c1e6c9bc82f2eaef39d3fff65a8 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ae8625c1e6c9bc82f2eaef39d3fff65a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae8625c1e6c9bc82f2eaef39d3fff65a8">addSchedBarrierDeps</a> ()</td></tr>
<tr class="memdesc:ae8625c1e6c9bc82f2eaef39d3fff65a8 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies from instructions in the current list of instructions being scheduled to scheduling barrier.  <br /></td></tr>
<tr class="separator:ae8625c1e6c9bc82f2eaef39d3fff65a8 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c30ee6cdef3f4784c192654dcb9bab0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a7c30ee6cdef3f4784c192654dcb9bab0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a7c30ee6cdef3f4784c192654dcb9bab0">finalizeSchedule</a> ()</td></tr>
<tr class="memdesc:a7c30ee6cdef3f4784c192654dcb9bab0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allow targets to perform final scheduling actions at the level of the whole <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a>.  <br /></td></tr>
<tr class="separator:a7c30ee6cdef3f4784c192654dcb9bab0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5f22315c4064579fca6cd88fb36ea5a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_aa5f22315c4064579fca6cd88fb36ea5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aa5f22315c4064579fca6cd88fb36ea5a">dumpNode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:aa5f22315c4064579fca6cd88fb36ea5a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea2d4ef1e00ee834ab155abd18a560e4 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_aea2d4ef1e00ee834ab155abd18a560e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aea2d4ef1e00ee834ab155abd18a560e4">dump</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:aea2d4ef1e00ee834ab155abd18a560e4 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb37cc24abd3ed381b0fd496351bd17 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_afbb37cc24abd3ed381b0fd496351bd17"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#afbb37cc24abd3ed381b0fd496351bd17">getGraphNodeLabel</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:afbb37cc24abd3ed381b0fd496351bd17 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a label for a DAG node that points to an instruction.  <br /></td></tr>
<tr class="separator:afbb37cc24abd3ed381b0fd496351bd17 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23f7a6c4d1be0ca66f44eb4aa499075a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a23f7a6c4d1be0ca66f44eb4aa499075a"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a23f7a6c4d1be0ca66f44eb4aa499075a">getDAGName</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a23f7a6c4d1be0ca66f44eb4aa499075a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a label for the region of code covered by the DAG.  <br /></td></tr>
<tr class="separator:a23f7a6c4d1be0ca66f44eb4aa499075a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dc06d4fb42d48a6ade1958f76334826 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a4dc06d4fb42d48a6ade1958f76334826"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a4dc06d4fb42d48a6ade1958f76334826">fixupKills</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>)</td></tr>
<tr class="memdesc:a4dc06d4fb42d48a6ade1958f76334826 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fixes register kill flags that scheduling has made invalid.  <br /></td></tr>
<tr class="separator:a4dc06d4fb42d48a6ade1958f76334826 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac384df17605ecce542a6d2567c7f1ee0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ac384df17605ecce542a6d2567c7f1ee0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ac384df17605ecce542a6d2567c7f1ee0">canAddEdge</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SuccSU</a>, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">PredSU</a>)</td></tr>
<tr class="memdesc:ac384df17605ecce542a6d2567c7f1ee0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if an edge can be added from PredSU to SuccSU without creating a cycle.  <br /></td></tr>
<tr class="separator:ac384df17605ecce542a6d2567c7f1ee0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86bfa4838cb7e42648615d27c94c8017 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a86bfa4838cb7e42648615d27c94c8017"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a86bfa4838cb7e42648615d27c94c8017">addEdge</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SuccSU</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;PredDep)</td></tr>
<tr class="memdesc:a86bfa4838cb7e42648615d27c94c8017 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add a DAG edge to the given SU with the given predecessor dependence data.  <br /></td></tr>
<tr class="separator:a86bfa4838cb7e42648615d27c94c8017 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_methods_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:ae2ebc23ff27164ec1d375d4bac6040de inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_ae2ebc23ff27164ec1d375d4bac6040de"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ae2ebc23ff27164ec1d375d4bac6040de">ScheduleDAG</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf)</td></tr>
<tr class="separator:ae2ebc23ff27164ec1d375d4bac6040de inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40f40bf3808799abdd4411ba209215dc inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_a40f40bf3808799abdd4411ba209215dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a40f40bf3808799abdd4411ba209215dc">~ScheduleDAG</a> ()</td></tr>
<tr class="separator:a40f40bf3808799abdd4411ba209215dc inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_a20e10e20ded7655f844479a648aa0c66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a20e10e20ded7655f844479a648aa0c66">clearDAG</a> ()</td></tr>
<tr class="memdesc:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the DAG state (between regions).  <br /></td></tr>
<tr class="separator:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a100d476a583a34879b296908da01fdac inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_a100d476a583a34879b296908da01fdac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a100d476a583a34879b296908da01fdac">getInstrDesc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a100d476a583a34879b296908da01fdac inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the <a class="el" href="classllvm_1_1MCInstrDesc.html" title="Describe properties that are true of each instruction in the target description file.">MCInstrDesc</a> of this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <br /></td></tr>
<tr class="separator:a100d476a583a34879b296908da01fdac inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a209b615edbcad3e1a7afd7411ce4eae2 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_a209b615edbcad3e1a7afd7411ce4eae2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a209b615edbcad3e1a7afd7411ce4eae2">viewGraph</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;<a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Title</a>)</td></tr>
<tr class="memdesc:a209b615edbcad3e1a7afd7411ce4eae2 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pops up a GraphViz/gv window with the <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> rendered using 'dot'.  <br /></td></tr>
<tr class="separator:a209b615edbcad3e1a7afd7411ce4eae2 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e726201ecf499acd7f87ac1d4ff610e inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_a7e726201ecf499acd7f87ac1d4ff610e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a7e726201ecf499acd7f87ac1d4ff610e">viewGraph</a> ()</td></tr>
<tr class="memdesc:a7e726201ecf499acd7f87ac1d4ff610e inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Out-of-line implementation with no arguments is handy for gdb.  <br /></td></tr>
<tr class="separator:a7e726201ecf499acd7f87ac1d4ff610e inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac464b0883162724583f0f124c8be8157 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_ac464b0883162724583f0f124c8be8157"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ac464b0883162724583f0f124c8be8157">dumpNodeName</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac464b0883162724583f0f124c8be8157 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab73bd59791820601925b8535b61fba66 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_ab73bd59791820601925b8535b61fba66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ab73bd59791820601925b8535b61fba66">addCustomGraphFeatures</a> (<a class="el" href="classllvm_1_1GraphWriter.html">GraphWriter</a>&lt; <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> * &gt; &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab73bd59791820601925b8535b61fba66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds custom features for a visualization of the <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a>.  <br /></td></tr>
<tr class="separator:ab73bd59791820601925b8535b61fba66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_ab464241184b77be167ff521aa2552e29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ab464241184b77be167ff521aa2552e29">VerifyScheduledDAG</a> (<a class="el" href="classbool.html">bool</a> isBottomUp)</td></tr>
<tr class="memdesc:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verifies that all SUnits were scheduled and that their state is consistent.  <br /></td></tr>
<tr class="separator:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-methods" name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:ac0a16e5d93351c86dd7d65a03ec8faed" id="r_ac0a16e5d93351c86dd7d65a03ec8faed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac0a16e5d93351c86dd7d65a03ec8faed">postprocessDAG</a> ()</td></tr>
<tr class="memdesc:ac0a16e5d93351c86dd7d65a03ec8faed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Apply each <a class="el" href="classllvm_1_1ScheduleDAGMutation.html" title="Mutate the DAG as a postpass after normal DAG building.">ScheduleDAGMutation</a> step in order.  <br /></td></tr>
<tr class="separator:ac0a16e5d93351c86dd7d65a03ec8faed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_methods_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a2e28b826aaa73d2dacf89ba8f8c775d1 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a2e28b826aaa73d2dacf89ba8f8c775d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2e28b826aaa73d2dacf89ba8f8c775d1">reduceHugeMemNodeMaps</a> (<a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;<a class="el" href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a>, <a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;loads, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a2e28b826aaa73d2dacf89ba8f8c775d1 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reduces maps in FIFO order, by N SUs.  <br /></td></tr>
<tr class="separator:a2e28b826aaa73d2dacf89ba8f8c775d1 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee33e06ea8865a2fb2bf229325c07194 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_aee33e06ea8865a2fb2bf229325c07194"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aee33e06ea8865a2fb2bf229325c07194">addChainDependency</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SUa</a>, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SUb</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>=0)</td></tr>
<tr class="memdesc:aee33e06ea8865a2fb2bf229325c07194 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds a chain edge between SUa and SUb, but only if both <a class="el" href="classllvm_1_1AAResults.html">AAResults</a> and <a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> fail to deny the dependency.  <br /></td></tr>
<tr class="separator:aee33e06ea8865a2fb2bf229325c07194 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48e69d6ef017966f2a55dbf4d1d0b193 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a48e69d6ef017966f2a55dbf4d1d0b193"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a48e69d6ef017966f2a55dbf4d1d0b193">addChainDependencies</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a8e1e9d0b1c64c405c0e99288f9225bd5">SUList</a> &amp;SUs, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>)</td></tr>
<tr class="memdesc:a48e69d6ef017966f2a55dbf4d1d0b193 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies as needed from all SUs in list to SU.  <br /></td></tr>
<tr class="separator:a48e69d6ef017966f2a55dbf4d1d0b193 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe11e438e3ecc0381047e0e01958fea0 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_afe11e438e3ecc0381047e0e01958fea0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#afe11e438e3ecc0381047e0e01958fea0">addChainDependencies</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Val2SUsMap</a>)</td></tr>
<tr class="memdesc:afe11e438e3ecc0381047e0e01958fea0 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies as needed from all SUs in map, to SU.  <br /></td></tr>
<tr class="separator:afe11e438e3ecc0381047e0e01958fea0 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14962363da4c4a48ad6646cb05f49b77 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a14962363da4c4a48ad6646cb05f49b77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a14962363da4c4a48ad6646cb05f49b77">addChainDependencies</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Val2SUsMap</a>, <a class="el" href="namespacellvm.html#ad18871060ac1b051c7322cc6ad71e11c">ValueType</a> V)</td></tr>
<tr class="memdesc:a14962363da4c4a48ad6646cb05f49b77 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies as needed to SU, from all SUs mapped to V.  <br /></td></tr>
<tr class="separator:a14962363da4c4a48ad6646cb05f49b77 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cfd9da0e5724aa91bf1767dc1e2515e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a2cfd9da0e5724aa91bf1767dc1e2515e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2cfd9da0e5724aa91bf1767dc1e2515e">addBarrierChain</a> (<a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;map)</td></tr>
<tr class="memdesc:a2cfd9da0e5724aa91bf1767dc1e2515e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds barrier chain edges from all SUs in map, and then clear the map.  <br /></td></tr>
<tr class="separator:a2cfd9da0e5724aa91bf1767dc1e2515e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac483efdc6c5ab7a20f776b77f986b6cf inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ac483efdc6c5ab7a20f776b77f986b6cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ac483efdc6c5ab7a20f776b77f986b6cf">insertBarrierChain</a> (<a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;map)</td></tr>
<tr class="memdesc:ac483efdc6c5ab7a20f776b77f986b6cf inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inserts a barrier chain in a huge region, far below current SU.  <br /></td></tr>
<tr class="separator:ac483efdc6c5ab7a20f776b77f986b6cf inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a705a0975de8335b0b6bdbbae165e8f5c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a705a0975de8335b0b6bdbbae165e8f5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a705a0975de8335b0b6bdbbae165e8f5c">initSUnits</a> ()</td></tr>
<tr class="memdesc:a705a0975de8335b0b6bdbbae165e8f5c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> for each real instruction, numbered in top-down topological order.  <br /></td></tr>
<tr class="separator:a705a0975de8335b0b6bdbbae165e8f5c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56fbc3f460289602ce8a51538ebc1e26 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a56fbc3f460289602ce8a51538ebc1e26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a56fbc3f460289602ce8a51538ebc1e26">addPhysRegDataDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OperIdx</a>)</td></tr>
<tr class="memdesc:a56fbc3f460289602ce8a51538ebc1e26 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">MO is an operand of SU's instruction that defines a physical register.  <br /></td></tr>
<tr class="separator:a56fbc3f460289602ce8a51538ebc1e26 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9425c046cf742bfbb9ebb96466d8e5 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a2e9425c046cf742bfbb9ebb96466d8e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2e9425c046cf742bfbb9ebb96466d8e5">addPhysRegDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OperIdx</a>)</td></tr>
<tr class="memdesc:a2e9425c046cf742bfbb9ebb96466d8e5 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds register dependencies (data, anti, and output) from this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> to following instructions in the same scheduling region that depend the physical register referenced at OperIdx.  <br /></td></tr>
<tr class="separator:a2e9425c046cf742bfbb9ebb96466d8e5 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10acc9310a21d9a8191d3d84916bdffb inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a10acc9310a21d9a8191d3d84916bdffb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a10acc9310a21d9a8191d3d84916bdffb">addVRegDefDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OperIdx</a>)</td></tr>
<tr class="memdesc:a10acc9310a21d9a8191d3d84916bdffb inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds register output and data dependencies from this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> to instructions that occur later in the same scheduling region if they read from or write to the virtual register defined at OperIdx.  <br /></td></tr>
<tr class="separator:a10acc9310a21d9a8191d3d84916bdffb inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f958ee7dc9902af4093fe8fabbabd6e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a0f958ee7dc9902af4093fe8fabbabd6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a0f958ee7dc9902af4093fe8fabbabd6e">addVRegUseDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OperIdx</a>)</td></tr>
<tr class="memdesc:a0f958ee7dc9902af4093fe8fabbabd6e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds a register data dependency if the instruction that defines the virtual register used at OperIdx is mapped to an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <br /></td></tr>
<tr class="separator:a0f958ee7dc9902af4093fe8fabbabd6e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a643ff7dd8c287dd58e75cbe79556e74c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a643ff7dd8c287dd58e75cbe79556e74c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a643ff7dd8c287dd58e75cbe79556e74c">getLaneMaskForMO</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a643ff7dd8c287dd58e75cbe79556e74c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a mask for which lanes get read/written by the given (register) machine operand.  <br /></td></tr>
<tr class="separator:a643ff7dd8c287dd58e75cbe79556e74c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb8c24d6929051d24b35af1ef0550e54 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_afb8c24d6929051d24b35af1ef0550e54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#afb8c24d6929051d24b35af1ef0550e54">deadDefHasNoUse</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)</td></tr>
<tr class="memdesc:afb8c24d6929051d24b35af1ef0550e54 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the def register in <code>MO</code> has no uses.  <br /></td></tr>
<tr class="separator:afb8c24d6929051d24b35af1ef0550e54 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_methods_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:a917f4d40ed0bbdaf4ab50e5df4de067b inherit pro_methods_classllvm_1_1ScheduleDAG" id="r_a917f4d40ed0bbdaf4ab50e5df4de067b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a917f4d40ed0bbdaf4ab50e5df4de067b">dumpNodeAll</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a917f4d40ed0bbdaf4ab50e5df4de067b inherit pro_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="inherited" name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_types_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_types_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a8e1e9d0b1c64c405c0e99288f9225bd5 inherit pub_types_classllvm_1_1ScheduleDAGInstrs" id="r_a8e1e9d0b1c64c405c0e99288f9225bd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">using</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a8e1e9d0b1c64c405c0e99288f9225bd5">SUList</a> = std::list&lt;<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&gt;</td></tr>
<tr class="memdesc:a8e1e9d0b1c64c405c0e99288f9225bd5 inherit pub_types_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">A list of SUnits, used in Value2SUsMap, during DAG construction.  <br /></td></tr>
<tr class="separator:a8e1e9d0b1c64c405c0e99288f9225bd5 inherit pub_types_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_attribs_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_attribs_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Public Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:a11e4c75a86f0b68953904db71681803c inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a11e4c75a86f0b68953904db71681803c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLVMTargetMachine.html">LLVMTargetMachine</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a11e4c75a86f0b68953904db71681803c">TM</a></td></tr>
<tr class="memdesc:a11e4c75a86f0b68953904db71681803c inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> processor.  <br /></td></tr>
<tr class="separator:a11e4c75a86f0b68953904db71681803c inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a348590624c488b04d0f9e227e6c3960e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">TII</a></td></tr>
<tr class="memdesc:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> instruction information.  <br /></td></tr>
<tr class="separator:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a418bc6d3f660325fa6d5b9fb269add62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a></td></tr>
<tr class="memdesc:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> processor register info.  <br /></td></tr>
<tr class="separator:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a5a3d3d075a208011a24a0918b58d7daa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a></td></tr>
<tr class="memdesc:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Machine function.  <br /></td></tr>
<tr class="separator:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a1b09f4d9c91e25f7bc2ac60b3b929d11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a></td></tr>
<tr class="memdesc:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual/real register map.  <br /></td></tr>
<tr class="separator:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a3d5aacd5fc7d6a739ce913974ed1e53d"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a></td></tr>
<tr class="memdesc:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">The scheduling units.  <br /></td></tr>
<tr class="separator:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a521bf68518a92483130a58680716d153"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a521bf68518a92483130a58680716d153">EntrySU</a></td></tr>
<tr class="memdesc:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special node for the region entry.  <br /></td></tr>
<tr class="separator:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_af81f734d7fb268c95c1c63c399a7c4a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a></td></tr>
<tr class="memdesc:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special node for the region exit.  <br /></td></tr>
<tr class="separator:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de65d3a774ee7a23dc72e3d534e6ce6 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a8de65d3a774ee7a23dc72e3d534e6ce6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a8de65d3a774ee7a23dc72e3d534e6ce6">StressSched</a></td></tr>
<tr class="separator:a8de65d3a774ee7a23dc72e3d534e6ce6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_types_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_types_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Protected Types inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a6aeb725848d197181f722cec8aa21511 inherit pro_types_classllvm_1_1ScheduleDAGInstrs" id="r_a6aeb725848d197181f722cec8aa21511"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">using</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6aeb725848d197181f722cec8aa21511">DbgValueVector</a></td></tr>
<tr class="separator:a6aeb725848d197181f722cec8aa21511 inherit pro_types_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_attribs_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:ad2b3e1939f6f39819ad55c714deefad6 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_ad2b3e1939f6f39819ad55c714deefad6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ad2b3e1939f6f39819ad55c714deefad6">MLI</a></td></tr>
<tr class="separator:ad2b3e1939f6f39819ad55c714deefad6 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2cd9b498508774a2da120d08b8d67cc inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_af2cd9b498508774a2da120d08b8d67cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af2cd9b498508774a2da120d08b8d67cc">MFI</a></td></tr>
<tr class="separator:af2cd9b498508774a2da120d08b8d67cc inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb11b650b88a61630eba2a1b2eaa6fd0 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_abb11b650b88a61630eba2a1b2eaa6fd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a></td></tr>
<tr class="memdesc:abb11b650b88a61630eba2a1b2eaa6fd0 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes.">TargetSchedModel</a> provides an interface to the machine model.  <br /></td></tr>
<tr class="separator:abb11b650b88a61630eba2a1b2eaa6fd0 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf7cb9b8e5dda7b42273e79048f1b8b3 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_adf7cb9b8e5dda7b42273e79048f1b8b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a></td></tr>
<tr class="memdesc:adf7cb9b8e5dda7b42273e79048f1b8b3 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if the DAG builder should remove kill flags (in preparation for rescheduling).  <br /></td></tr>
<tr class="separator:adf7cb9b8e5dda7b42273e79048f1b8b3 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ad332011e2040d133de24f33cf3f4cd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a2ad332011e2040d133de24f33cf3f4cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2ad332011e2040d133de24f33cf3f4cd">CanHandleTerminators</a> = false</td></tr>
<tr class="memdesc:a2ad332011e2040d133de24f33cf3f4cd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The standard DAG builder does not normally include terminators as DAG nodes because it does not create the necessary dependencies to prevent reordering.  <br /></td></tr>
<tr class="separator:a2ad332011e2040d133de24f33cf3f4cd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96bb77f51ee973b0613bf5083144fa69 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a96bb77f51ee973b0613bf5083144fa69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a96bb77f51ee973b0613bf5083144fa69">TrackLaneMasks</a> = false</td></tr>
<tr class="memdesc:a96bb77f51ee973b0613bf5083144fa69 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether lane masks should get tracked.  <br /></td></tr>
<tr class="separator:a96bb77f51ee973b0613bf5083144fa69 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a254403f7804208ade3cb68086201cb7a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a254403f7804208ade3cb68086201cb7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a></td></tr>
<tr class="memdesc:a254403f7804208ade3cb68086201cb7a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The block in which to insert instructions.  <br /></td></tr>
<tr class="separator:a254403f7804208ade3cb68086201cb7a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81ad8ece7681af658742f6d4e2fcfb1 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_ae81ad8ece7681af658742f6d4e2fcfb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a></td></tr>
<tr class="memdesc:ae81ad8ece7681af658742f6d4e2fcfb1 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The beginning of the range to be scheduled.  <br /></td></tr>
<tr class="separator:ae81ad8ece7681af658742f6d4e2fcfb1 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f74b283acf0dfb537bc387e49344f04 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a3f74b283acf0dfb537bc387e49344f04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a></td></tr>
<tr class="memdesc:a3f74b283acf0dfb537bc387e49344f04 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The end of the range to be scheduled.  <br /></td></tr>
<tr class="separator:a3f74b283acf0dfb537bc387e49344f04 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c8be2ff5fd8eab8091e6ffa40ded8d inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_af1c8be2ff5fd8eab8091e6ffa40ded8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">NumRegionInstrs</a></td></tr>
<tr class="memdesc:af1c8be2ff5fd8eab8091e6ffa40ded8d inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instructions in this region (distance(RegionBegin, RegionEnd)).  <br /></td></tr>
<tr class="separator:af1c8be2ff5fd8eab8091e6ffa40ded8d inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a077eef2c61ca462db1800cc506092d38 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a077eef2c61ca462db1800cc506092d38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">MISUnitMap</a></td></tr>
<tr class="memdesc:a077eef2c61ca462db1800cc506092d38 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">After calling BuildSchedGraph, each machine instruction in the current scheduling region is mapped to an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <br /></td></tr>
<tr class="separator:a077eef2c61ca462db1800cc506092d38 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae384109023f32441ff89f13b79be6b89 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_ae384109023f32441ff89f13b79be6b89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a63c43ab5eafe72b53c3d25618c45b6ad">Reg2SUnitsMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a></td></tr>
<tr class="memdesc:ae384109023f32441ff89f13b79be6b89 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defs, Uses - Remember where defs and uses of each register are as we iterate upward through the instructions.  <br /></td></tr>
<tr class="separator:ae384109023f32441ff89f13b79be6b89 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b2bf4940e563082d1d2bf8a9e5521f inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_af0b2bf4940e563082d1d2bf8a9e5521f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a63c43ab5eafe72b53c3d25618c45b6ad">Reg2SUnitsMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a></td></tr>
<tr class="separator:af0b2bf4940e563082d1d2bf8a9e5521f inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae8addb45cc64764371ace084b48dc51 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_aae8addb45cc64764371ace084b48dc51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a1d9cbced9f5f0b7402f69721fd99597c">VReg2SUnitMultiMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aae8addb45cc64764371ace084b48dc51">CurrentVRegDefs</a></td></tr>
<tr class="memdesc:aae8addb45cc64764371ace084b48dc51 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tracks the last instruction(s) in this region defining each virtual register.  <br /></td></tr>
<tr class="separator:aae8addb45cc64764371ace084b48dc51 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a417ece2bf0f001181401c6c6b210194a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a417ece2bf0f001181401c6c6b210194a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a6d2caa8eb834330a1f8d4dafeb9bb3d8">VReg2SUnitOperIdxMultiMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a417ece2bf0f001181401c6c6b210194a">CurrentVRegUses</a></td></tr>
<tr class="memdesc:a417ece2bf0f001181401c6c6b210194a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tracks the last instructions in this region using each virtual register.  <br /></td></tr>
<tr class="separator:a417ece2bf0f001181401c6c6b210194a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc0d83b64990b090c9205e27b5e86b31 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_abc0d83b64990b090c9205e27b5e86b31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1AAResults.html">AAResults</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abc0d83b64990b090c9205e27b5e86b31">AAForDep</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="separator:abc0d83b64990b090c9205e27b5e86b31 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a948f446009b83c0bca40324131e27868 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a948f446009b83c0bca40324131e27868"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a948f446009b83c0bca40324131e27868">BarrierChain</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="memdesc:a948f446009b83c0bca40324131e27868 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remember a generic side-effecting instruction as we proceed.  <br /></td></tr>
<tr class="separator:a948f446009b83c0bca40324131e27868 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad4b383d6bf0b66dd1a20a81505788fd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_aad4b383d6bf0b66dd1a20a81505788fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1UndefValue.html">UndefValue</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aad4b383d6bf0b66dd1a20a81505788fd">UnknownValue</a></td></tr>
<tr class="memdesc:aad4b383d6bf0b66dd1a20a81505788fd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">For an unanalyzable memory access, this <a class="el" href="classllvm_1_1Value.html" title="LLVM Value Representation.">Value</a> is used in maps.  <br /></td></tr>
<tr class="separator:aad4b383d6bf0b66dd1a20a81505788fd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cd3eede9e2a32c7139cc5c7c481e08b inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a8cd3eede9e2a32c7139cc5c7c481e08b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGTopologicalSort.html">ScheduleDAGTopologicalSort</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a8cd3eede9e2a32c7139cc5c7c481e08b">Topo</a></td></tr>
<tr class="memdesc:a8cd3eede9e2a32c7139cc5c7c481e08b inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Topo - A topological ordering for SUnits which permits fast IsReachable and similar queries.  <br /></td></tr>
<tr class="separator:a8cd3eede9e2a32c7139cc5c7c481e08b inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6837fb2c08f4c8c986a4689a37ca93cf inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a6837fb2c08f4c8c986a4689a37ca93cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6aeb725848d197181f722cec8aa21511">DbgValueVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">DbgValues</a></td></tr>
<tr class="memdesc:a6837fb2c08f4c8c986a4689a37ca93cf inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remember instruction that precedes DBG_VALUE.  <br /></td></tr>
<tr class="separator:a6837fb2c08f4c8c986a4689a37ca93cf inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25ae020b571d18d34d03097d91ca0f40 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a25ae020b571d18d34d03097d91ca0f40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a25ae020b571d18d34d03097d91ca0f40">FirstDbgValue</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="separator:a25ae020b571d18d34d03097d91ca0f40 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab08cd73e241d82e154738462cce16970 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_ab08cd73e241d82e154738462cce16970"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LivePhysRegs.html">LivePhysRegs</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab08cd73e241d82e154738462cce16970">LiveRegs</a></td></tr>
<tr class="memdesc:ab08cd73e241d82e154738462cce16970 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set of live physical registers for updating kill flags.  <br /></td></tr>
<tr class="separator:ab08cd73e241d82e154738462cce16970 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="DFAPacketizer_8cpp_source.html#l00105">105</a> of file <a class="el" href="DFAPacketizer_8cpp_source.html">DFAPacketizer.cpp</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a7c1a62bfba2908fff478bff6b2242d23" name="a7c1a62bfba2908fff478bff6b2242d23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c1a62bfba2908fff478bff6b2242d23">&#9670;&#160;</a></span>DefaultVLIWScheduler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DefaultVLIWScheduler::DefaultVLIWScheduler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MLI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AAResults.html">AAResults</a> *</td>          <td class="paramname"><span class="paramname"><em>AA</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="DFAPacketizer_8cpp_source.html#l00129">129</a> of file <a class="el" href="DFAPacketizer_8cpp_source.html">DFAPacketizer.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00137">llvm::ScheduleDAGInstrs::CanHandleTerminators</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a18f96dcf1fac2d07d602b8e1bf4e3679" name="a18f96dcf1fac2d07d602b8e1bf4e3679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18f96dcf1fac2d07d602b8e1bf4e3679">&#9670;&#160;</a></span>addMutation()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> llvm::DefaultVLIWScheduler::addMutation </td>
          <td>(</td>
          <td class="paramtype">std::unique_ptr&lt; <a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Mutation</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classllvm_1_1DefaultVLIWScheduler.html">DefaultVLIWScheduler</a> takes ownership of the Mutation object. </p>

<p class="definition">Definition at line <a class="el" href="DFAPacketizer_8cpp_source.html#l00119">119</a> of file <a class="el" href="DFAPacketizer_8cpp_source.html">DFAPacketizer.cpp</a>.</p>

<p class="reference">References <a class="el" href="PPCVSXFMAMutate_8cpp_source.html#l00387">Mutation</a>.</p>

<p class="reference">Referenced by <a class="el" href="DFAPacketizer_8cpp_source.html#l00315">llvm::VLIWPacketizerList::addMutation()</a>.</p>

</div>
</div>
<a id="ac0a16e5d93351c86dd7d65a03ec8faed" name="ac0a16e5d93351c86dd7d65a03ec8faed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0a16e5d93351c86dd7d65a03ec8faed">&#9670;&#160;</a></span>postprocessDAG()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> DefaultVLIWScheduler::postprocessDAG </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Apply each <a class="el" href="classllvm_1_1ScheduleDAGMutation.html" title="Mutate the DAG as a postpass after normal DAG building.">ScheduleDAGMutation</a> step in order. </p>

<p class="definition">Definition at line <a class="el" href="DFAPacketizer_8cpp_source.html#l00137">137</a> of file <a class="el" href="DFAPacketizer_8cpp_source.html">DFAPacketizer.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="DFAPacketizer_8cpp_source.html#l00142">schedule()</a>.</p>

</div>
</div>
<a id="a72b9c4f9a9fe8ef321b387a3cfca73cd" name="a72b9c4f9a9fe8ef321b387a3cfca73cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72b9c4f9a9fe8ef321b387a3cfca73cd">&#9670;&#160;</a></span>schedule()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> DefaultVLIWScheduler::schedule </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Orders nodes according to selected style. </p>
<p>Typically, a scheduling algorithm will implement <a class="el" href="#a72b9c4f9a9fe8ef321b387a3cfca73cd" title="Orders nodes according to selected style.">schedule()</a> without overriding <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae8727d434d20639d563849891f5ca1e1" title="Initialize the DAG and common scheduler state for a new scheduling region.">enterRegion()</a> or <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397" title="Called when the scheduler has finished scheduling the current region.">exitRegion()</a>. </p>

<p>Implements <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ac0cecc651db330128468e08794794f5c">llvm::ScheduleDAGInstrs</a>.</p>

<p class="definition">Definition at line <a class="el" href="DFAPacketizer_8cpp_source.html#l00142">142</a> of file <a class="el" href="DFAPacketizer_8cpp_source.html">DFAPacketizer.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00726">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, and <a class="el" href="DFAPacketizer_8cpp_source.html#l00137">postprocessDAG()</a>.</p>

<p class="reference">Referenced by <a class="el" href="DFAPacketizer_8cpp_source.html#l00184">llvm::VLIWPacketizerList::PacketizeMIs()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>lib/CodeGen/<a class="el" href="DFAPacketizer_8cpp_source.html">DFAPacketizer.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 22:53:48 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
