// Seed: 1446310440
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout reg id_3;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_2
  );
  inout wire id_2;
  output logic [7:0] id_1;
  logic id_5;
  ;
  initial begin : LABEL_0
    id_3 <= -1;
    id_1[-1 : (1)] = -1'h0;
  end
  wire id_6;
endmodule
