/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jul 20 11:24:20 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_AIF_WB_SAT_CORE0_1_H__
#define BCHP_AIF_WB_SAT_CORE0_1_H__

/***************************************************************************
 *AIF_WB_SAT_CORE0_1 - Wfe Core In 0 Register Set 1
 ***************************************************************************/
#define BCHP_AIF_WB_SAT_CORE0_1_RSTCTL           0x000b4000 /* RSTCTL */
#define BCHP_AIF_WB_SAT_CORE0_1_HDOFFCTL0        0x000b4004 /* HDOFFCTL0 */
#define BCHP_AIF_WB_SAT_CORE0_1_HDOFFCTL1        0x000b4008 /* HDOFFCTL1 */
#define BCHP_AIF_WB_SAT_CORE0_1_HDOFFCTL2        0x000b400c /* HDOFFCTL2 */
#define BCHP_AIF_WB_SAT_CORE0_1_HDOFFSTS         0x000b4010 /* HDOFFSTS */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCTL_PI_SLC0   0x000b4014 /* DGSCTL_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCTL_PO_SLC0   0x000b4018 /* DGSCTL_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCTL_PI_SLC1   0x000b401c /* DGSCTL_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCTL_PO_SLC1   0x000b4020 /* DGSCTL_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCTL_PI_SLC2   0x000b4024 /* DGSCTL_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCTL_PO_SLC2   0x000b4028 /* DGSCTL_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCTL_PI_SLC3   0x000b402c /* DGSCTL_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCTL_PO_SLC3   0x000b4030 /* DGSCTL_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLP_PI_SLC0   0x000b4034 /* DGSCLP_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLP_PO_SLC0   0x000b4038 /* DGSCLP_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLP_PI_SLC1   0x000b403c /* DGSCLP_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLP_PO_SLC1   0x000b4040 /* DGSCLP_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLP_PI_SLC2   0x000b4044 /* DGSCLP_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLP_PO_SLC2   0x000b4048 /* DGSCLP_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLP_PI_SLC3   0x000b404c /* DGSCLP_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLP_PO_SLC3   0x000b4050 /* DGSCLP_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSHIST_PI_SLC0  0x000b4054 /* DGSHIST_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSHIST_PO_SLC0  0x000b4058 /* DGSHIST_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSHIST_PI_SLC1  0x000b405c /* DGSHIST_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSHIST_PO_SLC1  0x000b4060 /* DGSHIST_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSHIST_PI_SLC2  0x000b4064 /* DGSHIST_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSHIST_PO_SLC2  0x000b4068 /* DGSHIST_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSHIST_PI_SLC3  0x000b406c /* DGSHIST_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSHIST_PO_SLC3  0x000b4070 /* DGSHIST_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLPCNT_PI_SLC0 0x000b4074 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLPCNT_PO_SLC0 0x000b4078 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLPCNT_PI_SLC1 0x000b407c /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLPCNT_PO_SLC1 0x000b4080 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLPCNT_PI_SLC2 0x000b4084 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLPCNT_PO_SLC2 0x000b4088 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLPCNT_PI_SLC3 0x000b408c /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLPCNT_PO_SLC3 0x000b4090 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSACCUM_DMX0_PI_SLC0 0x000b4094 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSACCUM_DMX0_PO_SLC0 0x000b4098 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSACCUM_DMX0_PI_SLC1 0x000b409c /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSACCUM_DMX0_PO_SLC1 0x000b40a0 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSACCUM_DMX0_PI_SLC2 0x000b40a4 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSACCUM_DMX0_PO_SLC2 0x000b40a8 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSACCUM_DMX0_PI_SLC3 0x000b40ac /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSACCUM_DMX0_PO_SLC3 0x000b40b0 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSACCUM_DMX1_PI_SLC0 0x000b40b4 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSACCUM_DMX1_PO_SLC0 0x000b40b8 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSACCUM_DMX1_PI_SLC1 0x000b40bc /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSACCUM_DMX1_PO_SLC1 0x000b40c0 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSACCUM_DMX1_PI_SLC2 0x000b40c4 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSACCUM_DMX1_PO_SLC2 0x000b40c8 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSACCUM_DMX1_PI_SLC3 0x000b40cc /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSACCUM_DMX1_PO_SLC3 0x000b40d0 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT011_PI_SLC0 0x000b40d4 /* DGSLUT011_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT010_PI_SLC0 0x000b40d8 /* DGSLUT010_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT001_PI_SLC0 0x000b40dc /* DGSLUT001_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT000_PI_SLC0 0x000b40e0 /* DGSLUT000_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT111_PI_SLC0 0x000b40e4 /* DGSLUT111_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT110_PI_SLC0 0x000b40e8 /* DGSLUT110_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT101_PI_SLC0 0x000b40ec /* DGSLUT101_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT100_PI_SLC0 0x000b40f0 /* DGSLUT100_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT011_PO_SLC0 0x000b40f4 /* DGSLUT011_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT010_PO_SLC0 0x000b40f8 /* DGSLUT010_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT001_PO_SLC0 0x000b40fc /* DGSLUT001_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT000_PO_SLC0 0x000b4100 /* DGSLUT000_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT111_PO_SLC0 0x000b4104 /* DGSLUT111_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT110_PO_SLC0 0x000b4108 /* DGSLUT110_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT101_PO_SLC0 0x000b410c /* DGSLUT101_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT100_PO_SLC0 0x000b4110 /* DGSLUT100_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT011_PI_SLC1 0x000b4114 /* DGSLUT011_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT010_PI_SLC1 0x000b4118 /* DGSLUT010_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT001_PI_SLC1 0x000b411c /* DGSLUT001_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT000_PI_SLC1 0x000b4120 /* DGSLUT000_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT111_PI_SLC1 0x000b4124 /* DGSLUT111_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT110_PI_SLC1 0x000b4128 /* DGSLUT110_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT101_PI_SLC1 0x000b412c /* DGSLUT101_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT100_PI_SLC1 0x000b4130 /* DGSLUT100_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT011_PO_SLC1 0x000b4134 /* DGSLUT011_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT010_PO_SLC1 0x000b4138 /* DGSLUT010_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT001_PO_SLC1 0x000b413c /* DGSLUT001_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT000_PO_SLC1 0x000b4140 /* DGSLUT000_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT111_PO_SLC1 0x000b4144 /* DGSLUT111_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT110_PO_SLC1 0x000b4148 /* DGSLUT110_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT101_PO_SLC1 0x000b414c /* DGSLUT101_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT100_PO_SLC1 0x000b4150 /* DGSLUT100_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT011_PI_SLC2 0x000b4154 /* DGSLUT011_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT010_PI_SLC2 0x000b4158 /* DGSLUT010_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT001_PI_SLC2 0x000b415c /* DGSLUT001_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT000_PI_SLC2 0x000b4160 /* DGSLUT000_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT111_PI_SLC2 0x000b4164 /* DGSLUT111_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT110_PI_SLC2 0x000b4168 /* DGSLUT110_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT101_PI_SLC2 0x000b416c /* DGSLUT101_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT100_PI_SLC2 0x000b4170 /* DGSLUT100_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT011_PO_SLC2 0x000b4174 /* DGSLUT011_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT010_PO_SLC2 0x000b4178 /* DGSLUT010_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT001_PO_SLC2 0x000b417c /* DGSLUT001_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT000_PO_SLC2 0x000b4180 /* DGSLUT000_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT111_PO_SLC2 0x000b4184 /* DGSLUT111_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT110_PO_SLC2 0x000b4188 /* DGSLUT110_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT101_PO_SLC2 0x000b418c /* DGSLUT101_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT100_PO_SLC2 0x000b4190 /* DGSLUT100_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT011_PI_SLC3 0x000b4194 /* DGSLUT011_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT010_PI_SLC3 0x000b4198 /* DGSLUT010_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT001_PI_SLC3 0x000b419c /* DGSLUT001_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT000_PI_SLC3 0x000b41a0 /* DGSLUT000_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT111_PI_SLC3 0x000b41a4 /* DGSLUT111_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT110_PI_SLC3 0x000b41a8 /* DGSLUT110_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT101_PI_SLC3 0x000b41ac /* DGSLUT101_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT100_PI_SLC3 0x000b41b0 /* DGSLUT100_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT011_PO_SLC3 0x000b41b4 /* DGSLUT011_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT010_PO_SLC3 0x000b41b8 /* DGSLUT010_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT001_PO_SLC3 0x000b41bc /* DGSLUT001_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT000_PO_SLC3 0x000b41c0 /* DGSLUT000_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT111_PO_SLC3 0x000b41c4 /* DGSLUT111_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT110_PO_SLC3 0x000b41c8 /* DGSLUT110_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT101_PO_SLC3 0x000b41cc /* DGSLUT101_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT100_PO_SLC3 0x000b41d0 /* DGSLUT100_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLMS_SLC0      0x000b41d4 /* DGSLMS_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLMS_SLC1      0x000b41d8 /* DGSLMS_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLMS_SLC2      0x000b41dc /* DGSLMS_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLMS_SLC3      0x000b41e0 /* DGSLMS_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLMSMU_SLC0    0x000b41e4 /* DGSLMSMU_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLMSMU_SLC1    0x000b41e8 /* DGSLMSMU_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLMSMU_SLC2    0x000b41ec /* DGSLMSMU_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLMSMU_SLC3    0x000b41f0 /* DGSLMSMU_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCOEFD_SLC0    0x000b41f4 /* Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCOEFA_SLC0    0x000b41f8 /* Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCOEFD_SLC1    0x000b41fc /* Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCOEFA_SLC1    0x000b4200 /* Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCOEFD_SLC2    0x000b4204 /* Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCOEFA_SLC2    0x000b4208 /* Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCOEFD_SLC3    0x000b420c /* Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCOEFA_SLC3    0x000b4210 /* Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCOEFEN_SLC0   0x000b4214 /* DGSCOEFEN_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCOEFEN_SLC1   0x000b4218 /* DGSCOEFEN_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCOEFEN_SLC2   0x000b421c /* DGSCOEFEN_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCOEFEN_SLC3   0x000b4220 /* DGSCOEFEN_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_1_MDACSA_SLC0      0x000b4224 /* MDACSA_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_MDACSA_SLC1      0x000b4228 /* MDACSA_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_MDACSA_SLC2      0x000b422c /* MDACSA_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_1_MDACSA_SLC3      0x000b4230 /* MDACSA_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_1_MDACSADU_SLC0    0x000b4234 /* MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_SAT_CORE0_1_MDACSADU_SLC1    0x000b4238 /* MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_SAT_CORE0_1_MDACSADU_SLC2    0x000b423c /* MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_SAT_CORE0_1_MDACSADU_SLC3    0x000b4240 /* MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_SAT_CORE0_1_MDACSAOUT_SLC0   0x000b4244 /* MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_SAT_CORE0_1_MDACSAOUT_SLC1   0x000b4248 /* MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_SAT_CORE0_1_MDACSAOUT_SLC2   0x000b424c /* MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_SAT_CORE0_1_MDACSAOUT_SLC3   0x000b4250 /* MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_SAT_CORE0_1_MDACSASTS        0x000b4254 /* MDACSASTS */
#define BCHP_AIF_WB_SAT_CORE0_1_LICCTL1          0x000b4258 /* LICCTL1 */
#define BCHP_AIF_WB_SAT_CORE0_1_LICCTL2          0x000b425c /* LICCTL2 */
#define BCHP_AIF_WB_SAT_CORE0_1_LICCTL3          0x000b4260 /*  */
#define BCHP_AIF_WB_SAT_CORE0_1_LICCTL4          0x000b4264 /*  */
#define BCHP_AIF_WB_SAT_CORE0_1_LICCTL5          0x000b4268 /*  */
#define BCHP_AIF_WB_SAT_CORE0_1_LICCOEFD         0x000b426c /* LIC coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_1_LICCOEFA         0x000b4270 /* LIC coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_1_LICCOEFEN        0x000b4274 /* LIC Coefficients load enable. Toggle this bit when finish writing all coefficients to take effect. */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRINSEL        0x000b4278 /* Correlator Input select */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRCTL          0x000b427c /* CORRCTL */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRFCW          0x000b4280 /* Correlator DDFS FCW */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRTHR          0x000b4284 /* Correlator DDFS THR */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRFCWEN        0x000b4288 /* Correlator FCW and THR load enable. Toggle this bit when finish writing both fcw and thr to take effect. */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRLEN0         0x000b428c /* Correlator Accumulation Duration Bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRLEN1         0x000b4290 /* Correlator Accumulation Duration Bits [35:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX0_PI_SLC0 0x000b4294 /* Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX0_PI_SLC0 0x000b4298 /* Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX0_PI_SLC1 0x000b429c /* Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX0_PI_SLC1 0x000b42a0 /* Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX0_PI_SLC2 0x000b42a4 /* Correlator Demux Path 0, Ping Lane, Slice 2 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX0_PI_SLC2 0x000b42a8 /* Correlator Demux Path 0, Ping Lane, Slice 2 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX0_PI_SLC3 0x000b42ac /* Correlator Demux Path 0, Ping Lane, Slice 3 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX0_PI_SLC3 0x000b42b0 /* Correlator Demux Path 0, Ping Lane, Slice 3 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX0_PO_SLC0 0x000b42b4 /* Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX0_PO_SLC0 0x000b42b8 /* Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX0_PO_SLC1 0x000b42bc /* Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX0_PO_SLC1 0x000b42c0 /* Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX0_PO_SLC2 0x000b42c4 /* Correlator Demux Path 0, Pong Lane, Slice 2 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX0_PO_SLC2 0x000b42c8 /* Correlator Demux Path 0, Pong Lane, Slice 2 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX0_PO_SLC3 0x000b42cc /* Correlator Demux Path 0, Pong Lane, Slice 3 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX0_PO_SLC3 0x000b42d0 /* Correlator Demux Path 0, Pong Lane, Slice 3 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX1_PI_SLC0 0x000b42d4 /* Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX1_PI_SLC0 0x000b42d8 /* Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX1_PI_SLC1 0x000b42dc /* Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX1_PI_SLC1 0x000b42e0 /* Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX1_PI_SLC2 0x000b42e4 /* Correlator Demux Path 1, Ping Lane, Slice 2 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX1_PI_SLC2 0x000b42e8 /* Correlator Demux Path 1, Ping Lane, Slice 2 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX1_PI_SLC3 0x000b42ec /* Correlator Demux Path 1, Ping Lane, Slice 3 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX1_PI_SLC3 0x000b42f0 /* Correlator Demux Path 1, Ping Lane, Slice 3 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX1_PO_SLC0 0x000b42f4 /* Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX1_PO_SLC0 0x000b42f8 /* Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX1_PO_SLC1 0x000b42fc /* Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX1_PO_SLC1 0x000b4300 /* Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX1_PO_SLC2 0x000b4304 /* Correlator Demux Path 1, Pong Lane, Slice 2 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX1_PO_SLC2 0x000b4308 /* Correlator Demux Path 1, Pong Lane, Slice 2 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX1_PO_SLC3 0x000b430c /* Correlator Demux Path 1, Pong Lane, Slice 3 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX1_PO_SLC3 0x000b4310 /* Correlator Demux Path 1, Pong Lane, Slice 3 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX0_PI_SLC0 0x000b4314 /* Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX0_PI_SLC0 0x000b4318 /* Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX0_PI_SLC1 0x000b431c /* Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX0_PI_SLC1 0x000b4320 /* Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX0_PI_SLC2 0x000b4324 /* Correlator Demux Path 0, Ping Lane, Slice 2 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX0_PI_SLC2 0x000b4328 /* Correlator Demux Path 0, Ping Lane, Slice 2 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX0_PI_SLC3 0x000b432c /* Correlator Demux Path 0, Ping Lane, Slice 3 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX0_PI_SLC3 0x000b4330 /* Correlator Demux Path 0, Ping Lane, Slice 3 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX0_PO_SLC0 0x000b4334 /* Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX0_PO_SLC0 0x000b4338 /* Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX0_PO_SLC1 0x000b433c /* Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX0_PO_SLC1 0x000b4340 /* Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX0_PO_SLC2 0x000b4344 /* Correlator Demux Path 0, Pong Lane, Slice 2 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX0_PO_SLC2 0x000b4348 /* Correlator Demux Path 0, Pong Lane, Slice 2 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX0_PO_SLC3 0x000b434c /* Correlator Demux Path 0, Pong Lane, Slice 3 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX0_PO_SLC3 0x000b4350 /* Correlator Demux Path 0, Pong Lane, Slice 3 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX1_PI_SLC0 0x000b4354 /* Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX1_PI_SLC0 0x000b4358 /* Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX1_PI_SLC1 0x000b435c /* Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX1_PI_SLC1 0x000b4360 /* Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX1_PI_SLC2 0x000b4364 /* Correlator Demux Path 1, Ping Lane, Slice 2 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX1_PI_SLC2 0x000b4368 /* Correlator Demux Path 1, Ping Lane, Slice 2 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX1_PI_SLC3 0x000b436c /* Correlator Demux Path 1, Ping Lane, Slice 3 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX1_PI_SLC3 0x000b4370 /* Correlator Demux Path 1, Ping Lane, Slice 3 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX1_PO_SLC0 0x000b4374 /* Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX1_PO_SLC0 0x000b4378 /* Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX1_PO_SLC1 0x000b437c /* Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX1_PO_SLC1 0x000b4380 /* Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX1_PO_SLC2 0x000b4384 /* Correlator Demux Path 1, Pong Lane, Slice 2 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX1_PO_SLC2 0x000b4388 /* Correlator Demux Path 1, Pong Lane, Slice 2 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX1_PO_SLC3 0x000b438c /* Correlator Demux Path 1, Pong Lane, Slice 3 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX1_PO_SLC3 0x000b4390 /* Correlator Demux Path 1, Pong Lane, Slice 3 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX0_PI_SLC0 0x000b4394 /* Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX0_PI_SLC0 0x000b4398 /* Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX0_PI_SLC1 0x000b439c /* Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX0_PI_SLC1 0x000b43a0 /* Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX0_PI_SLC2 0x000b43a4 /* Correlator Demux Path 0, Ping Lane, Slice 2 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX0_PI_SLC2 0x000b43a8 /* Correlator Demux Path 0, Ping Lane, Slice 2 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX0_PI_SLC3 0x000b43ac /* Correlator Demux Path 0, Ping Lane, Slice 3 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX0_PI_SLC3 0x000b43b0 /* Correlator Demux Path 0, Ping Lane, Slice 3 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX0_PO_SLC0 0x000b43b4 /* Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX0_PO_SLC0 0x000b43b8 /* Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX0_PO_SLC1 0x000b43bc /* Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX0_PO_SLC1 0x000b43c0 /* Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX0_PO_SLC2 0x000b43c4 /* Correlator Demux Path 0, Pong Lane, Slice 2 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX0_PO_SLC2 0x000b43c8 /* Correlator Demux Path 0, Pong Lane, Slice 2 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX0_PO_SLC3 0x000b43cc /* Correlator Demux Path 0, Pong Lane, Slice 3 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX0_PO_SLC3 0x000b43d0 /* Correlator Demux Path 0, Pong Lane, Slice 3 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX1_PI_SLC0 0x000b43d4 /* Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX1_PI_SLC0 0x000b43d8 /* Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX1_PI_SLC1 0x000b43dc /* Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX1_PI_SLC1 0x000b43e0 /* Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX1_PI_SLC2 0x000b43e4 /* Correlator Demux Path 1, Ping Lane, Slice 2 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX1_PI_SLC2 0x000b43e8 /* Correlator Demux Path 1, Ping Lane, Slice 2 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX1_PI_SLC3 0x000b43ec /* Correlator Demux Path 1, Ping Lane, Slice 3 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX1_PI_SLC3 0x000b43f0 /* Correlator Demux Path 1, Ping Lane, Slice 3 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX1_PO_SLC0 0x000b43f4 /* Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX1_PO_SLC0 0x000b43f8 /* Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX1_PO_SLC1 0x000b43fc /* Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX1_PO_SLC1 0x000b4400 /* Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX1_PO_SLC2 0x000b4404 /* Correlator Demux Path 1, Pong Lane, Slice 2 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX1_PO_SLC2 0x000b4408 /* Correlator Demux Path 1, Pong Lane, Slice 2 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX1_PO_SLC3 0x000b440c /* Correlator Demux Path 1, Pong Lane, Slice 3 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX1_PO_SLC3 0x000b4410 /* Correlator Demux Path 1, Pong Lane, Slice 3 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_TIMERCTL0        0x000b4414 /* TIMERCTL0 */
#define BCHP_AIF_WB_SAT_CORE0_1_TIMERCTL1        0x000b4418 /* TIMERCTL1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSEPCTL_SLC0    0x000b441c /* MDAC EQ Error Power Control Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA 0x000b4420 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA 0x000b4424 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA 0x000b4428 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA 0x000b442c /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP 0x000b4430 /* Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP 0x000b4434 /* Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP 0x000b4438 /* Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP 0x000b443c /* Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP 0x000b4440 /* Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP 0x000b4444 /* Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP 0x000b4448 /* Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP 0x000b444c /* Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSEPCTL_SLC1    0x000b4450 /* MDAC EQ Error Power Control Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX0_PI_SLC1_INT_WDATA 0x000b4454 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX0_PO_SLC1_INT_WDATA 0x000b4458 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX1_PI_SLC1_INT_WDATA 0x000b445c /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX1_PO_SLC1_INT_WDATA 0x000b4460 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP 0x000b4464 /* Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX0_PI_SLC1_ERRP 0x000b4468 /* Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP 0x000b446c /* Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX0_PO_SLC1_ERRP 0x000b4470 /* Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP 0x000b4474 /* Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX1_PI_SLC1_ERRP 0x000b4478 /* Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP 0x000b447c /* Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX1_PO_SLC1_ERRP 0x000b4480 /* Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSEPCTL_SLC2    0x000b4484 /* MDAC EQ Error Power Control Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX0_PI_SLC2_INT_WDATA 0x000b4488 /* Leaky averager integrator write data (tc1.31) for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX0_PO_SLC2_INT_WDATA 0x000b448c /* Leaky averager integrator write data (tc1.31) for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX1_PI_SLC2_INT_WDATA 0x000b4490 /* Leaky averager integrator write data (tc1.31) for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX1_PO_SLC2_INT_WDATA 0x000b4494 /* Leaky averager integrator write data (tc1.31) for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX0_PI_SLC2_ERRP 0x000b4498 /* Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX0_PI_SLC2_ERRP 0x000b449c /* Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX0_PO_SLC2_ERRP 0x000b44a0 /* Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX0_PO_SLC2_ERRP 0x000b44a4 /* Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX1_PI_SLC2_ERRP 0x000b44a8 /* Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX1_PI_SLC2_ERRP 0x000b44ac /* Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX1_PO_SLC2_ERRP 0x000b44b0 /* Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX1_PO_SLC2_ERRP 0x000b44b4 /* Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSEPCTL_SLC3    0x000b44b8 /* MDAC EQ Error Power Control Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX0_PI_SLC3_INT_WDATA 0x000b44bc /* Leaky averager integrator write data (tc1.31) for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX0_PO_SLC3_INT_WDATA 0x000b44c0 /* Leaky averager integrator write data (tc1.31) for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX1_PI_SLC3_INT_WDATA 0x000b44c4 /* Leaky averager integrator write data (tc1.31) for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX1_PO_SLC3_INT_WDATA 0x000b44c8 /* Leaky averager integrator write data (tc1.31) for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX0_PI_SLC3_ERRP 0x000b44cc /* Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX0_PI_SLC3_ERRP 0x000b44d0 /* Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX0_PO_SLC3_ERRP 0x000b44d4 /* Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX0_PO_SLC3_ERRP 0x000b44d8 /* Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX1_PI_SLC3_ERRP 0x000b44dc /* Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX1_PI_SLC3_ERRP 0x000b44e0 /* Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX1_PO_SLC3_ERRP 0x000b44e4 /* Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX1_PO_SLC3_ERRP 0x000b44e8 /* Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_1_AGCCTL2          0x000b44ec /* AGC Control 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_AGCDECRATE       0x000b44f0 /* Decimate rate */
#define BCHP_AIF_WB_SAT_CORE0_1_AGCCTL1          0x000b44f4 /* AGC Control 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_AGCTHRA1         0x000b44f8 /* AGC Threshold Adjust Control 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_AGC_LF_INT_WDATA 0x000b44fc /* Shift accumulator integrator write data (tc8.26) */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_AGC_LA_INT_WDATA 0x000b4500 /* Leaky averager integrator write data (tc1.31) */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_AGC_CTRL_LF_INT_WDATA 0x000b4504 /* Shift accumulator integrator write data (tc4.19) */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_AGC_CTRL_LA_INT_WDATA 0x000b4508 /* Leaky averager integrator write data (tc1.20) */
#define BCHP_AIF_WB_SAT_CORE0_1_AGCTHRA2         0x000b450c /* AGC Threshold Adjust Control 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_NRNOTCHCTL       0x000b4510 /* NR NOTCH Control */
#define BCHP_AIF_WB_SAT_CORE0_1_NRAGCTHR         0x000b4514 /* NR AGC Threshold Control */
#define BCHP_AIF_WB_SAT_CORE0_1_NRDCOCTL_PI_SLC0 0x000b4518 /* NR DCO Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_DCO_INT_WDATA_PI_SLC0 0x000b451c /* DCO integrator write data for Ping Lane of Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_NRDCOCTL_PO_SLC0 0x000b4520 /* NR DCO Control Pong Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_DCO_INT_WDATA_PO_SLC0 0x000b4524 /* DCO integrator write data for Ping Lane of Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_NRDCOCTL_PI_SLC1 0x000b4528 /* NR DCO Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_DCO_INT_WDATA_PI_SLC1 0x000b452c /* DCO integrator write data for Ping Lane of Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_NRDCOCTL_PO_SLC1 0x000b4530 /* NR DCO Control Pong Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_DCO_INT_WDATA_PO_SLC1 0x000b4534 /* DCO integrator write data for Ping Lane of Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_NRDCOCTL_PI_SLC2 0x000b4538 /* NR DCO Control Ping Lane Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_DCO_INT_WDATA_PI_SLC2 0x000b453c /* DCO integrator write data for Ping Lane of Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_NRDCOCTL_PO_SLC2 0x000b4540 /* NR DCO Control Pong Lane Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_DCO_INT_WDATA_PO_SLC2 0x000b4544 /* DCO integrator write data for Ping Lane of Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_NRDCOCTL_PI_SLC3 0x000b4548 /* NR DCO Control Ping Lane Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_DCO_INT_WDATA_PI_SLC3 0x000b454c /* DCO integrator write data for Ping Lane of Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_1_NRDCOCTL_PO_SLC3 0x000b4550 /* NR DCO Control Pong Lane Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_DCO_INT_WDATA_PO_SLC3 0x000b4554 /* DCO integrator write data for Ping Lane of Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_1_NRNOTCHCTL_PI_SLC0 0x000b4558 /* NR NOTCH Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_NOTCH_INT_WDATA_PI_SLC0 0x000b455c /* DCO integrator write data for Ping Lane of Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_NRNOTCHCTL_PO_SLC0 0x000b4560 /* NR NOTCH Control Pong Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_NOTCH_INT_WDATA_PO_SLC0 0x000b4564 /* DCO integrator write data for Ping Lane of Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_NRNOTCHCTL_PI_SLC1 0x000b4568 /* NR NOTCH Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_NOTCH_INT_WDATA_PI_SLC1 0x000b456c /* DCO integrator write data for Ping Lane of Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_NRNOTCHCTL_PO_SLC1 0x000b4570 /* NR NOTCH Control Pong Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_NOTCH_INT_WDATA_PO_SLC1 0x000b4574 /* DCO integrator write data for Ping Lane of Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_NRNOTCHCTL_PI_SLC2 0x000b4578 /* NR NOTCH Control Ping Lane Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_NOTCH_INT_WDATA_PI_SLC2 0x000b457c /* DCO integrator write data for Ping Lane of Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_NRNOTCHCTL_PO_SLC2 0x000b4580 /* NR NOTCH Control Pong Lane Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_NOTCH_INT_WDATA_PO_SLC2 0x000b4584 /* DCO integrator write data for Ping Lane of Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_NRNOTCHCTL_PI_SLC3 0x000b4588 /* NR NOTCH Control Ping Lane Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_NOTCH_INT_WDATA_PI_SLC3 0x000b458c /* DCO integrator write data for Ping Lane of Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_1_NRNOTCHCTL_PO_SLC3 0x000b4590 /* NR NOTCH Control Pong Lane Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_NOTCH_INT_WDATA_PO_SLC3 0x000b4594 /* DCO integrator write data for Ping Lane of Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_1_NRDCOCTL_THR     0x000b4598 /* NR DCO Control AGC Threshold */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_DCO_INT_WDATA_THR 0x000b459c /* DCO integrator write data for AGC threshold DCO */
#define BCHP_AIF_WB_SAT_CORE0_1_NRAGCCTL_PI_SLC0 0x000b45a0 /* NR AGC Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PI_SLC0 0x000b45a4 /* AGC Loop filter integrator write data (tc0.54) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PI_SLC0 0x000b45a8 /* AGC Leaky averager integrator write data (tc1.29) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_NRAGCCTL_PO_SLC0 0x000b45ac /* NR AGC Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PO_SLC0 0x000b45b0 /* AGC Loop filter integrator write data (tc0.54) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PO_SLC0 0x000b45b4 /* AGC Leaky averager integrator write data (tc1.29) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_NRAGCCTL_PI_SLC1 0x000b45b8 /* NR AGC Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PI_SLC1 0x000b45bc /* AGC Loop filter integrator write data (tc0.54) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PI_SLC1 0x000b45c0 /* AGC Leaky averager integrator write data (tc1.29) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_NRAGCCTL_PO_SLC1 0x000b45c4 /* NR AGC Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PO_SLC1 0x000b45c8 /* AGC Loop filter integrator write data (tc0.54) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PO_SLC1 0x000b45cc /* AGC Leaky averager integrator write data (tc1.29) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_NRAGCCTL_PI_SLC2 0x000b45d0 /* NR AGC Control Ping Lane Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PI_SLC2 0x000b45d4 /* AGC Loop filter integrator write data (tc0.54) for lane 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PI_SLC2 0x000b45d8 /* AGC Leaky averager integrator write data (tc1.29) for lane 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_NRAGCCTL_PO_SLC2 0x000b45dc /* NR AGC Control Ping Lane Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PO_SLC2 0x000b45e0 /* AGC Loop filter integrator write data (tc0.54) for lane 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PO_SLC2 0x000b45e4 /* AGC Leaky averager integrator write data (tc1.29) for lane 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_NRAGCCTL_PI_SLC3 0x000b45e8 /* NR AGC Control Ping Lane Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PI_SLC3 0x000b45ec /* AGC Loop filter integrator write data (tc0.54) for lane 3 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PI_SLC3 0x000b45f0 /* AGC Leaky averager integrator write data (tc1.29) for lane 3 */
#define BCHP_AIF_WB_SAT_CORE0_1_NRAGCCTL_PO_SLC3 0x000b45f4 /* NR AGC Control Ping Lane Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PO_SLC3 0x000b45f8 /* AGC Loop filter integrator write data (tc0.54) for lane 3 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PO_SLC3 0x000b45fc /* AGC Leaky averager integrator write data (tc1.29) for lane 3 */
#define BCHP_AIF_WB_SAT_CORE0_1_CORE_SW_SPARE0   0x000b4600 /* Core software spare register 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_CORE_SW_SPARE1   0x000b4604 /* Core software spare register 1 */

#endif /* #ifndef BCHP_AIF_WB_SAT_CORE0_1_H__ */

/* End of File */
