INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/Lab/project_Counter/project_Counter.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/Lab/project_Counter/project_Counter.srcs/sim_1/new/tb_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter
