#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Jul 23 17:32:19 2025
# Process ID: 206667
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/vivado.jou
# Running On: coder-hftsoi-hls1, OS: Linux, CPU Frequency: 1909.817 MHz, CPU Physical cores: 16, Host memory: 1081722 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2409.004 ; gain = 114.992 ; free physical = 715318 ; free virtual = 955728
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 206677
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2823.523 ; gain = 390.684 ; free physical = 714528 ; free virtual = 954939
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_5_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_5_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.v:141]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.v:142]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.v:143]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.v:144]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.v:145]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.v:146]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.v:147]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.v:148]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.v:149]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.v:150]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_7ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7ns_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_7ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7ns_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_relu_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_5_1_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_relu_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_5_1_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_relu_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_5_1_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_relu_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_5_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry713_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry713_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry713_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry713_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w7_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w7_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w7_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w7_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w7_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w7_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w7_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w7_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/relu/relu-p5/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w7_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2920.461 ; gain = 487.621 ; free physical = 711762 ; free virtual = 952174
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2935.305 ; gain = 502.465 ; free physical = 714699 ; free virtual = 955111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2952.215 ; gain = 519.375 ; free physical = 714652 ; free virtual = 955064
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2960.223 ; gain = 527.383 ; free physical = 714626 ; free virtual = 955039
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    8 Bit       Adders := 10    
	   2 Input    8 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 40    
	   3 Input    5 Bit       Adders := 40    
	   2 Input    4 Bit       Adders := 20    
	   4 Input    4 Bit       Adders := 20    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 50    
+---XORs : 
	   2 Input      1 Bit         XORs := 50    
+---Registers : 
	               12 Bit    Registers := 12    
	                8 Bit    Registers := 172   
	                7 Bit    Registers := 20    
	                4 Bit    Registers := 32    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 25    
	                1 Bit    Registers := 130   
+---Muxes : 
	   2 Input   12 Bit        Muxes := 182   
	   2 Input    8 Bit        Muxes := 151   
	  10 Input    8 Bit        Muxes := 20    
	   2 Input    7 Bit        Muxes := 199   
	   2 Input    4 Bit        Muxes := 210   
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 27    
	   2 Input    1 Bit        Muxes := 118   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 4059.559 ; gain = 1626.719 ; free physical = 713310 ; free virtual = 953730
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 4059.559 ; gain = 1626.719 ; free physical = 713365 ; free virtual = 953785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 4086.566 ; gain = 1653.727 ; free physical = 713306 ; free virtual = 953725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 4098.441 ; gain = 1665.602 ; free physical = 713312 ; free virtual = 953732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 4098.441 ; gain = 1665.602 ; free physical = 713283 ; free virtual = 953702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 4098.441 ; gain = 1665.602 ; free physical = 713336 ; free virtual = 953756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 4098.441 ; gain = 1665.602 ; free physical = 713336 ; free virtual = 953756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 4098.441 ; gain = 1665.602 ; free physical = 713274 ; free virtual = 953694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 4098.441 ; gain = 1665.602 ; free physical = 713274 ; free virtual = 953694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   165|
|3     |LUT1   |    37|
|4     |LUT2   |   121|
|5     |LUT3   |   270|
|6     |LUT4   |  2031|
|7     |LUT5   |   998|
|8     |LUT6   |  2117|
|9     |MUXF7  |     1|
|10    |FDRE   |  1756|
|11    |FDSE   |    77|
|12    |IBUF   |   804|
|13    |OBUF   |    48|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|      |Instance                                                             |Module                                                                                     |Cells |
+------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|1     |top                                                                  |                                                                                           |  8426|
|2     |  Block_entry713_proc_U0                                             |hls_dummy_Block_entry713_proc                                                              |    35|
|3     |  sparse_arr_feat_act1_out_1_U                                       |hls_dummy_fifo_w7_d2_S                                                                     |    42|
|4     |    U_hls_dummy_fifo_w7_d2_S_ShiftReg                                |hls_dummy_fifo_w7_d2_S_ShiftReg_66                                                         |    28|
|5     |  sparse_arr_feat_act1_out_2_U                                       |hls_dummy_fifo_w7_d2_S_0                                                                   |    41|
|6     |    U_hls_dummy_fifo_w7_d2_S_ShiftReg                                |hls_dummy_fifo_w7_d2_S_ShiftReg_65                                                         |    28|
|7     |  sparse_arr_feat_act1_out_3_U                                       |hls_dummy_fifo_w7_d2_S_1                                                                   |    38|
|8     |    U_hls_dummy_fifo_w7_d2_S_ShiftReg                                |hls_dummy_fifo_w7_d2_S_ShiftReg_64                                                         |    28|
|9     |  sparse_arr_feat_act1_out_4_U                                       |hls_dummy_fifo_w7_d2_S_2                                                                   |    38|
|10    |    U_hls_dummy_fifo_w7_d2_S_ShiftReg                                |hls_dummy_fifo_w7_d2_S_ShiftReg_63                                                         |    28|
|11    |  sparse_arr_feat_act1_out_U                                         |hls_dummy_fifo_w7_d2_S_3                                                                   |    38|
|12    |    U_hls_dummy_fifo_w7_d2_S_ShiftReg                                |hls_dummy_fifo_w7_d2_S_ShiftReg                                                            |    28|
|13    |  sparse_arr_feat_conv1_out_1_U                                      |hls_dummy_fifo_w8_d2_S                                                                     |    47|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_62                                                         |    35|
|15    |  sparse_arr_feat_conv1_out_2_U                                      |hls_dummy_fifo_w8_d2_S_4                                                                   |    44|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_61                                                         |    35|
|17    |  sparse_arr_feat_conv1_out_3_U                                      |hls_dummy_fifo_w8_d2_S_5                                                                   |    45|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_60                                                         |    35|
|19    |  sparse_arr_feat_conv1_out_4_U                                      |hls_dummy_fifo_w8_d2_S_6                                                                   |    44|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_59                                                         |    35|
|21    |  sparse_arr_feat_conv1_out_U                                        |hls_dummy_fifo_w8_d2_S_7                                                                   |    44|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_58                                                         |    35|
|23    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w8_d2_S_8                                                                   |   270|
|24    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_57                                                         |   261|
|25    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w8_d2_S_9                                                                   |   236|
|26    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_56                                                         |   227|
|27    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w8_d2_S_10                                                                  |   202|
|28    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_55                                                         |   193|
|29    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w8_d2_S_11                                                                  |   170|
|30    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_54                                                         |   159|
|31    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w8_d2_S_12                                                                  |   304|
|32    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg                                                            |   295|
|33    |  sparse_arr_hash_reduce_out_1_U                                     |hls_dummy_fifo_w4_d2_S                                                                     |    76|
|34    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_53                                                         |    66|
|35    |  sparse_arr_hash_reduce_out_2_U                                     |hls_dummy_fifo_w4_d2_S_13                                                                  |    70|
|36    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_52                                                         |    61|
|37    |  sparse_arr_hash_reduce_out_3_U                                     |hls_dummy_fifo_w4_d2_S_14                                                                  |    94|
|38    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_51                                                         |    85|
|39    |  sparse_arr_hash_reduce_out_4_U                                     |hls_dummy_fifo_w4_d2_S_15                                                                  |    41|
|40    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_50                                                         |    32|
|41    |  sparse_arr_hash_reduce_out_5_U                                     |hls_dummy_fifo_w4_d2_S_16                                                                  |    44|
|42    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_49                                                         |    35|
|43    |  sparse_arr_hash_reduce_out_6_U                                     |hls_dummy_fifo_w4_d2_S_17                                                                  |    83|
|44    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_48                                                         |    73|
|45    |  sparse_arr_hash_reduce_out_7_U                                     |hls_dummy_fifo_w4_d2_S_18                                                                  |    61|
|46    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_47                                                         |    52|
|47    |  sparse_arr_hash_reduce_out_8_U                                     |hls_dummy_fifo_w4_d2_S_19                                                                  |   138|
|48    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_46                                                         |   129|
|49    |  sparse_arr_hash_reduce_out_9_U                                     |hls_dummy_fifo_w4_d2_S_20                                                                  |    39|
|50    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_45                                                         |    30|
|51    |  sparse_arr_hash_reduce_out_U                                       |hls_dummy_fifo_w4_d2_S_21                                                                  |    56|
|52    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg                                                            |    45|
|53    |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s                |  1450|
|54    |    mul_8s_7ns_14_1_1_U10                                            |hls_dummy_mul_8s_7ns_14_1_1                                                                |     8|
|55    |    mul_8s_7ns_14_1_1_U16                                            |hls_dummy_mul_8s_7ns_14_1_1_22                                                             |     8|
|56    |    mul_8s_7ns_14_1_1_U22                                            |hls_dummy_mul_8s_7ns_14_1_1_23                                                             |     8|
|57    |    mul_8s_7ns_14_1_1_U28                                            |hls_dummy_mul_8s_7ns_14_1_1_24                                                             |     8|
|58    |    mul_8s_7ns_14_1_1_U34                                            |hls_dummy_mul_8s_7ns_14_1_1_25                                                             |     8|
|59    |    mul_8s_8s_14_1_1_U11                                             |hls_dummy_mul_8s_8s_14_1_1                                                                 |    23|
|60    |    mul_8s_8s_14_1_1_U12                                             |hls_dummy_mul_8s_8s_14_1_1_26                                                              |    22|
|61    |    mul_8s_8s_14_1_1_U13                                             |hls_dummy_mul_8s_8s_14_1_1_27                                                              |    22|
|62    |    mul_8s_8s_14_1_1_U14                                             |hls_dummy_mul_8s_8s_14_1_1_28                                                              |    34|
|63    |    mul_8s_8s_14_1_1_U15                                             |hls_dummy_mul_8s_8s_14_1_1_29                                                              |    17|
|64    |    mul_8s_8s_14_1_1_U17                                             |hls_dummy_mul_8s_8s_14_1_1_30                                                              |    22|
|65    |    mul_8s_8s_14_1_1_U18                                             |hls_dummy_mul_8s_8s_14_1_1_31                                                              |    22|
|66    |    mul_8s_8s_14_1_1_U19                                             |hls_dummy_mul_8s_8s_14_1_1_32                                                              |    35|
|67    |    mul_8s_8s_14_1_1_U20                                             |hls_dummy_mul_8s_8s_14_1_1_33                                                              |    17|
|68    |    mul_8s_8s_14_1_1_U21                                             |hls_dummy_mul_8s_8s_14_1_1_34                                                              |    16|
|69    |    mul_8s_8s_14_1_1_U23                                             |hls_dummy_mul_8s_8s_14_1_1_35                                                              |    22|
|70    |    mul_8s_8s_14_1_1_U24                                             |hls_dummy_mul_8s_8s_14_1_1_36                                                              |    35|
|71    |    mul_8s_8s_14_1_1_U25                                             |hls_dummy_mul_8s_8s_14_1_1_37                                                              |    17|
|72    |    mul_8s_8s_14_1_1_U26                                             |hls_dummy_mul_8s_8s_14_1_1_38                                                              |    16|
|73    |    mul_8s_8s_14_1_1_U27                                             |hls_dummy_mul_8s_8s_14_1_1_39                                                              |    16|
|74    |    mul_8s_8s_14_1_1_U29                                             |hls_dummy_mul_8s_8s_14_1_1_40                                                              |    35|
|75    |    mul_8s_8s_14_1_1_U30                                             |hls_dummy_mul_8s_8s_14_1_1_41                                                              |    17|
|76    |    mul_8s_8s_14_1_1_U31                                             |hls_dummy_mul_8s_8s_14_1_1_42                                                              |    16|
|77    |    mul_8s_8s_14_1_1_U32                                             |hls_dummy_mul_8s_8s_14_1_1_43                                                              |    16|
|78    |    mul_8s_8s_14_1_1_U33                                             |hls_dummy_mul_8s_8s_14_1_1_44                                                              |    29|
|79    |    w2_U                                                             |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb |   589|
|80    |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_5_4_U0   |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_5_4                    |  3715|
|81    |  sparse_relu_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_5_1_U0           |hls_dummy_sparse_relu_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_5_1_s                          |    43|
+------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 4098.441 ; gain = 1665.602 ; free physical = 713274 ; free virtual = 953694
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 4098.441 ; gain = 1665.602 ; free physical = 713274 ; free virtual = 953694
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 4098.449 ; gain = 1665.602 ; free physical = 713274 ; free virtual = 953694
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4109.410 ; gain = 0.000 ; free physical = 713501 ; free virtual = 953921
INFO: [Netlist 29-17] Analyzing 971 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4192.156 ; gain = 0.000 ; free physical = 713484 ; free virtual = 953903
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 805 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 804 instances

Synth Design complete | Checksum: 750d6981
INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 4192.156 ; gain = 1783.152 ; free physical = 713483 ; free virtual = 953903
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3739.768; main = 3502.761; forked = 368.399
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5053.934; main = 4192.160; forked = 967.363
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4256.188 ; gain = 64.031 ; free physical = 713629 ; free virtual = 954048

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d5d4dfa5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4295.766 ; gain = 39.578 ; free physical = 713633 ; free virtual = 954053

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 12 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cdb0d10c

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.2 . Memory (MB): peak = 4468.734 ; gain = 0.000 ; free physical = 713365 ; free virtual = 953785
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f9fb20d8

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4468.734 ; gain = 0.000 ; free physical = 713373 ; free virtual = 953793
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1812e4aad

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4468.734 ; gain = 0.000 ; free physical = 713374 ; free virtual = 953794
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 160787d89

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.56 . Memory (MB): peak = 4468.734 ; gain = 0.000 ; free physical = 713288 ; free virtual = 953708
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 160787d89

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.59 . Memory (MB): peak = 4468.734 ; gain = 0.000 ; free physical = 713288 ; free virtual = 953708
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 160787d89

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.6 . Memory (MB): peak = 4468.734 ; gain = 0.000 ; free physical = 713287 ; free virtual = 953707

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 160787d89

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4468.734 ; gain = 0.000 ; free physical = 713286 ; free virtual = 953706

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 160787d89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4468.734 ; gain = 0.000 ; free physical = 713286 ; free virtual = 953706

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4468.734 ; gain = 0.000 ; free physical = 713286 ; free virtual = 953706
Ending Netlist Obfuscation Task | Checksum: 160787d89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4468.734 ; gain = 0.000 ; free physical = 713286 ; free virtual = 953706
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4468.734 ; gain = 276.578 ; free physical = 713286 ; free virtual = 953706
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Wed Jul 23 17:33:22 2025...
