Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s1200e-5-fg320

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Robin/Documents/Mindstorm/VHDL-Mindstorm-NXT/i2c_master.vhd" in Library work.
WARNING:HDLParsers:817 - "C:/Users/Robin/Documents/Mindstorm/VHDL-Mindstorm-NXT/i2c_master.vhd" Line 86. Choice .TO. is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/Robin/Documents/Mindstorm/VHDL-Mindstorm-NXT/i2c_master.vhd" Line 89. Choice .TO. is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/Robin/Documents/Mindstorm/VHDL-Mindstorm-NXT/i2c_master.vhd" Line 92. Choice .TO. is not a locally static expression.
Architecture logic of Entity i2c_master is up to date.
Compiling vhdl file "C:/Users/Robin/Documents/Mindstorm/VHDL-Mindstorm-NXT/drukknop.vhd" in Library work.
Architecture behavioral of Entity int_drukknop is up to date.
Compiling vhdl file "C:/Users/Robin/Documents/Mindstorm/VHDL-Mindstorm-NXT/main.vhd" in Library work.
Entity <main> compiled.
Entity <main> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <main> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <i2c_master> in library <work> (architecture <logic>) with generics.
	bus_clk = 9600
	input_clk = 50000000

Analyzing hierarchy for entity <int_drukknop> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <main> in library <work> (Architecture <behavioral>).
INFO:Xst:1739 - HDL ADVISOR - "C:/Users/Robin/Documents/Mindstorm/VHDL-Mindstorm-NXT/main.vhd" line 49: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
WARNING:Xst:753 - "C:/Users/Robin/Documents/Mindstorm/VHDL-Mindstorm-NXT/main.vhd" line 101: Unconnected output port 'press' of component 'int_drukknop'.
WARNING:Xst:753 - "C:/Users/Robin/Documents/Mindstorm/VHDL-Mindstorm-NXT/main.vhd" line 101: Unconnected output port 'release' of component 'int_drukknop'.
WARNING:Xst:819 - "C:/Users/Robin/Documents/Mindstorm/VHDL-Mindstorm-NXT/main.vhd" line 116: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <i2c_data_rd>
Entity <main> analyzed. Unit <main> generated.

Analyzing generic Entity <i2c_master> in library <work> (Architecture <logic>).
	bus_clk = 9600
	input_clk = 50000000
Entity <i2c_master> analyzed. Unit <i2c_master> generated.

Analyzing Entity <int_drukknop> in library <work> (Architecture <behavioral>).
Entity <int_drukknop> analyzed. Unit <int_drukknop> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i2c_addr> in unit <main> has a constant value of 0000010 during circuit operation. The register is replaced by logic.

Synthesizing Unit <i2c_master>.
    Related source file is "C:/Users/Robin/Documents/Mindstorm/VHDL-Mindstorm-NXT/i2c_master.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 18                                             |
    | Inputs             | 4                                              |
    | Outputs            | 10                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | state$and0000             (positive)           |
    | Reset              | reset_n                   (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | ready                                          |
    | Power Up State     | ready                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <ack_error>.
    Found 8-bit register for signal <data_rd>.
    Found 1-bit tristate buffer for signal <sda>.
    Found 1-bit tristate buffer for signal <scl>.
    Found 8-bit register for signal <addr_rw>.
    Found 3-bit register for signal <bit_cnt>.
    Found 3-bit subtractor for signal <bit_cnt$addsub0000>.
    Found 13-bit register for signal <count>.
    Found 13-bit adder for signal <count$addsub0000> created at line 83.
    Found 1-bit register for signal <data_clk>.
    Found 13-bit comparator greatequal for signal <data_clk$cmp_ge0000>.
    Found 13-bit comparator lessequal for signal <data_clk$cmp_le0000>.
    Found 1-bit register for signal <data_clk_prev>.
    Found 8-bit register for signal <data_rx>.
    Found 8-bit register for signal <data_tx>.
    Found 1-bit register for signal <scl_clk>.
    Found 13-bit comparator lessequal for signal <scl_clk$cmp_le0000>.
    Found 1-bit register for signal <scl_ena>.
    Found 1-bit register for signal <sda_int>.
    Found 8-bit comparator equal for signal <state$cmp_eq0001> created at line 184.
    Found 1-bit register for signal <stretch>.
    Found 13-bit comparator greatequal for signal <stretch$cmp_ge0000>.
    Found 13-bit comparator lessequal for signal <stretch$cmp_le0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  56 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred   2 Tristate(s).
Unit <i2c_master> synthesized.


Synthesizing Unit <int_drukknop>.
    Related source file is "C:/Users/Robin/Documents/Mindstorm/VHDL-Mindstorm-NXT/drukknop.vhd".
    Found 1-bit register for signal <release>.
    Found 1-bit register for signal <press>.
    Found 1-bit register for signal <output>.
    Found 8-bit comparator greater for signal <output$cmp_gt0000> created at line 55.
    Found 1-bit register for signal <priv_state>.
    Found 22-bit up counter for signal <signalTime>.
    Found 1-bit xor2 for signal <signalTime$xor0000> created at line 70.
    Found 1-bit xor2 for signal <signalTime$xor0001> created at line 51.
    Summary:
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <int_drukknop> synthesized.


Synthesizing Unit <main>.
    Related source file is "C:/Users/Robin/Documents/Mindstorm/VHDL-Mindstorm-NXT/main.vhd".
WARNING:Xst:2565 - Inout <E<0>> is never assigned.
WARNING:Xst:2565 - Inout <E<1>> is never assigned.
WARNING:Xst:2565 - Inout <E<2>> is never assigned.
WARNING:Xst:2565 - Inout <B<0>> is never assigned.
WARNING:Xst:2565 - Inout <E<3>> is never assigned.
WARNING:Xst:2565 - Inout <B<1>> is never assigned.
WARNING:Xst:2565 - Inout <B<2>> is never assigned.
WARNING:Xst:2565 - Inout <D<0>> is never assigned.
WARNING:Xst:2565 - Inout <D<1>> is never assigned.
WARNING:Xst:2565 - Inout <Led<1>> is never assigned.
WARNING:Xst:2565 - Inout <D<2>> is never assigned.
WARNING:Xst:2565 - Inout <A<0>> is never assigned.
WARNING:Xst:2565 - Inout <Led<2>> is never assigned.
WARNING:Xst:2565 - Inout <D<3>> is never assigned.
WARNING:Xst:2565 - Inout <A<3>> is never assigned.
WARNING:Xst:2565 - Inout <F<0>> is never assigned.
WARNING:Xst:2565 - Inout <F<1>> is never assigned.
WARNING:Xst:2565 - Inout <F<2>> is never assigned.
WARNING:Xst:2565 - Inout <C<0>> is never assigned.
WARNING:Xst:2565 - Inout <F<3>> is never assigned.
WARNING:Xst:2565 - Inout <C<1>> is never assigned.
WARNING:Xst:2565 - Inout <C<2>> is never assigned.
WARNING:Xst:2565 - Inout <C<3>> is never assigned.
WARNING:Xst:1780 - Signal <present_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <memory<31:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <memory<2:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <memory<0><7:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i2c_ack_error> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <i2c_rw>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <i2c_data_wr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <i2c_ena>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 3-bit adder for signal <busy_cnt$addsub0000> created at line 130.
    Found 25-bit up counter for signal <counter>.
    Found 1-bit register for signal <sec>.
    Found 25-bit comparator less for signal <sec$cmp_lt0000> created at line 169.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <main> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 13-bit adder                                          : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
# Counters                                             : 2
 22-bit up counter                                     : 1
 25-bit up counter                                     : 1
# Registers                                            : 26
 1-bit register                                        : 21
 13-bit register                                       : 1
 3-bit register                                        : 1
 8-bit register                                        : 3
# Latches                                              : 3
 1-bit latch                                           : 2
 8-bit latch                                           : 1
# Comparators                                          : 8
 13-bit comparator greatequal                          : 2
 13-bit comparator lessequal                           : 3
 25-bit comparator less                                : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <i2c_master_bus/state/FSM> on signal <state[1:9]> with one-hot encoding.
-----------------------
 State    | Encoding
-----------------------
 ready    | 000000001
 start    | 000000010
 command  | 000000100
 slv_ack1 | 000001000
 wr       | 000010000
 rd       | 000100000
 slv_ack2 | 001000000
 mstr_ack | 010000000
 stop     | 100000000
-----------------------
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 2
 13-bit adder                                          : 1
 3-bit subtractor                                      : 1
# Counters                                             : 2
 22-bit up counter                                     : 1
 25-bit up counter                                     : 1
# Registers                                            : 61
 Flip-Flops                                            : 61
# Latches                                              : 3
 1-bit latch                                           : 2
 8-bit latch                                           : 1
# Comparators                                          : 8
 13-bit comparator greatequal                          : 2
 13-bit comparator lessequal                           : 3
 25-bit comparator less                                : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <1> in Unit <LPM_LATCH_2> is equivalent to the following FF/Latch, which will be removed : <0> 
INFO:Xst:2261 - The FF/Latch <7> in Unit <LPM_LATCH_2> is equivalent to the following 5 FFs/Latches, which will be removed : <6> <5> <4> <3> <2> 
WARNING:Xst:1710 - FF/Latch <7> (without init value) has a constant value of 0 in block <LPM_LATCH_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <i2c_master_bus/data_rd_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <i2c_master_bus/data_rd_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <i2c_master_bus/data_rd_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <i2c_master_bus/data_rd_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <i2c_master_bus/data_rd_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <i2c_master_bus/data_rd_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <i2c_master_bus/data_rd_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <i2c_master_bus/data_rd_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <i2c_master_bus/data_rx_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <i2c_master_bus/data_rx_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <i2c_master_bus/data_rx_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <i2c_master_bus/data_rx_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <i2c_master_bus/data_rx_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <i2c_master_bus/data_rx_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <i2c_master_bus/data_rx_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <i2c_master_bus/data_rx_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <i2c_master_bus/ack_error> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <i2c_master_bus/busy> of sequential type is unconnected in block <main>.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: busy_cnt<0>.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: busy_cnt<2>.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: busy_cnt<1>.

Optimizing unit <main> ...
WARNING:Xst:1710 - FF/Latch <i2c_master_bus/data_tx_7> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_6> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_5> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_4> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_3> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_2> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_7> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_6> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_5> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_4> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_3> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_1> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_master_bus/data_tx_7> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_6> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_5> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_4> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_3> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_2> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_7> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_6> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_5> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_4> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_3> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_1> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_master_bus/data_tx_7> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_6> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_5> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_4> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_3> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_2> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_7> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_6> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_5> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_4> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_3> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_1> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_master_bus/data_tx_7> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_6> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_5> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_4> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_3> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_2> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_7> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_6> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_5> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_4> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_3> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_1> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <int_drukknop> ...
WARNING:Xst:2677 - Node <touch_sensor/release> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <touch_sensor/press> of sequential type is unconnected in block <main>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 85
 Flip-Flops                                            : 85

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 35

Cell Usage :
# BELS                             : 369
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 61
#      LUT2                        : 19
#      LUT2_L                      : 2
#      LUT3                        : 22
#      LUT4                        : 78
#      LUT4_D                      : 3
#      LUT4_L                      : 3
#      MUXCY                       : 107
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 60
# FlipFlops/Latches                : 88
#      FDC                         : 13
#      FDCE                        : 10
#      FDE                         : 9
#      FDPE                        : 5
#      FDRE                        : 48
#      LD                          : 2
#      LD_1                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 3
#      IOBUF                       : 1
#      OBUF                        : 6
#      OBUFT                       : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-5 

 Number of Slices:                      103  out of   8672     1%  
 Number of Slice Flip Flops:             88  out of  17344     0%  
 Number of 4 input LUTs:                198  out of  17344     1%  
 Number of IOs:                          35
 Number of bonded IOBs:                  12  out of    250     4%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------+------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)  | Load  |
-----------------------------------------------+------------------------+-------+
clk                                            | BUFGP                  | 85    |
i2c_ena_not0001(i2c_ena_not00011:O)            | NONE(*)(i2c_ena)       | 1     |
busy_cnt<2>(busy_cnt_mux0001<2>1:O)            | NONE(*)(i2c_rw)        | 1     |
i2c_data_wr_not0001(i2c_data_wr_mux0000<0>11:O)| NONE(*)(i2c_data_wr_1) | 1     |
-----------------------------------------------+------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
clr                                | IBUF                   | 28    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.639ns (Maximum Frequency: 115.760MHz)
   Minimum input arrival time before clock: 4.688ns
   Maximum output required time after clock: 5.323ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.639ns (frequency: 115.760MHz)
  Total number of paths / destination ports: 4183 / 174
-------------------------------------------------------------------------
Delay:               8.639ns (Levels of Logic = 11)
  Source:            i2c_master_bus/count_7 (FF)
  Destination:       i2c_master_bus/stretch (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: i2c_master_bus/count_7 to i2c_master_bus/stretch
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.651  i2c_master_bus/count_7 (i2c_master_bus/count_7)
     LUT4:I0->O            1   0.612   0.387  i2c_master_bus/count_cmp_eq000046_SW0 (N54)
     LUT4_D:I2->O         37   0.612   1.077  i2c_master_bus/count_cmp_eq000046 (i2c_master_bus/count_cmp_eq0000)
     LUT4:I3->O            4   0.612   0.568  i2c_master_bus/count_mux0000<2>1 (i2c_master_bus/count_mux0000<2>)
     LUT4:I1->O            1   0.612   0.000  i2c_master_bus/Mcompar_stretch_cmp_le0000_lut<0> (i2c_master_bus/Mcompar_stretch_cmp_le0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  i2c_master_bus/Mcompar_stretch_cmp_le0000_cy<0> (i2c_master_bus/Mcompar_stretch_cmp_le0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  i2c_master_bus/Mcompar_stretch_cmp_le0000_cy<1> (i2c_master_bus/Mcompar_stretch_cmp_le0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  i2c_master_bus/Mcompar_stretch_cmp_le0000_cy<2> (i2c_master_bus/Mcompar_stretch_cmp_le0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  i2c_master_bus/Mcompar_stretch_cmp_le0000_cy<3> (i2c_master_bus/Mcompar_stretch_cmp_le0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  i2c_master_bus/Mcompar_stretch_cmp_le0000_cy<4> (i2c_master_bus/Mcompar_stretch_cmp_le0000_cy<4>)
     MUXCY:CI->O           2   0.400   0.532  i2c_master_bus/Mcompar_stretch_cmp_le0000_cy<5> (i2c_master_bus/stretch_cmp_le0000)
     LUT2:I0->O            1   0.612   0.357  i2c_master_bus/stretch_and00001 (i2c_master_bus/stretch_and0000)
     FDCE:CE                   0.483          i2c_master_bus/stretch
    ----------------------------------------
    Total                      8.639ns (5.066ns logic, 3.572ns route)
                                       (58.6% logic, 41.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 156 / 106
-------------------------------------------------------------------------
Offset:              4.688ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       counter_0 (FF)
  Destination Clock: clk rising

  Data Path: clr to counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.106   1.104  clr_IBUF (clr_IBUF)
     LUT3:I2->O           25   0.612   1.071  counter_and00001 (counter_and0000)
     FDRE:R                    0.795          counter_0
    ----------------------------------------
    Total                      4.688ns (2.513ns logic, 2.175ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i2c_ena_not0001'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              4.475ns (Levels of Logic = 3)
  Source:            clr (PAD)
  Destination:       i2c_ena (LATCH)
  Destination Clock: i2c_ena_not0001 falling

  Data Path: clr to i2c_ena
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.106   1.226  clr_IBUF (clr_IBUF)
     LUT2:I0->O            4   0.612   0.651  busy_cnt_mux0001<1>1 (busy_cnt<1>)
     LUT3:I0->O            1   0.612   0.000  i2c_ena_mux00001 (i2c_ena_mux0000)
     LD:D                      0.268          i2c_ena
    ----------------------------------------
    Total                      4.475ns (2.598ns logic, 1.877ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'busy_cnt<2>'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.545ns (Levels of Logic = 3)
  Source:            clr (PAD)
  Destination:       i2c_rw (LATCH)
  Destination Clock: busy_cnt<2> rising

  Data Path: clr to i2c_rw
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.106   1.226  clr_IBUF (clr_IBUF)
     LUT2:I0->O            6   0.612   0.721  busy_cnt_mux0001<2>1 (busy_cnt<2>)
     LUT2:I0->O            1   0.612   0.000  i2c_rw_mux00001 (i2c_rw_mux0000)
     LD_1:D                    0.268          i2c_rw
    ----------------------------------------
    Total                      4.545ns (2.598ns logic, 1.947ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i2c_data_wr_not0001'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              4.545ns (Levels of Logic = 3)
  Source:            clr (PAD)
  Destination:       i2c_data_wr_1 (LATCH)
  Destination Clock: i2c_data_wr_not0001 falling

  Data Path: clr to i2c_data_wr_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.106   1.226  clr_IBUF (clr_IBUF)
     LUT2:I0->O            6   0.612   0.721  busy_cnt_mux0001<2>1 (busy_cnt<2>)
     LUT3:I0->O            1   0.612   0.000  i2c_data_wr_mux0000<0>1 (i2c_data_wr_mux0000<0>)
     LD:D                      0.268          i2c_data_wr_1
    ----------------------------------------
    Total                      4.545ns (2.598ns logic, 1.947ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              5.323ns (Levels of Logic = 2)
  Source:            i2c_master_bus/state_FSM_FFd8 (FF)
  Destination:       A<1> (PAD)
  Source Clock:      clk rising

  Data Path: i2c_master_bus/state_FSM_FFd8 to A<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.514   0.671  i2c_master_bus/state_FSM_FFd8 (i2c_master_bus/state_FSM_FFd8)
     LUT4:I1->O            1   0.612   0.357  i2c_master_bus/sda_ena_n1 (i2c_master_bus/sda_ena_n)
     OBUFT:T->O                3.169          A_1_OBUFT (A<1>)
    ----------------------------------------
    Total                      5.323ns (4.295ns logic, 1.028ns route)
                                       (80.7% logic, 19.3% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.73 secs
 
--> 

Total memory usage is 302360 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  116 (   0 filtered)
Number of infos    :    9 (   0 filtered)

