// Seed: 1317381622
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    input wor id_2,
    output tri id_3,
    input supply1 id_4,
    input wire id_5,
    input tri1 id_6,
    input tri id_7,
    output logic id_8,
    input tri0 id_9,
    output uwire id_10,
    output uwire id_11,
    input supply0 id_12
);
  wire id_14;
  always @(posedge (-1) or negedge -1) id_8 <= id_2;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14
  );
endmodule
