Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 931c3fb21fd54243905fbb0911158e6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ADS_SPI_tb_behav xil_defaultlib.ADS_SPI_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.SPI_Controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.ADS [ads_default]
Compiling architecture behavioral of entity xil_defaultlib.ADS_SPI [ads_spi_default]
Compiling architecture behavioral of entity xil_defaultlib.ads_spi_tb
Built simulation snapshot ADS_SPI_tb_behav
