

================================================================
== Vitis HLS Report for 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2'
================================================================
* Date:           Thu Feb 13 17:37:56 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.059 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1_VITIS_LOOP_19_2  |        ?|        ?|         4|          2|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1"   --->   Operation 7 'alloca' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln17"   --->   Operation 9 'read' 'sext_ln17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul_ln496_read = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %mul_ln496"   --->   Operation 10 'read' 'mul_ln496_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln17_cast = sext i32 %sext_ln17_read"   --->   Operation 11 'sext' 'sext_ln17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i96 0, i96 %indvar_flatten"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 1, i64 %i_5"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.31>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i96 %indvar_flatten" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:17]   --->   Operation 15 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.16ns)   --->   "%icmp_ln17 = icmp_eq  i96 %indvar_flatten_load, i96 %mul_ln496_read" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:17]   --->   Operation 17 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.16> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.31ns)   --->   "%add_ln17 = add i96 %indvar_flatten_load, i96 1" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:17]   --->   Operation 18 'add' 'add_ln17' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc13.i.loopexit, void %_Z4sortP22overlapEnlargementPairi.exit.loopexit.exitStub" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:17]   --->   Operation 19 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_5_load = load i64 %i_5" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19]   --->   Operation 20 'load' 'i_5_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.06ns)   --->   "%icmp_ln19 = icmp_eq  i64 %i_5_load, i64 %sext_ln17_cast" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19]   --->   Operation 21 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln17)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.94>
ST_3 : Operation 22 [1/1] (0.41ns)   --->   "%select_ln17 = select i1 %icmp_ln19, i64 1, i64 %i_5_load" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:17]   --->   Operation 22 'select' 'select_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty = trunc i64 %select_ln17" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:17]   --->   Operation 23 'trunc' 'empty' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%xp_overlapEnlargement = getelementptr i32 %OverlapEnlargementArray_overlapEnlargement, i64 0, i64 %select_ln17" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:21]   --->   Operation 24 'getelementptr' 'xp_overlapEnlargement' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (0.60ns)   --->   "%a_overlapEnlargement = load i7 %xp_overlapEnlargement" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:21]   --->   Operation 25 'load' 'a_overlapEnlargement' <Predicate = (!icmp_ln17)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 26 [1/1] (0.70ns)   --->   "%add_ln21 = add i7 %empty, i7 127" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:21]   --->   Operation 26 'add' 'add_ln21' <Predicate = (!icmp_ln17)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i7 %add_ln21" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:21]   --->   Operation 27 'zext' 'zext_ln21' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%b_index = getelementptr i32 %OverlapEnlargementArray_index, i64 0, i64 %zext_ln21" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:21]   --->   Operation 28 'getelementptr' 'b_index' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%yp_overlapEnlargement = getelementptr i32 %OverlapEnlargementArray_overlapEnlargement, i64 0, i64 %zext_ln21" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:21]   --->   Operation 29 'getelementptr' 'yp_overlapEnlargement' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (0.60ns)   --->   "%b_overlapEnlargement = load i7 %yp_overlapEnlargement" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:21]   --->   Operation 30 'load' 'b_overlapEnlargement' <Predicate = (!icmp_ln17)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 31 [1/1] (1.14ns)   --->   "%add_ln19 = add i64 %select_ln17, i64 1" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19]   --->   Operation 31 'add' 'add_ln19' <Predicate = (!icmp_ln17)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln19 = store i96 %add_ln17, i96 %indvar_flatten" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19]   --->   Operation 32 'store' 'store_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.38>
ST_3 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln19 = store i64 %add_ln19, i64 %i_5" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19]   --->   Operation 33 'store' 'store_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.38>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.body4.i" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19]   --->   Operation 34 'br' 'br_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.05>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_17_1_VITIS_LOOP_19_2_str"   --->   Operation 35 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 36 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19]   --->   Operation 37 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%a_index = getelementptr i32 %OverlapEnlargementArray_index, i64 0, i64 %select_ln17" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:21]   --->   Operation 38 'getelementptr' 'a_index' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/2] (0.60ns)   --->   "%a_overlapEnlargement = load i7 %xp_overlapEnlargement" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:21]   --->   Operation 39 'load' 'a_overlapEnlargement' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 40 [1/2] (0.60ns)   --->   "%b_overlapEnlargement = load i7 %yp_overlapEnlargement" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:21]   --->   Operation 40 'load' 'b_overlapEnlargement' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 41 [1/1] (0.85ns)   --->   "%icmp_ln5 = icmp_slt  i32 %a_overlapEnlargement, i32 %b_overlapEnlargement" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:5]   --->   Operation 41 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln5, void %for.inc.i887, void %if.then.i885" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:21]   --->   Operation 42 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (0.60ns)   --->   "%xp_index_load = load i7 %a_index" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:12]   --->   Operation 43 'load' 'xp_index_load' <Predicate = (icmp_ln5)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 44 [2/2] (0.60ns)   --->   "%yp_index_load = load i7 %b_index" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:11]   --->   Operation 44 'load' 'yp_index_load' <Predicate = (icmp_ln5)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 45 [1/1] (0.60ns)   --->   "%store_ln11 = store i32 %b_overlapEnlargement, i7 %xp_overlapEnlargement" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:11]   --->   Operation 45 'store' 'store_ln11' <Predicate = (icmp_ln5)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 46 [1/1] (0.60ns)   --->   "%store_ln12 = store i32 %a_overlapEnlargement, i7 %yp_overlapEnlargement" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:12]   --->   Operation 46 'store' 'store_ln12' <Predicate = (icmp_ln5)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 47 [1/2] (0.60ns)   --->   "%xp_index_load = load i7 %a_index" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:12]   --->   Operation 47 'load' 'xp_index_load' <Predicate = (icmp_ln5)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 48 [1/2] (0.60ns)   --->   "%yp_index_load = load i7 %b_index" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:11]   --->   Operation 48 'load' 'yp_index_load' <Predicate = (icmp_ln5)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 49 [1/1] (0.60ns)   --->   "%store_ln11 = store i32 %yp_index_load, i7 %a_index" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:11]   --->   Operation 49 'store' 'store_ln11' <Predicate = (icmp_ln5)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 50 [1/1] (0.60ns)   --->   "%store_ln12 = store i32 %xp_index_load, i7 %b_index" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:12]   --->   Operation 50 'store' 'store_ln12' <Predicate = (icmp_ln5)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc.i887" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:24]   --->   Operation 51 'br' 'br_ln24' <Predicate = (icmp_ln5)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [6]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [10]  (0.387 ns)

 <State 2>: 1.32ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load', /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:17) on local variable 'indvar_flatten' [14]  (0 ns)
	'add' operation ('add_ln17', /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:17) [17]  (1.32 ns)

 <State 3>: 1.95ns
The critical path consists of the following:
	'select' operation ('select_ln17', /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:17) [23]  (0.411 ns)
	'add' operation ('add_ln19', /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19) [46]  (1.15 ns)
	'store' operation ('store_ln19', /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19) of variable 'add_ln19', /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19 on local variable 'i' [48]  (0.387 ns)

 <State 4>: 2.06ns
The critical path consists of the following:
	'load' operation ('a.overlapEnlargement', /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:21) on array 'OverlapEnlargementArray_overlapEnlargement' [29]  (0.6 ns)
	'icmp' operation ('icmp_ln5', /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:5) [35]  (0.859 ns)
	blocking operation 0.6 ns on control path)

 <State 5>: 1.2ns
The critical path consists of the following:
	'load' operation ('yp_index_load', /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:11) on array 'OverlapEnlargementArray_index' [39]  (0.6 ns)
	'store' operation ('store_ln11', /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:11) of variable 'yp_index_load', /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:11 on array 'OverlapEnlargementArray_index' [40]  (0.6 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
