#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024b9361ba20 .scope module, "stack_tb" "stack_tb" 2 4;
 .timescale -9 -9;
v0000024b93610ff0_0 .var "clk", 0 0;
v0000024b93611090_0 .var "data_in", 31 0;
v0000024b93611d60_0 .net "data_out", 31 0, v0000024b935e30d0_0;  1 drivers
v0000024b93611360_0 .net "empty", 0 0, v0000024b932fbed0_0;  1 drivers
v0000024b93611400_0 .net "full", 0 0, v0000024b9361bd40_0;  1 drivers
v0000024b93611680_0 .var "pop", 0 0;
v0000024b93611720_0 .var "push", 0 0;
v0000024b93611180_0 .var "reset", 0 0;
S_0000024b9361bbb0 .scope module, "uut" "stack" 2 15, 3 1 0, S_0000024b9361ba20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0000024b935e2eb0 .param/l "DEPTH" 0 3 2, +C4<00000000000000000000000000001010>;
P_0000024b935e2ee8 .param/l "WIDTH_DATA" 0 3 2, +C4<00000000000000000000000000100000>;
v0000024b935e2d60_0 .net "clk", 0 0, v0000024b93610ff0_0;  1 drivers
v0000024b935e2b90_0 .net "data_in", 31 0, v0000024b93611090_0;  1 drivers
v0000024b935e30d0_0 .var "data_out", 31 0;
v0000024b932fbed0_0 .var "empty", 0 0;
v0000024b9361bd40_0 .var "full", 0 0;
v0000024b9361bde0_0 .net "pop", 0 0, v0000024b93611680_0;  1 drivers
v0000024b93610cd0_0 .net "push", 0 0, v0000024b93611720_0;  1 drivers
v0000024b93610d70_0 .net "reset", 0 0, v0000024b93611180_0;  1 drivers
v0000024b93610e10 .array "stack", 0 9, 31 0;
v0000024b93610eb0_0 .var "topPositionStack", 9 0;
v0000024b93610f50_0 .var "topPositionStack_next", 9 0;
E_0000024b936095a0 .event posedge, v0000024b935e2d60_0;
E_0000024b93609960/0 .event anyedge, v0000024b93610cd0_0, v0000024b9361bd40_0, v0000024b93610eb0_0, v0000024b9361bde0_0;
E_0000024b93609960/1 .event anyedge, v0000024b932fbed0_0;
E_0000024b93609960 .event/or E_0000024b93609960/0, E_0000024b93609960/1;
E_0000024b93609560 .event negedge, v0000024b935e2d60_0;
E_0000024b936095e0 .event anyedge, v0000024b93610eb0_0;
    .scope S_0000024b9361bbb0;
T_0 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0000024b93610eb0_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0000024b93610f50_0, 0, 10;
    %end;
    .thread T_0;
    .scope S_0000024b9361bbb0;
T_1 ;
    %wait E_0000024b936095e0;
    %load/vec4 v0000024b93610eb0_0;
    %pushi/vec4 1023, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000024b9361bd40_0, 0, 1;
    %load/vec4 v0000024b93610eb0_0;
    %pushi/vec4 0, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000024b932fbed0_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000024b9361bbb0;
T_2 ;
    %wait E_0000024b93609560;
    %vpi_call 3 26 "$display", "CLK - %d \011 - STACK - data_out: %d", v0000024b935e2d60_0, v0000024b935e30d0_0 {0 0 0};
    %load/vec4 v0000024b93610d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000024b93610eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024b9361bd40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024b932fbed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024b935e30d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000024b93610cd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000024b9361bd40_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %vpi_call 3 35 "$display", "Pushing %d", v0000024b935e2b90_0 {0 0 0};
    %load/vec4 v0000024b935e2b90_0;
    %ix/getv 3, v0000024b93610eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024b93610e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024b935e30d0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000024b9361bde0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %load/vec4 v0000024b932fbed0_0;
    %nor/r;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000024b93610eb0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000024b93610e10, 4;
    %vpi_call 3 40 "$display", "Popping %d", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0000024b93610eb0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000024b93610e10, 4;
    %assign/vec4 v0000024b935e30d0_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024b935e30d0_0, 0;
T_2.6 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000024b9361bbb0;
T_3 ;
    %wait E_0000024b93609960;
    %load/vec4 v0000024b93610cd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0000024b9361bd40_0;
    %nor/r;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000024b93610eb0_0;
    %addi 1, 0, 10;
    %store/vec4 v0000024b93610f50_0, 0, 10;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000024b9361bde0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.5, 9;
    %load/vec4 v0000024b932fbed0_0;
    %nor/r;
    %and;
T_3.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.3, 8;
    %load/vec4 v0000024b93610eb0_0;
    %subi 1, 0, 10;
    %store/vec4 v0000024b93610f50_0, 0, 10;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0000024b93610eb0_0;
    %store/vec4 v0000024b93610f50_0, 0, 10;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000024b9361bbb0;
T_4 ;
    %wait E_0000024b936095a0;
    %load/vec4 v0000024b93610d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000024b93610f50_0;
    %assign/vec4 v0000024b93610eb0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024b9361ba20;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0000024b93610ff0_0;
    %inv;
    %store/vec4 v0000024b93610ff0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000024b9361ba20;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b93610ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b93611180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b93611720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b93611680_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024b93611090_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b93611180_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024b93611720_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000024b93611090_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000024b93611090_0;
    %cmpi/u 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %delay 10, 0;
    %load/vec4 v0000024b93611400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %vpi_call 2 48 "$display", "Stack is full!" {0 0 0};
T_6.2 ;
    %load/vec4 v0000024b93611090_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024b93611090_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b93611720_0, 0, 1;
    %vpi_call 2 52 "$display", "\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024b93611680_0, 0, 1;
T_6.4 ;
    %load/vec4 v0000024b93611360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_6.5, 8;
    %delay 10, 0;
    %load/vec4 v0000024b93611360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %vpi_call 2 59 "$display", "Stack is empty!" {0 0 0};
T_6.6 ;
    %jmp T_6.4;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b93611680_0, 0, 1;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "stack_tb.v";
    "./stack.v";
