# ğŸ” Welcome to the Sequence Generator Design (Day-9 Folder)!
> **I'm the README.md file of this folder, here to guide you step-by-step!** ğŸš€  
This folder focuses on building a **3-bit Binary Sequence Generator** using flip-flops and decodersâ€”all simulated in **Logisim**.

---

## ğŸ§  What I Learned in the Day-9 Folder

In this experiment, the key focus was on designing a **custom sequence generator** using a **3-bit binary counter** and a **3x8 decoder**.  
This design helped bridge the understanding between simple counters and **controlled output logic systems**.

---

## ğŸ§ª Technical Highlights

### ğŸ”¢ Core Circuit Components

- ğŸ§® **3-bit Binary Counter**
  - Built using **T Flip-Flops** designed in **Master-Slave architecture**
  - Ensures **race-around conditions** are eliminated
  - Clocked using a **Negative Edge Trigger**

- ğŸ§© **3x8 Decoder**
  - Converts 3-bit binary counter outputs to one-hot encoded signals
  - Integral for generating specific **custom sequences**

- ğŸ¯ **Sequence Generator**
  - Utilizes decoder outputs to **activate user-defined output patterns**
  - Core logic to represent **state-dependent digital systems**

---

## âš ï¸ Key Signal Practices Followed

- **Active-Low Clear (`CLRÌ…`)**:  
  âœ”ï¸ Offers higher **noise immunity**  
  âœ”ï¸ Matches real-world digital IC behavior

- **Negative-Edge Triggered Clock**:  
  âœ”ï¸ Avoids glitches due to signal rise-time instability  
  âœ”ï¸ Ensures proper timing with synchronous logic  
  âœ”ï¸ Common industry standard in modern digital systems

> ğŸ’¡ These choices simulate real-world **hardware logic behavior** accurately and enhance circuit reliability.

---

## ğŸ“ Folder Structure

This folder contains:

- ğŸ” `Sequence Generator.circ`  
  > The main Logisim simulation file that includes:
  > - âœ… Master-Slave T Flip-Flop design  
  > - âœ… 3-bit Binary Counter  
  > - âœ… 3x8 Decoder  
  > - âœ… Final Sequence Generator Circuit

There are **no extra screenshots**, as everything is fully embedded and viewable in the `.circ` simulation.

---

## ğŸ§ª Simulation Instructions

> Open `Sequence Generator.circ` in **Logisim**.

Hereâ€™s what youâ€™ll explore:
- The **binary counterâ€™s progression**
- The **decoder activating** respective output lines
- The **final sequence generator** output changing with each clock pulse

> ğŸ’¡ Try modifying the output logic on the decoder to experiment with different sequence patterns.

---

## ğŸ¯ **Final Takeaway**

Through this experiment, I understood:
âœ”ï¸ How to construct **binary sequence generators** using counters and decoders  
âœ”ï¸ The practical importance of **edge-triggering** and **active-low signals**  
âœ”ï¸ How to implement **finite state patterns** from simple flip-flop-based counters  
âœ”ï¸ Real-time insights into **synchronous sequence logic**

---

