// Seed: 3856083751
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic module_0 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout reg id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_7,
      id_7,
      id_2,
      id_8
  );
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(posedge id_2, posedge id_5) begin : LABEL_0
    id_11 <= -1;
  end
endmodule
