#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 12 13:29:14 2022
# Process ID: 2820
# Current directory: C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4876 C:\Users\Katel\OneDrive\Documents\GitHub\COMP3211-project\pipelined_processor_updated\pipelined_processor_updated.xpr
# Log file: C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/vivado.log
# Journal file: C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated'
INFO: [Project 1-313] Project file moved from 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/pipelined_processor_updated' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.gen/sources_1', nor could it be found using path 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.gen/sources_1'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL_lab02_behav.wcfg', nor could it be found using path 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL_lab02_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 1019.527 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Apr 12 13:31:44 2022] Launched synth_1...
Run output will be captured here: C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Single_cycle_core_TB_VHDL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Single_cycle_core_TB_VHDL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/adder_16b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_16b'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/adder_4b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_4b'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/data_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'data_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/ex_mem_pipeline_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ex_mem_pipeline_stage'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/forwarding_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'forwarding_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/id_ex_pipeline_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'id_ex_pipeline_stage'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/if_id_pipeline_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'if_id_pipeline_stage'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/load_byte_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'load_byte_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mem_wb_pipeline_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mem_wb_pipeline_stage'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/mux_2to1_16b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_2to1_16b'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/mux_2to1_1b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_2to1_1b'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/mux_2to1_4b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_2to1_4b'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_4to1_16b'
INFO: [VRFC 10-3107] analyzing entity 'mux_4to1_1b'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_16b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_4to1_16b'
WARNING: [VRFC 10-3607] overwriting existing primary unit 'mux_4to1_16b' [C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_16b.vhd:34]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_data_to_mem_to_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_data_to_mem_to_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/pipeline_2bit_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline_2bit_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/pipeline_4bit_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline_4bit_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/pipeline_bit_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline_bit_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/pipeline_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'program_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/rotate_right_shifter_16b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rotate_right_shifter_16b'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/sign_extend_4to16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sign_extend_4to16'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/sign_extend_8to16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sign_extend_8to16'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'single_cycle_core'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/slt_result.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'slt_result_calc'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core_TB_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Single_cycle_core_TB_VHDL'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1019.527 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Single_cycle_core_TB_VHDL_behav xil_defaultlib.Single_cycle_core_TB_VHDL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Single_cycle_core_TB_VHDL_behav xil_defaultlib.Single_cycle_core_TB_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_4b [adder_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_4to16 [sign_extend_4to16_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioural of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_16b [mux_2to1_16b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_16b [mux_4to1_16b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_16b [adder_16b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_16b [rotate_right_shifter_16b_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_8to16 [sign_extend_8to16_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behave of entity xil_defaultlib.single_cycle_core_tb_vhdl
Built simulation snapshot Single_cycle_core_TB_VHDL_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim/xsim.dir/Single_cycle_core_TB_VHDL_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim/xsim.dir/Single_cycle_core_TB_VHDL_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Apr 12 13:33:53 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 116.535 ; gain = 17.695
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 12 13:33:53 2022...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1019.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL_lab02_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL_lab02_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Single_cycle_core_TB_VHDL_behav -key {Behavioral:sim_1:Functional:Single_cycle_core_TB_VHDL} -tclbatch {Single_cycle_core_TB_VHDL.tcl} -view {C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1019.527 ; gain = 0.000
source Single_cycle_core_TB_VHDL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1019.527 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Single_cycle_core_TB_VHDL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 1019.527 ; gain = 0.000
close [ open C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/hazard_detection_unit.vhd w ]
add_files C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/hazard_detection_unit.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_ctr_unit.vhd w ]
add_files C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_ctr_unit.vhd
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Apr 12 17:23:22 2022] Launched synth_1...
Run output will be captured here: C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1019.527 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Single_cycle_core_TB_VHDL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Single_cycle_core_TB_VHDL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/id_ex_pipeline_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'id_ex_pipeline_stage'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'single_cycle_core'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Single_cycle_core_TB_VHDL_behav xil_defaultlib.Single_cycle_core_TB_VHDL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Single_cycle_core_TB_VHDL_behav xil_defaultlib.Single_cycle_core_TB_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3353] formal port 'mem_read_in' has no actual or default value [C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/id_ex_pipeline_stage.vhd:53]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit single_cycle_core_tb_vhdl in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1019.527 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Apr 12 17:27:35 2022] Launched synth_1...
Run output will be captured here: C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Single_cycle_core_TB_VHDL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Single_cycle_core_TB_VHDL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'single_cycle_core'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Single_cycle_core_TB_VHDL_behav xil_defaultlib.Single_cycle_core_TB_VHDL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Single_cycle_core_TB_VHDL_behav xil_defaultlib.Single_cycle_core_TB_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_4b [adder_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_4to16 [sign_extend_4to16_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioural of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_16b [mux_2to1_16b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_16b [mux_4to1_16b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_16b [adder_16b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_16b [rotate_right_shifter_16b_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_8to16 [sign_extend_8to16_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behave of entity xil_defaultlib.single_cycle_core_tb_vhdl
Built simulation snapshot Single_cycle_core_TB_VHDL_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1019.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL_lab02_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL_lab02_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Single_cycle_core_TB_VHDL_behav -key {Behavioral:sim_1:Functional:Single_cycle_core_TB_VHDL} -tclbatch {Single_cycle_core_TB_VHDL.tcl} -view {C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1019.527 ; gain = 0.000
source Single_cycle_core_TB_VHDL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1019.527 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Single_cycle_core_TB_VHDL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1019.527 ; gain = 0.000
save_wave_config {C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Apr 12 17:40:00 2022] Launched synth_1...
Run output will be captured here: C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Single_cycle_core_TB_VHDL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Single_cycle_core_TB_VHDL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/id_ex_pipeline_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'id_ex_pipeline_stage'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Single_cycle_core_TB_VHDL_behav xil_defaultlib.Single_cycle_core_TB_VHDL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Single_cycle_core_TB_VHDL_behav xil_defaultlib.Single_cycle_core_TB_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_4b [adder_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_4to16 [sign_extend_4to16_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioural of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_16b [mux_2to1_16b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_16b [mux_4to1_16b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_16b [adder_16b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_16b [rotate_right_shifter_16b_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_8to16 [sign_extend_8to16_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behave of entity xil_defaultlib.single_cycle_core_tb_vhdl
Built simulation snapshot Single_cycle_core_TB_VHDL_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1019.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL_lab02_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL_lab02_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Single_cycle_core_TB_VHDL_behav -key {Behavioral:sim_1:Functional:Single_cycle_core_TB_VHDL} -tclbatch {Single_cycle_core_TB_VHDL.tcl} -view {C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/Katel/OneDrive/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1019.527 ; gain = 0.000
source Single_cycle_core_TB_VHDL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1019.527 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Single_cycle_core_TB_VHDL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1019.527 ; gain = 0.000
