verilog work "D:/Sidney/ISTD stuff/50002/Mojo Stuff/The final project - 4 inputs/work/planAhead/The final project/The final project.srcs/sources_1/imports/verilog/pipeline_16.v"
verilog work "D:/Sidney/ISTD stuff/50002/Mojo Stuff/The final project - 4 inputs/work/planAhead/The final project/The final project.srcs/sources_1/imports/verilog/reset_conditioner_2.v"
verilog work "D:/Sidney/ISTD stuff/50002/Mojo Stuff/The final project - 4 inputs/work/planAhead/The final project/The final project.srcs/sources_1/imports/verilog/pn_gen_15.v"
verilog work "D:/Sidney/ISTD stuff/50002/Mojo Stuff/The final project - 4 inputs/work/planAhead/The final project/The final project.srcs/sources_1/imports/verilog/edge_detector_9.v"
verilog work "D:/Sidney/ISTD stuff/50002/Mojo Stuff/The final project - 4 inputs/work/planAhead/The final project/The final project.srcs/sources_1/imports/verilog/edge_detector_8.v"
verilog work "D:/Sidney/ISTD stuff/50002/Mojo Stuff/The final project - 4 inputs/work/planAhead/The final project/The final project.srcs/sources_1/imports/verilog/counter_14.v"
verilog work "D:/Sidney/ISTD stuff/50002/Mojo Stuff/The final project - 4 inputs/work/planAhead/The final project/The final project.srcs/sources_1/imports/verilog/button_conditioner_3.v"
verilog work "D:/Sidney/ISTD stuff/50002/Mojo Stuff/The final project - 4 inputs/work/planAhead/The final project/The final project.srcs/sources_1/imports/verilog/boolean_1.v"
verilog work "D:/Sidney/ISTD stuff/50002/Mojo Stuff/The final project - 4 inputs/work/planAhead/The final project/The final project.srcs/sources_1/imports/verilog/mojo_top_0.v"
