

================================================================
== Vivado HLS Report for 'shuffle_24_p'
================================================================
* Date:           Sat Dec 22 04:10:40 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_final_solution
* Solution:       final_solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.04|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  48481|  48481|  48481|  48481|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  48480|  48480|      1010|          -|          -|    48|    no    |
        | + Loop 1.1      |   1008|   1008|        56|          -|          -|    18|    no    |
        |  ++ Loop 1.1.1  |     54|     54|         3|          -|          -|    18|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / (!exitcond4)
	2  / (exitcond4)
4 --> 
	5  / (!exitcond & !tmp_1516)
	6  / (!exitcond & tmp_1516)
	3  / (exitcond)
5 --> 
	7  / true
6 --> 
	7  / true
7 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_8 (27)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:429
:0  br label %.loopexit


 <State 2>: 3.88ns
ST_2: co (29)  [1/1] 0.00ns
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_30, %.loopexit.loopexit ]

ST_2: tmp_1516 (30)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:429
.loopexit:1  %tmp_1516 = trunc i6 %co to i1

ST_2: tmp_s (31)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:429
.loopexit:2  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %co, i4 0)

ST_2: p_shl_cast (32)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:429
.loopexit:3  %p_shl_cast = zext i10 %tmp_s to i11

ST_2: tmp_510 (33)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:429
.loopexit:4  %tmp_510 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co, i1 false)

ST_2: p_shl1_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:432
.loopexit:5  %p_shl1_cast = zext i7 %tmp_510 to i11

ST_2: tmp_511 (35)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:432
.loopexit:6  %tmp_511 = add i11 %p_shl_cast, %p_shl1_cast

ST_2: exitcond5 (36)  [1/1] 3.88ns  loc: acceleartor_hls_final_solution/components.cpp:429
.loopexit:7  %exitcond5 = icmp eq i6 %co, -16

ST_2: empty (37)  [1/1] 0.00ns
.loopexit:8  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_2: co_30 (38)  [1/1] 2.31ns  loc: acceleartor_hls_final_solution/components.cpp:429
.loopexit:9  %co_30 = add i6 1, %co

ST_2: StgValue_19 (39)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:429
.loopexit:10  br i1 %exitcond5, label %5, label %.preheader6.preheader

ST_2: p_lshr_f_cast (41)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:432
.preheader6.preheader:0  %p_lshr_f_cast = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %co, i32 1, i32 5)

ST_2: tmp_512 (42)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:432
.preheader6.preheader:1  %tmp_512 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %p_lshr_f_cast, i4 0)

ST_2: p_shl2_cast (43)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:432
.preheader6.preheader:2  %p_shl2_cast = zext i9 %tmp_512 to i10

ST_2: tmp_513 (44)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:432
.preheader6.preheader:3  %tmp_513 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %p_lshr_f_cast, i1 false)

ST_2: p_shl3_cast (45)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:432
.preheader6.preheader:4  %p_shl3_cast = zext i6 %tmp_513 to i10

ST_2: tmp_514 (46)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:432
.preheader6.preheader:5  %tmp_514 = add i10 %p_shl3_cast, %p_shl2_cast

ST_2: StgValue_26 (47)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader6.preheader:6  br label %.preheader6

ST_2: StgValue_27 (155)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:437
:0  ret void


 <State 3>: 4.68ns
ST_3: h (49)  [1/1] 0.00ns
.preheader6:0  %h = phi i5 [ 0, %.preheader6.preheader ], [ %h_27, %.preheader6.loopexit ]

ST_3: h_cast2_cast3 (50)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:432
.preheader6:1  %h_cast2_cast3 = zext i5 %h to i11

ST_3: h_cast2_cast (51)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:432
.preheader6:2  %h_cast2_cast = zext i5 %h to i10

ST_3: tmp_515 (52)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:432
.preheader6:3  %tmp_515 = add i10 %h_cast2_cast, %tmp_514

ST_3: p_shl8_cast (53)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:432
.preheader6:4  %p_shl8_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_515, i4 0)

ST_3: tmp_1517 (54)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:432
.preheader6:5  %tmp_1517 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_515, i1 false)

ST_3: p_shl9_cast (55)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:432
.preheader6:6  %p_shl9_cast = zext i11 %tmp_1517 to i14

ST_3: tmp_516 (56)  [1/1] 2.34ns  loc: acceleartor_hls_final_solution/components.cpp:432
.preheader6:7  %tmp_516 = add i14 %p_shl8_cast, %p_shl9_cast

ST_3: tmp_517 (57)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:432
.preheader6:8  %tmp_517 = add i11 %h_cast2_cast3, %tmp_511

ST_3: p_shl6_cast (58)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:432
.preheader6:9  %p_shl6_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_517, i4 0)

ST_3: tmp_1518 (59)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:432
.preheader6:10  %tmp_1518 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_517, i1 false)

ST_3: p_shl7_cast (60)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:432
.preheader6:11  %p_shl7_cast = zext i12 %tmp_1518 to i15

ST_3: tmp_518 (61)  [1/1] 2.35ns  loc: acceleartor_hls_final_solution/components.cpp:432
.preheader6:12  %tmp_518 = add i15 %p_shl6_cast, %p_shl7_cast

ST_3: tmp_519 (62)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader6:13  %tmp_519 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %h, i4 0)

ST_3: p_shl4_cast (63)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader6:14  %p_shl4_cast = zext i9 %tmp_519 to i10

ST_3: tmp_520 (64)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader6:15  %tmp_520 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h, i1 false)

ST_3: p_shl5_cast (65)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader6:16  %p_shl5_cast = zext i6 %tmp_520 to i10

ST_3: tmp_521 (66)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader6:17  %tmp_521 = add i10 %p_shl4_cast, %p_shl5_cast

ST_3: exitcond4 (67)  [1/1] 3.31ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader6:18  %exitcond4 = icmp eq i5 %h, -14

ST_3: empty_348 (68)  [1/1] 0.00ns
.preheader6:19  %empty_348 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

ST_3: h_27 (69)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader6:20  %h_27 = add i5 %h, 1

ST_3: StgValue_49 (70)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader6:21  br i1 %exitcond4, label %.loopexit.loopexit, label %.preheader.preheader

ST_3: StgValue_50 (72)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:432
.preheader.preheader:0  br label %.preheader

ST_3: StgValue_51 (153)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 5.60ns
ST_4: w (74)  [1/1] 0.00ns
.preheader:0  %w = phi i5 [ %w_33, %4 ], [ 0, %.preheader.preheader ]

ST_4: w_cast1_cast5 (75)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:432
.preheader:1  %w_cast1_cast5 = zext i5 %w to i10

ST_4: w_cast1_cast6 (76)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:432
.preheader:2  %w_cast1_cast6 = zext i5 %w to i15

ST_4: w_cast1_cast (77)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:432
.preheader:3  %w_cast1_cast = zext i5 %w to i14

ST_4: tmp_522 (78)  [1/1] 2.34ns  loc: acceleartor_hls_final_solution/components.cpp:432
.preheader:4  %tmp_522 = add i14 %tmp_516, %w_cast1_cast

ST_4: tmp_1504_cast (79)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:432
.preheader:5  %tmp_1504_cast = zext i14 %tmp_522 to i32

ST_4: left_V_addr (80)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:432
.preheader:6  %left_V_addr = getelementptr [7776 x i8]* %left_V, i32 0, i32 %tmp_1504_cast

ST_4: tmp_523 (81)  [1/1] 2.35ns  loc: acceleartor_hls_final_solution/components.cpp:432
.preheader:7  %tmp_523 = add i15 %tmp_518, %w_cast1_cast6

ST_4: tmp_1505_cast (82)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:432
.preheader:8  %tmp_1505_cast = zext i15 %tmp_523 to i32

ST_4: output_V_addr (83)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:432
.preheader:9  %output_V_addr = getelementptr [15552 x i8]* %output_V, i32 0, i32 %tmp_1505_cast

ST_4: tmp_524 (84)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader:10  %tmp_524 = add i10 %tmp_521, %w_cast1_cast5

ST_4: tmp_1506_cast (85)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader:11  %tmp_1506_cast = zext i10 %tmp_524 to i32

ST_4: buffer1_1_24_16x16_p (86)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader:12  %buffer1_1_24_16x16_p = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_19, i32 0, i32 %tmp_1506_cast

ST_4: buffer1_1_24_16x16_p_238 (87)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader:13  %buffer1_1_24_16x16_p_238 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_9, i32 0, i32 %tmp_1506_cast

ST_4: buffer1_1_24_16x16_p_239 (88)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader:14  %buffer1_1_24_16x16_p_239 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_10, i32 0, i32 %tmp_1506_cast

ST_4: buffer1_1_24_16x16_p_240 (89)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader:15  %buffer1_1_24_16x16_p_240 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_6, i32 0, i32 %tmp_1506_cast

ST_4: buffer1_1_24_16x16_p_241 (90)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader:16  %buffer1_1_24_16x16_p_241 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_7, i32 0, i32 %tmp_1506_cast

ST_4: buffer1_1_24_16x16_p_242 (91)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader:17  %buffer1_1_24_16x16_p_242 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_11, i32 0, i32 %tmp_1506_cast

ST_4: buffer1_1_24_16x16_p_243 (92)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader:18  %buffer1_1_24_16x16_p_243 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_5, i32 0, i32 %tmp_1506_cast

ST_4: buffer1_1_24_16x16_p_244 (93)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader:19  %buffer1_1_24_16x16_p_244 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_21, i32 0, i32 %tmp_1506_cast

ST_4: buffer1_1_24_16x16_p_245 (94)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader:20  %buffer1_1_24_16x16_p_245 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_4, i32 0, i32 %tmp_1506_cast

ST_4: buffer1_1_24_16x16_p_246 (95)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader:21  %buffer1_1_24_16x16_p_246 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_8, i32 0, i32 %tmp_1506_cast

ST_4: buffer1_1_24_16x16_p_247 (96)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader:22  %buffer1_1_24_16x16_p_247 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_12, i32 0, i32 %tmp_1506_cast

ST_4: buffer1_1_24_16x16_p_248 (97)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader:23  %buffer1_1_24_16x16_p_248 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_13, i32 0, i32 %tmp_1506_cast

ST_4: buffer1_1_24_16x16_p_249 (98)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader:24  %buffer1_1_24_16x16_p_249 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_14, i32 0, i32 %tmp_1506_cast

ST_4: buffer1_1_24_16x16_p_250 (99)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader:25  %buffer1_1_24_16x16_p_250 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_15, i32 0, i32 %tmp_1506_cast

ST_4: buffer1_1_24_16x16_p_251 (100)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader:26  %buffer1_1_24_16x16_p_251 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_22, i32 0, i32 %tmp_1506_cast

ST_4: buffer1_1_24_16x16_p_252 (101)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader:27  %buffer1_1_24_16x16_p_252 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_23, i32 0, i32 %tmp_1506_cast

ST_4: buffer1_1_24_16x16_p_253 (102)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader:28  %buffer1_1_24_16x16_p_253 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_20, i32 0, i32 %tmp_1506_cast

ST_4: buffer1_1_24_16x16_p_254 (103)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader:29  %buffer1_1_24_16x16_p_254 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_17, i32 0, i32 %tmp_1506_cast

ST_4: buffer1_1_24_16x16_p_255 (104)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader:30  %buffer1_1_24_16x16_p_255 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p, i32 0, i32 %tmp_1506_cast

ST_4: buffer1_1_24_16x16_p_256 (105)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader:31  %buffer1_1_24_16x16_p_256 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_1, i32 0, i32 %tmp_1506_cast

ST_4: buffer1_1_24_16x16_p_257 (106)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader:32  %buffer1_1_24_16x16_p_257 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_2, i32 0, i32 %tmp_1506_cast

ST_4: buffer1_1_24_16x16_p_258 (107)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader:33  %buffer1_1_24_16x16_p_258 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_18, i32 0, i32 %tmp_1506_cast

ST_4: buffer1_1_24_16x16_p_259 (108)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader:34  %buffer1_1_24_16x16_p_259 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_16, i32 0, i32 %tmp_1506_cast

ST_4: buffer1_1_24_16x16_p_260 (109)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:430
.preheader:35  %buffer1_1_24_16x16_p_260 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_3, i32 0, i32 %tmp_1506_cast

ST_4: exitcond (110)  [1/1] 3.31ns  loc: acceleartor_hls_final_solution/components.cpp:431
.preheader:36  %exitcond = icmp eq i5 %w, -14

ST_4: empty_349 (111)  [1/1] 0.00ns
.preheader:37  %empty_349 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

ST_4: w_33 (112)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:431
.preheader:38  %w_33 = add i5 %w, 1

ST_4: StgValue_91 (113)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:431
.preheader:39  br i1 %exitcond, label %.preheader6.loopexit, label %1

ST_4: StgValue_92 (115)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:432
:0  br i1 %tmp_1516, label %3, label %2

ST_4: left_V_load (117)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:432
:0  %left_V_load = load i8* %left_V_addr, align 1

ST_4: buffer1_1_24_16x16_p_261 (120)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:0  %buffer1_1_24_16x16_p_261 = load i8* %buffer1_1_24_16x16_p_252, align 1

ST_4: buffer1_1_24_16x16_p_262 (121)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:1  %buffer1_1_24_16x16_p_262 = load i8* %buffer1_1_24_16x16_p_251, align 1

ST_4: buffer1_1_24_16x16_p_263 (122)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:2  %buffer1_1_24_16x16_p_263 = load i8* %buffer1_1_24_16x16_p_242, align 1

ST_4: buffer1_1_24_16x16_p_264 (123)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:3  %buffer1_1_24_16x16_p_264 = load i8* %buffer1_1_24_16x16_p_240, align 1

ST_4: buffer1_1_24_16x16_p_265 (124)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:4  %buffer1_1_24_16x16_p_265 = load i8* %buffer1_1_24_16x16_p_243, align 1

ST_4: buffer1_1_24_16x16_p_266 (125)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:5  %buffer1_1_24_16x16_p_266 = load i8* %buffer1_1_24_16x16_p_245, align 1

ST_4: buffer1_1_24_16x16_p_267 (126)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:6  %buffer1_1_24_16x16_p_267 = load i8* %buffer1_1_24_16x16_p_260, align 1

ST_4: buffer1_1_24_16x16_p_268 (127)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:7  %buffer1_1_24_16x16_p_268 = load i8* %buffer1_1_24_16x16_p_257, align 1

ST_4: buffer1_1_24_16x16_p_269 (128)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:8  %buffer1_1_24_16x16_p_269 = load i8* %buffer1_1_24_16x16_p_256, align 1

ST_4: buffer1_1_24_16x16_p_270 (129)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:9  %buffer1_1_24_16x16_p_270 = load i8* %buffer1_1_24_16x16_p_255, align 1

ST_4: buffer1_1_24_16x16_p_271 (130)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:10  %buffer1_1_24_16x16_p_271 = load i8* %buffer1_1_24_16x16_p_244, align 1

ST_4: buffer1_1_24_16x16_p_272 (131)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:11  %buffer1_1_24_16x16_p_272 = load i8* %buffer1_1_24_16x16_p_253, align 1

ST_4: buffer1_1_24_16x16_p_273 (132)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:12  %buffer1_1_24_16x16_p_273 = load i8* %buffer1_1_24_16x16_p, align 1

ST_4: buffer1_1_24_16x16_p_274 (133)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:13  %buffer1_1_24_16x16_p_274 = load i8* %buffer1_1_24_16x16_p_258, align 1

ST_4: buffer1_1_24_16x16_p_275 (134)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:14  %buffer1_1_24_16x16_p_275 = load i8* %buffer1_1_24_16x16_p_254, align 1

ST_4: buffer1_1_24_16x16_p_276 (135)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:15  %buffer1_1_24_16x16_p_276 = load i8* %buffer1_1_24_16x16_p_259, align 1

ST_4: buffer1_1_24_16x16_p_277 (136)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:16  %buffer1_1_24_16x16_p_277 = load i8* %buffer1_1_24_16x16_p_250, align 1

ST_4: buffer1_1_24_16x16_p_278 (137)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:17  %buffer1_1_24_16x16_p_278 = load i8* %buffer1_1_24_16x16_p_249, align 1

ST_4: buffer1_1_24_16x16_p_279 (138)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:18  %buffer1_1_24_16x16_p_279 = load i8* %buffer1_1_24_16x16_p_248, align 1

ST_4: buffer1_1_24_16x16_p_280 (139)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:19  %buffer1_1_24_16x16_p_280 = load i8* %buffer1_1_24_16x16_p_247, align 1

ST_4: buffer1_1_24_16x16_p_281 (140)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:20  %buffer1_1_24_16x16_p_281 = load i8* %buffer1_1_24_16x16_p_239, align 1

ST_4: buffer1_1_24_16x16_p_282 (141)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:21  %buffer1_1_24_16x16_p_282 = load i8* %buffer1_1_24_16x16_p_238, align 1

ST_4: buffer1_1_24_16x16_p_283 (142)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:22  %buffer1_1_24_16x16_p_283 = load i8* %buffer1_1_24_16x16_p_246, align 1

ST_4: buffer1_1_24_16x16_p_284 (143)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:23  %buffer1_1_24_16x16_p_284 = load i8* %buffer1_1_24_16x16_p_241, align 1

ST_4: StgValue_118 (151)  [1/1] 0.00ns
.preheader6.loopexit:0  br label %.preheader6


 <State 5>: 4.84ns
ST_5: left_V_load (117)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:432
:0  %left_V_load = load i8* %left_V_addr, align 1

ST_5: StgValue_120 (118)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:432
:1  br label %4


 <State 6>: 8.04ns
ST_6: buffer1_1_24_16x16_p_261 (120)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:0  %buffer1_1_24_16x16_p_261 = load i8* %buffer1_1_24_16x16_p_252, align 1

ST_6: buffer1_1_24_16x16_p_262 (121)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:1  %buffer1_1_24_16x16_p_262 = load i8* %buffer1_1_24_16x16_p_251, align 1

ST_6: buffer1_1_24_16x16_p_263 (122)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:2  %buffer1_1_24_16x16_p_263 = load i8* %buffer1_1_24_16x16_p_242, align 1

ST_6: buffer1_1_24_16x16_p_264 (123)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:3  %buffer1_1_24_16x16_p_264 = load i8* %buffer1_1_24_16x16_p_240, align 1

ST_6: buffer1_1_24_16x16_p_265 (124)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:4  %buffer1_1_24_16x16_p_265 = load i8* %buffer1_1_24_16x16_p_243, align 1

ST_6: buffer1_1_24_16x16_p_266 (125)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:5  %buffer1_1_24_16x16_p_266 = load i8* %buffer1_1_24_16x16_p_245, align 1

ST_6: buffer1_1_24_16x16_p_267 (126)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:6  %buffer1_1_24_16x16_p_267 = load i8* %buffer1_1_24_16x16_p_260, align 1

ST_6: buffer1_1_24_16x16_p_268 (127)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:7  %buffer1_1_24_16x16_p_268 = load i8* %buffer1_1_24_16x16_p_257, align 1

ST_6: buffer1_1_24_16x16_p_269 (128)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:8  %buffer1_1_24_16x16_p_269 = load i8* %buffer1_1_24_16x16_p_256, align 1

ST_6: buffer1_1_24_16x16_p_270 (129)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:9  %buffer1_1_24_16x16_p_270 = load i8* %buffer1_1_24_16x16_p_255, align 1

ST_6: buffer1_1_24_16x16_p_271 (130)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:10  %buffer1_1_24_16x16_p_271 = load i8* %buffer1_1_24_16x16_p_244, align 1

ST_6: buffer1_1_24_16x16_p_272 (131)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:11  %buffer1_1_24_16x16_p_272 = load i8* %buffer1_1_24_16x16_p_253, align 1

ST_6: buffer1_1_24_16x16_p_273 (132)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:12  %buffer1_1_24_16x16_p_273 = load i8* %buffer1_1_24_16x16_p, align 1

ST_6: buffer1_1_24_16x16_p_274 (133)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:13  %buffer1_1_24_16x16_p_274 = load i8* %buffer1_1_24_16x16_p_258, align 1

ST_6: buffer1_1_24_16x16_p_275 (134)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:14  %buffer1_1_24_16x16_p_275 = load i8* %buffer1_1_24_16x16_p_254, align 1

ST_6: buffer1_1_24_16x16_p_276 (135)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:15  %buffer1_1_24_16x16_p_276 = load i8* %buffer1_1_24_16x16_p_259, align 1

ST_6: buffer1_1_24_16x16_p_277 (136)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:16  %buffer1_1_24_16x16_p_277 = load i8* %buffer1_1_24_16x16_p_250, align 1

ST_6: buffer1_1_24_16x16_p_278 (137)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:17  %buffer1_1_24_16x16_p_278 = load i8* %buffer1_1_24_16x16_p_249, align 1

ST_6: buffer1_1_24_16x16_p_279 (138)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:18  %buffer1_1_24_16x16_p_279 = load i8* %buffer1_1_24_16x16_p_248, align 1

ST_6: buffer1_1_24_16x16_p_280 (139)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:19  %buffer1_1_24_16x16_p_280 = load i8* %buffer1_1_24_16x16_p_247, align 1

ST_6: buffer1_1_24_16x16_p_281 (140)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:20  %buffer1_1_24_16x16_p_281 = load i8* %buffer1_1_24_16x16_p_239, align 1

ST_6: buffer1_1_24_16x16_p_282 (141)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:21  %buffer1_1_24_16x16_p_282 = load i8* %buffer1_1_24_16x16_p_238, align 1

ST_6: buffer1_1_24_16x16_p_283 (142)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:22  %buffer1_1_24_16x16_p_283 = load i8* %buffer1_1_24_16x16_p_246, align 1

ST_6: buffer1_1_24_16x16_p_284 (143)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:430
:23  %buffer1_1_24_16x16_p_284 = load i8* %buffer1_1_24_16x16_p_241, align 1

ST_6: tmp (144)  [1/1] 3.20ns  loc: acceleartor_hls_final_solution/components.cpp:430
:24  %tmp = call i8 @_ssdm_op_Mux.ap_auto.24i8.i5(i8 %buffer1_1_24_16x16_p_261, i8 %buffer1_1_24_16x16_p_262, i8 %buffer1_1_24_16x16_p_263, i8 %buffer1_1_24_16x16_p_264, i8 %buffer1_1_24_16x16_p_265, i8 %buffer1_1_24_16x16_p_266, i8 %buffer1_1_24_16x16_p_267, i8 %buffer1_1_24_16x16_p_268, i8 %buffer1_1_24_16x16_p_269, i8 %buffer1_1_24_16x16_p_270, i8 %buffer1_1_24_16x16_p_271, i8 %buffer1_1_24_16x16_p_272, i8 %buffer1_1_24_16x16_p_273, i8 %buffer1_1_24_16x16_p_274, i8 %buffer1_1_24_16x16_p_275, i8 %buffer1_1_24_16x16_p_276, i8 %buffer1_1_24_16x16_p_277, i8 %buffer1_1_24_16x16_p_278, i8 %buffer1_1_24_16x16_p_279, i8 %buffer1_1_24_16x16_p_280, i8 %buffer1_1_24_16x16_p_281, i8 %buffer1_1_24_16x16_p_282, i8 %buffer1_1_24_16x16_p_283, i8 %buffer1_1_24_16x16_p_284, i5 %p_lshr_f_cast)

ST_6: StgValue_146 (145)  [1/1] 1.59ns
:25  br label %4


 <State 7>: 3.25ns
ST_7: storemerge (147)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:432
:0  %storemerge = phi i8 [ %left_V_load, %2 ], [ %tmp, %3 ]

ST_7: StgValue_148 (148)  [1/1] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:433
:1  store i8 %storemerge, i8* %output_V_addr, align 1

ST_7: StgValue_149 (149)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:431
:2  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', acceleartor_hls_final_solution/components.cpp:429) [29]  (1.59 ns)

 <State 2>: 3.88ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', acceleartor_hls_final_solution/components.cpp:429) [29]  (0 ns)
	'icmp' operation ('exitcond5', acceleartor_hls_final_solution/components.cpp:429) [36]  (3.88 ns)

 <State 3>: 4.68ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_final_solution/components.cpp:430) [49]  (0 ns)
	'add' operation ('tmp_517', acceleartor_hls_final_solution/components.cpp:432) [57]  (2.33 ns)
	'add' operation ('tmp_518', acceleartor_hls_final_solution/components.cpp:432) [61]  (2.35 ns)

 <State 4>: 5.6ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_final_solution/components.cpp:431) [74]  (0 ns)
	'add' operation ('tmp_522', acceleartor_hls_final_solution/components.cpp:432) [78]  (2.34 ns)
	'getelementptr' operation ('left_V_addr', acceleartor_hls_final_solution/components.cpp:432) [80]  (0 ns)
	'load' operation ('left_V_load', acceleartor_hls_final_solution/components.cpp:432) on array 'left_V' [117]  (3.25 ns)

 <State 5>: 4.84ns
The critical path consists of the following:
	'load' operation ('left_V_load', acceleartor_hls_final_solution/components.cpp:432) on array 'left_V' [117]  (3.25 ns)
	multiplexor before 'phi' operation ('storemerge', acceleartor_hls_final_solution/components.cpp:432) with incoming values : ('left_V_load', acceleartor_hls_final_solution/components.cpp:432) ('tmp', acceleartor_hls_final_solution/components.cpp:430) [147]  (1.59 ns)

 <State 6>: 8.04ns
The critical path consists of the following:
	'load' operation ('buffer1_1_24_16x16_p_261', acceleartor_hls_final_solution/components.cpp:430) on array 'buffer1_1_24_16x16_p_23' [120]  (3.25 ns)
	'mux' operation ('tmp', acceleartor_hls_final_solution/components.cpp:430) [144]  (3.2 ns)
	multiplexor before 'phi' operation ('storemerge', acceleartor_hls_final_solution/components.cpp:432) with incoming values : ('left_V_load', acceleartor_hls_final_solution/components.cpp:432) ('tmp', acceleartor_hls_final_solution/components.cpp:430) [147]  (1.59 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'phi' operation ('storemerge', acceleartor_hls_final_solution/components.cpp:432) with incoming values : ('left_V_load', acceleartor_hls_final_solution/components.cpp:432) ('tmp', acceleartor_hls_final_solution/components.cpp:430) [147]  (0 ns)
	'store' operation (acceleartor_hls_final_solution/components.cpp:433) of variable 'storemerge', acceleartor_hls_final_solution/components.cpp:432 on array 'output_V' [148]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
