#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x152e80de0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x152e7fff0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x152eb5250 .scope module, "bgezl_tb" "bgezl_tb" 4 1;
 .timescale 0 0;
v0x152edfa70_0 .net "active", 0 0, L_0x152ee8df0;  1 drivers
v0x152edfb20_0 .var "clk", 0 0;
v0x152edfc30_0 .var "clk_enable", 0 0;
v0x152edfcc0_0 .net "data_address", 31 0, v0x152edd850_0;  1 drivers
v0x152edfd50_0 .net "data_read", 0 0, L_0x152ee8550;  1 drivers
v0x152edfde0_0 .var "data_readdata", 31 0;
v0x152edfe70_0 .net "data_write", 0 0, L_0x152ee7f00;  1 drivers
v0x152edff00_0 .net "data_writedata", 31 0, v0x152ed64f0_0;  1 drivers
v0x152edffd0_0 .net "instr_address", 31 0, L_0x152ee8f20;  1 drivers
v0x152ee00e0_0 .var "instr_readdata", 31 0;
v0x152ee0170_0 .net "register_v0", 31 0, L_0x152ee6970;  1 drivers
v0x152ee0240_0 .var "reset", 0 0;
S_0x152e82cf0 .scope begin, "$unm_blk_3" "$unm_blk_3" 4 36, 4 36 0, S_0x152eb5250;
 .timescale 0 0;
v0x152ebf4d0_0 .var "b_imm", 17 0;
v0x152ed3100_0 .var "b_offset", 31 0;
v0x152ed31a0_0 .var "curr_addr", 31 0;
v0x152ed3250_0 .var "i", 4 0;
v0x152ed3300_0 .var "imm", 15 0;
v0x152ed33f0_0 .var "imm_instr", 31 0;
v0x152ed34a0_0 .var "link_addr", 31 0;
v0x152ed3550_0 .var "opcode", 5 0;
v0x152ed3600_0 .var "rs", 4 0;
v0x152ed3710_0 .var "rt", 4 0;
v0x152ed37c0_0 .var "test", 31 0;
E_0x152eb3470 .event posedge, v0x152ed6860_0;
S_0x152ed3870 .scope module, "dut" "mips_cpu_harvard" 4 254, 5 1 0, S_0x152eb5250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x152ee18e0 .functor OR 1, L_0x152ee1590, L_0x152ee17a0, C4<0>, C4<0>;
L_0x152ee19d0 .functor BUFZ 1, L_0x152ee1080, C4<0>, C4<0>, C4<0>;
L_0x152ee1d60 .functor BUFZ 1, L_0x152ee11a0, C4<0>, C4<0>, C4<0>;
L_0x152ee1eb0 .functor AND 1, L_0x152ee1080, L_0x152ee2000, C4<1>, C4<1>;
L_0x152ee21a0 .functor OR 1, L_0x152ee1eb0, L_0x152ee1f20, C4<0>, C4<0>;
L_0x152ee22e0 .functor OR 1, L_0x152ee21a0, L_0x152ee1c80, C4<0>, C4<0>;
L_0x152ee23d0 .functor OR 1, L_0x152ee22e0, L_0x152ee3670, C4<0>, C4<0>;
L_0x152ee24c0 .functor OR 1, L_0x152ee23d0, L_0x152ee3150, C4<0>, C4<0>;
L_0x152ee3010 .functor AND 1, L_0x152ee2b20, L_0x152ee2c40, C4<1>, C4<1>;
L_0x152ee3150 .functor OR 1, L_0x152ee28c0, L_0x152ee3010, C4<0>, C4<0>;
L_0x152ee3670 .functor AND 1, L_0x152ee2df0, L_0x152ee32e0, C4<1>, C4<1>;
L_0x152ee3bf0 .functor OR 1, L_0x152ee3510, L_0x152ee38a0, C4<0>, C4<0>;
L_0x152ee0e30 .functor OR 1, L_0x152ee3f80, L_0x152ee4230, C4<0>, C4<0>;
L_0x152ee4610 .functor AND 1, L_0x152ee1b80, L_0x152ee0e30, C4<1>, C4<1>;
L_0x152ee47a0 .functor OR 1, L_0x152ee43f0, L_0x152ee48e0, C4<0>, C4<0>;
L_0x152ee45a0 .functor OR 1, L_0x152ee47a0, L_0x152ee4b90, C4<0>, C4<0>;
L_0x152ee4cf0 .functor AND 1, L_0x152ee1080, L_0x152ee45a0, C4<1>, C4<1>;
L_0x152ee49c0 .functor AND 1, L_0x152ee1080, L_0x152ee4eb0, C4<1>, C4<1>;
L_0x152ee2f30 .functor AND 1, L_0x152ee1080, L_0x152ee4a30, C4<1>, C4<1>;
L_0x152ee5900 .functor AND 1, v0x152edd730_0, v0x152edf770_0, C4<1>, C4<1>;
L_0x152ee5970 .functor AND 1, L_0x152ee5900, L_0x152ee24c0, C4<1>, C4<1>;
L_0x152ee5c70 .functor OR 1, L_0x152ee3150, L_0x152ee3670, C4<0>, C4<0>;
L_0x152ee69e0 .functor BUFZ 32, L_0x152ee6610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x152ee6b90 .functor BUFZ 32, L_0x152ee68c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x152ee7830 .functor AND 1, v0x152edfc30_0, L_0x152ee4cf0, C4<1>, C4<1>;
L_0x152ee7970 .functor AND 1, L_0x152ee7830, v0x152edd730_0, C4<1>, C4<1>;
L_0x152ee6330 .functor AND 1, L_0x152ee7970, L_0x152ee7ac0, C4<1>, C4<1>;
L_0x152ee7e90 .functor AND 1, v0x152edd730_0, v0x152edf770_0, C4<1>, C4<1>;
L_0x152ee7f00 .functor AND 1, L_0x152ee7e90, L_0x152ee2650, C4<1>, C4<1>;
L_0x152ee7be0 .functor OR 1, L_0x152ee7db0, L_0x152ee80a0, C4<0>, C4<0>;
L_0x152ee83e0 .functor AND 1, L_0x152ee7be0, L_0x152ee7cd0, C4<1>, C4<1>;
L_0x152ee8550 .functor OR 1, L_0x152ee1c80, L_0x152ee83e0, C4<0>, C4<0>;
L_0x152ee8df0 .functor BUFZ 1, v0x152edd730_0, C4<0>, C4<0>, C4<0>;
L_0x152ee8f20 .functor BUFZ 32, v0x152edd7c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x152ed88a0_0 .net *"_ivl_102", 31 0, L_0x152ee3240;  1 drivers
L_0x1580884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152ed8930_0 .net *"_ivl_105", 25 0, L_0x1580884d8;  1 drivers
L_0x158088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152ed89c0_0 .net/2u *"_ivl_106", 31 0, L_0x158088520;  1 drivers
v0x152ed8a50_0 .net *"_ivl_108", 0 0, L_0x152ee2df0;  1 drivers
v0x152ed8ae0_0 .net *"_ivl_111", 5 0, L_0x152ee3470;  1 drivers
L_0x158088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x152ed8b80_0 .net/2u *"_ivl_112", 5 0, L_0x158088568;  1 drivers
v0x152ed8c30_0 .net *"_ivl_114", 0 0, L_0x152ee32e0;  1 drivers
v0x152ed8cd0_0 .net *"_ivl_118", 31 0, L_0x152ee3800;  1 drivers
L_0x1580880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x152ed8d80_0 .net/2u *"_ivl_12", 5 0, L_0x1580880a0;  1 drivers
L_0x1580885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152ed8e90_0 .net *"_ivl_121", 25 0, L_0x1580885b0;  1 drivers
L_0x1580885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x152ed8f40_0 .net/2u *"_ivl_122", 31 0, L_0x1580885f8;  1 drivers
v0x152ed8ff0_0 .net *"_ivl_124", 0 0, L_0x152ee3510;  1 drivers
v0x152ed9090_0 .net *"_ivl_126", 31 0, L_0x152ee39d0;  1 drivers
L_0x158088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152ed9140_0 .net *"_ivl_129", 25 0, L_0x158088640;  1 drivers
L_0x158088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x152ed91f0_0 .net/2u *"_ivl_130", 31 0, L_0x158088688;  1 drivers
v0x152ed92a0_0 .net *"_ivl_132", 0 0, L_0x152ee38a0;  1 drivers
v0x152ed9340_0 .net *"_ivl_136", 31 0, L_0x152ee3ce0;  1 drivers
L_0x1580886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152ed94d0_0 .net *"_ivl_139", 25 0, L_0x1580886d0;  1 drivers
L_0x158088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152ed9560_0 .net/2u *"_ivl_140", 31 0, L_0x158088718;  1 drivers
v0x152ed9610_0 .net *"_ivl_142", 0 0, L_0x152ee1b80;  1 drivers
v0x152ed96b0_0 .net *"_ivl_145", 5 0, L_0x152ee4090;  1 drivers
L_0x158088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x152ed9760_0 .net/2u *"_ivl_146", 5 0, L_0x158088760;  1 drivers
v0x152ed9810_0 .net *"_ivl_148", 0 0, L_0x152ee3f80;  1 drivers
v0x152ed98b0_0 .net *"_ivl_151", 5 0, L_0x152ee4350;  1 drivers
L_0x1580887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x152ed9960_0 .net/2u *"_ivl_152", 5 0, L_0x1580887a8;  1 drivers
v0x152ed9a10_0 .net *"_ivl_154", 0 0, L_0x152ee4230;  1 drivers
v0x152ed9ab0_0 .net *"_ivl_157", 0 0, L_0x152ee0e30;  1 drivers
L_0x1580880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x152ed9b50_0 .net/2u *"_ivl_16", 5 0, L_0x1580880e8;  1 drivers
v0x152ed9c00_0 .net *"_ivl_161", 1 0, L_0x152ee46c0;  1 drivers
L_0x1580887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x152ed9cb0_0 .net/2u *"_ivl_162", 1 0, L_0x1580887f0;  1 drivers
v0x152ed9d60_0 .net *"_ivl_164", 0 0, L_0x152ee43f0;  1 drivers
L_0x158088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x152ed9e00_0 .net/2u *"_ivl_166", 5 0, L_0x158088838;  1 drivers
v0x152ed9eb0_0 .net *"_ivl_168", 0 0, L_0x152ee48e0;  1 drivers
v0x152ed93e0_0 .net *"_ivl_171", 0 0, L_0x152ee47a0;  1 drivers
L_0x158088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x152eda140_0 .net/2u *"_ivl_172", 5 0, L_0x158088880;  1 drivers
v0x152eda1d0_0 .net *"_ivl_174", 0 0, L_0x152ee4b90;  1 drivers
v0x152eda260_0 .net *"_ivl_177", 0 0, L_0x152ee45a0;  1 drivers
L_0x1580888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x152eda2f0_0 .net/2u *"_ivl_180", 5 0, L_0x1580888c8;  1 drivers
v0x152eda390_0 .net *"_ivl_182", 0 0, L_0x152ee4eb0;  1 drivers
L_0x158088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x152eda430_0 .net/2u *"_ivl_186", 5 0, L_0x158088910;  1 drivers
v0x152eda4e0_0 .net *"_ivl_188", 0 0, L_0x152ee4a30;  1 drivers
L_0x158088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x152eda580_0 .net/2u *"_ivl_196", 4 0, L_0x158088958;  1 drivers
v0x152eda630_0 .net *"_ivl_199", 4 0, L_0x152ee4ff0;  1 drivers
v0x152eda6e0_0 .net *"_ivl_20", 31 0, L_0x152ee13f0;  1 drivers
v0x152eda790_0 .net *"_ivl_201", 4 0, L_0x152ee55b0;  1 drivers
v0x152eda840_0 .net *"_ivl_202", 4 0, L_0x152ee5650;  1 drivers
v0x152eda8f0_0 .net *"_ivl_207", 0 0, L_0x152ee5900;  1 drivers
v0x152eda990_0 .net *"_ivl_211", 0 0, L_0x152ee5c70;  1 drivers
L_0x1580889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x152edaa30_0 .net/2u *"_ivl_212", 31 0, L_0x1580889a0;  1 drivers
v0x152edaae0_0 .net *"_ivl_214", 31 0, L_0x152ee5d60;  1 drivers
v0x152edab90_0 .net *"_ivl_216", 31 0, L_0x152ee56f0;  1 drivers
v0x152edac40_0 .net *"_ivl_218", 31 0, L_0x152ee6000;  1 drivers
v0x152edacf0_0 .net *"_ivl_220", 31 0, L_0x152ee5ec0;  1 drivers
v0x152edada0_0 .net *"_ivl_229", 0 0, L_0x152ee7830;  1 drivers
L_0x158088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152edae40_0 .net *"_ivl_23", 25 0, L_0x158088130;  1 drivers
v0x152edaef0_0 .net *"_ivl_231", 0 0, L_0x152ee7970;  1 drivers
v0x152edaf90_0 .net *"_ivl_232", 31 0, L_0x152ee79e0;  1 drivers
L_0x158088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152edb040_0 .net *"_ivl_235", 30 0, L_0x158088ac0;  1 drivers
L_0x158088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x152edb0f0_0 .net/2u *"_ivl_236", 31 0, L_0x158088b08;  1 drivers
v0x152edb1a0_0 .net *"_ivl_238", 0 0, L_0x152ee7ac0;  1 drivers
L_0x158088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x152edb240_0 .net/2u *"_ivl_24", 31 0, L_0x158088178;  1 drivers
v0x152edb2f0_0 .net *"_ivl_243", 0 0, L_0x152ee7e90;  1 drivers
L_0x158088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x152edb390_0 .net/2u *"_ivl_246", 5 0, L_0x158088b50;  1 drivers
L_0x158088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x152edb440_0 .net/2u *"_ivl_250", 5 0, L_0x158088b98;  1 drivers
v0x152edb4f0_0 .net *"_ivl_257", 0 0, L_0x152ee7cd0;  1 drivers
v0x152ed9f50_0 .net *"_ivl_259", 0 0, L_0x152ee83e0;  1 drivers
v0x152ed9ff0_0 .net *"_ivl_26", 0 0, L_0x152ee1590;  1 drivers
L_0x158088be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x152eda090_0 .net/2u *"_ivl_262", 5 0, L_0x158088be0;  1 drivers
L_0x158088c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x152edb580_0 .net/2u *"_ivl_266", 5 0, L_0x158088c28;  1 drivers
v0x152edb630_0 .net *"_ivl_271", 15 0, L_0x152ee8a90;  1 drivers
v0x152edb6e0_0 .net *"_ivl_272", 17 0, L_0x152ee8640;  1 drivers
L_0x158088cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x152edb790_0 .net *"_ivl_275", 1 0, L_0x158088cb8;  1 drivers
v0x152edb840_0 .net *"_ivl_278", 15 0, L_0x152ee8d50;  1 drivers
v0x152edb8f0_0 .net *"_ivl_28", 31 0, L_0x152ee16b0;  1 drivers
L_0x158088d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x152edb9a0_0 .net *"_ivl_280", 1 0, L_0x158088d00;  1 drivers
v0x152edba50_0 .net *"_ivl_283", 0 0, L_0x152ee8c70;  1 drivers
L_0x158088d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x152edbb00_0 .net/2u *"_ivl_284", 13 0, L_0x158088d48;  1 drivers
L_0x158088d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x152edbbb0_0 .net/2u *"_ivl_286", 13 0, L_0x158088d90;  1 drivers
v0x152edbc60_0 .net *"_ivl_288", 13 0, L_0x152ee9010;  1 drivers
L_0x1580881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152edbd10_0 .net *"_ivl_31", 25 0, L_0x1580881c0;  1 drivers
L_0x158088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x152edbdc0_0 .net/2u *"_ivl_32", 31 0, L_0x158088208;  1 drivers
v0x152edbe70_0 .net *"_ivl_34", 0 0, L_0x152ee17a0;  1 drivers
v0x152edbf10_0 .net *"_ivl_4", 31 0, L_0x152ee0f50;  1 drivers
v0x152edbfc0_0 .net *"_ivl_41", 2 0, L_0x152ee1a80;  1 drivers
L_0x158088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x152edc070_0 .net/2u *"_ivl_42", 2 0, L_0x158088250;  1 drivers
v0x152edc120_0 .net *"_ivl_49", 2 0, L_0x152ee1e10;  1 drivers
L_0x158088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x152edc1d0_0 .net/2u *"_ivl_50", 2 0, L_0x158088298;  1 drivers
v0x152edc280_0 .net *"_ivl_55", 0 0, L_0x152ee2000;  1 drivers
v0x152edc320_0 .net *"_ivl_57", 0 0, L_0x152ee1eb0;  1 drivers
v0x152edc3c0_0 .net *"_ivl_59", 0 0, L_0x152ee21a0;  1 drivers
v0x152edc460_0 .net *"_ivl_61", 0 0, L_0x152ee22e0;  1 drivers
v0x152edc500_0 .net *"_ivl_63", 0 0, L_0x152ee23d0;  1 drivers
v0x152edc5a0_0 .net *"_ivl_67", 2 0, L_0x152ee2590;  1 drivers
L_0x1580882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x152edc650_0 .net/2u *"_ivl_68", 2 0, L_0x1580882e0;  1 drivers
L_0x158088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152edc700_0 .net *"_ivl_7", 25 0, L_0x158088010;  1 drivers
v0x152edc7b0_0 .net *"_ivl_72", 31 0, L_0x152ee2820;  1 drivers
L_0x158088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152edc860_0 .net *"_ivl_75", 25 0, L_0x158088328;  1 drivers
L_0x158088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x152edc910_0 .net/2u *"_ivl_76", 31 0, L_0x158088370;  1 drivers
v0x152edc9c0_0 .net *"_ivl_78", 0 0, L_0x152ee28c0;  1 drivers
L_0x158088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152edca60_0 .net/2u *"_ivl_8", 31 0, L_0x158088058;  1 drivers
v0x152edcb10_0 .net *"_ivl_80", 31 0, L_0x152ee2a80;  1 drivers
L_0x1580883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152edcbc0_0 .net *"_ivl_83", 25 0, L_0x1580883b8;  1 drivers
L_0x158088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x152edcc70_0 .net/2u *"_ivl_84", 31 0, L_0x158088400;  1 drivers
v0x152edcd20_0 .net *"_ivl_86", 0 0, L_0x152ee2b20;  1 drivers
v0x152edcdc0_0 .net *"_ivl_89", 0 0, L_0x152ee29e0;  1 drivers
v0x152edce70_0 .net *"_ivl_90", 31 0, L_0x152ee2cf0;  1 drivers
L_0x158088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152edcf20_0 .net *"_ivl_93", 30 0, L_0x158088448;  1 drivers
L_0x158088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x152edcfd0_0 .net/2u *"_ivl_94", 31 0, L_0x158088490;  1 drivers
v0x152edd080_0 .net *"_ivl_96", 0 0, L_0x152ee2c40;  1 drivers
v0x152edd120_0 .net *"_ivl_99", 0 0, L_0x152ee3010;  1 drivers
v0x152edd1c0_0 .net "active", 0 0, L_0x152ee8df0;  alias, 1 drivers
v0x152edd260_0 .net "alu_op1", 31 0, L_0x152ee69e0;  1 drivers
v0x152edd300_0 .net "alu_op2", 31 0, L_0x152ee6b90;  1 drivers
v0x152edd3a0_0 .net "alui_instr", 0 0, L_0x152ee1f20;  1 drivers
v0x152edd440_0 .net "b_flag", 0 0, v0x152ed44d0_0;  1 drivers
v0x152edd4f0_0 .net "b_imm", 17 0, L_0x152ee8b50;  1 drivers
v0x152edd580_0 .net "b_offset", 31 0, L_0x152ee9190;  1 drivers
v0x152edd610_0 .net "clk", 0 0, v0x152edfb20_0;  1 drivers
v0x152edd6a0_0 .net "clk_enable", 0 0, v0x152edfc30_0;  1 drivers
v0x152edd730_0 .var "cpu_active", 0 0;
v0x152edd7c0_0 .var "curr_addr", 31 0;
v0x152edd850_0 .var "data_address", 31 0;
v0x152edd8f0_0 .net "data_read", 0 0, L_0x152ee8550;  alias, 1 drivers
v0x152edd990_0 .net "data_readdata", 31 0, v0x152edfde0_0;  1 drivers
v0x152edda70_0 .net "data_write", 0 0, L_0x152ee7f00;  alias, 1 drivers
v0x152eddb10_0 .net "data_writedata", 31 0, v0x152ed64f0_0;  alias, 1 drivers
v0x152eddbb0_0 .var "delay_slot", 31 0;
v0x152eddc50_0 .net "effective_addr", 31 0, v0x152ed4890_0;  1 drivers
v0x152eddcf0_0 .net "funct_code", 5 0, L_0x152ee0eb0;  1 drivers
v0x152eddda0_0 .net "hi_out", 31 0, v0x152ed68f0_0;  1 drivers
v0x152edde60_0 .net "hl_reg_enable", 0 0, L_0x152ee6330;  1 drivers
v0x152eddf30_0 .net "instr_address", 31 0, L_0x152ee8f20;  alias, 1 drivers
v0x152eddfd0_0 .net "instr_opcode", 5 0, L_0x152ee0d50;  1 drivers
v0x152ede070_0 .net "instr_readdata", 31 0, v0x152ee00e0_0;  1 drivers
v0x152ede140_0 .net "j_imm", 0 0, L_0x152ee3bf0;  1 drivers
v0x152ede1e0_0 .net "j_reg", 0 0, L_0x152ee4610;  1 drivers
v0x152ede280_0 .net "link_const", 0 0, L_0x152ee3150;  1 drivers
v0x152ede320_0 .net "link_reg", 0 0, L_0x152ee3670;  1 drivers
v0x152ede3c0_0 .net "lo_out", 31 0, v0x152ed7000_0;  1 drivers
v0x152ede460_0 .net "load_data", 31 0, v0x152ed5940_0;  1 drivers
v0x152ede510_0 .net "load_instr", 0 0, L_0x152ee1c80;  1 drivers
v0x152ede5a0_0 .net "lw", 0 0, L_0x152ee11a0;  1 drivers
v0x152ede640_0 .net "lwl", 0 0, L_0x152ee7ff0;  1 drivers
v0x152ede6e0_0 .net "lwr", 0 0, L_0x152ee8180;  1 drivers
v0x152ede780_0 .net "mem_to_reg", 0 0, L_0x152ee1d60;  1 drivers
v0x152ede820_0 .net "mfhi", 0 0, L_0x152ee49c0;  1 drivers
v0x152ede8c0_0 .net "mflo", 0 0, L_0x152ee2f30;  1 drivers
v0x152ede960_0 .net "movefrom", 0 0, L_0x152ee18e0;  1 drivers
v0x152edea00_0 .net "muldiv", 0 0, L_0x152ee4cf0;  1 drivers
v0x152edeaa0_0 .var "next_delay_slot", 31 0;
v0x152edeb50_0 .net "partial_store", 0 0, L_0x152ee7be0;  1 drivers
v0x152edebf0_0 .net "r_format", 0 0, L_0x152ee1080;  1 drivers
v0x152edec90_0 .net "reg_a_read_data", 31 0, L_0x152ee6610;  1 drivers
v0x152eded50_0 .net "reg_a_read_index", 4 0, L_0x152ee5350;  1 drivers
v0x152edee00_0 .net "reg_b_read_data", 31 0, L_0x152ee68c0;  1 drivers
v0x152edeed0_0 .net "reg_b_read_index", 4 0, L_0x152ee4f50;  1 drivers
v0x152edef70_0 .net "reg_dst", 0 0, L_0x152ee19d0;  1 drivers
v0x152edf000_0 .net "reg_write", 0 0, L_0x152ee24c0;  1 drivers
v0x152edf0a0_0 .net "reg_write_data", 31 0, L_0x152ee6290;  1 drivers
v0x152edf160_0 .net "reg_write_enable", 0 0, L_0x152ee5970;  1 drivers
v0x152edf210_0 .net "reg_write_index", 4 0, L_0x152ee54b0;  1 drivers
v0x152edf2c0_0 .net "register_v0", 31 0, L_0x152ee6970;  alias, 1 drivers
v0x152edf370_0 .net "reset", 0 0, v0x152ee0240_0;  1 drivers
v0x152edf400_0 .net "result", 31 0, v0x152ed4ce0_0;  1 drivers
v0x152edf4b0_0 .net "result_hi", 31 0, v0x152ed4680_0;  1 drivers
v0x152edf580_0 .net "result_lo", 31 0, v0x152ed47e0_0;  1 drivers
v0x152edf650_0 .net "sb", 0 0, L_0x152ee7db0;  1 drivers
v0x152edf6e0_0 .net "sh", 0 0, L_0x152ee80a0;  1 drivers
v0x152edf770_0 .var "state", 0 0;
v0x152edf810_0 .net "store_instr", 0 0, L_0x152ee2650;  1 drivers
v0x152edf8b0_0 .net "sw", 0 0, L_0x152ee1310;  1 drivers
E_0x152ed3390/0 .event edge, v0x152ed44d0_0, v0x152eddbb0_0, v0x152edd580_0, v0x152ede140_0;
E_0x152ed3390/1 .event edge, v0x152ed4730_0, v0x152ede1e0_0, v0x152ed7cc0_0, v0x152edd7c0_0;
E_0x152ed3390 .event/or E_0x152ed3390/0, E_0x152ed3390/1;
E_0x152ed3c00 .event edge, v0x152ede640_0, v0x152ede6e0_0, v0x152ed61f0_0, v0x152ed4890_0;
L_0x152ee0d50 .part v0x152ee00e0_0, 26, 6;
L_0x152ee0eb0 .part v0x152ee00e0_0, 0, 6;
L_0x152ee0f50 .concat [ 6 26 0 0], L_0x152ee0d50, L_0x158088010;
L_0x152ee1080 .cmp/eq 32, L_0x152ee0f50, L_0x158088058;
L_0x152ee11a0 .cmp/eq 6, L_0x152ee0d50, L_0x1580880a0;
L_0x152ee1310 .cmp/eq 6, L_0x152ee0d50, L_0x1580880e8;
L_0x152ee13f0 .concat [ 6 26 0 0], L_0x152ee0d50, L_0x158088130;
L_0x152ee1590 .cmp/eq 32, L_0x152ee13f0, L_0x158088178;
L_0x152ee16b0 .concat [ 6 26 0 0], L_0x152ee0d50, L_0x1580881c0;
L_0x152ee17a0 .cmp/eq 32, L_0x152ee16b0, L_0x158088208;
L_0x152ee1a80 .part L_0x152ee0d50, 3, 3;
L_0x152ee1c80 .cmp/eq 3, L_0x152ee1a80, L_0x158088250;
L_0x152ee1e10 .part L_0x152ee0d50, 3, 3;
L_0x152ee1f20 .cmp/eq 3, L_0x152ee1e10, L_0x158088298;
L_0x152ee2000 .reduce/nor L_0x152ee4cf0;
L_0x152ee2590 .part L_0x152ee0d50, 3, 3;
L_0x152ee2650 .cmp/eq 3, L_0x152ee2590, L_0x1580882e0;
L_0x152ee2820 .concat [ 6 26 0 0], L_0x152ee0d50, L_0x158088328;
L_0x152ee28c0 .cmp/eq 32, L_0x152ee2820, L_0x158088370;
L_0x152ee2a80 .concat [ 6 26 0 0], L_0x152ee0d50, L_0x1580883b8;
L_0x152ee2b20 .cmp/eq 32, L_0x152ee2a80, L_0x158088400;
L_0x152ee29e0 .part v0x152ee00e0_0, 20, 1;
L_0x152ee2cf0 .concat [ 1 31 0 0], L_0x152ee29e0, L_0x158088448;
L_0x152ee2c40 .cmp/eq 32, L_0x152ee2cf0, L_0x158088490;
L_0x152ee3240 .concat [ 6 26 0 0], L_0x152ee0d50, L_0x1580884d8;
L_0x152ee2df0 .cmp/eq 32, L_0x152ee3240, L_0x158088520;
L_0x152ee3470 .part v0x152ee00e0_0, 0, 6;
L_0x152ee32e0 .cmp/eq 6, L_0x152ee3470, L_0x158088568;
L_0x152ee3800 .concat [ 6 26 0 0], L_0x152ee0d50, L_0x1580885b0;
L_0x152ee3510 .cmp/eq 32, L_0x152ee3800, L_0x1580885f8;
L_0x152ee39d0 .concat [ 6 26 0 0], L_0x152ee0d50, L_0x158088640;
L_0x152ee38a0 .cmp/eq 32, L_0x152ee39d0, L_0x158088688;
L_0x152ee3ce0 .concat [ 6 26 0 0], L_0x152ee0d50, L_0x1580886d0;
L_0x152ee1b80 .cmp/eq 32, L_0x152ee3ce0, L_0x158088718;
L_0x152ee4090 .part v0x152ee00e0_0, 0, 6;
L_0x152ee3f80 .cmp/eq 6, L_0x152ee4090, L_0x158088760;
L_0x152ee4350 .part v0x152ee00e0_0, 0, 6;
L_0x152ee4230 .cmp/eq 6, L_0x152ee4350, L_0x1580887a8;
L_0x152ee46c0 .part L_0x152ee0eb0, 3, 2;
L_0x152ee43f0 .cmp/eq 2, L_0x152ee46c0, L_0x1580887f0;
L_0x152ee48e0 .cmp/eq 6, L_0x152ee0eb0, L_0x158088838;
L_0x152ee4b90 .cmp/eq 6, L_0x152ee0eb0, L_0x158088880;
L_0x152ee4eb0 .cmp/eq 6, L_0x152ee0eb0, L_0x1580888c8;
L_0x152ee4a30 .cmp/eq 6, L_0x152ee0eb0, L_0x158088910;
L_0x152ee5350 .part v0x152ee00e0_0, 21, 5;
L_0x152ee4f50 .part v0x152ee00e0_0, 16, 5;
L_0x152ee4ff0 .part v0x152ee00e0_0, 11, 5;
L_0x152ee55b0 .part v0x152ee00e0_0, 16, 5;
L_0x152ee5650 .functor MUXZ 5, L_0x152ee55b0, L_0x152ee4ff0, L_0x152ee19d0, C4<>;
L_0x152ee54b0 .functor MUXZ 5, L_0x152ee5650, L_0x158088958, L_0x152ee3150, C4<>;
L_0x152ee5d60 .arith/sum 32, v0x152eddbb0_0, L_0x1580889a0;
L_0x152ee56f0 .functor MUXZ 32, v0x152ed4ce0_0, v0x152ed5940_0, L_0x152ee1d60, C4<>;
L_0x152ee6000 .functor MUXZ 32, L_0x152ee56f0, v0x152ed7000_0, L_0x152ee2f30, C4<>;
L_0x152ee5ec0 .functor MUXZ 32, L_0x152ee6000, v0x152ed68f0_0, L_0x152ee49c0, C4<>;
L_0x152ee6290 .functor MUXZ 32, L_0x152ee5ec0, L_0x152ee5d60, L_0x152ee5c70, C4<>;
L_0x152ee79e0 .concat [ 1 31 0 0], v0x152edf770_0, L_0x158088ac0;
L_0x152ee7ac0 .cmp/eq 32, L_0x152ee79e0, L_0x158088b08;
L_0x152ee7db0 .cmp/eq 6, L_0x152ee0d50, L_0x158088b50;
L_0x152ee80a0 .cmp/eq 6, L_0x152ee0d50, L_0x158088b98;
L_0x152ee7cd0 .reduce/nor v0x152edf770_0;
L_0x152ee7ff0 .cmp/eq 6, L_0x152ee0d50, L_0x158088be0;
L_0x152ee8180 .cmp/eq 6, L_0x152ee0d50, L_0x158088c28;
L_0x152ee8a90 .part v0x152ee00e0_0, 0, 16;
L_0x152ee8640 .concat [ 16 2 0 0], L_0x152ee8a90, L_0x158088cb8;
L_0x152ee8d50 .part L_0x152ee8640, 0, 16;
L_0x152ee8b50 .concat [ 2 16 0 0], L_0x158088d00, L_0x152ee8d50;
L_0x152ee8c70 .part L_0x152ee8b50, 17, 1;
L_0x152ee9010 .functor MUXZ 14, L_0x158088d90, L_0x158088d48, L_0x152ee8c70, C4<>;
L_0x152ee9190 .concat [ 18 14 0 0], L_0x152ee8b50, L_0x152ee9010;
S_0x152ed3c50 .scope module, "cpu_alu" "alu" 5 149, 6 1 0, S_0x152ed3870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x152ed3fa0_0 .net *"_ivl_10", 15 0, L_0x152ee7470;  1 drivers
L_0x158088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152ed4060_0 .net/2u *"_ivl_14", 15 0, L_0x158088a78;  1 drivers
v0x152ed4110_0 .net *"_ivl_17", 15 0, L_0x152ee75b0;  1 drivers
v0x152ed41d0_0 .net *"_ivl_5", 0 0, L_0x152ee4130;  1 drivers
v0x152ed4280_0 .net *"_ivl_6", 15 0, L_0x152ee6fc0;  1 drivers
v0x152ed4370_0 .net *"_ivl_9", 15 0, L_0x152ee7170;  1 drivers
v0x152ed4420_0 .net "addr_rt", 4 0, L_0x152ee7790;  1 drivers
v0x152ed44d0_0 .var "b_flag", 0 0;
v0x152ed4570_0 .net "funct", 5 0, L_0x152ee6d20;  1 drivers
v0x152ed4680_0 .var "hi", 31 0;
v0x152ed4730_0 .net "instructionword", 31 0, v0x152ee00e0_0;  alias, 1 drivers
v0x152ed47e0_0 .var "lo", 31 0;
v0x152ed4890_0 .var "memaddroffset", 31 0;
v0x152ed4940_0 .var "multresult", 63 0;
v0x152ed49f0_0 .net "op1", 31 0, L_0x152ee69e0;  alias, 1 drivers
v0x152ed4aa0_0 .net "op2", 31 0, L_0x152ee6b90;  alias, 1 drivers
v0x152ed4b50_0 .net "opcode", 5 0, L_0x152ee6c80;  1 drivers
v0x152ed4ce0_0 .var "result", 31 0;
v0x152ed4d70_0 .net "shamt", 4 0, L_0x152ee76f0;  1 drivers
v0x152ed4e20_0 .net/s "sign_op1", 31 0, L_0x152ee69e0;  alias, 1 drivers
v0x152ed4ee0_0 .net/s "sign_op2", 31 0, L_0x152ee6b90;  alias, 1 drivers
v0x152ed4f70_0 .net "simmediatedata", 31 0, L_0x152ee7510;  1 drivers
v0x152ed5000_0 .net "simmediatedatas", 31 0, L_0x152ee7510;  alias, 1 drivers
v0x152ed5090_0 .net "uimmediatedata", 31 0, L_0x152ee7650;  1 drivers
v0x152ed5120_0 .net "unsign_op1", 31 0, L_0x152ee69e0;  alias, 1 drivers
v0x152ed51f0_0 .net "unsign_op2", 31 0, L_0x152ee6b90;  alias, 1 drivers
v0x152ed52d0_0 .var "unsigned_result", 31 0;
E_0x152ed3f10/0 .event edge, v0x152ed4b50_0, v0x152ed4570_0, v0x152ed4aa0_0, v0x152ed4d70_0;
E_0x152ed3f10/1 .event edge, v0x152ed49f0_0, v0x152ed4940_0, v0x152ed4420_0, v0x152ed4f70_0;
E_0x152ed3f10/2 .event edge, v0x152ed5090_0, v0x152ed52d0_0;
E_0x152ed3f10 .event/or E_0x152ed3f10/0, E_0x152ed3f10/1, E_0x152ed3f10/2;
L_0x152ee6c80 .part v0x152ee00e0_0, 26, 6;
L_0x152ee6d20 .part v0x152ee00e0_0, 0, 6;
L_0x152ee4130 .part v0x152ee00e0_0, 15, 1;
LS_0x152ee6fc0_0_0 .concat [ 1 1 1 1], L_0x152ee4130, L_0x152ee4130, L_0x152ee4130, L_0x152ee4130;
LS_0x152ee6fc0_0_4 .concat [ 1 1 1 1], L_0x152ee4130, L_0x152ee4130, L_0x152ee4130, L_0x152ee4130;
LS_0x152ee6fc0_0_8 .concat [ 1 1 1 1], L_0x152ee4130, L_0x152ee4130, L_0x152ee4130, L_0x152ee4130;
LS_0x152ee6fc0_0_12 .concat [ 1 1 1 1], L_0x152ee4130, L_0x152ee4130, L_0x152ee4130, L_0x152ee4130;
L_0x152ee6fc0 .concat [ 4 4 4 4], LS_0x152ee6fc0_0_0, LS_0x152ee6fc0_0_4, LS_0x152ee6fc0_0_8, LS_0x152ee6fc0_0_12;
L_0x152ee7170 .part v0x152ee00e0_0, 0, 16;
L_0x152ee7470 .concat [ 16 0 0 0], L_0x152ee7170;
L_0x152ee7510 .concat [ 16 16 0 0], L_0x152ee7470, L_0x152ee6fc0;
L_0x152ee75b0 .part v0x152ee00e0_0, 0, 16;
L_0x152ee7650 .concat [ 16 16 0 0], L_0x152ee75b0, L_0x158088a78;
L_0x152ee76f0 .part v0x152ee00e0_0, 6, 5;
L_0x152ee7790 .part v0x152ee00e0_0, 16, 5;
S_0x152ed5420 .scope module, "cpu_load_block" "load_block" 5 107, 7 1 0, S_0x152ed3870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x152ed5670_0 .net "address", 31 0, v0x152ed4890_0;  alias, 1 drivers
v0x152ed5730_0 .net "datafromMem", 31 0, v0x152edfde0_0;  alias, 1 drivers
v0x152ed57d0_0 .net "instr_word", 31 0, v0x152ee00e0_0;  alias, 1 drivers
v0x152ed58a0_0 .net "opcode", 5 0, L_0x152ee52b0;  1 drivers
v0x152ed5940_0 .var "out_transformed", 31 0;
v0x152ed5a30_0 .net "whichbyte", 1 0, L_0x152ee5b50;  1 drivers
E_0x152ed5640 .event edge, v0x152ed58a0_0, v0x152ed5730_0, v0x152ed5a30_0, v0x152ed4730_0;
L_0x152ee52b0 .part v0x152ee00e0_0, 26, 6;
L_0x152ee5b50 .part v0x152ed4890_0, 0, 2;
S_0x152ed5b20 .scope module, "dut" "store_block" 5 216, 8 1 0, S_0x152ed3870;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x152ed5df0_0 .net *"_ivl_1", 1 0, L_0x152ee8260;  1 drivers
L_0x158088c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x152ed5eb0_0 .net *"_ivl_5", 0 0, L_0x158088c70;  1 drivers
v0x152ed5f60_0 .net "bytenum", 2 0, L_0x152ee8830;  1 drivers
v0x152ed6020_0 .net "dataword", 31 0, v0x152edfde0_0;  alias, 1 drivers
v0x152ed60e0_0 .net "eff_addr", 31 0, v0x152ed4890_0;  alias, 1 drivers
v0x152ed61f0_0 .net "opcode", 5 0, L_0x152ee0d50;  alias, 1 drivers
v0x152ed6280_0 .net "regbyte", 7 0, L_0x152ee8910;  1 drivers
v0x152ed6330_0 .net "reghalfword", 15 0, L_0x152ee89d0;  1 drivers
v0x152ed63e0_0 .net "regword", 31 0, L_0x152ee68c0;  alias, 1 drivers
v0x152ed64f0_0 .var "storedata", 31 0;
E_0x152ed5d90/0 .event edge, v0x152ed61f0_0, v0x152ed63e0_0, v0x152ed5f60_0, v0x152ed6280_0;
E_0x152ed5d90/1 .event edge, v0x152ed5730_0, v0x152ed6330_0;
E_0x152ed5d90 .event/or E_0x152ed5d90/0, E_0x152ed5d90/1;
L_0x152ee8260 .part v0x152ed4890_0, 0, 2;
L_0x152ee8830 .concat [ 2 1 0 0], L_0x152ee8260, L_0x158088c70;
L_0x152ee8910 .part L_0x152ee68c0, 0, 8;
L_0x152ee89d0 .part L_0x152ee68c0, 0, 16;
S_0x152ed6620 .scope module, "hi" "hl_reg" 5 176, 9 1 0, S_0x152ed3870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x152ed6860_0 .net "clk", 0 0, v0x152edfb20_0;  alias, 1 drivers
v0x152ed68f0_0 .var "data", 31 0;
v0x152ed6980_0 .net "data_in", 31 0, v0x152ed4680_0;  alias, 1 drivers
v0x152ed6a50_0 .net "data_out", 31 0, v0x152ed68f0_0;  alias, 1 drivers
v0x152ed6af0_0 .net "enable", 0 0, L_0x152ee6330;  alias, 1 drivers
v0x152ed6bd0_0 .net "reset", 0 0, v0x152ee0240_0;  alias, 1 drivers
S_0x152ed6cf0 .scope module, "lo" "hl_reg" 5 168, 9 1 0, S_0x152ed3870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x152ed6f70_0 .net "clk", 0 0, v0x152edfb20_0;  alias, 1 drivers
v0x152ed7000_0 .var "data", 31 0;
v0x152ed7090_0 .net "data_in", 31 0, v0x152ed47e0_0;  alias, 1 drivers
v0x152ed7160_0 .net "data_out", 31 0, v0x152ed7000_0;  alias, 1 drivers
v0x152ed7200_0 .net "enable", 0 0, L_0x152ee6330;  alias, 1 drivers
v0x152ed72d0_0 .net "reset", 0 0, v0x152ee0240_0;  alias, 1 drivers
S_0x152ed73e0 .scope module, "register" "regfile" 5 120, 10 1 0, S_0x152ed3870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x152ee6610 .functor BUFZ 32, L_0x152ee61a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x152ee68c0 .functor BUFZ 32, L_0x152ee6700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x152ed8040_2 .array/port v0x152ed8040, 2;
L_0x152ee6970 .functor BUFZ 32, v0x152ed8040_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x152ed7710_0 .net *"_ivl_0", 31 0, L_0x152ee61a0;  1 drivers
v0x152ed77d0_0 .net *"_ivl_10", 6 0, L_0x152ee67a0;  1 drivers
L_0x158088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x152ed7870_0 .net *"_ivl_13", 1 0, L_0x158088a30;  1 drivers
v0x152ed7910_0 .net *"_ivl_2", 6 0, L_0x152ee64f0;  1 drivers
L_0x1580889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x152ed79c0_0 .net *"_ivl_5", 1 0, L_0x1580889e8;  1 drivers
v0x152ed7ab0_0 .net *"_ivl_8", 31 0, L_0x152ee6700;  1 drivers
v0x152ed7b60_0 .net "r_clk", 0 0, v0x152edfb20_0;  alias, 1 drivers
v0x152ed7c30_0 .net "r_clk_enable", 0 0, v0x152edfc30_0;  alias, 1 drivers
v0x152ed7cc0_0 .net "read_data1", 31 0, L_0x152ee6610;  alias, 1 drivers
v0x152ed7dd0_0 .net "read_data2", 31 0, L_0x152ee68c0;  alias, 1 drivers
v0x152ed7e80_0 .net "read_reg1", 4 0, L_0x152ee5350;  alias, 1 drivers
v0x152ed7f10_0 .net "read_reg2", 4 0, L_0x152ee4f50;  alias, 1 drivers
v0x152ed7fa0_0 .net "register_v0", 31 0, L_0x152ee6970;  alias, 1 drivers
v0x152ed8040 .array "registers", 0 31, 31 0;
v0x152ed83e0_0 .net "reset", 0 0, v0x152ee0240_0;  alias, 1 drivers
v0x152ed84b0_0 .net "write_control", 0 0, L_0x152ee5970;  alias, 1 drivers
v0x152ed8550_0 .net "write_data", 31 0, L_0x152ee6290;  alias, 1 drivers
v0x152ed86e0_0 .net "write_reg", 4 0, L_0x152ee54b0;  alias, 1 drivers
L_0x152ee61a0 .array/port v0x152ed8040, L_0x152ee64f0;
L_0x152ee64f0 .concat [ 5 2 0 0], L_0x152ee5350, L_0x1580889e8;
L_0x152ee6700 .array/port v0x152ed8040, L_0x152ee67a0;
L_0x152ee67a0 .concat [ 5 2 0 0], L_0x152ee4f50, L_0x158088a30;
S_0x152eb3fe0 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x158053700 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x152ee0350_0 .net "in", 31 0, o0x158053700;  0 drivers
v0x152ee03e0_0 .var "out", 31 0;
S_0x152ea5bb0 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1580537c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x152ee0470_0 .net "clk", 0 0, o0x1580537c0;  0 drivers
o0x1580537f0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x152ee0500_0 .net "data_address", 31 0, o0x1580537f0;  0 drivers
o0x158053820 .functor BUFZ 1, C4<z>; HiZ drive
v0x152ee05b0_0 .net "data_read", 0 0, o0x158053820;  0 drivers
v0x152ee0660_0 .var "data_readdata", 31 0;
o0x158053880 .functor BUFZ 1, C4<z>; HiZ drive
v0x152ee0710_0 .net "data_write", 0 0, o0x158053880;  0 drivers
o0x1580538b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x152ee07f0_0 .net "data_writedata", 31 0, o0x1580538b0;  0 drivers
S_0x152eb3290 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x158053a00 .functor BUFZ 1, C4<z>; HiZ drive
v0x152ee0930_0 .net "clk", 0 0, o0x158053a00;  0 drivers
v0x152ee09e0_0 .var "curr_addr", 31 0;
o0x158053a60 .functor BUFZ 1, C4<z>; HiZ drive
v0x152ee0a90_0 .net "enable", 0 0, o0x158053a60;  0 drivers
o0x158053a90 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x152ee0b40_0 .net "next_addr", 31 0, o0x158053a90;  0 drivers
o0x158053ac0 .functor BUFZ 1, C4<z>; HiZ drive
v0x152ee0bf0_0 .net "reset", 0 0, o0x158053ac0;  0 drivers
E_0x152ea0060 .event posedge, v0x152ee0930_0;
    .scope S_0x152ed5420;
T_0 ;
    %wait E_0x152ed5640;
    %load/vec4 v0x152ed58a0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0x152ed5730_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x152ed5730_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152ed5730_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152ed5730_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152ed5940_0, 0, 32;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0x152ed5a30_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x152ed5730_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x152ed5730_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152ed5940_0, 0, 32;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x152ed5730_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x152ed5730_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152ed5940_0, 0, 32;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x152ed5730_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x152ed5730_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152ed5940_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x152ed5730_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x152ed5730_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152ed5940_0, 0, 32;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x152ed5a30_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x152ed5730_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152ed5940_0, 0, 32;
    %jmp T_0.16;
T_0.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x152ed5730_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152ed5940_0, 0, 32;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x152ed5730_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152ed5940_0, 0, 32;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x152ed5730_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152ed5940_0, 0, 32;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x152ed5a30_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %jmp T_0.19;
T_0.17 ;
    %load/vec4 v0x152ed5730_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x152ed5730_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152ed5940_0, 0, 32;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x152ed5730_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x152ed5730_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152ed5940_0, 0, 32;
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x152ed5a30_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x152ed5730_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152ed5940_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x152ed5730_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152ed5940_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x152ed57d0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x152ed5940_0, 0, 32;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x152ed73e0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152ed8040, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x152ed73e0;
T_2 ;
    %wait E_0x152eb3470;
    %load/vec4 v0x152ed83e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x152ed7c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x152ed84b0_0;
    %load/vec4 v0x152ed86e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x152ed8550_0;
    %load/vec4 v0x152ed86e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152ed8040, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x152ed3c50;
T_3 ;
    %wait E_0x152ed3f10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152ed44d0_0, 0, 1;
    %load/vec4 v0x152ed4b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.0 ;
    %load/vec4 v0x152ed4570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %jmp T_3.44;
T_3.23 ;
    %load/vec4 v0x152ed4ee0_0;
    %ix/getv 4, v0x152ed4d70_0;
    %shiftl 4;
    %store/vec4 v0x152ed52d0_0, 0, 32;
    %jmp T_3.44;
T_3.24 ;
    %load/vec4 v0x152ed4ee0_0;
    %ix/getv 4, v0x152ed4d70_0;
    %shiftr 4;
    %store/vec4 v0x152ed52d0_0, 0, 32;
    %jmp T_3.44;
T_3.25 ;
    %load/vec4 v0x152ed4ee0_0;
    %ix/getv 4, v0x152ed4d70_0;
    %shiftr/s 4;
    %store/vec4 v0x152ed52d0_0, 0, 32;
    %jmp T_3.44;
T_3.26 ;
    %load/vec4 v0x152ed4ee0_0;
    %load/vec4 v0x152ed5120_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x152ed52d0_0, 0, 32;
    %jmp T_3.44;
T_3.27 ;
    %load/vec4 v0x152ed4ee0_0;
    %load/vec4 v0x152ed5120_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x152ed52d0_0, 0, 32;
    %jmp T_3.44;
T_3.28 ;
    %load/vec4 v0x152ed4ee0_0;
    %load/vec4 v0x152ed5120_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x152ed52d0_0, 0, 32;
    %jmp T_3.44;
T_3.29 ;
    %load/vec4 v0x152ed4e20_0;
    %pad/s 64;
    %load/vec4 v0x152ed4ee0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x152ed4940_0, 0, 64;
    %load/vec4 v0x152ed4940_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x152ed4680_0, 0, 32;
    %load/vec4 v0x152ed4940_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x152ed47e0_0, 0, 32;
    %jmp T_3.44;
T_3.30 ;
    %load/vec4 v0x152ed5120_0;
    %pad/u 64;
    %load/vec4 v0x152ed51f0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x152ed4940_0, 0, 64;
    %load/vec4 v0x152ed4940_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x152ed4680_0, 0, 32;
    %load/vec4 v0x152ed4940_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x152ed47e0_0, 0, 32;
    %jmp T_3.44;
T_3.31 ;
    %load/vec4 v0x152ed4e20_0;
    %load/vec4 v0x152ed4ee0_0;
    %mod/s;
    %store/vec4 v0x152ed4680_0, 0, 32;
    %load/vec4 v0x152ed4e20_0;
    %load/vec4 v0x152ed4ee0_0;
    %div/s;
    %store/vec4 v0x152ed47e0_0, 0, 32;
    %jmp T_3.44;
T_3.32 ;
    %load/vec4 v0x152ed5120_0;
    %load/vec4 v0x152ed51f0_0;
    %mod;
    %store/vec4 v0x152ed4680_0, 0, 32;
    %load/vec4 v0x152ed5120_0;
    %load/vec4 v0x152ed51f0_0;
    %div;
    %store/vec4 v0x152ed47e0_0, 0, 32;
    %jmp T_3.44;
T_3.33 ;
    %load/vec4 v0x152ed49f0_0;
    %store/vec4 v0x152ed4680_0, 0, 32;
    %jmp T_3.44;
T_3.34 ;
    %load/vec4 v0x152ed49f0_0;
    %store/vec4 v0x152ed47e0_0, 0, 32;
    %jmp T_3.44;
T_3.35 ;
    %load/vec4 v0x152ed4e20_0;
    %load/vec4 v0x152ed4ee0_0;
    %add;
    %store/vec4 v0x152ed52d0_0, 0, 32;
    %jmp T_3.44;
T_3.36 ;
    %load/vec4 v0x152ed5120_0;
    %load/vec4 v0x152ed51f0_0;
    %add;
    %store/vec4 v0x152ed52d0_0, 0, 32;
    %jmp T_3.44;
T_3.37 ;
    %load/vec4 v0x152ed5120_0;
    %load/vec4 v0x152ed51f0_0;
    %sub;
    %store/vec4 v0x152ed52d0_0, 0, 32;
    %jmp T_3.44;
T_3.38 ;
    %load/vec4 v0x152ed5120_0;
    %load/vec4 v0x152ed51f0_0;
    %and;
    %store/vec4 v0x152ed52d0_0, 0, 32;
    %jmp T_3.44;
T_3.39 ;
    %load/vec4 v0x152ed5120_0;
    %load/vec4 v0x152ed51f0_0;
    %or;
    %store/vec4 v0x152ed52d0_0, 0, 32;
    %jmp T_3.44;
T_3.40 ;
    %load/vec4 v0x152ed5120_0;
    %load/vec4 v0x152ed51f0_0;
    %xor;
    %store/vec4 v0x152ed52d0_0, 0, 32;
    %jmp T_3.44;
T_3.41 ;
    %load/vec4 v0x152ed5120_0;
    %load/vec4 v0x152ed51f0_0;
    %or;
    %inv;
    %store/vec4 v0x152ed52d0_0, 0, 32;
    %jmp T_3.44;
T_3.42 ;
    %load/vec4 v0x152ed4e20_0;
    %load/vec4 v0x152ed4ee0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.46, 8;
T_3.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.46, 8;
 ; End of false expr.
    %blend;
T_3.46;
    %store/vec4 v0x152ed52d0_0, 0, 32;
    %jmp T_3.44;
T_3.43 ;
    %load/vec4 v0x152ed5120_0;
    %load/vec4 v0x152ed51f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.48, 8;
T_3.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.48, 8;
 ; End of false expr.
    %blend;
T_3.48;
    %store/vec4 v0x152ed52d0_0, 0, 32;
    %jmp T_3.44;
T_3.44 ;
    %pop/vec4 1;
    %jmp T_3.22;
T_3.1 ;
    %load/vec4 v0x152ed4420_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %jmp T_3.53;
T_3.49 ;
    %load/vec4 v0x152ed4e20_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152ed44d0_0, 0, 1;
    %jmp T_3.55;
T_3.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152ed44d0_0, 0, 1;
T_3.55 ;
    %jmp T_3.53;
T_3.50 ;
    %load/vec4 v0x152ed4e20_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152ed44d0_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152ed44d0_0, 0, 1;
T_3.57 ;
    %jmp T_3.53;
T_3.51 ;
    %load/vec4 v0x152ed4e20_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152ed44d0_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152ed44d0_0, 0, 1;
T_3.59 ;
    %jmp T_3.53;
T_3.52 ;
    %load/vec4 v0x152ed4e20_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152ed44d0_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152ed44d0_0, 0, 1;
T_3.61 ;
    %jmp T_3.53;
T_3.53 ;
    %pop/vec4 1;
    %jmp T_3.22;
T_3.2 ;
    %load/vec4 v0x152ed4e20_0;
    %load/vec4 v0x152ed4ee0_0;
    %cmp/e;
    %jmp/0xz  T_3.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152ed44d0_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152ed44d0_0, 0, 1;
T_3.63 ;
    %jmp T_3.22;
T_3.3 ;
    %load/vec4 v0x152ed4e20_0;
    %load/vec4 v0x152ed4aa0_0;
    %cmp/ne;
    %jmp/0xz  T_3.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152ed44d0_0, 0, 1;
    %jmp T_3.65;
T_3.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152ed44d0_0, 0, 1;
T_3.65 ;
    %jmp T_3.22;
T_3.4 ;
    %load/vec4 v0x152ed4e20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152ed44d0_0, 0, 1;
    %jmp T_3.67;
T_3.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152ed44d0_0, 0, 1;
T_3.67 ;
    %jmp T_3.22;
T_3.5 ;
    %load/vec4 v0x152ed4e20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152ed44d0_0, 0, 1;
    %jmp T_3.69;
T_3.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152ed44d0_0, 0, 1;
T_3.69 ;
    %jmp T_3.22;
T_3.6 ;
    %load/vec4 v0x152ed4e20_0;
    %load/vec4 v0x152ed4f70_0;
    %add;
    %store/vec4 v0x152ed52d0_0, 0, 32;
    %jmp T_3.22;
T_3.7 ;
    %load/vec4 v0x152ed5120_0;
    %load/vec4 v0x152ed4f70_0;
    %add;
    %store/vec4 v0x152ed52d0_0, 0, 32;
    %jmp T_3.22;
T_3.8 ;
    %load/vec4 v0x152ed4e20_0;
    %load/vec4 v0x152ed4f70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.71, 8;
T_3.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.71, 8;
 ; End of false expr.
    %blend;
T_3.71;
    %store/vec4 v0x152ed52d0_0, 0, 32;
    %jmp T_3.22;
T_3.9 ;
    %load/vec4 v0x152ed5120_0;
    %load/vec4 v0x152ed5000_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.73, 8;
T_3.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.73, 8;
 ; End of false expr.
    %blend;
T_3.73;
    %store/vec4 v0x152ed52d0_0, 0, 32;
    %jmp T_3.22;
T_3.10 ;
    %load/vec4 v0x152ed5120_0;
    %load/vec4 v0x152ed5090_0;
    %and;
    %store/vec4 v0x152ed52d0_0, 0, 32;
    %jmp T_3.22;
T_3.11 ;
    %load/vec4 v0x152ed5120_0;
    %load/vec4 v0x152ed5090_0;
    %or;
    %store/vec4 v0x152ed52d0_0, 0, 32;
    %jmp T_3.22;
T_3.12 ;
    %load/vec4 v0x152ed5120_0;
    %load/vec4 v0x152ed5090_0;
    %xor;
    %store/vec4 v0x152ed52d0_0, 0, 32;
    %jmp T_3.22;
T_3.13 ;
    %load/vec4 v0x152ed5090_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x152ed52d0_0, 0, 32;
    %jmp T_3.22;
T_3.14 ;
    %load/vec4 v0x152ed4e20_0;
    %load/vec4 v0x152ed4f70_0;
    %add;
    %store/vec4 v0x152ed4890_0, 0, 32;
    %jmp T_3.22;
T_3.15 ;
    %load/vec4 v0x152ed4e20_0;
    %load/vec4 v0x152ed4f70_0;
    %add;
    %store/vec4 v0x152ed4890_0, 0, 32;
    %jmp T_3.22;
T_3.16 ;
    %load/vec4 v0x152ed4e20_0;
    %load/vec4 v0x152ed4f70_0;
    %add;
    %store/vec4 v0x152ed4890_0, 0, 32;
    %jmp T_3.22;
T_3.17 ;
    %load/vec4 v0x152ed4e20_0;
    %load/vec4 v0x152ed4f70_0;
    %add;
    %store/vec4 v0x152ed4890_0, 0, 32;
    %jmp T_3.22;
T_3.18 ;
    %load/vec4 v0x152ed4e20_0;
    %load/vec4 v0x152ed4f70_0;
    %add;
    %store/vec4 v0x152ed4890_0, 0, 32;
    %jmp T_3.22;
T_3.19 ;
    %load/vec4 v0x152ed4e20_0;
    %load/vec4 v0x152ed4f70_0;
    %add;
    %store/vec4 v0x152ed4890_0, 0, 32;
    %jmp T_3.22;
T_3.20 ;
    %load/vec4 v0x152ed4e20_0;
    %load/vec4 v0x152ed4f70_0;
    %add;
    %store/vec4 v0x152ed4890_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v0x152ed4e20_0;
    %load/vec4 v0x152ed4f70_0;
    %add;
    %store/vec4 v0x152ed4890_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %load/vec4 v0x152ed52d0_0;
    %store/vec4 v0x152ed4ce0_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x152ed6cf0;
T_4 ;
    %wait E_0x152eb3470;
    %load/vec4 v0x152ed72d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x152ed7000_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x152ed7200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x152ed7090_0;
    %assign/vec4 v0x152ed7000_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x152ed6620;
T_5 ;
    %wait E_0x152eb3470;
    %load/vec4 v0x152ed6bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x152ed68f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x152ed6af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x152ed6980_0;
    %assign/vec4 v0x152ed68f0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x152ed5b20;
T_6 ;
    %wait E_0x152ed5d90;
    %load/vec4 v0x152ed61f0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x152ed63e0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x152ed64f0_0, 4, 8;
    %load/vec4 v0x152ed63e0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x152ed64f0_0, 4, 8;
    %load/vec4 v0x152ed63e0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x152ed64f0_0, 4, 8;
    %load/vec4 v0x152ed63e0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x152ed64f0_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x152ed61f0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x152ed5f60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x152ed6280_0;
    %load/vec4 v0x152ed6020_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152ed64f0_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x152ed6020_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x152ed6280_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152ed6020_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x152ed64f0_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x152ed6020_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x152ed6280_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152ed6020_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152ed64f0_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x152ed6020_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x152ed6280_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152ed64f0_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x152ed61f0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x152ed5f60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x152ed6330_0;
    %load/vec4 v0x152ed6020_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152ed64f0_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x152ed6020_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x152ed6330_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152ed64f0_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x152ed3870;
T_7 ;
    %wait E_0x152ed3c00;
    %load/vec4 v0x152ede640_0;
    %flag_set/vec4 8;
    %load/vec4 v0x152ede6e0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x152eddfd0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x152eddc50_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x152edd850_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x152ed3870;
T_8 ;
    %wait E_0x152ed3390;
    %load/vec4 v0x152edd440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x152eddbb0_0;
    %load/vec4 v0x152edd580_0;
    %add;
    %store/vec4 v0x152edeaa0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x152ede140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x152eddbb0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x152ede070_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x152edeaa0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x152ede1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x152edec90_0;
    %store/vec4 v0x152edeaa0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x152edd7c0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x152edeaa0_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x152ed3870;
T_9 ;
    %wait E_0x152eb3470;
    %load/vec4 v0x152edd6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x152edf370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x152edd7c0_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x152eddbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x152edd730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152edf770_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x152edd730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x152edf770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x152edf770_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x152edf770_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152edf770_0, 0;
    %load/vec4 v0x152eddbb0_0;
    %assign/vec4 v0x152edd7c0_0, 0;
    %load/vec4 v0x152edeaa0_0;
    %assign/vec4 v0x152eddbb0_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x152eddbb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152edd730_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x152eb5250;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152edfb20_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 2000, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x152edfb20_0;
    %inv;
    %store/vec4 v0x152edfb20_0, 0, 1;
    %delay 4, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x152eb5250;
T_11 ;
    %fork t_1, S_0x152e82cf0;
    %jmp t_0;
    .scope S_0x152e82cf0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152ee0240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152edfc30_0, 0, 1;
    %wait E_0x152eb3470;
    %delay 2, 0;
    %wait E_0x152eb3470;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152ee0240_0, 0, 1;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x152ed3550_0, 0, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x152ed3600_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x152ed3710_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x152ed3300_0, 0, 16;
    %load/vec4 v0x152ed3550_0;
    %load/vec4 v0x152ed3600_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152ed3710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152ed3300_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152ed33f0_0, 0, 32;
    %load/vec4 v0x152ed33f0_0;
    %store/vec4 v0x152ee00e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x152edfde0_0, 0, 32;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x152ed31a0_0, 0, 32;
    %load/vec4 v0x152edffd0_0;
    %load/vec4 v0x152ed31a0_0;
    %cmp/e;
    %jmp/0xz  T_11.0, 4;
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 4 86 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x152ed31a0_0, v0x152edffd0_0 {0 0 0};
T_11.1 ;
    %wait E_0x152eb3470;
    %delay 2, 0;
    %load/vec4 v0x152ed31a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x152ed31a0_0, 0, 32;
    %load/vec4 v0x152edffd0_0;
    %load/vec4 v0x152ed31a0_0;
    %cmp/e;
    %jmp/0xz  T_11.2, 4;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 4 91 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x152ed31a0_0, v0x152edffd0_0 {0 0 0};
T_11.3 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x152ed3250_0, 0, 5;
    %pushi/vec4 29, 0, 32;
T_11.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.5, 5;
    %jmp/1 T_11.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x152ed3550_0, 0, 6;
    %load/vec4 v0x152ed3250_0;
    %store/vec4 v0x152ed3600_0, 0, 5;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x152ed3710_0, 0, 5;
    %load/vec4 v0x152ed3250_0;
    %pad/u 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x152ed3300_0, 0, 16;
    %load/vec4 v0x152ed3550_0;
    %load/vec4 v0x152ed3600_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152ed3710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152ed3300_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152ed33f0_0, 0, 32;
    %load/vec4 v0x152ed33f0_0;
    %store/vec4 v0x152ee00e0_0, 0, 32;
    %wait E_0x152eb3470;
    %delay 2, 0;
    %load/vec4 v0x152ed31a0_0;
    %addi 8, 0, 32;
    %store/vec4 v0x152ed34a0_0, 0, 32;
    %load/vec4 v0x152ed3300_0;
    %pad/u 18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x152ebf4d0_0, 0, 18;
    %load/vec4 v0x152ebf4d0_0;
    %parti/s 1, 17, 6;
    %flag_set/vec4 8;
    %jmp/0 T_11.6, 8;
    %pushi/vec4 16383, 0, 14;
    %jmp/1 T_11.7, 8;
T_11.6 ; End of true expr.
    %pushi/vec4 0, 0, 14;
    %jmp/0 T_11.7, 8;
 ; End of false expr.
    %blend;
T_11.7;
    %load/vec4 v0x152ebf4d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152ed3100_0, 0, 32;
    %load/vec4 v0x152ed31a0_0;
    %addi 4, 0, 32;
    %load/vec4 v0x152ed3100_0;
    %add;
    %store/vec4 v0x152ed31a0_0, 0, 32;
    %load/vec4 v0x152edffd0_0;
    %load/vec4 v0x152ed31a0_0;
    %cmp/e;
    %jmp/0xz  T_11.8, 4;
    %jmp T_11.9;
T_11.8 ;
    %vpi_call/w 4 113 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x152ed31a0_0, v0x152edffd0_0 {0 0 0};
T_11.9 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x152ed3550_0, 0, 6;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x152ed3600_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x152ed3710_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x152ed3300_0, 0, 16;
    %load/vec4 v0x152ed3550_0;
    %load/vec4 v0x152ed3600_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152ed3710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152ed3300_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152ed33f0_0, 0, 32;
    %load/vec4 v0x152ed33f0_0;
    %store/vec4 v0x152ee00e0_0, 0, 32;
    %wait E_0x152eb3470;
    %delay 2, 0;
    %load/vec4 v0x152ee0170_0;
    %load/vec4 v0x152ed34a0_0;
    %cmp/e;
    %jmp/0xz  T_11.10, 4;
    %jmp T_11.11;
T_11.10 ;
    %vpi_call/w 4 125 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=%h, actual v0=%h", v0x152ed34a0_0, v0x152ee0170_0 {0 0 0};
T_11.11 ;
    %load/vec4 v0x152ed31a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x152ed31a0_0, 0, 32;
    %load/vec4 v0x152edffd0_0;
    %load/vec4 v0x152ed31a0_0;
    %cmp/e;
    %jmp/0xz  T_11.12, 4;
    %jmp T_11.13;
T_11.12 ;
    %vpi_call/w 4 127 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x152ed31a0_0, v0x152edffd0_0 {0 0 0};
T_11.13 ;
    %load/vec4 v0x152ed3250_0;
    %addi 1, 0, 5;
    %store/vec4 v0x152ed3250_0, 0, 5;
    %jmp T_11.4;
T_11.5 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x152ed3250_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x152ed37c0_0, 0, 32;
    %pushi/vec4 29, 0, 32;
T_11.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.15, 5;
    %jmp/1 T_11.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x152ed3550_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x152ed3600_0, 0, 5;
    %load/vec4 v0x152ed3250_0;
    %store/vec4 v0x152ed3710_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x152ed3300_0, 0, 16;
    %load/vec4 v0x152ed3550_0;
    %load/vec4 v0x152ed3600_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152ed3710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152ed3300_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152ed33f0_0, 0, 32;
    %load/vec4 v0x152ed33f0_0;
    %store/vec4 v0x152ee00e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x152ed37c0_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152edfde0_0, 0, 32;
    %wait E_0x152eb3470;
    %delay 2, 0;
    %load/vec4 v0x152edfe70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %jmp T_11.17;
T_11.16 ;
    %vpi_call/w 4 149 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.17 ;
    %load/vec4 v0x152edfd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %jmp T_11.19;
T_11.18 ;
    %vpi_call/w 4 150 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.19 ;
    %load/vec4 v0x152ed31a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x152ed31a0_0, 0, 32;
    %load/vec4 v0x152edffd0_0;
    %load/vec4 v0x152ed31a0_0;
    %cmp/e;
    %jmp/0xz  T_11.20, 4;
    %jmp T_11.21;
T_11.20 ;
    %vpi_call/w 4 152 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x152ed31a0_0, v0x152edffd0_0 {0 0 0};
T_11.21 ;
    %load/vec4 v0x152ed37c0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x152ed37c0_0, 0, 32;
    %load/vec4 v0x152ed3250_0;
    %addi 1, 0, 5;
    %store/vec4 v0x152ed3250_0, 0, 5;
    %jmp T_11.14;
T_11.15 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x152ed3250_0, 0, 5;
    %pushi/vec4 29, 0, 32;
T_11.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.23, 5;
    %jmp/1 T_11.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x152ed3550_0, 0, 6;
    %load/vec4 v0x152ed3250_0;
    %store/vec4 v0x152ed3600_0, 0, 5;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x152ed3710_0, 0, 5;
    %load/vec4 v0x152ed3250_0;
    %pad/u 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x152ed3300_0, 0, 16;
    %load/vec4 v0x152ed3550_0;
    %load/vec4 v0x152ed3600_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152ed3710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152ed3300_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152ed33f0_0, 0, 32;
    %load/vec4 v0x152ed33f0_0;
    %store/vec4 v0x152ee00e0_0, 0, 32;
    %wait E_0x152eb3470;
    %delay 2, 0;
    %load/vec4 v0x152ed31a0_0;
    %addi 8, 0, 32;
    %store/vec4 v0x152ed34a0_0, 0, 32;
    %load/vec4 v0x152ed3300_0;
    %pad/u 18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x152ebf4d0_0, 0, 18;
    %load/vec4 v0x152ebf4d0_0;
    %parti/s 1, 17, 6;
    %flag_set/vec4 8;
    %jmp/0 T_11.24, 8;
    %pushi/vec4 16383, 0, 14;
    %jmp/1 T_11.25, 8;
T_11.24 ; End of true expr.
    %pushi/vec4 0, 0, 14;
    %jmp/0 T_11.25, 8;
 ; End of false expr.
    %blend;
T_11.25;
    %load/vec4 v0x152ebf4d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152ed3100_0, 0, 32;
    %load/vec4 v0x152ed31a0_0;
    %addi 4, 0, 32;
    %load/vec4 v0x152ed3100_0;
    %add;
    %store/vec4 v0x152ed31a0_0, 0, 32;
    %load/vec4 v0x152edffd0_0;
    %load/vec4 v0x152ed31a0_0;
    %cmp/e;
    %jmp/0xz  T_11.26, 4;
    %jmp T_11.27;
T_11.26 ;
    %vpi_call/w 4 175 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x152ed31a0_0, v0x152edffd0_0 {0 0 0};
T_11.27 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x152ed3550_0, 0, 6;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x152ed3600_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x152ed3710_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x152ed3300_0, 0, 16;
    %load/vec4 v0x152ed3550_0;
    %load/vec4 v0x152ed3600_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152ed3710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152ed3300_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152ed33f0_0, 0, 32;
    %load/vec4 v0x152ed33f0_0;
    %store/vec4 v0x152ee00e0_0, 0, 32;
    %wait E_0x152eb3470;
    %delay 2, 0;
    %load/vec4 v0x152ee0170_0;
    %load/vec4 v0x152ed34a0_0;
    %cmp/e;
    %jmp/0xz  T_11.28, 4;
    %jmp T_11.29;
T_11.28 ;
    %vpi_call/w 4 187 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=%h, actual v0=%h", v0x152ed34a0_0, v0x152ee0170_0 {0 0 0};
T_11.29 ;
    %load/vec4 v0x152ed31a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x152ed31a0_0, 0, 32;
    %load/vec4 v0x152edffd0_0;
    %load/vec4 v0x152ed31a0_0;
    %cmp/e;
    %jmp/0xz  T_11.30, 4;
    %jmp T_11.31;
T_11.30 ;
    %vpi_call/w 4 189 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x152ed31a0_0, v0x152edffd0_0 {0 0 0};
T_11.31 ;
    %load/vec4 v0x152ed3250_0;
    %addi 1, 0, 5;
    %store/vec4 v0x152ed3250_0, 0, 5;
    %jmp T_11.22;
T_11.23 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x152ed3250_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x152ed37c0_0, 0, 32;
    %pushi/vec4 29, 0, 32;
T_11.32 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.33, 5;
    %jmp/1 T_11.33, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x152ed3550_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x152ed3600_0, 0, 5;
    %load/vec4 v0x152ed3250_0;
    %store/vec4 v0x152ed3710_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x152ed3300_0, 0, 16;
    %load/vec4 v0x152ed3550_0;
    %load/vec4 v0x152ed3600_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152ed3710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152ed3300_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152ed33f0_0, 0, 32;
    %load/vec4 v0x152ed33f0_0;
    %store/vec4 v0x152ee00e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x152ed37c0_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152edfde0_0, 0, 32;
    %wait E_0x152eb3470;
    %delay 2, 0;
    %load/vec4 v0x152edfe70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.34, 8;
    %jmp T_11.35;
T_11.34 ;
    %vpi_call/w 4 211 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.35 ;
    %load/vec4 v0x152edfd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.36, 8;
    %jmp T_11.37;
T_11.36 ;
    %vpi_call/w 4 212 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.37 ;
    %load/vec4 v0x152ed31a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x152ed31a0_0, 0, 32;
    %load/vec4 v0x152edffd0_0;
    %load/vec4 v0x152ed31a0_0;
    %cmp/e;
    %jmp/0xz  T_11.38, 4;
    %jmp T_11.39;
T_11.38 ;
    %vpi_call/w 4 214 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x152ed31a0_0, v0x152edffd0_0 {0 0 0};
T_11.39 ;
    %load/vec4 v0x152ed37c0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x152ed37c0_0, 0, 32;
    %load/vec4 v0x152ed3250_0;
    %addi 1, 0, 5;
    %store/vec4 v0x152ed3250_0, 0, 5;
    %jmp T_11.32;
T_11.33 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x152ed3250_0, 0, 5;
    %pushi/vec4 29, 0, 32;
T_11.40 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.41, 5;
    %jmp/1 T_11.41, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x152ed3550_0, 0, 6;
    %load/vec4 v0x152ed3250_0;
    %store/vec4 v0x152ed3600_0, 0, 5;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x152ed3710_0, 0, 5;
    %load/vec4 v0x152ed3250_0;
    %pad/u 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x152ed3300_0, 0, 16;
    %load/vec4 v0x152ed3550_0;
    %load/vec4 v0x152ed3600_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152ed3710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152ed3300_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152ed33f0_0, 0, 32;
    %load/vec4 v0x152ed33f0_0;
    %store/vec4 v0x152ee00e0_0, 0, 32;
    %wait E_0x152eb3470;
    %delay 2, 0;
    %load/vec4 v0x152ed31a0_0;
    %addi 8, 0, 32;
    %store/vec4 v0x152ed34a0_0, 0, 32;
    %load/vec4 v0x152ed31a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x152ed31a0_0, 0, 32;
    %load/vec4 v0x152edffd0_0;
    %load/vec4 v0x152ed31a0_0;
    %cmp/e;
    %jmp/0xz  T_11.42, 4;
    %jmp T_11.43;
T_11.42 ;
    %vpi_call/w 4 235 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x152ed31a0_0, v0x152edffd0_0 {0 0 0};
T_11.43 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x152ed3550_0, 0, 6;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x152ed3600_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x152ed3710_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x152ed3300_0, 0, 16;
    %load/vec4 v0x152ed3550_0;
    %load/vec4 v0x152ed3600_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152ed3710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152ed3300_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152ed33f0_0, 0, 32;
    %load/vec4 v0x152ed33f0_0;
    %store/vec4 v0x152ee00e0_0, 0, 32;
    %wait E_0x152eb3470;
    %delay 2, 0;
    %load/vec4 v0x152ee0170_0;
    %load/vec4 v0x152ed34a0_0;
    %cmp/e;
    %jmp/0xz  T_11.44, 4;
    %jmp T_11.45;
T_11.44 ;
    %vpi_call/w 4 247 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=%h, actual v0=%h", v0x152ed34a0_0, v0x152ee0170_0 {0 0 0};
T_11.45 ;
    %load/vec4 v0x152ed31a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x152ed31a0_0, 0, 32;
    %load/vec4 v0x152edffd0_0;
    %load/vec4 v0x152ed31a0_0;
    %cmp/e;
    %jmp/0xz  T_11.46, 4;
    %jmp T_11.47;
T_11.46 ;
    %vpi_call/w 4 249 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x152ed31a0_0, v0x152edffd0_0 {0 0 0};
T_11.47 ;
    %load/vec4 v0x152ed3250_0;
    %addi 1, 0, 5;
    %store/vec4 v0x152ed3250_0, 0, 5;
    %jmp T_11.40;
T_11.41 ;
    %pop/vec4 1;
    %end;
    .scope S_0x152eb5250;
t_0 %join;
    %end;
    .thread T_11;
    .scope S_0x152eb3290;
T_12 ;
    %wait E_0x152ea0060;
    %load/vec4 v0x152ee0bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x152ee09e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x152ee0a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x152ee0b40_0;
    %assign/vec4 v0x152ee09e0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "test/tb/bgezal_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
