Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May 31 10:50:58 2025
| Host         : DESKTOP-C2MIG7A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.288        0.000                      0                22337        0.026        0.000                      0                22337        3.750        0.000                       0                  7825  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.288        0.000                      0                22337        0.026        0.000                      0                22337        3.750        0.000                       0                  7825  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_0/U0/tmp_15_reg_924_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.835ns  (logic 4.410ns (56.287%)  route 3.425ns (43.713%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 12.762 - 10.000 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        1.792     3.086    design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     5.540 r  design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DOBDO[2]
                         net (fo=10, routed)          0.707     6.247    design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/DOBDO[2]
    SLICE_X20Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.371 r  design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/gx_fu_552_p2__1_carry_i_2/O
                         net (fo=1, routed)           0.617     6.988    design_1_i/sobel_0/U0/line_buffer_U_n_70
    SLICE_X23Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.386 r  design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.386    design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry_n_2
    SLICE_X23Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.608 r  design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry__0/O[0]
                         net (fo=2, routed)           0.680     8.288    design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry__0_n_9
    SLICE_X26Y12         LUT3 (Prop_lut3_I2_O)        0.299     8.587 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_3/O
                         net (fo=2, routed)           0.419     9.006    design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_3_n_2
    SLICE_X27Y11         LUT4 (Prop_lut4_I3_O)        0.124     9.130 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.130    design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_7_n_2
    SLICE_X27Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.680 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.680    design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_n_2
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.919 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__1/O[2]
                         net (fo=28, routed)          1.002    10.921    design_1_i/sobel_0/U0/gx_fu_552_p2[10]
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/sobel_0/U0/tmp_15_reg_924_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        1.583    12.762    design_1_i/sobel_0/U0/ap_clk
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/sobel_0/U0/tmp_15_reg_924_reg/CLK
                         clock pessimism              0.230    12.992    
                         clock uncertainty           -0.154    12.837    
    DSP48_X2Y4           DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.628    12.209    design_1_i/sobel_0/U0/tmp_15_reg_924_reg
  -------------------------------------------------------------------
                         required time                         12.209    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_0/U0/tmp_15_reg_924_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.835ns  (logic 4.410ns (56.287%)  route 3.425ns (43.713%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 12.762 - 10.000 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        1.792     3.086    design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     5.540 r  design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DOBDO[2]
                         net (fo=10, routed)          0.707     6.247    design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/DOBDO[2]
    SLICE_X20Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.371 r  design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/gx_fu_552_p2__1_carry_i_2/O
                         net (fo=1, routed)           0.617     6.988    design_1_i/sobel_0/U0/line_buffer_U_n_70
    SLICE_X23Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.386 r  design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.386    design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry_n_2
    SLICE_X23Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.608 r  design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry__0/O[0]
                         net (fo=2, routed)           0.680     8.288    design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry__0_n_9
    SLICE_X26Y12         LUT3 (Prop_lut3_I2_O)        0.299     8.587 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_3/O
                         net (fo=2, routed)           0.419     9.006    design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_3_n_2
    SLICE_X27Y11         LUT4 (Prop_lut4_I3_O)        0.124     9.130 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.130    design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_7_n_2
    SLICE_X27Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.680 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.680    design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_n_2
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.919 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__1/O[2]
                         net (fo=28, routed)          1.002    10.921    design_1_i/sobel_0/U0/gx_fu_552_p2[10]
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/sobel_0/U0/tmp_15_reg_924_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        1.583    12.762    design_1_i/sobel_0/U0/ap_clk
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/sobel_0/U0/tmp_15_reg_924_reg/CLK
                         clock pessimism              0.230    12.992    
                         clock uncertainty           -0.154    12.837    
    DSP48_X2Y4           DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.628    12.209    design_1_i/sobel_0/U0/tmp_15_reg_924_reg
  -------------------------------------------------------------------
                         required time                         12.209    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_0/U0/tmp_15_reg_924_reg/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.897ns  (logic 4.410ns (55.844%)  route 3.487ns (44.156%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 12.762 - 10.000 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        1.792     3.086    design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     5.540 r  design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DOBDO[2]
                         net (fo=10, routed)          0.707     6.247    design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/DOBDO[2]
    SLICE_X20Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.371 r  design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/gx_fu_552_p2__1_carry_i_2/O
                         net (fo=1, routed)           0.617     6.988    design_1_i/sobel_0/U0/line_buffer_U_n_70
    SLICE_X23Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.386 r  design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.386    design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry_n_2
    SLICE_X23Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.608 r  design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry__0/O[0]
                         net (fo=2, routed)           0.680     8.288    design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry__0_n_9
    SLICE_X26Y12         LUT3 (Prop_lut3_I2_O)        0.299     8.587 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_3/O
                         net (fo=2, routed)           0.419     9.006    design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_3_n_2
    SLICE_X27Y11         LUT4 (Prop_lut4_I3_O)        0.124     9.130 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.130    design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_7_n_2
    SLICE_X27Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.680 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.680    design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_n_2
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.919 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__1/O[2]
                         net (fo=28, routed)          1.064    10.984    design_1_i/sobel_0/U0/gx_fu_552_p2[10]
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/sobel_0/U0/tmp_15_reg_924_reg/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        1.583    12.762    design_1_i/sobel_0/U0/ap_clk
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/sobel_0/U0/tmp_15_reg_924_reg/CLK
                         clock pessimism              0.230    12.992    
                         clock uncertainty           -0.154    12.837    
    DSP48_X2Y4           DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.540    12.297    design_1_i/sobel_0/U0/tmp_15_reg_924_reg
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_0/U0/tmp_15_reg_924_reg/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.897ns  (logic 4.410ns (55.844%)  route 3.487ns (44.156%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 12.762 - 10.000 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        1.792     3.086    design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     5.540 r  design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DOBDO[2]
                         net (fo=10, routed)          0.707     6.247    design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/DOBDO[2]
    SLICE_X20Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.371 r  design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/gx_fu_552_p2__1_carry_i_2/O
                         net (fo=1, routed)           0.617     6.988    design_1_i/sobel_0/U0/line_buffer_U_n_70
    SLICE_X23Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.386 r  design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.386    design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry_n_2
    SLICE_X23Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.608 r  design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry__0/O[0]
                         net (fo=2, routed)           0.680     8.288    design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry__0_n_9
    SLICE_X26Y12         LUT3 (Prop_lut3_I2_O)        0.299     8.587 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_3/O
                         net (fo=2, routed)           0.419     9.006    design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_3_n_2
    SLICE_X27Y11         LUT4 (Prop_lut4_I3_O)        0.124     9.130 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.130    design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_7_n_2
    SLICE_X27Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.680 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.680    design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_n_2
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.919 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__1/O[2]
                         net (fo=28, routed)          1.064    10.984    design_1_i/sobel_0/U0/gx_fu_552_p2[10]
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/sobel_0/U0/tmp_15_reg_924_reg/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        1.583    12.762    design_1_i/sobel_0/U0/ap_clk
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/sobel_0/U0/tmp_15_reg_924_reg/CLK
                         clock pessimism              0.230    12.992    
                         clock uncertainty           -0.154    12.837    
    DSP48_X2Y4           DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.540    12.297    design_1_i/sobel_0/U0/tmp_15_reg_924_reg
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_0/U0/tmp_15_reg_924_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.877ns  (logic 4.410ns (55.983%)  route 3.467ns (44.017%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 12.762 - 10.000 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        1.792     3.086    design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     5.540 r  design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DOBDO[2]
                         net (fo=10, routed)          0.707     6.247    design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/DOBDO[2]
    SLICE_X20Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.371 r  design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/gx_fu_552_p2__1_carry_i_2/O
                         net (fo=1, routed)           0.617     6.988    design_1_i/sobel_0/U0/line_buffer_U_n_70
    SLICE_X23Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.386 r  design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.386    design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry_n_2
    SLICE_X23Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.608 r  design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry__0/O[0]
                         net (fo=2, routed)           0.680     8.288    design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry__0_n_9
    SLICE_X26Y12         LUT3 (Prop_lut3_I2_O)        0.299     8.587 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_3/O
                         net (fo=2, routed)           0.419     9.006    design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_3_n_2
    SLICE_X27Y11         LUT4 (Prop_lut4_I3_O)        0.124     9.130 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.130    design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_7_n_2
    SLICE_X27Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.680 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.680    design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_n_2
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.919 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__1/O[2]
                         net (fo=28, routed)          1.045    10.964    design_1_i/sobel_0/U0/gx_fu_552_p2[10]
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/sobel_0/U0/tmp_15_reg_924_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        1.583    12.762    design_1_i/sobel_0/U0/ap_clk
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/sobel_0/U0/tmp_15_reg_924_reg/CLK
                         clock pessimism              0.230    12.992    
                         clock uncertainty           -0.154    12.837    
    DSP48_X2Y4           DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.540    12.297    design_1_i/sobel_0/U0/tmp_15_reg_924_reg
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_0/U0/tmp_15_reg_924_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.877ns  (logic 4.410ns (55.983%)  route 3.467ns (44.017%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 12.762 - 10.000 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        1.792     3.086    design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     5.540 r  design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DOBDO[2]
                         net (fo=10, routed)          0.707     6.247    design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/DOBDO[2]
    SLICE_X20Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.371 r  design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/gx_fu_552_p2__1_carry_i_2/O
                         net (fo=1, routed)           0.617     6.988    design_1_i/sobel_0/U0/line_buffer_U_n_70
    SLICE_X23Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.386 r  design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.386    design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry_n_2
    SLICE_X23Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.608 r  design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry__0/O[0]
                         net (fo=2, routed)           0.680     8.288    design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry__0_n_9
    SLICE_X26Y12         LUT3 (Prop_lut3_I2_O)        0.299     8.587 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_3/O
                         net (fo=2, routed)           0.419     9.006    design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_3_n_2
    SLICE_X27Y11         LUT4 (Prop_lut4_I3_O)        0.124     9.130 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.130    design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_7_n_2
    SLICE_X27Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.680 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.680    design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_n_2
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.919 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__1/O[2]
                         net (fo=28, routed)          1.045    10.964    design_1_i/sobel_0/U0/gx_fu_552_p2[10]
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/sobel_0/U0/tmp_15_reg_924_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        1.583    12.762    design_1_i/sobel_0/U0/ap_clk
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/sobel_0/U0/tmp_15_reg_924_reg/CLK
                         clock pessimism              0.230    12.992    
                         clock uncertainty           -0.154    12.837    
    DSP48_X2Y4           DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.540    12.297    design_1_i/sobel_0/U0/tmp_15_reg_924_reg
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_0/U0/tmp_15_reg_924_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.877ns  (logic 4.410ns (55.983%)  route 3.467ns (44.017%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 12.762 - 10.000 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        1.792     3.086    design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     5.540 r  design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DOBDO[2]
                         net (fo=10, routed)          0.707     6.247    design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/DOBDO[2]
    SLICE_X20Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.371 r  design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/gx_fu_552_p2__1_carry_i_2/O
                         net (fo=1, routed)           0.617     6.988    design_1_i/sobel_0/U0/line_buffer_U_n_70
    SLICE_X23Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.386 r  design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.386    design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry_n_2
    SLICE_X23Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.608 r  design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry__0/O[0]
                         net (fo=2, routed)           0.680     8.288    design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry__0_n_9
    SLICE_X26Y12         LUT3 (Prop_lut3_I2_O)        0.299     8.587 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_3/O
                         net (fo=2, routed)           0.419     9.006    design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_3_n_2
    SLICE_X27Y11         LUT4 (Prop_lut4_I3_O)        0.124     9.130 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.130    design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_7_n_2
    SLICE_X27Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.680 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.680    design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_n_2
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.919 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__1/O[2]
                         net (fo=28, routed)          1.045    10.964    design_1_i/sobel_0/U0/gx_fu_552_p2[10]
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/sobel_0/U0/tmp_15_reg_924_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        1.583    12.762    design_1_i/sobel_0/U0/ap_clk
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/sobel_0/U0/tmp_15_reg_924_reg/CLK
                         clock pessimism              0.230    12.992    
                         clock uncertainty           -0.154    12.837    
    DSP48_X2Y4           DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.540    12.297    design_1_i/sobel_0/U0/tmp_15_reg_924_reg
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_0/U0/tmp_15_reg_924_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.844ns  (logic 4.410ns (56.219%)  route 3.434ns (43.781%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 12.762 - 10.000 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        1.792     3.086    design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     5.540 r  design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DOBDO[2]
                         net (fo=10, routed)          0.707     6.247    design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/DOBDO[2]
    SLICE_X20Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.371 r  design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/gx_fu_552_p2__1_carry_i_2/O
                         net (fo=1, routed)           0.617     6.988    design_1_i/sobel_0/U0/line_buffer_U_n_70
    SLICE_X23Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.386 r  design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.386    design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry_n_2
    SLICE_X23Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.608 r  design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry__0/O[0]
                         net (fo=2, routed)           0.680     8.288    design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry__0_n_9
    SLICE_X26Y12         LUT3 (Prop_lut3_I2_O)        0.299     8.587 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_3/O
                         net (fo=2, routed)           0.419     9.006    design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_3_n_2
    SLICE_X27Y11         LUT4 (Prop_lut4_I3_O)        0.124     9.130 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.130    design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_7_n_2
    SLICE_X27Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.680 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.680    design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_n_2
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.919 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__1/O[2]
                         net (fo=28, routed)          1.012    10.931    design_1_i/sobel_0/U0/gx_fu_552_p2[10]
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/sobel_0/U0/tmp_15_reg_924_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        1.583    12.762    design_1_i/sobel_0/U0/ap_clk
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/sobel_0/U0/tmp_15_reg_924_reg/CLK
                         clock pessimism              0.230    12.992    
                         clock uncertainty           -0.154    12.837    
    DSP48_X2Y4           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.540    12.297    design_1_i/sobel_0/U0/tmp_15_reg_924_reg
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                         -10.931    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_0/U0/tmp_15_reg_924_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.750ns  (logic 4.410ns (56.900%)  route 3.340ns (43.100%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 12.762 - 10.000 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        1.792     3.086    design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     5.540 r  design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DOBDO[2]
                         net (fo=10, routed)          0.707     6.247    design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/DOBDO[2]
    SLICE_X20Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.371 r  design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/gx_fu_552_p2__1_carry_i_2/O
                         net (fo=1, routed)           0.617     6.988    design_1_i/sobel_0/U0/line_buffer_U_n_70
    SLICE_X23Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.386 r  design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.386    design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry_n_2
    SLICE_X23Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.608 r  design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry__0/O[0]
                         net (fo=2, routed)           0.680     8.288    design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry__0_n_9
    SLICE_X26Y12         LUT3 (Prop_lut3_I2_O)        0.299     8.587 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_3/O
                         net (fo=2, routed)           0.419     9.006    design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_3_n_2
    SLICE_X27Y11         LUT4 (Prop_lut4_I3_O)        0.124     9.130 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.130    design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_7_n_2
    SLICE_X27Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.680 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.680    design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_n_2
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.919 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__1/O[2]
                         net (fo=28, routed)          0.918    10.837    design_1_i/sobel_0/U0/gx_fu_552_p2[10]
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/sobel_0/U0/tmp_15_reg_924_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        1.583    12.762    design_1_i/sobel_0/U0/ap_clk
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/sobel_0/U0/tmp_15_reg_924_reg/CLK
                         clock pessimism              0.230    12.992    
                         clock uncertainty           -0.154    12.837    
    DSP48_X2Y4           DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.628    12.209    design_1_i/sobel_0/U0/tmp_15_reg_924_reg
  -------------------------------------------------------------------
                         required time                         12.209    
                         arrival time                         -10.837    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_0/U0/tmp_15_reg_924_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.750ns  (logic 4.410ns (56.900%)  route 3.340ns (43.100%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 12.762 - 10.000 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        1.792     3.086    design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     5.540 r  design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DOBDO[2]
                         net (fo=10, routed)          0.707     6.247    design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/DOBDO[2]
    SLICE_X20Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.371 r  design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/gx_fu_552_p2__1_carry_i_2/O
                         net (fo=1, routed)           0.617     6.988    design_1_i/sobel_0/U0/line_buffer_U_n_70
    SLICE_X23Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.386 r  design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.386    design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry_n_2
    SLICE_X23Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.608 r  design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry__0/O[0]
                         net (fo=2, routed)           0.680     8.288    design_1_i/sobel_0/U0/gx_fu_552_p2__1_carry__0_n_9
    SLICE_X26Y12         LUT3 (Prop_lut3_I2_O)        0.299     8.587 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_3/O
                         net (fo=2, routed)           0.419     9.006    design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_3_n_2
    SLICE_X27Y11         LUT4 (Prop_lut4_I3_O)        0.124     9.130 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.130    design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_i_7_n_2
    SLICE_X27Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.680 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.680    design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__0_n_2
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.919 r  design_1_i/sobel_0/U0/gx_fu_552_p2__31_carry__1/O[2]
                         net (fo=28, routed)          0.918    10.837    design_1_i/sobel_0/U0/gx_fu_552_p2[10]
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/sobel_0/U0/tmp_15_reg_924_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        1.583    12.762    design_1_i/sobel_0/U0/ap_clk
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/sobel_0/U0/tmp_15_reg_924_reg/CLK
                         clock pessimism              0.230    12.992    
                         clock uncertainty           -0.154    12.837    
    DSP48_X2Y4           DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.628    12.209    design_1_i/sobel_0/U0/tmp_15_reg_924_reg
  -------------------------------------------------------------------
                         required time                         12.209    
                         arrival time                         -10.837    
  -------------------------------------------------------------------
                         slack                                  1.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1072]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.148ns (39.915%)  route 0.223ns (60.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        0.557     0.893    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X46Y52         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1072]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1072]/Q
                         net (fo=1, routed)           0.223     1.263    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIB1
    SLICE_X42Y49         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        0.830     1.196    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X42Y49         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
                         clock pessimism             -0.030     1.166    
    SLICE_X42Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.071     1.237    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[2052]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.505%)  route 0.189ns (53.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        0.592     0.928    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X26Y48         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.164     1.092 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[43]/Q
                         net (fo=2, routed)           0.189     1.280    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[68]
    SLICE_X29Y52         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[2052]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        0.845     1.211    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X29Y52         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[2052]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X29Y52         FDRE (Hold_fdre_C_D)         0.072     1.253    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[2052]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.099%)  route 0.211ns (59.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        0.557     0.893    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X39Y52         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[58]/Q
                         net (fo=1, routed)           0.211     1.244    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[51]
    SLICE_X37Y48         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        0.830     1.196    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X37Y48         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.047     1.213    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.252%)  route 0.182ns (58.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        0.556     0.892    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y52         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[21]/Q
                         net (fo=1, routed)           0.182     1.202    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[21]
    SLICE_X51Y52         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        0.821     1.187    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y52         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[21]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.018     1.170    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1077]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.952%)  route 0.218ns (57.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        0.586     0.922    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X8Y27          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1077]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     1.086 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1077]/Q
                         net (fo=1, routed)           0.218     1.303    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[18]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        0.892     1.258    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.283     0.975    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[18])
                                                      0.296     1.271    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1075]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.841%)  route 0.219ns (57.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        0.586     0.922    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X8Y27          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1075]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     1.086 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1075]/Q
                         net (fo=1, routed)           0.219     1.304    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[16]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        0.892     1.258    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.283     0.975    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[16])
                                                      0.296     1.271    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][120]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        0.593     0.929    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X17Y39         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][120]/Q
                         net (fo=1, routed)           0.056     1.125    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/DIA0
    SLICE_X16Y39         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        0.863     1.229    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/WCLK
    SLICE_X16Y39         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/CLK
                         clock pessimism             -0.287     0.942    
    SLICE_X16Y39         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.089    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        0.555     0.891    design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X39Y57         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/Q
                         net (fo=1, routed)           0.056     1.087    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA0
    SLICE_X38Y57         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        0.823     1.189    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X38Y57         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X38Y57         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.051    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        0.590     0.926    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y46         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/Q
                         net (fo=1, routed)           0.056     1.122    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X30Y46         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        0.858     1.224    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X30Y46         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.285     0.939    
    SLICE_X30Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.086    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        0.592     0.928    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X27Y49         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/Q
                         net (fo=1, routed)           0.056     1.124    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X26Y49         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7826, routed)        0.860     1.226    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X26Y49         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.285     0.941    
    SLICE_X26Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.088    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y5      design_1_i/sobel_0/U0/tmp_17_reg_929_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y4      design_1_i/sobel_0/U0/tmp_15_reg_924_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4     design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4     design_1_i/sobel_0/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y37    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y46    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y46    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y46    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y46    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y46    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y46    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y50    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y50    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y50    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y50    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y46    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y46    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y46    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y48    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y48    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y30    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y30    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y48    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y48    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y48    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC/CLK



