#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jun 18 01:21:46 2023
# Process ID: 2668
# Current directory: C:/Users/Asif/VivadoProjects/Lab6_Task4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19748 C:\Users\Asif\VivadoProjects\Lab6_Task4\Lab6_Task4.xpr
# Log file: C:/Users/Asif/VivadoProjects/Lab6_Task4/vivado.log
# Journal file: C:/Users/Asif/VivadoProjects/Lab6_Task4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Asif/VivadoProjects/Lab6_Task4/Lab6_Task4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 832.242 ; gain = 156.715
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asif/VivadoProjects/Lab6_Task4/Lab6_Task4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Encoder_4x2_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asif/VivadoProjects/Lab6_Task4/Lab6_Task4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Encoder_4x2_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab6_Task4/Lab6_Task4.srcs/sources_1/new/Encoder_4x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encoder_4x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab6_Task4/Lab6_Task4.srcs/sim_1/new/Encoder_4x2_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encoder_4x2_Sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asif/VivadoProjects/Lab6_Task4/Lab6_Task4.sim/sim_1/behav/xsim'
"xelab -wto f0f967ab7b04496496fe32cceed0aaf0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Encoder_4x2_Sim_behav xil_defaultlib.Encoder_4x2_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f0f967ab7b04496496fe32cceed0aaf0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Encoder_4x2_Sim_behav xil_defaultlib.Encoder_4x2_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Encoder_4x2
Compiling module xil_defaultlib.Encoder_4x2_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Encoder_4x2_Sim_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Asif/VivadoProjects/Lab6_Task4/Lab6_Task4.sim/sim_1/behav/xsim/xsim.dir/Encoder_4x2_Sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Asif/VivadoProjects/Lab6_Task4/Lab6_Task4.sim/sim_1/behav/xsim/xsim.dir/Encoder_4x2_Sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Jun 18 01:22:40 2023. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 109.199 ; gain = 17.617
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 18 01:22:40 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 862.480 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asif/VivadoProjects/Lab6_Task4/Lab6_Task4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Encoder_4x2_Sim_behav -key {Behavioral:sim_1:Functional:Encoder_4x2_Sim} -tclbatch {Encoder_4x2_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Encoder_4x2_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Encoder_4x2_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 862.691 ; gain = 0.211
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 865.379 ; gain = 0.000
add_files -fileset constrs_1 -norecurse C:/Users/Asif/VivadoProjects/Lab6_Task4/Basys-3-Master.xdc
launch_runs synth_1 -jobs 4
[Sun Jun 18 01:26:01 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab6_Task4/Lab6_Task4.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Jun 18 01:26:56 2023] Launched impl_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab6_Task4/Lab6_Task4.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 18 01:28:17 2023...
