Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan  4 21:14:54 2020
| Host         : compute.eees.dei.unibo.it running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu9eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  2681 |
| Unused register locations in slices containing registers |  2708 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           47 |
|      2 |          137 |
|      3 |          140 |
|      4 |           65 |
|      5 |           38 |
|      6 |           86 |
|      7 |           51 |
|      8 |          195 |
|      9 |           38 |
|     10 |           30 |
|     11 |            8 |
|     12 |           46 |
|     13 |            3 |
|     14 |            1 |
|     15 |            4 |
|    16+ |         1792 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6608 |         1787 |
| No           | No                    | Yes                    |              84 |           19 |
| No           | Yes                   | No                     |            3762 |         1430 |
| Yes          | No                    | No                     |           55570 |        10321 |
| Yes          | No                    | Yes                    |             120 |           19 |
| Yes          | Yes                   | No                     |           10172 |         2435 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U23/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/first_q[0]                                                                                 |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U22/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/first_q[0]                                                                                 |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U21/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/first_q[0]                                                                                 |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U20/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/first_q[0]                                                                                 |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U19/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/first_q[0]                                                                                 |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U18/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/first_q[0]                                                                                 |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_nodes/s05_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_si_converter/inst/areset                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_nodes/s05_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_nodes/s04_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_nodes/s05_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_nodes/s04_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_nodes/s05_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1824                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/j_0_i_i_6_reg_9543                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1813                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                      | design_1_i/smartconnect_0/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state508                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1836                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/j_0_i_i_6_1_reg_9579                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1576                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1848                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/j_0_i_i_6_2_reg_9615                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state2086                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_ctrl_s_axi_U/ar_hs                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1837                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                  | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/SR[0]                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_ctrl_s_axi_U/int_ier9_out                                                                                                                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state2097                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/j_0_i_i_7_1_reg_9922                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/SR[0]                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state532                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                                |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                      | design_1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                                                   | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state2098                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                                |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state2074                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state2109                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/j_0_i_i_7_2_reg_9958                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state271                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state282                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/j_0_i_i_0_2_reg_7554                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state2085                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/j_0_i_i_7_reg_9886                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state543                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/j_0_i_i_1_2_reg_7897                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_2[0]                                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state793                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1825                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state270                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/j_0_i_i_0_1_reg_7518                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_3[0]                                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1587                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/j_0_i_i_5_2_reg_9271                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                            | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/bus_wide_gen.fifo_burst/SR[0]                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state258                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/j_0_i_i_reg_7482                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                      | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_1[0]                                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state247                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_0[0]                                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1575                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/j_0_i_i_5_1_reg_9235                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1563                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/j_0_i_i_5_reg_9199                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1552                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1065                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/j_0_i_i_3_2_reg_8583                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state519                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/j_0_i_i_1_reg_7825                                                                                                                                                                                                                     |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1054                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1053                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/j_0_i_i_3_1_reg_8547                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1042                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1041                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/j_0_i_i_3_reg_8511                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1030                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state259                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1315                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1564                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                      | design_1_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1314                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/j_0_i_i_4_1_reg_8891                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1303                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state804                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/j_0_i_i_2_2_reg_8240                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state531                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/j_0_i_i_1_1_reg_7861                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1302                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/j_0_i_i_4_reg_8855                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state520                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                      | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state780                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/j_0_i_i_2_reg_8168                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state792                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/j_0_i_i_2_1_reg_8204                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1291                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state781                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                            | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                                                     |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                              | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/bus_wide_gen.fifo_burst/SR[0]                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_3[0]                                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_2[0]                                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                                                   | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_1[0]                                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1326                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/j_0_i_i_4_2_reg_8927                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state769                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_0[0]                                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1__0_n_8                                                                                                                                                    | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                        | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/ap_CS_fsm_reg[933][0]                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/b_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1_n_8                                                                                                                                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1__1_n_8                                                                                                                                                           | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                        | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                               | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                               | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                               | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pout[2]_i_1__6_n_8                                                                                                                                              | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                                |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                               | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                               | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1__5_n_8                                                                                                                                                              | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                               | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/state                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                               | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pout[2]_i_1__3_n_8                                                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__12_n_8                                                                                                                                                                    | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                   | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_wreq/q_reg[36]_0[0]                                                                                                                                                                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/state                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/state                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/b_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                        | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1__14_n_8                                                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/state                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                        | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1__8_n_8                                                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/r_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/w_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/exitcond2_reg_37889_reg[0]_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/state                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_si_converter/inst/areset                                                                                                                                                                                                |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                               | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                               | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                        | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1__15_n_8                                                                                                                                                                     | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_pipelined.mesg_reg_reg[4]                                                      | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/state                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1__11_n_8                                                                                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pout[2]_i_1__9_n_8                                                                                                                                                    | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/state                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                   | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1__13_n_8                                                                                                                                                     | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/ar_sreg/state                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/aw_sreg/state                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/b_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                        | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/r_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/w_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0][0]                                                                                                                                                                          |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/ap_CS_fsm_reg[165][0]                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/grp_fu_10094_opcode17                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/grp_fu_10094_opcode23                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/grp_fu_10094_opcode13                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_pipelined.mesg_reg_reg[3]                                                      | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                                |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_pipelined.mesg_reg_reg[0]                                                      | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/p_0_in2_out[0]                                                                     | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_pipelined.mesg_reg_reg[1]                                                      | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_pipelined.mesg_reg_reg[5]                                                      | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                               | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                               | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                               | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/ap_CS_fsm_reg[1125][0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/ap_CS_fsm_reg[1509][0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_1_U/batch_align2D_region_pyr_region_data_0_ram_U/ap_CS_fsm_reg[326]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__4_n_8                                                                                                                                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/fifo_rctl/full_n_reg_4                                                                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_8                                                                                                                                                              | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_0_U/batch_align2D_region_pyr_region_data_0_ram_U/ap_enable_reg_pp5_iter0_reg_rep                                                                                                                                               |                                                                                                                                                                                                                                                                               |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                           | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                                |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_1_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_enable_reg_pp17_iter0_reg_rep                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__1_n_8                                                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_2_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_CS_fsm_reg[1094]                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_3_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_enable_reg_pp13_iter0_reg_rep__0_0                                                                                                                               |                                                                                                                                                                                                                                                                               |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[16]_3[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state905                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__3_n_8                                                                                                                                                                     | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state644                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state383                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_96M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                             | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/indvar6_reg_7264_reg[2][0]                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                           | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                                |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_3_U/batch_align2D_region_pyr_region_data_0_ram_U/ap_CS_fsm_reg[710]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                           | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_si_converter/inst/areset                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                           | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_2_U/batch_align2D_region_pyr_region_data_0_ram_U/ap_CS_fsm_reg[518]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1427                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1166                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                               |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_8                                                                                                                                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1688                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state122                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                           | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                            |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                               |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_enable_reg_pp19_iter0_reg_rep_2                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__2_n_8                                                                                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1949                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp3_iter0_reg[0]                                                                                                                                                           | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state37                                                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/gen_endpoint.w_state_reg[1]_0[0]                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/gen_endpoint.r_cnt_reg[4][0]                                                                                                                                                                                   | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/gen_endpoint.r_cnt_reg[4][0]                                                                                                                                                                                   | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[first_offset][6]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/gen_endpoint.r_cnt_reg[4][0]                                                                                                                                                                                   | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/r_sreg/state_reg[s_ready_i]_1                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_1[0]                                                                                                                                                | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                        |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U31/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_0                              |                4 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[1570][0]                                                                                                                                                                | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state2129                                                                                                                                                                                                                    |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state908                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[first_offset][6]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_state_reg[1]                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/gen_endpoint.r_cnt_reg[4][0]                                                                                                                                                                                   | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U32/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_0                              |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/gen_endpoint.w_state_reg[1]_0[0]                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/gen_endpoint.w_state_reg[1]                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_recv/gen_pipe[1].pipe[1][5]_i_1_n_0                                                                                                                                       |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__16_n_8                                                                                                                                                     | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_state_reg[1]                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/gen_endpoint.r_cnt_reg[4][0]                                                                                                                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                5 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[24][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__2_n_8                                                                                                                                                    | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[16]_0[0]                                                                                                                                                         | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state18                                                                                                                                                                                                                      |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/ap_CS_fsm_reg[549][0]                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp15_stage0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp11_stage0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[5]_i_1_n_0                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_1_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                   | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_1_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U31/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_1                              |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                  | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                 |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U32/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_1                              |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                6 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_1_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_param_s_axi_U/waddr                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                    | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                   |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_1_i/smartconnect_0/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp7_stage0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[5]_i_1_n_0                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_3[0]                                                                                                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[5].srl_nx1/shift                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg[5]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_0/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                   | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_ps8_0_96M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/SEQ/seq_clr                                                                                                                                                                                                                                       |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp5_stage0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                   | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                   | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                           | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_resp/ap_rst_n_0[0]                                                                                                                                                                  |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_0/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                        | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                       |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                    |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                    |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[5].inst_req_counter/is_zero_r_reg_1[0]                                                                                                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_ctrl_s_axi_U/waddr                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                          | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_2[0]                                                                                                                                                 |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                   | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                               |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/areset_r_reg                                                                                                                                                 |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                   | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                                                                                 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                           |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_1_i/smartconnect_0/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                               |                5 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_1_i/smartconnect_0/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/gen_wr.afull_r_reg                                                                                                          |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U31/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                              |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_0_U/batch_align2D_region_pyr_region_data_0_ram_U/ap_phi_mux_y_0_i_phi_fu_7441_p41                                                                                                                                              | design_1_i/batch_align2D_region_0/inst/pos_0_i_reg_7425                                                                                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U31/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD_0 |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_6_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_CS_fsm_reg[226]                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_5_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_CS_fsm_reg[418]                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                7 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U23/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                                                  |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U31/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_1                              |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_7_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_enable_reg_pp4_iter0_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_enable_reg_pp18_iter0_reg                                                                                                                                          |                                                                                                                                                                                                                                                                               |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U31/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_2                              |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_1_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_4_U/batch_align2D_region_pyr_region_data_0_ram_U/ap_CS_fsm_reg[902]_0                                                                                                                                                          | design_1_i/batch_align2D_region_0/inst/pos_0_i_4_reg_8798                                                                                                                                                                                                                     |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_4_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_CS_fsm_reg[610]                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U22/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                                                  |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                6 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U21/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                                                  |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U20/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                                                  |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U19/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                                                  |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_mux_y_0_i_3_phi_fu_8470_p41                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/pos_0_i_3_reg_8454                                                                                                                                                                                                                     |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U18/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                                                  |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_1_U/batch_align2D_region_pyr_region_data_0_ram_U/ap_phi_mux_y_0_i_1_phi_fu_7784_p41                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/pos_0_i_1_reg_7768                                                                                                                                                                                                                     |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_6_U/batch_align2D_region_pyr_region_data_0_ram_U/ap_phi_mux_y_0_i_6_phi_fu_9502_p41                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/pos_0_i_6_reg_9486                                                                                                                                                                                                                     |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_7_U/batch_align2D_region_pyr_region_data_0_ram_U/ap_phi_mux_y_0_i_7_phi_fu_9845_p41                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/pos_0_i_7_reg_9829                                                                                                                                                                                                                     |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_2_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_enable_reg_pp15_iter1_reg_rep                                                                                                                                    | design_1_i/batch_align2D_region_0/inst/pos_0_i_5_reg_9142                                                                                                                                                                                                                     |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U32/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD_0 |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U32/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                              |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U32/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_1                              |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U32/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_2                              |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                    | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11507                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp4_stage0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11711                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11716                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_117390                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11743[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11734[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_1173432664_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_117340                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_1174322652_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_0_lo_11_reg_391870                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_0_lo_15_reg_392270                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_0_lo_19_reg_392670                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp16_stage0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp12_stage0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11706                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp18_stage0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp19_stage0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_115022                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_10981                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_10976                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_109662                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_109620                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_10957[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_1095742767_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_109570                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_10966[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_10971                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11656[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_114980                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_114314                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11445                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_114310                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_114402                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_114360                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11431[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11440[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11450                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11622                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11661                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_1165622682_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11502[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_116470                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_116472                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11647[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_116520                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11666                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11671                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_116970                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11701[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11692[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_116922                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_116920                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_1170122668_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_5_lo_11_reg_475210                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_1_lo_15_reg_408950                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_2_lo_19_reg_426030                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_2_lo_15_reg_425630                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_2_lo_11_reg_425230                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_3_lo_19_reg_442710                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_3_lo_15_reg_442310                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_3_lo_11_reg_441910                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_4_lo_19_reg_459390                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_4_lo_15_reg_458990                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_4_lo_11_reg_458590                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_5_lo_19_reg_476010                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_5_lo_15_reg_475610                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_1_lo_11_reg_408550                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_6_lo_19_reg_492690                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_6_lo_15_reg_492290                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_6_lo_11_reg_491890                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_7_lo_19_reg_509370                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_7_lo_15_reg_508970                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_7_lo_11_reg_508570                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp6_stage0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp8_stage0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11758                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11753                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11748                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11556[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11493[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_114930                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11455                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_114934                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11512                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11517                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11561                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_115470                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_115562                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_115520                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11547[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                    | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11566                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_115474                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11607[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11571                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11612                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_115980                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_116030                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11598[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_1160722697_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11617                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_115983                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_1_lo_19_reg_409350                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/push                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                           | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                             |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/bus_equal_gen.fifo_burst/SR[0]                                                                                                                                                         |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/bus_wide_gen.fifo_burst/push                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                         |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_8                                                                                                                                                                    | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__3_n_8                                                                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_2                                                                                                                                                           | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_0                                                                                                                                                   |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                               | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_2                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_0                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fsub_32ns_32ns_32_7_full_dsp_1_U9/batch_align2D_region_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/op_state[0]                                        |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_2                                                                                                                                                     | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_0                                                                                                                                             |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                         | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                           |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/bus_wide_gen.fifo_burst/push                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fsub_32ns_32ns_32_5_no_dsp_1_U8/batch_align2D_region_ap_fsub_3_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_0                                    |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U17/batch_align2D_region_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U16/batch_align2D_region_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[16]_2[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[16]_1[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[16][0]                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                    | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                             |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[1186][0]                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[1378][0]                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[419][0]                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[226][0]                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[610][0]                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[802][0]                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[994][0]                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp2_iter1_reg[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__5_n_8                                                                                                                                                                    | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__2_n_8                                                                                                                                                          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/batch_align2D_region_ap_faddfsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op[7]_i_2_n_8                                                 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/batch_align2D_region_ap_faddfsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/SR[0]                                      |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                  | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                   |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1__4_n_8                                                                                                                                                                   | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                              |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                         |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                         |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                         |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                              |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_8                                                                                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                              | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__1_n_8                                                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_5_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/p_415_in                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_1_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/p_435_in                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                             |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_2_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/p_430_in                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U15/batch_align2D_region_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U14/batch_align2D_region_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_3_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/p_425_in                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_4_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/p_420_in                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/state_reg[0]_0[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_6_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/p_410_in                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_7_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/p_405_in                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U13/batch_align2D_region_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/p_440_in                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U12/batch_align2D_region_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U11/batch_align2D_region_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U7/batch_align2D_region_ap_faddfsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/op_state[0]                                |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U10/batch_align2D_region_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                    | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/state_reg[0]_6[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/state_reg[0]_5[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/state_reg[0]_4[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/state_reg[0]_7[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/state_reg[0]_8[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/state_reg[0]_9[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/state_reg[0]_3[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/tmp_1374_reg_37885_reg[0][0]                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U6/batch_align2D_region_ap_faddfsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op[7]_i_2_n_8                                                 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U6/batch_align2D_region_ap_faddfsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/SR[0]                                      |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/state_reg[0]_1[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/state_reg[0]_2[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/tmp_1374_reg_37885_reg[0]_0[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_115_7_reg_504780                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp9_stage0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_126_6_reg_488300                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/i___3_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/i___4_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_126_7_reg_504980                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_126_2_reg_421640                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_126_1_reg_404960                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_115_1_reg_404760                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U32/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_4                              |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_115_6_reg_488100                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U31/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_4                              |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_115_5_reg_471420                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                               |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_115_4_reg_454800                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_115_3_reg_438120                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_115_2_reg_421440                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_105_reg_388280                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_126_3_reg_438320                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                              | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp10_stage0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/i___3_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp14_stage0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/i___4_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_126_4_reg_455000                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_94_reg_388080                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                6 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_126_5_reg_471620                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_1408_reg_420740                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                             |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                             |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                             |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_0                                                                                                                                                   | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_4[0]                                                                                                                                                | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_1[0]                                                                                                                                                 |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_1379_reg_387380                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_1393_reg_404060                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_1459_reg_454050                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_1448_reg_437420                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                               |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                               |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                             |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                             |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                             |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_1481_reg_487350                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_1470_reg_470670                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_1492_reg_504080                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                      |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_2_U/batch_align2D_region_pyr_region_data_0_ram_U/ap_phi_mux_y_0_i_2_phi_fu_8127_p41                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/pos_0_i_2_reg_8111                                                                                                                                                                                                                     |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                             |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                             |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp17_stage0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                   |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/exitcond2_reg_37889_reg[0][0]                                                                                                                                                        | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/SR[0]                                                                                                                                                                        |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                               |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                               |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                            |                                                                                                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                            |                                                                                                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                                                                                          | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_resp/ap_rst_n_1[0]                                                                                                                                                                  |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                5 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U32/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_3                              |                6 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dmul_64ns_64ns_64_8_max_dsp_1_U33/batch_align2D_region_ap_dmul_6_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                 |                3 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                5 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dmul_64ns_64ns_64_8_max_dsp_1_U34/batch_align2D_region_ap_dmul_6_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                 |                2 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp13_stage0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U31/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_3                              |                5 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dmul_64ns_64ns_64_8_max_dsp_1_U35/batch_align2D_region_ap_dmul_6_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                 |                4 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | design_1_i/smartconnect_0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | design_1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | design_1_i/smartconnect_0/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[1576]                                                                                                                                                                 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_1                                                                                                                                                          |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                    |                                                                                                                                                                                                                                                                               |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                6 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                         | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                           |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                6 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | design_1_i/smartconnect_0/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                               |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | design_1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                         |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                    |                                                                                                                                                                                                                                                                               |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                             |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                               |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_valid                                                                                                      | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                             |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                               |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state938                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | design_1_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                6 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp0_iter1_reg_4[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/rs_rdata/SR[0]                                                                                                                                                                    |                3 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                6 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                6 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_108920                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                8 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_37903_pp2_iter1_reg_reg[2]_2                                                                                                                                               |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_1144022739_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_37903_pp2_iter1_reg_reg[2]_1                                                                                                                                               |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_37903_pp2_iter1_reg_reg[2]_0                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_1143142752_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U32/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[55]_i_1_n_8       |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_114312                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U31/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[55]_i_1_n_8       |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1460                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_37903_pp2_iter1_reg_reg[2]                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_116562                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_117344                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_116473                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_116474                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_37903_pp2_iter1_reg_reg[0]_10                                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_116924                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_117012                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_117432                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_37903_pp2_iter1_reg_reg[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_37903_pp2_iter1_reg_reg[0]_0                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_37903_pp2_iter1_reg_reg[0]_1                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_1173442665_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_116923                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_37903_pp2_iter1_reg_reg[0]_2                                                                                                                                               |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_37903_pp2_iter1_reg_reg[0]_3                                                                                                                                               |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_37903_pp2_iter1_reg_reg[0]_4                                                                                                                                               |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_37903_pp2_iter1_reg_reg[0]_5                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_37903_pp2_iter1_reg_reg[0]_6                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_37903_pp2_iter1_reg_reg[0]_7                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_37903_pp2_iter1_reg_reg[0]_8                                                                                                                                               |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_37903_pp2_iter1_reg_reg[0]_9                                                                                                                                               |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_1096622753_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_1150222725_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_1149342738_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_109572                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_109574                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               13 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_114932                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/tmp_132_reg_38971_reg[4]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/tmp_168_2_reg_42307_reg[5]                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/tmp_168_1_reg_40639_reg[5]                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/tmp_168_5_reg_47305_reg[5]                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/tmp_168_7_reg_50641_reg[5]                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/tmp_168_6_reg_48973_reg[5]                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_1155622711_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_115982                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_115984                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_116072                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_1154742724_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_115472                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/tmp_168_4_reg_45643_reg[5]                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/tmp_168_3_reg_43975_reg[5]                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1982                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               13 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state155                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               11 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                3 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1199                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1721                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               10 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state677                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                9 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state416                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               11 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                8 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                7 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][9][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                                                               |               12 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][9][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                7 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                7 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                4 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                4 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                    | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                3 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                4 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                5 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_wreq/empty_n_reg_2[0]                                                                                                                                                                       | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                6 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_4[0]                                                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                6 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[8][0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U12/batch_align2D_region_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                 |                5 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U23/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[8].pipe_reg[8][2]                                                                         |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U21/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[8].pipe_reg[8][2]                                                                         |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U20/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[8].pipe_reg[8][2]                                                                         |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U7/batch_align2D_region_ap_faddfsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/op_state[0]   |               10 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U22/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[8].pipe_reg[8][2]                                                                         |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U19/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[8].pipe_reg[8][2]                                                                         |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U10/batch_align2D_region_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                 |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U18/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[8].pipe_reg[8][2]                                                                         |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U11/batch_align2D_region_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                 |                7 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U16/batch_align2D_region_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                 |                6 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U13/batch_align2D_region_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                 |                5 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U6/ce_r                                                                                                                                                                                | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U6/batch_align2D_region_ap_faddfsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/ce_r_reg      |                5 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/ce_r                                                                                                                                                                                | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/batch_align2D_region_ap_faddfsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/ce_r_reg      |                2 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U14/batch_align2D_region_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                 |                5 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fsub_32ns_32ns_32_7_full_dsp_1_U9/batch_align2D_region_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/op_state[0]           |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fsub_32ns_32ns_32_5_no_dsp_1_U8/batch_align2D_region_ap_fsub_3_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/STATE_DELAY/i_pipe/op_state[0]                                                       |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U15/batch_align2D_region_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                 |                7 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U17/batch_align2D_region_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                 |                6 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fsub_32ns_32ns_32_5_no_dsp_1_U8/batch_align2D_region_ap_fsub_3_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/din0_buf1_reg[27]        |                5 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/upsizer_valid_reg_0[0]                                                                                                                                              | design_1_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_2                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/upsizer_valid_reg_0[0]                                                                                                                                              | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                9 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/upsizer_valid_reg_0[0]                                                                                                                                              | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/upsizer_valid_reg_0[0]                                                                                                                                              | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_2                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_2                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/upsizer_valid_reg_0[0]                                                                                                                                              | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/upsizer_valid_reg_0[0]                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_sitofp_32s_32_6_1_U24/batch_align2D_region_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                              |                6 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_sitofp_32ns_32_6_1_U25/batch_align2D_region_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                             |                5 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp15_iter0_ref_patch_dx_load_5_s_reg_91652                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               19 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                                                               |               12 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp17_iter0_ref_patch_dx_load_6_s_reg_95092                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               13 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp7_iter0_ref_patch_dx_load_1_s_reg_77912                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               18 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp19_iter0_ref_patch_dx_load_7_s_reg_98522                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               17 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp5_iter0_ref_patch_dx_load_0_s_reg_74482                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               13 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp13_iter0_ref_patch_dx_load_4_s_reg_88212                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               18 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                                                               |               11 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp11_iter0_ref_patch_dx_load_3_s_reg_84772                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               17 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                               |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                               |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                               |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                               |                8 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                               |               11 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                               |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                4 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_1[0]                                                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                9 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                6 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/rs_wreq/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                6 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp2_iter0_reg[0]                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state27                                                                                                                                                                                                                      |                5 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_ctrl_s_axi_U/ar_hs                                                                                                                                                                                                        | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_ctrl_s_axi_U/rdata[31]_i_1_n_8                                                                                                                                                                                    |               14 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                               | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                      |                8 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                   | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                8 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                6 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_0[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                6 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp9_iter0_ref_patch_dx_load_2_s_reg_81342                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               13 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_54_fu_41600                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_55_fu_41640                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_53_fu_41560                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_52_fu_41520                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_fu_39440                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_56_fu_41680                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_51_fu_41480                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_57_fu_4172[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_58_fu_41760                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_59_fu_41800                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_5_fu_39640                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_60_fu_41840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_61_fu_41880                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_62_fu_41920                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_63_fu_41960                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_6_fu_39680                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_7_fu_39720                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_8_fu_39760                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_9_fu_3980[31]_i_1_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_16_fu_45200                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp11_stage1                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                7 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_43_fu_43720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_44_fu_43760                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_45_fu_43800                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_46_fu_43840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_47_fu_43880                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_48_fu_43920                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_49_fu_43960                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_1_fu_36920                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp17_stage1                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                9 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp15_stage1                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp13_stage1                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_37_fu_40920                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_50_fu_41440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_38_fu_40960                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_39_fu_41000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_3_fu_39560                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_40_fu_41040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               10 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_41_fu_4108[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_42_fu_41120                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_43_fu_41160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_44_fu_41200                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_45_fu_41240                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_46_fu_41280                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_47_fu_41320                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_48_fu_41360                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_58_fu_4688[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_7_2_reg_511540                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               28 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_6_s_reg_493790                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_6_5_reg_495640                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_6_2_reg_494860                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               25 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_63_fu_47080                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_62_fu_47040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_61_fu_47000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_60_fu_46960                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_5_fu_44760                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_59_fu_46920                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_6_fu_44800                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_57_fu_46840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_55_fu_46760                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_54_fu_46720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_53_fu_46680                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_52_fu_46640                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_51_fu_46600                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_56_fu_46800                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_50_fu_4656[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_4_fu_44720                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_1_s_reg_410450                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/p_399_in                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                7 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_1_2_reg_411520                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_1_1_reg_411010                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_0_s_reg_393770                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_3_s_reg_443810                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               26 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_3_5_reg_445660                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_3_2_reg_444880                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               27 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_3_1_reg_444370                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_2_2_reg_428200                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_2_1_reg_427690                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_49_fu_46520                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_1_5_reg_412300                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_0_5_reg_395620                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               28 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_0_2_reg_394840                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               25 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_0_1_reg_394330                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               25 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_fu_44560                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_9_fu_44920                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_7_5_reg_512390                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_8_fu_44880                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_7_fu_44840                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_1_fu_44600                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_29_fu_45720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_28_fu_45680                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_27_fu_45640                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_26_fu_4560[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_25_fu_45560                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_24_fu_45520                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_23_fu_45480                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_22_fu_45440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_21_fu_45400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_20_fu_45360                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_2_fu_4464[31]_i_1_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_19_fu_45320                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_18_fu_4528[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_17_fu_45240                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_43_fu_30920                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_15_fu_45160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_14_fu_45120                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_13_fu_45080                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_12_fu_45040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_11_fu_45000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_39_fu_46120                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_48_fu_46480                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_47_fu_46440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               25 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_46_fu_46400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_45_fu_46360                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_44_fu_46320                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_43_fu_46280                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_42_fu_4624[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_41_fu_46200                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_40_fu_46160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_3_fu_44680                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_10_fu_4496[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_38_fu_46080                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_37_fu_46040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_36_fu_46000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_35_fu_45960                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_34_fu_4592[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_33_fu_45880                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_32_fu_45840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_31_fu_45800                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_30_fu_45760                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_39_fu_17960                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_31_fu_17640                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_32_fu_17680                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_33_fu_17720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_34_fu_1776[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_35_fu_17800                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_36_fu_17840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_37_fu_17880                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_38_fu_17920                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_30_fu_17600                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               25 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_3_fu_16520                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_40_fu_18000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_41_fu_1804[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_42_fu_18080                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_43_fu_18120                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_44_fu_18160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_48_fu_1832[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_45_fu_18200                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_23_fu_17320                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               25 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_16_fu_17040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_17_fu_17080                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_18_fu_17120                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_19_fu_17160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_1_fu_16440                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_20_fu_1720[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_21_fu_17240                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_22_fu_17280                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_46_fu_18240                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_24_fu_17360                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_25_fu_17400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_26_fu_17440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_27_fu_1748[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_28_fu_17520                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_29_fu_17560                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_2_fu_16480                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_12_fu_22000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_63_fu_18920                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_6_fu_16640                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_7_fu_16680                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_8_fu_16720                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_9_fu_16760                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_fu_16400                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_10_fu_21920                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_11_fu_21960                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_62_fu_1888[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_13_fu_22040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_14_fu_22080                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_15_fu_2212[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_16_fu_22160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_17_fu_22200                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_18_fu_22240                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_19_fu_22280                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_1_fu_21560                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_55_fu_1860[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_47_fu_18280                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_49_fu_18360                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_4_fu_16560                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               27 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_50_fu_18400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_51_fu_18440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_52_fu_18480                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_53_fu_18520                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_54_fu_18560                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_15_fu_17000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_56_fu_18640                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_57_fu_18680                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_58_fu_18720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_59_fu_18760                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_5_fu_16600                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_60_fu_18800                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_61_fu_18840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp5_stage1                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_28_fu_27760                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_27_fu_27720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_26_fu_27680                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_25_fu_27640                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_24_fu_27600                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_23_fu_27560                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp9_stage1                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp7_stage1                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_29_fu_27800                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp19_stage1                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               11 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_57_fu_2380[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_58_fu_23840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_59_fu_23880                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_5_fu_21720                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_60_fu_23920                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_61_fu_23960                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_62_fu_24000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_36_fu_28080                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_4_5_reg_462280                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               26 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_5_2_reg_478180                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_5_1_reg_477670                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_4_s_reg_460490                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_3_fu_26760                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_39_fu_28200                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_38_fu_28160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_37_fu_28120                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_63_fu_24040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_35_fu_28040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_34_fu_28000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_33_fu_27960                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_32_fu_27920                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_31_fu_27880                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_30_fu_27840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_2_fu_26720                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_9_fu_11640                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_21_fu_27480                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_22_fu_27520                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_62_fu_1376[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_63_fu_13800                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_6_fu_11520                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_7_fu_11560                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               27 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_8_fu_11600                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_55_fu_23720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_20_fu_27440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_fu_11280                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_52_fu_23600                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_10_fu_16800                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_11_fu_16840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_12_fu_16880                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_13_fu_1692[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_14_fu_16960                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_13_fu_27160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_6_fu_21760                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_7_fu_21800                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_8_fu_2184[31]_i_1_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_9_fu_21880                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_fu_21520                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_10_fu_27040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_11_fu_27080                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_12_fu_27120                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_20_fu_22320                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_14_fu_27200                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_15_fu_27240                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_16_fu_27280                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_17_fu_27320                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_18_fu_27360                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_19_fu_27400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_1_fu_26680                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_61_fu_39320                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_52_fu_38960                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_55_fu_39080                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_56_fu_39120                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_57_fu_39160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_58_fu_3920[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_59_fu_39240                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_5_fu_37080                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               25 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_60_fu_39280                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_51_fu_3892[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                7 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_62_fu_39360                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_63_fu_39400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_6_fu_37120                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_7_fu_37160                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_8_fu_37200                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_9_fu_3724[31]_i_1_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_fu_36880                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_10_fu_42400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_44_fu_3864[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_37_fu_3836[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_38_fu_38400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_39_fu_38440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_3_fu_37000                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_40_fu_38480                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_41_fu_38520                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_42_fu_38560                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_43_fu_38600                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_11_fu_42440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_45_fu_38680                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_46_fu_38720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_47_fu_38760                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_48_fu_38800                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_49_fu_38840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_4_fu_37040                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_50_fu_38880                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                7 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_35_fu_43400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_28_fu_43120                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_29_fu_43160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_2_fu_42080                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_30_fu_43200                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_31_fu_43240                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_32_fu_43280                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_33_fu_43320                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_34_fu_43360                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_27_fu_43080                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_36_fu_43440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_37_fu_43480                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_38_fu_43520                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_39_fu_43560                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_3_fu_42120                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_40_fu_43600                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_41_fu_43640                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_1_fu_42040                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_12_fu_42480                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_13_fu_42520                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_14_fu_42560                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_15_fu_42600                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_16_fu_42640                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_17_fu_42680                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_18_fu_42720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_19_fu_42760                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_36_fu_38320                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_20_fu_42800                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_21_fu_42840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_22_fu_42880                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_23_fu_42920                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_24_fu_42960                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_25_fu_43000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_26_fu_43040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_44_fu_23280                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_37_fu_23000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_38_fu_23040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_39_fu_23080                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_3_fu_21640                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_40_fu_23120                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_41_fu_23160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_42_fu_23200                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_43_fu_2324[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_36_fu_2296[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_45_fu_23320                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_46_fu_23360                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               26 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_47_fu_23400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_48_fu_23440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_49_fu_23480                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_4_fu_21680                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_50_fu_2352[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               11 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_51_fu_23560                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_29_fu_2268[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_21_fu_22360                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_22_fu_2240[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_23_fu_22440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               25 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_24_fu_22480                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_25_fu_22520                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_26_fu_22560                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_27_fu_22600                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_28_fu_22640                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_53_fu_23640                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_2_fu_21600                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_30_fu_22720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_31_fu_22760                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_32_fu_22800                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_33_fu_22840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_34_fu_22880                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_35_fu_22920                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_29_fu_38040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_21_fu_37720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_22_fu_37760                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_23_fu_3780[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_24_fu_37840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_25_fu_37880                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_26_fu_37920                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_27_fu_37960                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_28_fu_38000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_20_fu_37680                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_2_fu_36960                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_30_fu_3808[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_31_fu_38120                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_32_fu_38160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_33_fu_38200                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_34_fu_38240                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_35_fu_38280                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_109990                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               26 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_54_fu_23680                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               10 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_54_fu_39040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                8 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_56_fu_23760                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp15_iter0_ref_patch_dx_load_5_s_reg_9165[31]_i_1_n_8                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_4_1_reg_460990                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp11_iter0_ref_patch_dx_load_3_s_reg_8477[31]_i_1_n_8                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               31 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp13_iter0_ref_patch_dx_load_4_s_reg_8821[31]_i_1_n_8                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               31 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_7_s_reg_510470                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               26 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_42_fu_43680                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_109930                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_109860                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_112000                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               27 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_111780                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               28 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_111590                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               31 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_111420                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp9_iter0_ref_patch_dx_load_2_s_reg_8134[31]_i_1_n_8                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_16_fu_9360                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_27_fu_9800                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_26_fu_9760                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_25_fu_9720                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_24_fu_9680                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_23_fu_9640                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_22_fu_960[31]_i_1_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_21_fu_9560                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_20_fu_9520                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_1_fu_8760                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_19_fu_9480                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_18_fu_9440                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_17_fu_9400                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_28_fu_9840                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_15_fu_9320                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_14_fu_928[31]_i_1_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_13_fu_9240                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_12_fu_9200                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_11_fu_9160                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_10_fu_9120                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_55_fu_10920                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_56_fu_10960                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_51_fu_15880                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_56_fu_16080                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_4_fu_39600                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_55_fu_31400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_3_fu_8840                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_50_fu_10720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_4_fu_8880                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_49_fu_10680                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_48_fu_10640                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_47_fu_10600                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_46_fu_1056[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_45_fu_10520                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               25 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_44_fu_10480                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_43_fu_10440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_42_fu_10400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_41_fu_10360                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_40_fu_10320                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_56_fu_31440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_39_fu_10280                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_38_fu_1024[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_37_fu_10200                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_36_fu_10160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_35_fu_10120                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_34_fu_10080                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_33_fu_10040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_32_fu_10000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_31_fu_9960                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_30_fu_992[31]_i_1_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_2_fu_8800                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_29_fu_9880                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_10_fu_6560                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_10_fu_37280                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_11_fu_37320                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_12_fu_37360                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_13_fu_37400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_14_fu_37440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_15_fu_37480                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_16_fu_3752[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_17_fu_37560                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_18_fu_37600                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_19_fu_37640                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp17_iter0_ref_patch_dx_load_6_s_reg_9509[31]_i_1_n_8                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               30 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_57_fu_8440                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_fu_31760                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_11_fu_6600                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_12_fu_6640                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_13_fu_6680                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_14_fu_6720                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_15_fu_6760                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_16_fu_6800                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_17_fu_6840                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_18_fu_6880                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_19_fu_6920                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_1_fu_6200                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_20_fu_6960                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_21_fu_7000                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_57_fu_34040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_33_fu_2028[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_2_s_reg_427130                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_2_5_reg_428980                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               25 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_4_2_reg_461500                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               25 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_7_1_reg_511030                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_5_5_reg_478960                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_6_1_reg_494350                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               26 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_load_5_s_reg_477110                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_53_fu_39000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_54_fu_33920                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               11 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_55_fu_33960                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_56_fu_34000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_51_fu_10760                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_58_fu_3408[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_59_fu_34120                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_5_fu_31960                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_60_fu_34160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_61_fu_34200                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_62_fu_34240                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_63_fu_34280                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_6_fu_32000                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_7_fu_32040                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               11 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_8_fu_32080                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_9_fu_3212[31]_i_1_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_54_fu_16000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_8_fu_14160                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_7_fu_14120                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_6_fu_14080                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_63_fu_16360                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               26 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_62_fu_16320                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_61_fu_16280                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_60_fu_16240                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_5_fu_14040                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_59_fu_16200                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_58_fu_16160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_57_fu_16120                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_55_fu_16040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_9_fu_14200                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_53_fu_15960                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_52_fu_15920                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_50_fu_15840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_4_fu_14000                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_49_fu_15800                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_48_fu_15760                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_47_fu_15720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_46_fu_15680                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_45_fu_15640                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_44_fu_15600                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_43_fu_15560                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_42_fu_15520                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_20_fu_19760                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_31_fu_20200                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_30_fu_20160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_2_fu_19040                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               11 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_29_fu_20120                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_28_fu_20080                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_27_fu_20040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_26_fu_20000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_25_fu_1996[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_24_fu_19920                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_23_fu_19880                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_22_fu_19840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_21_fu_19800                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_41_fu_15480                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_1_fu_1900[31]_i_1_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_19_fu_19720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_18_fu_19680                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_17_fu_1964[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_16_fu_19600                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_15_fu_19560                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_14_fu_19520                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_13_fu_19480                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_12_fu_19440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_11_fu_19400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_10_fu_19360                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_fu_13840                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_7_fu_9000                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_18_fu_14560                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                9 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_17_fu_14520                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_16_fu_14480                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_15_fu_14440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_14_fu_14400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_13_fu_14360                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_12_fu_14320                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_11_fu_14280                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_10_fu_14240                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_fu_8720                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_9_fu_9080                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_8_fu_9040                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_19_fu_14600                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_6_fu_896[31]_i_1_n_8                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_63_fu_11240                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_62_fu_1120[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_61_fu_11160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_60_fu_11120                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               25 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_5_fu_8920                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_59_fu_11080                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_58_fu_11040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_57_fu_11000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_54_fu_1088[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_53_fu_10840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_52_fu_10800                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_2_fu_13920                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_40_fu_15440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_3_fu_13960                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_39_fu_15400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               25 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_38_fu_15360                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_37_fu_15320                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_36_fu_15280                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_35_fu_15240                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_34_fu_15200                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_33_fu_15160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_32_fu_15120                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_31_fu_15080                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_30_fu_15040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_22_fu_7040                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_29_fu_15000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_28_fu_14960                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_27_fu_14920                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_26_fu_14880                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_25_fu_14840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_24_fu_14800                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_23_fu_14760                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_22_fu_14720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_21_fu_14680                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_20_fu_14640                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_1_fu_13880                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_fu_26640                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_57_fu_28920                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_58_fu_28960                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_59_fu_29000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_5_fu_26840                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_60_fu_29040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_61_fu_29080                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_62_fu_29120                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_63_fu_29160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_6_fu_26880                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_7_fu_26920                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_8_fu_26960                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_9_fu_27000                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_56_fu_28880                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_10_fu_32160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_11_fu_32200                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_12_fu_32240                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_13_fu_32280                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_14_fu_32320                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_15_fu_32360                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_16_fu_3240[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_17_fu_32440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_18_fu_32480                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_19_fu_32520                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_1_fu_31800                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_20_fu_32560                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_44_fu_28400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_5_fu_11480                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_60_fu_13680                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_61_fu_13720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_105720                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               29 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_105800                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               28 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp19_iter0_ref_patch_dx_load_7_s_reg_9852[31]_i_1_n_8                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               31 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp5_iter0_ref_patch_dx_load_0_s_reg_7448[31]_i_1_n_8                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               28 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp7_iter0_ref_patch_dx_load_1_s_reg_7791[31]_i_1_n_8                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               31 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_40_fu_28240                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_41_fu_28280                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_42_fu_28320                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_43_fu_28360                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_21_fu_32600                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_45_fu_28440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_46_fu_28480                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_47_fu_28520                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_48_fu_28560                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_49_fu_28600                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_4_fu_26800                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_50_fu_28640                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_51_fu_28680                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                5 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_52_fu_28720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_53_fu_28760                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_54_fu_28800                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               11 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_55_fu_28840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_2_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_enable_reg_pp15_iter0_reg                                                                                                                                        |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_53_fu_33880                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_45_fu_33560                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_46_fu_33600                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_47_fu_33640                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_48_fu_33680                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_49_fu_33720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_4_fu_31920                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_50_fu_33760                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               10 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_51_fu_3380[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_52_fu_33840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_CS_fsm_reg[1479]                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_5_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_CS_fsm_reg[519]                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               10 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_44_fu_3352[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/grp_generic_floor_float_s_fu_10052/ap_CS_fsm_reg[1]_0[1]                                                                                                                                                                                       | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                9 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/grp_generic_floor_float_s_fu_10044/grp_generic_floor_float_s_fu_10044_ap_ready                                                                                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_sitofp_32s_32_6_1_U24/pyr_region_data_6_address012671_out                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               11 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_sitofp_32s_32_6_1_U24/pyr_region_data_0_address012758_out                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               10 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_sitofp_32s_32_6_1_U24/pyr_region_data_1_address012743_out                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                9 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_sitofp_32s_32_6_1_U24/pyr_region_data_3_address012715_out                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                7 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_sitofp_32s_32_6_1_U24/pyr_region_data_4_address012701_out                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                7 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_param_s_axi_U/ar_hs                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_param_s_axi_U/rdata[31]_i_1__0_n_8                                                                                                                                                                                |                6 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                                                                                          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                8 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                3 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                9 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_33_fu_33080                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_22_fu_32640                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_23_fu_3268[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_24_fu_32720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_25_fu_32760                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_26_fu_32800                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_27_fu_32840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_28_fu_32880                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_29_fu_32920                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_2_fu_31840                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_30_fu_3296[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_31_fu_33000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_32_fu_33040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_59_fu_13640                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_34_fu_33120                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_35_fu_33160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_36_fu_33200                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_37_fu_3324[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_38_fu_33280                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_39_fu_33320                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_3_fu_31880                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_40_fu_33360                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_41_fu_33400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_42_fu_33440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_43_fu_33480                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_59_fu_8520                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_47_fu_8040                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_48_fu_8080                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_49_fu_8120                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_4_fu_6320                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_50_fu_8160                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_51_fu_8200                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_52_fu_8240                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_53_fu_8280                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_54_fu_8320                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               11 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_55_fu_8360                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_56_fu_8400                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_58_fu_8480                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_46_fu_8000                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_5_fu_6360                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_60_fu_8560                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_61_fu_8600                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_62_fu_8640                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_63_fu_8680                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_6_fu_6400                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_7_fu_6440                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_8_fu_6480                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_9_fu_6520                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_fu_6160                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_10_fu_11680                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_11_fu_11720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_34_fu_7520                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_23_fu_7080                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_24_fu_7120                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_25_fu_7160                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_26_fu_7200                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_27_fu_7240                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_28_fu_7280                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_29_fu_7320                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_2_fu_6240                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_30_fu_7360                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_31_fu_7400                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_32_fu_7440                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_33_fu_7480                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_12_fu_11760                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_35_fu_7560                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_36_fu_7600                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_37_fu_7640                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_38_fu_7680                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_39_fu_7720                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_3_fu_6280                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_40_fu_7760                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_41_fu_7800                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_42_fu_7840                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_43_fu_7880                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_44_fu_7920                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_45_fu_7960                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_47_fu_13160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_36_fu_12720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_37_fu_12760                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_38_fu_12800                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_39_fu_12840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_3_fu_11400                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_40_fu_12880                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_41_fu_1292[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_42_fu_12960                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_43_fu_13000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_44_fu_13040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_45_fu_13080                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_46_fu_13120                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_35_fu_12680                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_48_fu_1320[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_49_fu_13240                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_4_fu_11440                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_50_fu_13280                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                7 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_51_fu_13320                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                9 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_52_fu_13360                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_53_fu_13400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_54_fu_13440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               10 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_55_fu_1348[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_56_fu_13520                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_57_fu_13560                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_58_fu_13600                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_24_fu_12240                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_13_fu_1180[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_14_fu_11840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_15_fu_11880                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_16_fu_11920                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_17_fu_11960                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_18_fu_12000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_19_fu_12040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_1_fu_11320                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_20_fu_1208[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_21_fu_12120                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_22_fu_12160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_23_fu_12200                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_35_fu_40840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               26 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_25_fu_12280                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_26_fu_12320                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_27_fu_1236[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_28_fu_12400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_29_fu_12440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_2_fu_11360                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_30_fu_12480                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_31_fu_12520                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_32_fu_12560                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_33_fu_12600                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_34_fu_1264[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_32_fu_40720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_31_fu_25320                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_52_fu_36400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_57_fu_31480                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_36_fu_40880                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_58_fu_31520                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_59_fu_31560                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_5_fu_29400                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_30_fu_25280                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_2_fu_24160                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_34_fu_40800                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_29_fu_25240                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_28_fu_25200                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_27_fu_25160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_26_fu_25120                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_25_fu_25080                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_24_fu_25040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_23_fu_25000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_22_fu_24960                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_4_fu_29360                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_44_fu_30960                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_45_fu_31000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_46_fu_31040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_47_fu_31080                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_48_fu_31120                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_49_fu_31160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_34_fu_25440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_33_fu_4076[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_21_fu_24920                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_50_fu_31200                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_51_fu_31240                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_52_fu_31280                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_53_fu_31320                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_54_fu_31360                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_53_fu_36440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_33_fu_25400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_32_fu_25360                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_58_fu_21280                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_60_fu_31600                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_61_fu_31640                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_63_fu_21480                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_62_fu_21440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_61_fu_21400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_60_fu_21360                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_5_fu_19160                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_59_fu_21320                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_62_fu_31680                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_6_fu_19200                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_57_fu_2124[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_56_fu_21200                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_55_fu_21160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_54_fu_21120                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_53_fu_21080                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_52_fu_21040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_51_fu_21000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_50_fu_20960                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_13_fu_24600                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_20_fu_24880                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_1_fu_24120                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_19_fu_24840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_18_fu_24800                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_17_fu_24760                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_16_fu_24720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_15_fu_24680                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_14_fu_24640                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_42_fu_30880                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_12_fu_24560                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_11_fu_24520                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_10_fu_24480                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_fu_18960                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_9_fu_1932[31]_i_1_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_4_fu_42160                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_8_fu_19280                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_7_fu_19240                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_16_fu_29840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_23_fu_30120                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_22_fu_30080                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_21_fu_30040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_20_fu_30000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_1_fu_29240                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_40_fu_30800                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_19_fu_29960                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_18_fu_29920                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_17_fu_29880                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_24_fu_30160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_15_fu_29800                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_14_fu_29760                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_13_fu_29720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_12_fu_29680                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_11_fu_29640                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_10_fu_29600                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_fu_24080                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_9_fu_24440                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_32_fu_30480                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_3_fu_29320                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_39_fu_30760                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_38_fu_30720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_37_fu_30680                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_36_fu_30640                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_35_fu_30600                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_34_fu_30560                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_33_fu_30520                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_8_fu_24400                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_31_fu_30440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_30_fu_30400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_2_fu_29280                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_29_fu_30360                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_28_fu_30320                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_27_fu_30280                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_26_fu_30240                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_25_fu_30200                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_42_fu_25760                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_49_fu_26040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_48_fu_26000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_47_fu_25960                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_46_fu_25920                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_45_fu_25880                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_41_fu_30840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_44_fu_25840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_43_fu_25800                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_50_fu_26080                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_41_fu_25720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_40_fu_25680                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_3_fu_24200                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_39_fu_25640                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_38_fu_25600                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_37_fu_25560                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                9 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_36_fu_25520                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_35_fu_25480                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_58_fu_26400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_7_fu_24360                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_6_fu_24320                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_63_fu_26600                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               25 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_62_fu_26560                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_61_fu_26520                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_60_fu_26480                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_5_fu_24280                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_59_fu_26440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_50_fu_44000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               11 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_57_fu_26360                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_56_fu_26320                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_55_fu_26280                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               25 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_54_fu_26240                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_53_fu_26200                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_49_fu_4140[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_52_fu_26160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_51_fu_26120                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_48_fu_36240                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_41_fu_35960                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_42_fu_36000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_43_fu_36040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_16_fu_40080                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_44_fu_36080                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_45_fu_36120                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_46_fu_36160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_47_fu_36200                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_40_fu_35920                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_49_fu_36280                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_15_fu_40040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               25 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_14_fu_40000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_28_fu_40560                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_29_fu_40600                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_4_fu_34480                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_13_fu_39960                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_33_fu_35640                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_27_fu_35400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_28_fu_35440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_18_fu_40160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_17_fu_4012[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_2_fu_34400                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_30_fu_35520                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_31_fu_35560                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_32_fu_35600                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_12_fu_39920                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_34_fu_35680                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_35_fu_35720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_36_fu_35760                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_37_fu_35800                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_38_fu_35840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_39_fu_35880                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_3_fu_34440                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_6_fu_34560                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_62_fu_36800                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_36_fu_20400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_40_fu_20560                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_37_fu_20440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_38_fu_20480                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_3_fu_19080                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_39_fu_20520                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_63_fu_36840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_61_fu_36760                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_30_fu_40640                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_7_fu_34600                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_8_fu_34640                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_9_fu_34680                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_2_fu_39520                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_fu_34320                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_10_fu_39840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_29_fu_35480                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_35_fu_20360                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_60_fu_36720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_34_fu_20320                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_5_fu_34520                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_59_fu_36680                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_58_fu_36640                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_57_fu_36600                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_56_fu_36560                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_55_fu_36520                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_32_fu_20240                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_54_fu_36480                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_51_fu_36360                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_50_fu_36320                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_11_fu_39880                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_31_fu_40680                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_9_fu_42360                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_62_fu_44480                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_63_fu_44520                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_6_fu_42240                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_46_fu_20800                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_45_fu_20760                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_7_fu_42280                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               27 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_8_fu_42320                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_63_fu_31720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_61_fu_44440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_44_fu_20720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_fu_42000                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_43_fu_20680                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_22_fu_40320                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_23_fu_40360                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_19_fu_40200                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_24_fu_40400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_56_fu_44240                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_4_fu_24240                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_51_fu_44040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                9 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_52_fu_44080                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_53_fu_44120                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_54_fu_44160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               10 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_49_fu_2092[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_4_fu_19120                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_55_fu_44200                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_6_fu_29440                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_48_fu_20880                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_57_fu_44280                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               25 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_58_fu_44320                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_59_fu_44360                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_47_fu_20840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_5_fu_42200                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_60_fu_44400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_16_fu_34960                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_26_fu_35360                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_1_fu_3948[31]_i_1_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_25_fu_35320                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_24_fu_35280                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_23_fu_35240                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               10 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_22_fu_35200                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_21_fu_35160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_20_fu_35120                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_1_fu_34360                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_19_fu_35080                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_20_fu_40240                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_18_fu_35040                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_17_fu_35000                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_25_fu_4044[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_15_fu_34920                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_13_fu_34840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_26_fu_40480                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_42_fu_20640                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_7_fu_29480                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_41_fu_2060[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_8_fu_29520                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_9_fu_29560                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_fu_29200                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_10_fu_34720                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_27_fu_40520                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_21_fu_40280                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_11_fu_34760                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_12_fu_34800                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_14_fu_34880                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11332[31]_i_1_n_8                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               31 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_113170                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_113020                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               30 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11337[31]_i_1_n_8                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_113890                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_51_6_reg_93831                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1607                                                                                                                                                                                                                    |               29 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_113780                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/res_assign_load_3_reg_8499[31]_i_1_n_8                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/res_assign_load_2_reg_8156[31]_i_1_n_8                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/res_assign_load_1_reg_7813[31]_i_1_n_8                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/res_7_6_reg_511860                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               24 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_117210                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               28 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_108000                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_108370                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_108070                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_108140                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_108200                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_107540                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_107400                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/res_assign_load_4_reg_8843[31]_i_1_n_8                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_108590                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_107910                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_105890                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_106020                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               24 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_106100                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_106230                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               26 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_107210                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_106380                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               24 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_106970                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_106750                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_106550                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[801]_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               26 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_112800                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               26 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_112750                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               27 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_112700                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_112580                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_112530                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_112400                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               24 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[225][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               27 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[225]_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               27 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_param_s_axi_U/p_0_in                                                                                                                                                                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[609][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               28 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[609]_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               28 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[801][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               26 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_112850                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[993][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[993]_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[1570]_0[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               30 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/res_assign_load_reg_7470[31]_i_2_n_8                                                                                                                                                                                                           | design_1_i/batch_align2D_region_0/inst/res_assign_load_reg_7470[31]_i_1_n_8                                                                                                                                                                                                   |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/res_assign_load_7_reg_9874[31]_i_1_n_8                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                                                   | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/res_assign_load_6_reg_9531[31]_i_1_n_8                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/res_assign_load_5_reg_9187[31]_i_1_n_8                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_110450                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_50_3_reg_83391                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state824                                                                                                                                                                                                                     |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_50_4_reg_86831                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1085                                                                                                                                                                                                                    |               26 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/H_inv_load_1_3_0_phi_reg_8523                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/H_inv_load_1_3_1_phi_reg_8559                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/H_inv_load_1_3_2_phi_reg_8595                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/H_inv_load_1_4_0_phi_reg_8867                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/tmp_48_5_reg_90031                                                                                                                                                                  | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1346                                                                                                                                                                                                                    |               28 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_48_4_reg_86591                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1085                                                                                                                                                                                                                    |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/H_inv_load_1_4_1_phi_reg_8903                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/H_inv_load_1_4_2_phi_reg_8939                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_50_7_reg_97141                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1868                                                                                                                                                                                                                    |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/H_inv_load_1_5_0_phi_reg_9211                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/tmp_52_4_reg_87071                                                                                                                                                                  | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1085                                                                                                                                                                                                                    |               26 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/tmp_50_1_reg_76531                                                                                                                                                                  | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state302                                                                                                                                                                                                                     |               30 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_110390                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               27 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_110210                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               28 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_110140                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_110060                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_110700                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/tmp_11_reg_73101                                                                                                                                                                    | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state41                                                                                                                                                                                                                      |               28 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/H_inv_load_1_5_1_phi_reg_9247                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_111640                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_114760                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_114600                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/tmp_48_6_reg_93471                                                                                                                                                                  | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1607                                                                                                                                                                                                                    |               30 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                           |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                           |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                           |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/tmp_48_3_reg_83151                                                                                                                                                                  | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state824                                                                                                                                                                                                                     |               29 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_112220                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_112050                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_111830                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/tmp_48_7_reg_96901                                                                                                                                                                  | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1868                                                                                                                                                                                                                    |               28 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_111480                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/H_inv_load_1_2_2_phi_reg_8252                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/tmp_52_6_reg_93951                                                                                                                                                                  | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1607                                                                                                                                                                                                                    |               31 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_50_6_reg_93711                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1607                                                                                                                                                                                                                    |               30 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_111240                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_110980                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_51_3_reg_83511                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state824                                                                                                                                                                                                                     |               29 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_51_4_reg_86951                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1085                                                                                                                                                                                                                    |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/tmp_50_5_reg_90271                                                                                                                                                                  | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1346                                                                                                                                                                                                                    |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_51_2_reg_80081                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state563                                                                                                                                                                                                                     |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/Jres_2_5_reg_7389[31]_i_1_n_8                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/H_inv_load_1_7_0_phi_reg_9898                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/H_inv_load_1_7_1_phi_reg_9934                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/H_inv_load_1_7_2_phi_reg_9970                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/Jres_2_5_1_reg_7732[31]_i_1_n_8                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/Jres_2_5_2_reg_8075[31]_i_1_n_8                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/Jres_2_5_3_reg_8418[31]_i_1_n_8                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/Jres_2_5_4_reg_8762[31]_i_1_n_8                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/Jres_2_5_5_reg_9106[31]_i_1_n_8                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/Jres_2_5_6_reg_9450[31]_i_1_n_8                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/Jres_2_5_7_reg_9793[31]_i_1_n_8                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/H_inv_load_1_6_2_phi_reg_9627                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                           |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                           |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                           |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                           |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_ctrl_s_axi_U/int_myRegion_fcoord_ptr[31]_i_1_n_8                                                                                                                                                                          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_ctrl_s_axi_U/int_my_cur_px_estimate_ptr[31]_i_1_n_8                                                                                                                                                                       | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_ctrl_s_axi_U/int_my_debug_array_ptr[31]_i_1_n_8                                                                                                                                                                           | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_ctrl_s_axi_U/int_my_inv_out[31]_i_1_n_8                                                                                                                                                                                   | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_ctrl_s_axi_U/int_my_ref_patch_with_border_ptr[31]_i_1_n_8                                                                                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_ctrl_s_axi_U/p_0_in0                                                                                                                                                                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_1_7_reg_9946[31]_i_2_n_8                                                                                                                                                                                                           | design_1_i/batch_align2D_region_0/inst/update_load_1_7_reg_9946[31]_i_1_n_8                                                                                                                                                                                                   |               29 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/tmp_48_2_reg_79721                                                                                                                                                                  | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state563                                                                                                                                                                                                                     |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_s_reg_7849[31]_i_2_n_8                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/update_load_s_reg_7849[31]_i_1_n_8                                                                                                                                                                                                     |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_reg_7506[31]_i_2_n_8                                                                                                                                                                                                               | design_1_i/batch_align2D_region_0/inst/update_load_reg_7506[31]_i_1_n_8                                                                                                                                                                                                       |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_7_reg_9910[31]_i_2_n_8                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/update_load_7_reg_9910[31]_i_1_n_8                                                                                                                                                                                                     |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_6_reg_9567[31]_i_2_n_8                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/update_load_6_reg_9567[31]_i_1_n_8                                                                                                                                                                                                     |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_5_reg_9223[31]_i_2_n_8                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/update_load_5_reg_9223[31]_i_1_n_8                                                                                                                                                                                                     |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_4_reg_8879[31]_i_2_n_8                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/update_load_4_reg_8879[31]_i_1_n_8                                                                                                                                                                                                     |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_3_reg_8535[31]_i_2_n_8                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/update_load_3_reg_8535[31]_i_1_n_8                                                                                                                                                                                                     |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_2_reg_8192[31]_i_2_n_8                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/update_load_2_reg_8192[31]_i_1_n_8                                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_1_reg_7542[31]_i_2_n_8                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/update_load_1_reg_7542[31]_i_1_n_8                                                                                                                                                                                                     |               24 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_114250                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_1_6_reg_9603[31]_i_2_n_8                                                                                                                                                                                                           | design_1_i/batch_align2D_region_0/inst/update_load_1_6_reg_9603[31]_i_1_n_8                                                                                                                                                                                                   |               28 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_1_5_reg_9259[31]_i_2_n_8                                                                                                                                                                                                           | design_1_i/batch_align2D_region_0/inst/update_load_1_5_reg_9259[31]_i_1_n_8                                                                                                                                                                                                   |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_1_4_reg_8915[31]_i_2_n_8                                                                                                                                                                                                           | design_1_i/batch_align2D_region_0/inst/update_load_1_4_reg_8915[31]_i_1_n_8                                                                                                                                                                                                   |               30 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_1_3_reg_8571[31]_i_2_n_8                                                                                                                                                                                                           | design_1_i/batch_align2D_region_0/inst/update_load_1_3_reg_8571[31]_i_1_n_8                                                                                                                                                                                                   |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_1_2_reg_8228[31]_i_2_n_8                                                                                                                                                                                                           | design_1_i/batch_align2D_region_0/inst/update_load_1_2_reg_8228[31]_i_1_n_8                                                                                                                                                                                                   |               28 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_1_1_reg_7885[31]_i_2_n_8                                                                                                                                                                                                           | design_1_i/batch_align2D_region_0/inst/update_load_1_1_reg_7885[31]_i_1_n_8                                                                                                                                                                                                   |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_6_reg_72861                                                                                                                                                                                                                                | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state41                                                                                                                                                                                                                      |               26 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/H_inv_load_1_5_2_phi_reg_9283                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/H_inv_load_1_6_0_phi_reg_9555                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/H_inv_load_1_6_1_phi_reg_9591                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_19_reg_73221                                                                                                                                                                                                                               | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state41                                                                                                                                                                                                                      |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[1185]_0[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/H_inv_load_1_0_0_phi_reg_7494                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/H_inv_load_1_0_1_phi_reg_7530                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/H_inv_load_1_0_2_phi_reg_7566                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/H_inv_load_1_1_0_phi_reg_7837                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/H_inv_load_1_1_1_phi_reg_7873                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/H_inv_load_1_1_2_phi_reg_7909                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/H_inv_load_1_2_0_phi_reg_8180                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               24 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/H_inv_load_1_2_1_phi_reg_8216                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[1185][0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[1377][0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               26 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg                                                                                                                                                                       | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[1569]_0[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               24 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[1377]_0[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               26 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_51_7_reg_97261                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1868                                                                                                                                                                                                                    |               26 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_127_reg_7401[31]_i_1_n_8                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_128_reg_7413[31]_i_1_n_8                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_161_1_reg_7756[31]_i_1_n_8                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_160_5_reg_9118[31]_i_1_n_8                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_160_4_reg_8774[31]_i_1_n_8                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_160_3_reg_8430[31]_i_1_n_8                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[417]_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               27 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_160_2_reg_8087[31]_i_1_n_8                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_160_1_reg_7744[31]_i_1_n_8                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_160_6_reg_9462[31]_i_1_n_8                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_160_7_reg_9805[31]_i_1_n_8                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_114870                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_161_2_reg_8099[31]_i_1_n_8                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_161_3_reg_8442[31]_i_1_n_8                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[417][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               27 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_161_4_reg_8786[31]_i_1_n_8                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_161_5_reg_9130[31]_i_1_n_8                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_161_6_reg_9474[31]_i_1_n_8                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_161_7_reg_9817[31]_i_1_n_8                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_107750                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               26 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_107820                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_115870                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_108520                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               24 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_116270                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_108460                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_116390                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               24 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_114010                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_115760                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_115220                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[1576]_0[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_107640                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_116760                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                           |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[1569][0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               24 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_115360                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               29 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                7 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                       | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                7 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_109000                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg                                                                                                                                                     | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                4 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_109070                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               12 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                    | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                7 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                         | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                8 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                    | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                6 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                             | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                8 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                6 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                3 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                7 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                7 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/fifo_rctl/pop0                                                                                                                                                                          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                3 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/fifo_rctl/pop0                                                                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                4 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                7 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                           | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                6 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                6 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                7 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                6 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                6 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                    | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                5 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                        | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                5 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                6 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               17 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                7 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               17 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                3 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               13 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               14 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               14 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               13 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               13 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/fifo_rctl/pop0                                                                                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                4 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[1177]_0[0]                                                                                                                              | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[1059][0]                                                                                                                        |               19 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[1369]_0[0]                                                                                                                              | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[1251][0]                                                                                                                        |               20 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[1561]_0[0]                                                                                                                              | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[1443][0]                                                                                                                        |               28 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[217]_0[0]                                                                                                                               | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/SR[0]                                                                                                                                         |               22 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[409]_0[0]                                                                                                                               | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[291][0]                                                                                                                         |               25 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/i___1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               16 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                9 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/i___1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               17 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[32][0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               10 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[985]_0[0]                                                                                                                               | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[867][0]                                                                                                                         |               28 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[793]_0[0]                                                                                                                               | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[675][0]                                                                                                                         |               20 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[601]_0[0]                                                                                                                               | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[483][0]                                                                                                                         |               18 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                6 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                9 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                7 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               10 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                7 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                6 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                               |                8 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                9 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                                                                                               |                7 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                7 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                6 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                8 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                8 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                6 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                6 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                6 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                9 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                7 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                8 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                7 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                8 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_156_reg_394380                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               13 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_689_reg_445200                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               19 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_788_reg_461040                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               21 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_845_reg_461820                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               19 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_944_reg_477720                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               24 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                9 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                6 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_476_reg_427740                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               22 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_1256_reg_511080                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               23 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_321_reg_411060                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               21 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_223_reg_395160                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               25 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_534_reg_428520                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               21 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/p_184_in                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               21 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/p_182_in                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               22 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/p_181_in                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               26 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_1100_reg_494400                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               26 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                6 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_632_reg_444420                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               26 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_379_reg_411840                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               27 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1607                                                                                                                                                                                                                    |               26 |             39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1346                                                                                                                                                                                                                    |               36 |             39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1085                                                                                                                                                                                                                    |               30 |             39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_33_reg_393870                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               25 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_1237_reg_510570                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               29 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                   | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                7 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_1081_reg_493890                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               23 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                8 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_302_reg_410550                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               27 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_613_reg_443910                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               26 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_925_reg_477210                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               23 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                           | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                7 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                9 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_4_1_reg_460940                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               32 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                8 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                   | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                8 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                9 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                         | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                9 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_457_reg_427230                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               27 |             42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               10 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               10 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               12 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                               |                9 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                               |               10 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               12 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                               |               12 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                               |               10 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                               |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                               |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                               |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                               |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U32/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/STATE_DELAY/i_pipe/op_state[0]                                                  |               13 |             51 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U31/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/STATE_DELAY/i_pipe/op_state[0]                                                  |               12 |             51 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dmul_64ns_64ns_64_8_max_dsp_1_U35/batch_align2D_region_ap_dmul_6_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                 |               10 |             51 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dmul_64ns_64ns_64_8_max_dsp_1_U34/batch_align2D_region_ap_dmul_6_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                 |               10 |             51 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dmul_64ns_64ns_64_8_max_dsp_1_U33/batch_align2D_region_ap_dmul_6_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                 |               13 |             51 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               10 |             54 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               10 |             54 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               11 |             54 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               10 |             54 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/grp_generic_floor_float_s_fu_10052/mask_table1_U/generic_floor_float_s_mask_table1_rom_U/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/grp_generic_floor_float_s_fu_10044/mask_table1_U/generic_floor_float_s_mask_table1_rom_U/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_2_7_reg_429130                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               49 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_6_4_reg_495080                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               49 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_1_4_reg_411740                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               50 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_1_6_reg_412350                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               45 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_1_7_reg_412450                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               56 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_6_7_reg_495790                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               39 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_5_4_reg_478400                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               52 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_3_4_reg_445100                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               55 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_3_6_reg_445710                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               51 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_3_7_reg_445810                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               50 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_4_7_reg_462430                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               47 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_7_7_reg_512540                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               53 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_7_6_reg_512440                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               50 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_7_4_reg_511760                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               50 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_4_6_reg_462330                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               54 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_4_4_reg_461720                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               53 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_6_6_reg_495690                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               51 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_5_7_reg_479110                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               42 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_5_6_reg_479010                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               52 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_2_4_reg_428420                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               46 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_0_7_reg_395770                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               54 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_2_6_reg_429030                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               49 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/grp_generic_floor_float_s_fu_10044/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               26 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_0_6_reg_395670                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               48 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_0_4_reg_395060                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               49 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_114130                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               26 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/exitcond_i_1_reg_40397_pp6_iter2_reg_reg[0][0]                                                                                                                                      | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state302                                                                                                                                                                                                                     |               43 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[1446][0]                                                                                                                                |                                                                                                                                                                                                                                                                               |               27 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[793][0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |               49 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1153                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               56 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state109                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               47 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1144                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               48 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[678][0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |               45 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[1561][0]                                                                                                                                |                                                                                                                                                                                                                                                                               |               50 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1927                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               52 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[601][0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |               49 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1936                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               49 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[486][0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |               45 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1666                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               42 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[217][0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |               57 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1414                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               47 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1405                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               49 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[409][0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |               44 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[294][0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |               26 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[1062][0]                                                                                                                                |                                                                                                                                                                                                                                                                               |               28 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state100                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               42 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/E[0]                                                                                                                                                                                | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1346                                                                                                                                                                                                                    |               59 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1675                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               50 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_108660                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               21 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_108250                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               22 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state892                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               48 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[102][0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |               28 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state631                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               46 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[1177][0]                                                                                                                                |                                                                                                                                                                                                                                                                               |               54 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[1254][0]                                                                                                                                |                                                                                                                                                                                                                                                                               |               28 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state883                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               54 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state370                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               43 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[870][0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |               27 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[1369][0]                                                                                                                                |                                                                                                                                                                                                                                                                               |               58 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state361                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               55 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U36/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[985][0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |               55 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state622                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               59 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_110270                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               41 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_4_3_reg_461620                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               60 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[99][0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               56 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_5_3_reg_478300                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               54 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/rs_wreq/ce_r_i_6[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               45 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_3_3_reg_445000                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               45 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               14 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_resp/next_wreq                                                                                                                                                                              | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               16 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_2_3_reg_428320                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               43 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_7_3_reg_511660                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               47 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                               |               26 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                               |               25 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_1_3_reg_411640                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               47 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                               |               29 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_0_3_reg_394960                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               44 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                               |               22 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_debug_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                                             | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               13 |             68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_load_6_3_reg_494980                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               55 |             68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                       | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               12 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               10 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state824                                                                                                                                                                                                                     |               33 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state41                                                                                                                                                                                                                      |               50 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1868                                                                                                                                                                                                                    |               45 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state302                                                                                                                                                                                                                     |               59 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                     | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               14 |             72 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                           | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               17 |             76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                9 |             78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               26 |             89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               27 |             89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               26 |             89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               25 |             89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               11 |             91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               10 |             91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                9 |             91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               10 |             91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                9 |             91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               11 |             91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_0/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               10 |             91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               10 |             91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_0/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               10 |             91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_0/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                9 |             91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                9 |             91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                9 |             91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/ap_CS_fsm_reg[325][0]                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               20 |             96 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state563                                                                                                                                                                                                                     |               55 |            103 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |            112 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |            112 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |            112 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |            112 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |            112 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |            112 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |            112 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |            112 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |            112 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |            112 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |            112 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |            112 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |            112 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |            112 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_109130                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               48 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               24 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               24 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               14 |            141 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               13 |            141 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               14 |            141 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               12 |            141 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               25 |            145 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               25 |            145 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               13 |            148 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               13 |            151 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               15 |            154 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               14 |            154 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               15 |            154 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               15 |            154 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               16 |            154 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               15 |            154 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_ctrl_s_axi_U/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               44 |            156 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                               |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                               |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                               |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                               |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                               |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                               |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                               |               12 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state121                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               79 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                               |               12 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_109250                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               41 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                               |               12 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1426                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               89 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                               |               12 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state643                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               77 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state904                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               89 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1165                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               65 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state382                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               90 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1687                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               72 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1948                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               73 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                               |               12 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                               |               12 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/ce_r                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               64 |            223 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U6/ce_r                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               52 |            223 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_6_address01                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               64 |            248 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_address01                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               71 |            248 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_5_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_CS_fsm_reg[419]                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               66 |            248 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_7_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_enable_reg_pp4_iter0_reg                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            248 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_4_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_enable_reg_pp10_iter0_reg                                                                                                                                        |                                                                                                                                                                                                                                                                               |               63 |            248 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_3_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_enable_reg_pp12_iter0_reg                                                                                                                                        |                                                                                                                                                                                                                                                                               |               67 |            255 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_2_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_enable_reg_pp14_iter0_reg                                                                                                                                        |                                                                                                                                                                                                                                                                               |               65 |            255 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_1_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_CS_fsm_reg[1187]                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               73 |            255 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |              511 |           1750 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |             1787 |           6912 |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


