 
****************************************
Report : area
Design : fpu
Version: L-2016.03-SP5-1
Date   : Mon May 13 22:56:29 2019
****************************************

Library(s) Used:

    saed32rvt_ss0p95v25c (File: /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db)

Number of ports:                          292
Number of nets:                          2078
Number of cells:                           94
Number of combinational cells:             85
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                         85
Number of references:                      16

Combinational area:              72522.786027
Buf/Inv area:                     4028.944891
Noncombinational area:           49409.406053
Macro/Black Box area:                0.000000
Net Interconnect area:           72821.369380

Total cell area:                121932.192080
Total area:                     194753.561460
1
