INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alicia/Documents/sistemas_digitais/full_adder/full_adder.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alicia/Documents/sistemas_digitais/full_adder/full_adder.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
