---
trigger: always_on
description: **CRITICAL DIRECTIVE**: All progress must be reflected in the nested to-dos immediately. Append brief progress notes beneath tasks.
---

--- START OF FILE Paste March 02, 2026 - 3:56PM ---
# Aletheia C++ / IDA Port Specification & Agent Task Tracker
**CRITICAL DIRECTIVE**: All progress must be reflected in the nested to-dos immediately. Append brief progress notes beneath tasks.
---
## 🤖 AGENT ONBOARDING & EXECUTION PROTOCOL
**Role**: Autonomous AI software engineer porting the DeWolf/Aletheia Python ecosystem to a native C++23 IDA Pro plugin.
1. **Constraints**: Strictly use `idax` C++ wrapper (`/Users/int/dev/idax`). NO raw IDA SDK headers (`pro.h`, `ida.hpp`). Use C++23 stdlib and `Result<T>`/`Status` error handling.
2. **NO `dynamic_cast`**: Strictly forbidden (causes O(N) string comparisons on macOS). Use LLVM-style RTTI:
   - **Dataflow**: `NodeKind`, `isa<T>`, `cast<T>` (`dataflow.hpp`).
   - **AST**: `AstKind`, `ast_isa<T>`, `ast_cast<T>` (`ast.hpp`).
   - **DAG**: `DagKind`, `dag_isa<T>`, `dag_cast<T>` (`dag.hpp`).
   - **Type**: `TypeKind`, `type_isa<T>`, `type_cast<T>` (`types.hpp`).
   - **Edge**: `EdgeKind` (`edge->edge_kind() == EdgeKind::SwitchEdge`).
3. **Algorithmic Efficiency**: Always evaluate Big-O time/space complexity for every data structure, algorithm, and allocation. Be highly creative and intelligent: achieve maximum functionality with the absolute minimum overhead. Avoid redundant copies, prefer cache-friendly flat structures, and aggressively leverage the Arena allocator to eliminate allocation bottlenecks.
4. **Next Task**: Find the first unchecked task (`- [ ]`).
5. **Execute**: Be proactive. Document hard blockers and pivot if necessary.
6. **Update State**: Check off (`- [x]`) and append terse completion notes immediately.
---
## Project Context & Objectives
* **Source (DeWolf)**: Python-based research decompiler (DREAM/DREAM++ algorithms) translating assembly to C-like ASTs. Includes `dewolf` (Core/CFG/DREAM), `dewolf-logic` (VSA/math), `dewolf-idioms` (compiler artifacts).
* **Objective**: Native C++23 IDA plugin via `idax`. Drop Python, Binary Ninja, SMDA, NetworkX. Use custom Arena allocators, native DAGs, and support headless/GUI modes.
* **idax Integration**: Opaque wrapper. Path B (Native IDA Disassembly) is mandatory: iterate `BasicBlock`s, decode via `ida::instruction::decode()`, map to IR. Bypasses Hex-Rays.
---

## OUTPUT QUALITY IMPROVEMENT AUDIT (March 03, 2026)

### Baseline Defect Analysis

Six critical defects identified in the decompiled C output, each traced to a
specific pipeline stage and source location:

| # | Defect | Pipeline Stage | Files | Impact |
|---|--------|---------------|-------|--------|
| 1 | Call targets as numbers/`tmp_N()` | Lifter | `lifter.cpp:1789-1830` | Highest |
| 2 | Self-XOR/OR not simplified | Optimization | `optimization_stages.cpp:2815-2818` | High |
| 3 | `(cast)` without type info | Lifter | `lifter.cpp:2211-2294` | High |
| 4 | `bb_0:` flat CFG fallback | Codegen | `codegen.cpp:610-624` | Medium |
| 5 | ARM 8-arg injection | Lifter | `lifter.cpp:1816-1823` | Medium |
| 6 | `tmp_N` everywhere | Variable Naming | `variable_name_generation.cpp:235-267` | Medium |

### Implementation Decisions

1. **Call resolution uses `ida::name::get(addr)`** -- covers both function and
   non-function symbols. Confirmed available via `idax`. Uses `GlobalVariable` to
   prevent variable renaming from overwriting the resolved name. A custom
   `GlobalVariableCollector` prevents call-target GlobalVariables from generating
   spurious `extern` declarations.
2. **Self-XOR uses fingerprint comparison** -- same pattern as `bit_and` at line 2807.
   Also added `x | x -> x` and `x | 0xFFFF -> 0xFFFF` rules.
3. **Cast types use `Integer(bits, signed)`** -- `movsx`->signed, `movzx`->unsigned.
   Applied to `cbw`/`cwde`/`cdqe` and all `movsx`/`movzx`/`sxtb`/`uxth` variants.
4. **Single-block CodeNode** -- suppress `bb_0:` label when root is single CodeNode
   with no successors. Blocks with branches still enter fallback mode for gotos.
5. **ARM args** -- query callee prototype via `ida::type::retrieve()`, fall back
   to 0 args (not 8). Only inject AAPCS registers up to actual param count.
6. **Register name coverage** -- added `r8d`/`r9d`/`r8w`/`r9w`/`r8b`/`r9b`, `sil`/`dil`,
   `r10d`-`r15d` etc. to `is_register_like_name()`. Added 32-bit x86 register
   aliases (`edi`, `esi`, `edx`, `ecx`) to `infer_parameter_index_from_register_name()`.
7. **Call target protection** -- `rename_expression()` skips Call target renaming,
   only renames Call arguments.

### Progress Notes
- [x] Build baseline verified (release, all tests pass)
- [x] All 6 defects traced with exact line numbers
- [x] Fix 1: Call target resolution -- `ida::name::get()` + `GlobalVariable` + rename protection
- [x] Fix 2: Self-XOR/OR simplification -- fingerprint-based `x^x->0`, `x|x->x`, `x|0xFF->0xFF`
- [x] Fix 3: Cast type info -- `set_ir_type(Integer(bits, signed))` on all cast ops
- [x] Fix 4: bb_0 suppression -- no labels for single-block straight-line functions
- [x] Fix 5: ARM arg count -- prototype-based arg injection, 0 fallback
- [x] Fix 6: Variable naming -- extended register coverage, parameter inference
- [x] Fix 7: Conservative fallback rename -- removed env var gate, always rename

<!-- Content truncated to meet Windsurf 6KB limit -->

---
> Source: [19h/aletheia](https://github.com/19h/aletheia) — distributed by [TomeVault](https://tomevault.io).
<!-- tomevault:4.0:windsurf_rules:2026-05-04 -->
