
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: Dispatch client connection id - 44115
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1727.391 ; gain = 85.961 ; free physical = 12171 ; free virtual = 24738
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/xo/ip_repo/xilinx_com_RTLKernel_sfm_xrt_top_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/xo/ip_repo/xilinx_com_RTLKernel_DPUCZDX8G_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/logictronix/ML_WORKSPACE/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1810.023 ; gain = 43.945 ; free physical = 12057 ; free virtual = 24686
Command: synth_design -top design_1_wrapper -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14383
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/media/logictronix/ML_WORKSPACE/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2973.797 ; gain = 232.758 ; free physical = 10763 ; free virtual = 23393
Synthesis current peak Physical Memory [PSS] (MB): peak = 2546.305; parent = 2295.959; children = 250.346
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3971.945; parent = 2984.707; children = 987.238
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_DPUCZDX8G_1_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_DPUCZDX8G_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_DPUCZDX8G_1_0' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_DPUCZDX8G_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_DPUCZDX8G_2_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_DPUCZDX8G_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_DPUCZDX8G_2_0' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_DPUCZDX8G_2_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1819]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_GKIIRY' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:6063]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_2' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_auto_cc_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_2' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_auto_cc_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_m00_data_fifo_3' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_m00_data_fifo_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_m00_data_fifo_3' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_m00_data_fifo_3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_m00_regslice_3' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_m00_regslice_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_m00_regslice_3' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_m00_regslice_3_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_m00_regslice_3' is unconnected for instance 'm00_regslice' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:6656]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_m00_regslice_3' is unconnected for instance 'm00_regslice' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:6656]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'design_1_m00_regslice_3' has 84 connections declared, but only 82 given [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:6656]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_GKIIRY' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:6063]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1HZ2PCC' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:7907]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_3' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_auto_cc_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_3' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_auto_cc_3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_s00_data_fifo_3' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_s00_data_fifo_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s00_data_fifo_3' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_s00_data_fifo_3_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_s00_data_fifo_3' is unconnected for instance 's00_data_fifo' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:8359]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_s00_data_fifo_3' is unconnected for instance 's00_data_fifo' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:8359]
WARNING: [Synth 8-7023] instance 's00_data_fifo' of module 'design_1_s00_data_fifo_3' has 76 connections declared, but only 74 given [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:8359]
INFO: [Synth 8-6157] synthesizing module 'design_1_s00_regslice_3' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_s00_regslice_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s00_regslice_3' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_s00_regslice_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1HZ2PCC' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:7907]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_CPRZFX' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:10235]
INFO: [Synth 8-6157] synthesizing module 'design_1_s01_data_fifo_3' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_s01_data_fifo_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s01_data_fifo_3' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_s01_data_fifo_3_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_s01_data_fifo_3' is unconnected for instance 's01_data_fifo' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:10553]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_s01_data_fifo_3' is unconnected for instance 's01_data_fifo' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:10553]
WARNING: [Synth 8-7023] instance 's01_data_fifo' of module 'design_1_s01_data_fifo_3' has 72 connections declared, but only 70 given [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:10553]
INFO: [Synth 8-6157] synthesizing module 'design_1_s01_regslice_3' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_s01_regslice_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s01_regslice_3' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_s01_regslice_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_CPRZFX' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:10235]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_2' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_xbar_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_2' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_xbar_2_stub.v:5]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'design_1_xbar_2' is unconnected for instance 'xbar' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:2622]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'design_1_xbar_2' is unconnected for instance 'xbar' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:2622]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_2' has 82 connections declared, but only 80 given [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:2622]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD_0' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1819]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_ic_zynq_ultra_ps_e_0_S_AXI_HP1_FPD_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:2705]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_AFN2VV' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:8771]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_AFN2VV' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:8771]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_ic_zynq_ultra_ps_e_0_S_AXI_HP1_FPD_0' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:2705]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_ic_zynq_ultra_ps_e_0_S_AXI_HP2_FPD_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:3085]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1NVK6G3' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:8513]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1NVK6G3' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:8513]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_ic_zynq_ultra_ps_e_0_S_AXI_HP2_FPD_0' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:3085]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_ic_zynq_ultra_ps_e_0_S_AXI_HP3_FPD_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:3465]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_DJM5V8' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:9029]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_DJM5V8' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:9029]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_ic_zynq_ultra_ps_e_0_S_AXI_HP3_FPD_0' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:3465]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:3845]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1KAU6FZ' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:5539]
INFO: [Synth 8-6157] synthesizing module 'design_1_m00_data_fifo_2' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_m00_data_fifo_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_m00_data_fifo_2' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_m00_data_fifo_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_m00_regslice_2' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_m00_regslice_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_m00_regslice_2' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_m00_regslice_2_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_m00_regslice_2' is unconnected for instance 'm00_regslice' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:5982]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_m00_regslice_2' is unconnected for instance 'm00_regslice' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:5982]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'design_1_m00_regslice_2' has 80 connections declared, but only 78 given [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:5982]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1KAU6FZ' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:5539]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_EDTOIL' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:9287]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_df_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_auto_us_df_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_df_0' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_auto_us_df_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_df_0' is unconnected for instance 'auto_us_df' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:9613]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_df_0' is unconnected for instance 'auto_us_df' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:9613]
WARNING: [Synth 8-7023] instance 'auto_us_df' of module 'design_1_auto_us_df_0' has 72 connections declared, but only 70 given [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:9613]
INFO: [Synth 8-6157] synthesizing module 'design_1_s00_regslice_2' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_s00_regslice_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s00_regslice_2' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_s00_regslice_2_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awuser' of module 'design_1_s00_regslice_2' is unconnected for instance 's00_regslice' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:9684]
WARNING: [Synth 8-7071] port 'm_axi_aruser' of module 'design_1_s00_regslice_2' is unconnected for instance 's00_regslice' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:9684]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'design_1_s00_regslice_2' has 76 connections declared, but only 74 given [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:9684]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_EDTOIL' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:9287]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1P6QTA4' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:9761]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_df_1' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_auto_us_df_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_df_1' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_auto_us_df_1_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_df_1' is unconnected for instance 'auto_us_df' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:10087]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_df_1' is unconnected for instance 'auto_us_df' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:10087]
WARNING: [Synth 8-7023] instance 'auto_us_df' of module 'design_1_auto_us_df_1' has 72 connections declared, but only 70 given [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:10087]
INFO: [Synth 8-6157] synthesizing module 'design_1_s01_regslice_2' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_s01_regslice_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s01_regslice_2' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_s01_regslice_2_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awuser' of module 'design_1_s01_regslice_2' is unconnected for instance 's01_regslice' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:10158]
WARNING: [Synth 8-7071] port 'm_axi_aruser' of module 'design_1_s01_regslice_2' is unconnected for instance 's01_regslice' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:10158]
WARNING: [Synth 8-7023] instance 's01_regslice' of module 'design_1_s01_regslice_2' has 76 connections declared, but only 74 given [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:10158]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1P6QTA4' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:9761]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_1' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_xbar_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_1' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_xbar_1_stub.v:5]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'design_1_xbar_1' is unconnected for instance 'xbar' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:4628]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'design_1_xbar_1' is unconnected for instance 'xbar' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:4628]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_1' has 78 connections declared, but only 76 given [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:4628]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD_0' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:3845]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_intc_0_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_axi_intc_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_intc_0_0' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_axi_intc_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_intc_0_intr_1_interrupt_concat_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_axi_intc_0_intr_1_interrupt_concat_0/synth/design_1_axi_intc_0_intr_1_interrupt_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_intc_0_intr_1_interrupt_concat_0' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_axi_intc_0_intr_1_interrupt_concat_0/synth/design_1_axi_intc_0_intr_1_interrupt_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_1' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_clk_wiz_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_1' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_clk_wiz_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_irq_const_tieoff_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_irq_const_tieoff_0/synth/design_1_irq_const_tieoff_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_irq_const_tieoff_0' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_irq_const_tieoff_0/synth/design_1_irq_const_tieoff_0.v:53]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1364]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_0_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_proc_sys_reset_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_0_0' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_proc_sys_reset_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_1' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1364]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_1' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1364]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_1' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1364]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_1' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1364]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_1' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1364]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_1' of module 'design_1_proc_sys_reset_0_0' has 10 connections declared, but only 5 given [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1364]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_1_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_proc_sys_reset_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_1_0' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_proc_sys_reset_1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_2' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1370]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_2' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1370]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_2' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1370]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_2' of module 'design_1_proc_sys_reset_1_0' has 10 connections declared, but only 7 given [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1370]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_1_1' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_proc_sys_reset_1_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_1_1' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_proc_sys_reset_1_1_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_1_1' is unconnected for instance 'proc_sys_reset_3' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1378]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_1_1' is unconnected for instance 'proc_sys_reset_3' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1378]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_proc_sys_reset_1_1' is unconnected for instance 'proc_sys_reset_3' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1378]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'design_1_proc_sys_reset_1_1' is unconnected for instance 'proc_sys_reset_3' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1378]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_3' of module 'design_1_proc_sys_reset_1_1' has 10 connections declared, but only 6 given [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1378]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:4707]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:6741]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:6741]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:6873]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_auto_cc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_0' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_auto_cc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_m01_regslice_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_m01_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_m01_regslice_0' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_m01_regslice_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_m01_regslice_0' is unconnected for instance 'm01_regslice' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:7098]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_m01_regslice_0' is unconnected for instance 'm01_regslice' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:7098]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'design_1_m01_regslice_0' has 40 connections declared, but only 38 given [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:7098]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:6873]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_P3UMW5' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:7139]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_1' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_auto_cc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_1' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_auto_cc_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_m02_regslice_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_m02_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_m02_regslice_0' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_m02_regslice_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_m02_regslice_0' is unconnected for instance 'm02_regslice' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:7364]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_m02_regslice_0' is unconnected for instance 'm02_regslice' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:7364]
WARNING: [Synth 8-7023] instance 'm02_regslice' of module 'design_1_m02_regslice_0' has 40 connections declared, but only 38 given [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:7364]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_P3UMW5' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:7139]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1E9R4HW' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:7405]
INFO: [Synth 8-6157] synthesizing module 'design_1_m03_regslice_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_m03_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_m03_regslice_0' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_m03_regslice_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_m03_regslice_0' is unconnected for instance 'm03_regslice' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:7564]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_m03_regslice_0' is unconnected for instance 'm03_regslice' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:7564]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'design_1_m03_regslice_0' has 40 connections declared, but only 38 given [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:7564]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1E9R4HW' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:7405]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:7605]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:7605]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:4707]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_299M_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_rst_clk_wiz_299M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_299M_0' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_rst_clk_wiz_299M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_clk_wiz_299M_0' is unconnected for instance 'rst_clk_wiz_299M' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1503]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_clk_wiz_299M_0' is unconnected for instance 'rst_clk_wiz_299M' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1503]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_clk_wiz_299M_0' is unconnected for instance 'rst_clk_wiz_299M' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1503]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_clk_wiz_299M_0' is unconnected for instance 'rst_clk_wiz_299M' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1503]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_299M' of module 'design_1_rst_clk_wiz_299M_0' has 10 connections declared, but only 6 given [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1503]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_599M_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_rst_clk_wiz_599M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_599M_0' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_rst_clk_wiz_599M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_clk_wiz_599M_0' is unconnected for instance 'rst_clk_wiz_599M' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1510]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_clk_wiz_599M_0' is unconnected for instance 'rst_clk_wiz_599M' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1510]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_clk_wiz_599M_0' is unconnected for instance 'rst_clk_wiz_599M' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1510]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_clk_wiz_599M_0' is unconnected for instance 'rst_clk_wiz_599M' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1510]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_599M' of module 'design_1_rst_clk_wiz_599M_0' has 10 connections declared, but only 6 given [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1510]
INFO: [Synth 8-6157] synthesizing module 'design_1_sfm_xrt_top_1_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_sfm_xrt_top_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_sfm_xrt_top_1_0' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_sfm_xrt_top_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14375-logictronix-Default-string/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'maxigp2_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1581]
WARNING: [Synth 8-7071] port 'maxigp2_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1581]
WARNING: [Synth 8-7071] port 'saxigp3_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1581]
WARNING: [Synth 8-7071] port 'saxigp3_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1581]
WARNING: [Synth 8-7071] port 'saxigp4_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1581]
WARNING: [Synth 8-7071] port 'saxigp4_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1581]
WARNING: [Synth 8-7071] port 'saxigp5_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1581]
WARNING: [Synth 8-7071] port 'saxigp5_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1581]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 243 connections declared, but only 235 given [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:1581]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[39] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[38] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[37] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[36] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[35] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[34] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[33] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[32] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[15] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[14] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[13] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[12] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[39] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[38] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[37] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[36] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[35] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[34] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[33] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[32] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[15] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[14] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[13] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[12] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[39] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[38] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[37] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[36] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[35] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[34] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[33] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[32] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[15] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[14] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[13] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[12] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[39] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[38] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[37] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[36] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[35] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[34] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[33] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[32] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3067.672 ; gain = 326.633 ; free physical = 10838 ; free virtual = 23469
Synthesis current peak Physical Memory [PSS] (MB): peak = 2546.305; parent = 2295.959; children = 250.346
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4054.914; parent = 3067.676; children = 987.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3082.516 ; gain = 341.477 ; free physical = 10838 ; free virtual = 23469
Synthesis current peak Physical Memory [PSS] (MB): peak = 2546.305; parent = 2295.959; children = 250.346
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4069.758; parent = 3082.520; children = 987.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3082.516 ; gain = 341.477 ; free physical = 10838 ; free virtual = 23469
Synthesis current peak Physical Memory [PSS] (MB): peak = 2546.305; parent = 2295.959; children = 250.346
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4069.758; parent = 3082.520; children = 987.238
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3082.516 ; gain = 0.000 ; free physical = 10831 ; free virtual = 23462
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_1'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_1'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_2'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_2'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_1/design_1_proc_sys_reset_1_1/design_1_proc_sys_reset_1_1_in_context.xdc] for cell 'design_1_i/proc_sys_reset_3'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_1/design_1_proc_sys_reset_1_1/design_1_proc_sys_reset_1_1_in_context.xdc] for cell 'design_1_i/proc_sys_reset_3'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0/design_1_axi_intc_0_0_in_context.xdc] for cell 'design_1_i/axi_intc_0'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0/design_1_axi_intc_0_0_in_context.xdc] for cell 'design_1_i/axi_intc_0'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0/design_1_m02_regslice_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0/design_1_m02_regslice_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m01_couplers/auto_cc'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m01_couplers/auto_cc'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m02_regslice_0/design_1_m02_regslice_0/design_1_m02_regslice_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m02_regslice_0/design_1_m02_regslice_0/design_1_m02_regslice_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/auto_cc'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/auto_cc'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0/design_1_m03_regslice_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0/design_1_m03_regslice_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_DPUCZDX8G_1_0/design_1_DPUCZDX8G_1_0/design_1_DPUCZDX8G_1_0_in_context.xdc] for cell 'design_1_i/DPUCZDX8G_1'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_DPUCZDX8G_1_0/design_1_DPUCZDX8G_1_0/design_1_DPUCZDX8G_1_0_in_context.xdc] for cell 'design_1_i/DPUCZDX8G_1'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_DPUCZDX8G_2_0/design_1_DPUCZDX8G_2_0/design_1_DPUCZDX8G_1_0_in_context.xdc] for cell 'design_1_i/DPUCZDX8G_2'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_DPUCZDX8G_2_0/design_1_DPUCZDX8G_2_0/design_1_DPUCZDX8G_1_0_in_context.xdc] for cell 'design_1_i/DPUCZDX8G_2'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_sfm_xrt_top_1_0/design_1_sfm_xrt_top_1_0/design_1_sfm_xrt_top_1_0_in_context.xdc] for cell 'design_1_i/sfm_xrt_top_1'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_sfm_xrt_top_1_0/design_1_sfm_xrt_top_1_0/design_1_sfm_xrt_top_1_0_in_context.xdc] for cell 'design_1_i/sfm_xrt_top_1'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/xbar'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/xbar'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_2/design_1_s00_regslice_2/design_1_s00_regslice_2_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s00_couplers/s00_regslice'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_2/design_1_s00_regslice_2/design_1_s00_regslice_2_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s00_couplers/s00_regslice'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_us_df_0/design_1_auto_us_df_0/design_1_auto_us_df_0_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s00_couplers/auto_us_df'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_us_df_0/design_1_auto_us_df_0/design_1_auto_us_df_0_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s00_couplers/auto_us_df'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s01_regslice_2/design_1_s01_regslice_2/design_1_s00_regslice_2_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s01_couplers/s01_regslice'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s01_regslice_2/design_1_s01_regslice_2/design_1_s00_regslice_2_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s01_couplers/s01_regslice'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_us_df_1/design_1_auto_us_df_1/design_1_auto_us_df_0_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s01_couplers/auto_us_df'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_us_df_1/design_1_auto_us_df_1/design_1_auto_us_df_0_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s01_couplers/auto_us_df'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m00_data_fifo_2/design_1_m00_data_fifo_2/design_1_m00_data_fifo_2_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/m00_couplers/m00_data_fifo'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m00_data_fifo_2/design_1_m00_data_fifo_2/design_1_m00_data_fifo_2_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/m00_couplers/m00_data_fifo'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_2/design_1_m00_regslice_2/design_1_m00_regslice_2_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/m00_couplers/m00_regslice'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_2/design_1_m00_regslice_2/design_1_m00_regslice_2_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/m00_couplers/m00_regslice'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_xbar_2/design_1_xbar_2/design_1_xbar_2_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/xbar'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_xbar_2/design_1_xbar_2/design_1_xbar_2_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/xbar'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_3/design_1_s00_regslice_3/design_1_s00_regslice_3_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_regslice'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_3/design_1_s00_regslice_3/design_1_s00_regslice_3_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_regslice'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_3/design_1_s00_data_fifo_3/design_1_s00_data_fifo_3_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_3/design_1_s00_data_fifo_3/design_1_s00_data_fifo_3_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3/design_1_auto_cc_3_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_cc'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3/design_1_auto_cc_3_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_cc'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s01_regslice_3/design_1_s01_regslice_3/design_1_s01_regslice_3_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_regslice'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s01_regslice_3/design_1_s01_regslice_3/design_1_s01_regslice_3_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_regslice'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s01_data_fifo_3/design_1_s01_data_fifo_3/design_1_s01_data_fifo_3_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s01_data_fifo_3/design_1_s01_data_fifo_3/design_1_s01_data_fifo_3_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m00_data_fifo_3/design_1_m00_data_fifo_3/design_1_m00_data_fifo_3_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m00_data_fifo_3/design_1_m00_data_fifo_3/design_1_m00_data_fifo_3_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_3/design_1_m00_regslice_3/design_1_m00_regslice_3_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_regslice'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_3/design_1_m00_regslice_3/design_1_m00_regslice_3_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_regslice'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2/design_1_auto_cc_2_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/auto_cc'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2/design_1_auto_cc_2_in_context.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/auto_cc'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1/design_1_clk_wiz_1_in_context.xdc] for cell 'design_1_i/clk_wiz'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1/design_1_clk_wiz_1_in_context.xdc] for cell 'design_1_i/clk_wiz'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_299M_0/design_1_rst_clk_wiz_299M_0/design_1_rst_clk_wiz_299M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_299M'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_299M_0/design_1_rst_clk_wiz_299M_0/design_1_rst_clk_wiz_299M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_299M'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_599M_0/design_1_rst_clk_wiz_599M_0/design_1_rst_clk_wiz_599M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_599M'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_599M_0/design_1_rst_clk_wiz_599M_0/design_1_rst_clk_wiz_599M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_599M'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3116.301 ; gain = 0.000 ; free physical = 10733 ; free virtual = 23365
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3116.301 ; gain = 0.000 ; free physical = 10733 ; free virtual = 23365
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/media/logictronix/ML_WORKSPACE/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3116.301 ; gain = 375.262 ; free physical = 10810 ; free virtual = 23443
Synthesis current peak Physical Memory [PSS] (MB): peak = 2577.207; parent = 2326.861; children = 250.346
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4103.543; parent = 3116.305; children = 987.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3116.301 ; gain = 375.262 ; free physical = 10810 ; free virtual = 23443
Synthesis current peak Physical Memory [PSS] (MB): peak = 2577.207; parent = 2326.861; children = 250.346
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4103.543; parent = 3116.305; children = 987.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/proc_sys_reset_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/proc_sys_reset_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/proc_sys_reset_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_intc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/m01_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/m02_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/DPUCZDX8G_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/DPUCZDX8G_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/sfm_xrt_top_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s00_couplers/auto_us_df. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s01_couplers/s01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s01_couplers/auto_us_df. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/m00_couplers/m00_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP1_FPD. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP2_FPD. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP3_FPD. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_intc_0_intr_1_interrupt_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/irq_const_tieoff. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_clk_wiz_299M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_clk_wiz_599M. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3116.301 ; gain = 375.262 ; free physical = 10814 ; free virtual = 23445
Synthesis current peak Physical Memory [PSS] (MB): peak = 2577.207; parent = 2326.861; children = 250.346
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4103.543; parent = 3116.305; children = 987.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3116.301 ; gain = 375.262 ; free physical = 10811 ; free virtual = 23443
Synthesis current peak Physical Memory [PSS] (MB): peak = 2577.207; parent = 2326.861; children = 250.346
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4103.543; parent = 3116.305; children = 987.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3116.301 ; gain = 375.262 ; free physical = 10795 ; free virtual = 23435
Synthesis current peak Physical Memory [PSS] (MB): peak = 2577.207; parent = 2326.861; children = 250.346
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4103.543; parent = 3116.305; children = 987.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3585.941 ; gain = 844.902 ; free physical = 10220 ; free virtual = 22860
Synthesis current peak Physical Memory [PSS] (MB): peak = 3116.703; parent = 2866.389; children = 250.346
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4573.184; parent = 3585.945; children = 987.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3586.941 ; gain = 845.902 ; free physical = 10220 ; free virtual = 22860
Synthesis current peak Physical Memory [PSS] (MB): peak = 3116.879; parent = 2866.564; children = 250.346
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4574.184; parent = 3586.945; children = 987.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3607.988 ; gain = 866.949 ; free physical = 10213 ; free virtual = 22853
Synthesis current peak Physical Memory [PSS] (MB): peak = 3119.605; parent = 2869.291; children = 250.346
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4595.230; parent = 3607.992; children = 987.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3613.926 ; gain = 872.887 ; free physical = 10208 ; free virtual = 22849
Synthesis current peak Physical Memory [PSS] (MB): peak = 3120.195; parent = 2869.881; children = 250.346
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4601.168; parent = 3613.930; children = 987.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3613.926 ; gain = 872.887 ; free physical = 10208 ; free virtual = 22849
Synthesis current peak Physical Memory [PSS] (MB): peak = 3120.445; parent = 2870.131; children = 250.346
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4601.168; parent = 3613.930; children = 987.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3613.926 ; gain = 872.887 ; free physical = 10208 ; free virtual = 22848
Synthesis current peak Physical Memory [PSS] (MB): peak = 3121.330; parent = 2871.024; children = 250.346
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4601.168; parent = 3613.930; children = 987.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3613.926 ; gain = 872.887 ; free physical = 10208 ; free virtual = 22848
Synthesis current peak Physical Memory [PSS] (MB): peak = 3121.393; parent = 2871.087; children = 250.346
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4601.168; parent = 3613.930; children = 987.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3613.926 ; gain = 872.887 ; free physical = 10208 ; free virtual = 22848
Synthesis current peak Physical Memory [PSS] (MB): peak = 3121.393; parent = 2871.087; children = 250.346
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4601.168; parent = 3613.930; children = 987.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3613.926 ; gain = 872.887 ; free physical = 10208 ; free virtual = 22848
Synthesis current peak Physical Memory [PSS] (MB): peak = 3121.424; parent = 2871.118; children = 250.346
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4601.168; parent = 3613.930; children = 987.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_xbar_2              |         1|
|2     |design_1_auto_cc_2           |         1|
|3     |design_1_m00_data_fifo_3     |         1|
|4     |design_1_m00_regslice_3      |         1|
|5     |design_1_auto_cc_3           |         1|
|6     |design_1_s00_data_fifo_3     |         1|
|7     |design_1_s00_regslice_3      |         1|
|8     |design_1_s01_data_fifo_3     |         1|
|9     |design_1_s01_regslice_3      |         1|
|10    |design_1_xbar_1              |         1|
|11    |design_1_m00_data_fifo_2     |         1|
|12    |design_1_m00_regslice_2      |         1|
|13    |design_1_auto_us_df_0        |         1|
|14    |design_1_s00_regslice_2      |         1|
|15    |design_1_auto_us_df_1        |         1|
|16    |design_1_s01_regslice_2      |         1|
|17    |design_1_xbar_0              |         1|
|18    |design_1_auto_cc_0           |         1|
|19    |design_1_m01_regslice_0      |         1|
|20    |design_1_auto_cc_1           |         1|
|21    |design_1_m02_regslice_0      |         1|
|22    |design_1_m03_regslice_0      |         1|
|23    |design_1_auto_pc_0           |         1|
|24    |design_1_DPUCZDX8G_1_0       |         1|
|25    |design_1_DPUCZDX8G_2_0       |         1|
|26    |design_1_axi_intc_0_0        |         1|
|27    |design_1_clk_wiz_1           |         1|
|28    |design_1_clk_wiz_0_0         |         1|
|29    |design_1_proc_sys_reset_0_0  |         1|
|30    |design_1_proc_sys_reset_1_0  |         1|
|31    |design_1_proc_sys_reset_1_1  |         1|
|32    |design_1_rst_clk_wiz_299M_0  |         1|
|33    |design_1_rst_clk_wiz_599M_0  |         1|
|34    |design_1_sfm_xrt_top_1_0     |         1|
|35    |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_DPUCZDX8G_1       |     1|
|2     |design_1_DPUCZDX8G_2       |     1|
|3     |design_1_auto_cc           |     4|
|7     |design_1_auto_pc           |     1|
|8     |design_1_auto_us_df        |     2|
|10    |design_1_axi_intc_0        |     1|
|11    |design_1_clk_wiz_0         |     1|
|12    |design_1_clk_wiz           |     1|
|13    |design_1_m00_data_fifo     |     2|
|15    |design_1_m00_regslice      |     2|
|17    |design_1_m01_regslice      |     1|
|18    |design_1_m02_regslice      |     1|
|19    |design_1_m03_regslice      |     1|
|20    |design_1_proc_sys_reset_0  |     1|
|21    |design_1_proc_sys_reset_1  |     2|
|23    |design_1_rst_clk_wiz_299M  |     1|
|24    |design_1_rst_clk_wiz_599M  |     1|
|25    |design_1_s00_data_fifo     |     1|
|26    |design_1_s00_regslice      |     2|
|28    |design_1_s01_data_fifo     |     1|
|29    |design_1_s01_regslice      |     2|
|31    |design_1_sfm_xrt_top_1     |     1|
|32    |design_1_xbar              |     3|
|35    |design_1_zynq_ultra_ps_e_0 |     1|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3613.926 ; gain = 872.887 ; free physical = 10208 ; free virtual = 22848
Synthesis current peak Physical Memory [PSS] (MB): peak = 3121.439; parent = 2871.134; children = 250.346
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4601.168; parent = 3613.930; children = 987.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 47 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 3613.926 ; gain = 839.102 ; free physical = 10245 ; free virtual = 22885
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3613.934 ; gain = 872.887 ; free physical = 10248 ; free virtual = 22889
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3613.934 ; gain = 0.000 ; free physical = 10353 ; free virtual = 22994
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3666.520 ; gain = 0.000 ; free physical = 10271 ; free virtual = 22912
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: fa9ad615
INFO: [Common 17-83] Releasing license: Synthesis
144 Infos, 175 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 3680.457 ; gain = 1870.434 ; free physical = 10475 ; free virtual = 23116
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri May 19 13:40:58 2023...
