{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1556762451247 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1556762451248 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "GRAY_TEST 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"GRAY_TEST\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1556762451343 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556762451457 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556762451457 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1556762452196 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1556762452514 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1556762453630 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1556762468431 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556762468693 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1556762468844 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556762468845 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556762468848 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1556762468849 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1556762468850 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1556762468851 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1556762468852 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1556762468853 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556762468853 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556762469100 ""}
{ "Info" "ISTA_SDC_FOUND" "../Computer_System/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: '../Computer_System/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1556762480562 ""}
{ "Info" "ISTA_SDC_FOUND" "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc " "Reading SDC File: '../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1556762480564 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 53 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(53): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480566 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 53 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(53): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\]" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480567 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480567 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 53 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(53): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480567 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 54 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(54): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480567 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 54 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(54): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480568 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr\[33\]\]" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480568 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480568 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(54): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480568 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 55 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(55): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480568 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 55 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(55): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480568 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr\[0\]\]" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480568 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480568 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 55 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(55): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 56 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(56): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 56 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(56): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr\[34\]\]" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480569 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(56): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 57 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem:the_Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(57): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem:the_Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\]" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480570 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(57): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480570 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 58 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(58): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480570 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 58 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(58): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 58 Argument <from> is not an object ID " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(58): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*    -to *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*    -to *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480571 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 58 Argument <to> is not an object ID " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(58): Argument <to> is not an object ID" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480571 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 59 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(59): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480572 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 59 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(59): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480572 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 59 Argument <from> is not an object ID " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(59): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480572 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480572 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 59 Argument <to> is not an object ID " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(59): Argument <to> is not an object ID" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480572 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 60 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(60): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 60 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(60): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 60 Argument <from> is not an object ID " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(60): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$Computer_System_Nios2_2nd_Core_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$Computer_System_Nios2_2nd_Core_cpu_oci_debug_path\|monitor_go" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480573 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 60 Argument <to> is not an object ID " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(60): Argument <to> is not an object ID" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480574 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 61 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break\|dbrk_hit?_latch keeper " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(61): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break\|dbrk_hit?_latch could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480574 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_oci_break_path\|dbrk_hit?_latch\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_oci_break_path\|dbrk_hit?_latch\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\]" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480574 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480574 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 61 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(61): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480574 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 62 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break\|trigbrktype keeper " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(62): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break\|trigbrktype could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480574 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_oci_break_path\|trigbrktype\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_oci_break_path\|trigbrktype\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\]" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480574 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480574 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(62): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 63 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break\|trigger_state keeper " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(63): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break\|trigger_state could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_oci_break_path\|trigger_state\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_oci_break_path\|trigger_state\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\]" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480575 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 63 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(63): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 65 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\|Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component*address* keeper " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(65): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\|Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component*address* could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_traceram_path*address*\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_traceram_path*address*\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\]" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480575 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(65): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480576 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 66 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\|Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component*we_reg* keeper " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(66): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\|Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component*we_reg* could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 66 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\]" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480576 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(66): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480576 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 67 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\|*trc_im_addr* keeper " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(67): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\|*trc_im_addr* could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_oci_im_path\|*trc_im_addr*\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_oci_im_path\|*trc_im_addr*\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\]" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480576 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(67): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480576 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 68 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\|*trc_wrap keeper " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(68): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\|*trc_wrap could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 68 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(68): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_oci_im_path\|*trc_wrap\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_oci_im_path\|*trc_wrap\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\]" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480577 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(68): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480577 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 69 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace\|trc_ctrl_reg* keeper " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(69): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace\|trc_ctrl_reg* could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_oci_itrace_path\|trc_ctrl_reg*\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_oci_itrace_path\|trc_ctrl_reg*\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\]" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480577 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(69): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480577 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 70 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace\|debugack keeper " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(70): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace\|debugack could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 70 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(70): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_oci_itrace_path\|debugack\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_oci_itrace_path\|debugack\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\]" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480578 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(70): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480578 ""}
{ "Info" "ISTA_SDC_FOUND" "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc " "Reading SDC File: '../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1556762480578 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 53 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at Computer_System_Nios2_cpu.sdc(53): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 53 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at Computer_System_Nios2_cpu.sdc(53): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\]" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480580 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 53 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(53): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480580 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 54 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at Computer_System_Nios2_cpu.sdc(54): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480580 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 54 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at Computer_System_Nios2_cpu.sdc(54): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr\[33\]\]" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480580 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(54): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480581 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 55 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at Computer_System_Nios2_cpu.sdc(55): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480581 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 55 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at Computer_System_Nios2_cpu.sdc(55): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr\[0\]\]" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480581 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 55 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(55): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480581 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 56 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at Computer_System_Nios2_cpu.sdc(56): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480581 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 56 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at Computer_System_Nios2_cpu.sdc(56): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr\[34\]\]" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480582 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(56): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480582 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 57 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at Computer_System_Nios2_cpu.sdc(57): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\]" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480582 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(57): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480582 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 58 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at Computer_System_Nios2_cpu.sdc(58): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480583 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 58 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_sysclk:the_Computer_System_Nios2_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at Computer_System_Nios2_cpu.sdc(58): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_sysclk:the_Computer_System_Nios2_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 58 Argument <from> is not an object ID " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(58): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$Computer_System_Nios2_cpu_jtag_sr*    -to *\$Computer_System_Nios2_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$Computer_System_Nios2_cpu_jtag_sr*    -to *\$Computer_System_Nios2_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480584 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 58 Argument <to> is not an object ID " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(58): Argument <to> is not an object ID" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480584 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 59 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_sysclk:the_Computer_System_Nios2_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at Computer_System_Nios2_cpu.sdc(59): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_sysclk:the_Computer_System_Nios2_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 59 Argument <from> is not an object ID " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(59): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$Computer_System_Nios2_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$Computer_System_Nios2_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480585 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 59 Argument <to> is not an object ID " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(59): Argument <to> is not an object ID" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480585 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 60 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at Computer_System_Nios2_cpu.sdc(60): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 60 Argument <from> is not an object ID " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(60): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$Computer_System_Nios2_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$Computer_System_Nios2_cpu_oci_debug_path\|monitor_go" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480586 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 60 Argument <to> is not an object ID " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(60): Argument <to> is not an object ID" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 61 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break\|dbrk_hit?_latch keeper " "Ignored filter at Computer_System_Nios2_cpu.sdc(61): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break\|dbrk_hit?_latch could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_oci_break_path\|dbrk_hit?_latch\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_oci_break_path\|dbrk_hit?_latch\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\]" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480587 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 61 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(61): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 62 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break\|trigbrktype keeper " "Ignored filter at Computer_System_Nios2_cpu.sdc(62): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break\|trigbrktype could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_oci_break_path\|trigbrktype\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_oci_break_path\|trigbrktype\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\]" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480587 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(62): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 63 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break\|trigger_state keeper " "Ignored filter at Computer_System_Nios2_cpu.sdc(63): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break\|trigger_state could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_oci_break_path\|trigger_state\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_oci_break_path\|trigger_state\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\]" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480588 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 63 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(63): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480588 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 65 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component*address* keeper " "Ignored filter at Computer_System_Nios2_cpu.sdc(65): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component*address* could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_traceram_path*address*\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_traceram_path*address*\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\]" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480589 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(65): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 66 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component*we_reg* keeper " "Ignored filter at Computer_System_Nios2_cpu.sdc(66): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component*we_reg* could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 66 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\]" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480590 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(66): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480590 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 67 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|*trc_im_addr* keeper " "Ignored filter at Computer_System_Nios2_cpu.sdc(67): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|*trc_im_addr* could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_oci_im_path\|*trc_im_addr*\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_oci_im_path\|*trc_im_addr*\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\]" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480590 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(67): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480590 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 68 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|*trc_wrap keeper " "Ignored filter at Computer_System_Nios2_cpu.sdc(68): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|*trc_wrap could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 68 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(68): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_oci_im_path\|*trc_wrap\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_oci_im_path\|*trc_wrap\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\]" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480591 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(68): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480591 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 69 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace\|trc_ctrl_reg* keeper " "Ignored filter at Computer_System_Nios2_cpu.sdc(69): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace\|trc_ctrl_reg* could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_oci_itrace_path\|trc_ctrl_reg*\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_oci_itrace_path\|trc_ctrl_reg*\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\]" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480591 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(69): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480591 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 70 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace\|debugack keeper " "Ignored filter at Computer_System_Nios2_cpu.sdc(70): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace\|debugack could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 70 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(70): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_oci_itrace_path\|debugack\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_oci_itrace_path\|debugack\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\]" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480592 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(70): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480592 ""}
{ "Info" "ISTA_SDC_FOUND" "../Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: '../Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1556762480592 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_jtag_interface.sdc 14 *altera_jtag_src_crosser:*\|sink_data_buffer* register " "Ignored filter at altera_avalon_st_jtag_interface.sdc(14): *altera_jtag_src_crosser:*\|sink_data_buffer* could not be matched with a register" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480594 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_jtag_interface.sdc 14 *altera_jtag_src_crosser:*\|src_data* register " "Ignored filter at altera_avalon_st_jtag_interface.sdc(14): *altera_jtag_src_crosser:*\|src_data* could not be matched with a register" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556762480594 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_avalon_st_jtag_interface.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at altera_avalon_st_jtag_interface.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers *altera_jtag_src_crosser:*\|sink_data_buffer*\] -to \[get_registers *altera_jtag_src_crosser:*\|src_data*\] " "set_false_path -from \[get_registers *altera_jtag_src_crosser:*\|sink_data_buffer*\] -to \[get_registers *altera_jtag_src_crosser:*\|src_data*\]" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556762480595 ""}  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480595 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_avalon_st_jtag_interface.sdc 14 Argument <to> is an empty collection " "Ignored set_false_path at altera_avalon_st_jtag_interface.sdc(14): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556762480595 ""}
{ "Info" "ISTA_SDC_FOUND" "../Computer_System/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: '../Computer_System/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1556762480595 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1556762480606 ""}
{ "Error" "0" "" "The auto-constraining script was not able to detect any instance for core < hps_sdram_p0 >" {  } {  } 0 0 "The auto-constraining script was not able to detect any instance for core < hps_sdram_p0 >" 0 0 "Fitter" 0 0 1556762480614 ""}
{ "Error" "0" "" "Verify the following:" {  } {  } 0 0 "Verify the following:" 0 0 "Fitter" 0 0 1556762480614 ""}
{ "Error" "0" "" " The core < hps_sdram_p0 > is instantiated within another component (wrapper)" {  } {  } 0 0 " The core < hps_sdram_p0 > is instantiated within another component (wrapper)" 0 0 "Fitter" 0 0 1556762480614 ""}
{ "Error" "0" "" " The core is not the top-level of the project" {  } {  } 0 0 " The core is not the top-level of the project" 0 0 "Fitter" 0 0 1556762480614 ""}
{ "Error" "0" "" " The memory interface pins are exported to the top-level of the project" {  } {  } 0 0 " The memory interface pins are exported to the top-level of the project" 0 0 "Fitter" 0 0 1556762480614 ""}
{ "Error" "0" "" "Alternatively, if you are no longer instantiating core < hps_sdram_p0 >," {  } {  } 0 0 "Alternatively, if you are no longer instantiating core < hps_sdram_p0 >," 0 0 "Fitter" 0 0 1556762480614 ""}
{ "Error" "0" "" " clean up any stale SDC_FILE references from the QSF/QIP files." {  } {  } 0 0 " clean up any stale SDC_FILE references from the QSF/QIP files." 0 0 "Fitter" 0 0 1556762480614 ""}
{ "Critical Warning" "WSTA_READ_SDC_FAILED" "" "Read_sdc failed due to errors in the SDC file" {  } {  } 1 332008 "Read_sdc failed due to errors in the SDC file" 0 0 "Fitter" 0 -1 1556762480626 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1556762480638 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1556762480639 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1556762480649 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1556762480651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1556762480758 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1556762481253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556762482602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1556762483526 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1556762483731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556762483732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1556762487005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1556762493635 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1556762493635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1556762493859 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1556762493859 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1556762493859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556762493864 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.15 " "Total time spent on timing analysis during the Fitter is 0.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1556762497914 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556762498003 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556762499279 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556762499279 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556762500249 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556762505975 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1556762506563 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "96 " "Following 96 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 227 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 228 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 230 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 36 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 37 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 38 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 39 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 40 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 41 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 42 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 43 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 44 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 45 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 46 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 47 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 48 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 49 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 50 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 51 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 246 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 52 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 53 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 54 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 55 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 56 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 57 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 58 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 59 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 60 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 61 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 62 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 63 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 64 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 65 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 66 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 67 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 68 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 69 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 70 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 71 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 72 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 73 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 74 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 75 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 76 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 77 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 78 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 79 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 80 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 81 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 82 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 83 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 84 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 85 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 86 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 87 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 88 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 89 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 90 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 91 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 92 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 93 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 94 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 95 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 96 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 97 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 98 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 99 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 100 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 101 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 102 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 103 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 104 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 105 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 106 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 107 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 108 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 109 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 110 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 111 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 112 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 113 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 114 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 115 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 116 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 117 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 118 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 119 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 120 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 121 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 122 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 123 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 249 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 250 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 217 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 251 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/" { { 0 { 0 ""} 0 252 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556762506634 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1556762506634 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/output_files/GRAY_TEST.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/output_files/GRAY_TEST.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1556762506944 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 7 s 125 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 7 errors, 125 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "6594 " "Peak virtual memory: 6594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556762507883 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 02 11:01:47 2019 " "Processing ended: Thu May 02 11:01:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556762507883 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556762507883 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556762507883 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556762507883 ""}
