// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "04/22/2020 23:07:30"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module coder_stack_top (
	clk,
	reset,
	wreq_data,
	wreq_size,
	tb_in,
	tb_size_in,
	xk_out,
	zk_out,
	zk_prime_out,
	out_valid);
input 	clk;
input 	reset;
input 	wreq_data;
input 	wreq_size;
input 	[7:0] tb_in;
input 	[11:0] tb_size_in;
output 	[7:0] xk_out;
output 	[7:0] zk_out;
output 	[7:0] zk_prime_out;
output 	out_valid;

// Design Ports Information
// xk_out[0]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// xk_out[1]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// xk_out[2]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// xk_out[3]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// xk_out[4]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// xk_out[5]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// xk_out[6]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// xk_out[7]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zk_out[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zk_out[1]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zk_out[2]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zk_out[3]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zk_out[4]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zk_out[5]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zk_out[6]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zk_out[7]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zk_prime_out[0]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zk_prime_out[1]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zk_prime_out[2]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zk_prime_out[3]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zk_prime_out[4]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zk_prime_out[5]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zk_prime_out[6]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zk_prime_out[7]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_valid	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wreq_data	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tb_in[0]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tb_in[1]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tb_in[2]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tb_in[3]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tb_in[4]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tb_in[5]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tb_in[6]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tb_in[7]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wreq_size	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tb_size_in[8]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tb_size_in[9]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tb_size_in[3]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tb_size_in[4]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tb_size_in[5]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tb_size_in[6]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tb_size_in[2]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tb_size_in[7]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tb_size_in[0]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tb_size_in[1]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tb_size_in[10]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tb_size_in[11]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ;
wire \my_cb_seg|datapath_control_unit|next_state.READ_REQ~0_combout ;
wire \reset~input_o ;
wire \reset~inputCLKENA0_outclk ;
wire \my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \wreq_size~input_o ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \my_cb_seg|cb_size_computation|stop~combout ;
wire \my_cb_seg|cb_size_computation|prev_stop~feeder_combout ;
wire \my_cb_seg|cb_size_computation|prev_stop~q ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ;
wire \~GND~combout ;
wire \tb_size_in[0]~input_o ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~DUPLICATE_q ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \tb_size_in[1]~input_o ;
wire \tb_size_in[2]~input_o ;
wire \tb_size_in[3]~input_o ;
wire \tb_size_in[4]~input_o ;
wire \tb_size_in[5]~input_o ;
wire \tb_size_in[6]~input_o ;
wire \tb_size_in[7]~input_o ;
wire \tb_size_in[8]~input_o ;
wire \tb_size_in[9]~input_o ;
wire \tb_size_in[10]~input_o ;
wire \tb_size_in[11]~input_o ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~37_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~37_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~37_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~37_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux11~0_combout ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~6_combout ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~38 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~33_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~38 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~33_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~38 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~33_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~38 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~33_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux10~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~34 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~29_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~34 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~29_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~34 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~29_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~34 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~29_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux9~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~30 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~25_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~30 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~25_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~30 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~25_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~30 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~25_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux8~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~26 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~1_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~26 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~1_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~26 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~1_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~26 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~1_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux7~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~2 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~21_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~2 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~21_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~2 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~21_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~2 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~21_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux6~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux6~1_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~22 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~17_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~22 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~17_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~22 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~17_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~22 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~17_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux5~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux5~1_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~18 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~13_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~18 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~13_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~18 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~13_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~18 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~13_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux4~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux4~1_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~14 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~9_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~14 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~9_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~14 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~9_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~14 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~9_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~10 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~5_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~10 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~5_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~10 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~5_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~10 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~5_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux2~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|C_minus[0]~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Decoder1~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Decoder0~0_combout ;
wire \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ;
wire \my_cb_seg|datapath_control_unit|cm_in[1]~0_combout ;
wire \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0]~DUPLICATE_q ;
wire \my_cb_seg|datapath_control_unit|Selector9~0_combout ;
wire \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[1]~DUPLICATE_q ;
wire \my_cb_seg|datapath_control_unit|Selector9~1_combout ;
wire \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0]~0_combout ;
wire \my_cb_seg|datapath_control_unit|cp_in[1]~0_combout ;
wire \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~DUPLICATE_q ;
wire \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~0_combout ;
wire \my_cb_seg|datapath_control_unit|Selector12~1_combout ;
wire \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~1_combout ;
wire \my_cb_seg|datapath_control_unit|Selector12~0_combout ;
wire \my_cb_seg|datapath_control_unit|Selector6~0_combout ;
wire \my_cb_seg|datapath_control_unit|Selector1~0_combout ;
wire \my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q ;
wire \my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ;
wire \my_cb_seg|datapath_control_unit|Equal16~1_combout ;
wire \my_cb_seg|datapath_control_unit|Equal16~0_combout ;
wire \my_cb_seg|datapath_control_unit|Equal16~2_combout ;
wire \my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs[0]~0_combout ;
wire \my_cb_seg|datapath_control_unit|Selector7~0_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_fl_in[0]~9_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_fl_in[1]~8_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_fl_in[2]~7_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_fl_in[3]~6_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_fl_in[4]~0_combout ;
wire \my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~DUPLICATE_q ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_fl_in[5]~5_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_fl_in[6]~4_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_fl_in[7]~3_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_fl_in[8]~2_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_fl_in[9]~1_combout ;
wire \my_cb_seg|datapath_control_unit|Equal13~0_combout ;
wire \my_cb_seg|datapath_control_unit|Selector2~0_combout ;
wire \my_cb_seg|datapath_control_unit|state_reg.FILLING~q ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ;
wire \my_cb_seg|datapath_control_unit|Equal13~1_combout ;
wire \my_cb_seg|datapath_control_unit|Selector3~0_combout ;
wire \my_cb_seg|datapath_control_unit|Selector3~1_combout ;
wire \my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q ;
wire \my_cb_seg|datapath_control_unit|Selector4~0_combout ;
wire \my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ;
wire \my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~q ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ;
wire \my_cb_seg|datapath_control_unit|Selector5~0_combout ;
wire \my_cb_seg|datapath_control_unit|Selector5~1_combout ;
wire \my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK~q ;
wire \my_cb_seg|datapath_control_unit|Add0~13_sumout ;
wire \my_cb_seg|datapath_control_unit|Add0~14 ;
wire \my_cb_seg|datapath_control_unit|Add0~9_sumout ;
wire \my_cb_seg|datapath_control_unit|Add0~10 ;
wire \my_cb_seg|datapath_control_unit|Add0~5_sumout ;
wire \my_cb_seg|datapath_control_unit|Add0~6 ;
wire \my_cb_seg|datapath_control_unit|Add0~1_sumout ;
wire \my_cb_seg|datapath_control_unit|Add0~2 ;
wire \my_cb_seg|datapath_control_unit|Add0~29_sumout ;
wire \my_cb_seg|datapath_control_unit|Add0~30 ;
wire \my_cb_seg|datapath_control_unit|Add0~25_sumout ;
wire \my_cb_seg|datapath_control_unit|Add0~26 ;
wire \my_cb_seg|datapath_control_unit|Add0~21_sumout ;
wire \my_cb_seg|datapath_control_unit|Add0~22 ;
wire \my_cb_seg|datapath_control_unit|Add0~17_sumout ;
wire \my_cb_seg|datapath_control_unit|Equal3~0_combout ;
wire \my_cb_seg|datapath_control_unit|Equal3~1_combout ;
wire \my_cb_seg|datapath_control_unit|Selector6~1_combout ;
wire \my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q ;
wire \my_cb_seg|datapath_control_unit|Selector0~0_combout ;
wire \my_cb_seg|datapath_control_unit|state_reg.IDLE~q ;
wire \my_cb_seg|datapath_control_unit|WideOr8~combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \my_cb_seg|datapath_control_unit|block_size~0_combout ;
wire \my_cb_seg|datapath_control_unit|Selector16~0_combout ;
wire \my_cb_seg|datapath_control_unit|init_crc~0_combout ;
wire \wreq_data~input_o ;
wire \my_cb_seg|datapath_control_unit|Selector14~0_combout ;
wire \my_cb_seg|datapath_control_unit|Selector14~1_combout ;
wire \tb_in[5]~input_o ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ;
wire \tb_in[6]~input_o ;
wire \tb_in[7]~input_o ;
wire \my_cb_seg|datapath_control_unit|WideOr5~combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~21_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~22_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~23_combout ;
wire \tb_in[0]~input_o ;
wire \tb_in[1]~input_o ;
wire \tb_in[2]~input_o ;
wire \tb_in[3]~input_o ;
wire \tb_in[4]~input_o ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~15_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~16_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~17_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~9_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~10_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~11_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~3_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~4_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~5_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~6_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[19]~DUPLICATE_q ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~12_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~13_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~14_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~7_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~8_combout ;
wire \my_cb_seg|crc_mod|state_next[8]~2_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~1_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~2_combout ;
wire \my_cb_seg|crc_mod|state_next[6]~0_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~18_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~19_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~20_combout ;
wire \my_cb_seg|crc_mod|state_next[7]~1_combout ;
wire \my_cb_seg|crc_mod|state_next[0]~3_combout ;
wire \my_cb_seg|crc_mod|state_next[0]~4_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~0_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[0]~DUPLICATE_q ;
wire \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~1_combout ;
wire \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~1_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[18]~DUPLICATE_q ;
wire \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~1_combout ;
wire \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~1_combout ;
wire \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout ;
wire \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~1_combout ;
wire \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout ;
wire \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~1_combout ;
wire \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout ;
wire \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~1_combout ;
wire \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout ;
wire \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~1_combout ;
wire \my_int|FSM|current_state.0011~DUPLICATE_q ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ;
wire \my_int|counter_wrapper1_inst|LessThan0~2_RTM0165_combout ;
wire \my_int|counter_wrapper1_inst|LessThan0~2_OTERM163 ;
wire \my_int|FSM|next_state.1011~0_combout ;
wire \my_int|FSM|current_state.1011~q ;
wire \my_int|FSM|Selector5~0_combout ;
wire \my_int|FSM|current_state.0100~q ;
wire \my_int|FSM|Selector6~0_combout ;
wire \my_int|FSM|current_state.0101~q ;
wire \my_int|FSM|current_state.1001~DUPLICATE_q ;
wire \my_int|counter_wrapper1_inst|enable~0_combout ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE_q ;
wire \my_int|FSM|current_state.0110~feeder_combout ;
wire \my_int|FSM|current_state.0110~q ;
wire \my_int|FSM|Selector7~0_combout ;
wire \my_int|FSM|WideOr4_RTM0141~combout ;
wire \my_int|FSM|WideOr4_OTERM139~DUPLICATE_q ;
wire \my_int|counter_wrapper1_inst|enable~combout ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ;
wire \my_int|counter_wrapper1_inst|LessThan0~3_combout ;
wire \my_int|FSM|Selector8~0_combout ;
wire \my_int|FSM|current_state.0111~q ;
wire \my_int|FSM|Selector9~0_combout ;
wire \my_int|FSM|current_state.1000~q ;
wire \my_int|FSM|current_state.1010~q ;
wire \my_int|FSM|Selector1~0_combout ;
wire \my_int|FSM|current_state.0000~q ;
wire \my_int|FSM|next_state.1001~0_combout ;
wire \my_int|FSM|current_state.1001~q ;
wire \my_int|counter_wrapper1_inst|LessThan0~4_combout ;
wire \my_int|FSM|Selector2~0_combout ;
wire \my_int|FSM|current_state.0001~q ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ;
wire \my_int|FSM|WideOr3_RTM0157~combout ;
wire \my_int|FSM|WideOr3_OTERM155 ;
wire \my_int|counter_wrapper2_inst|enable~combout ;
wire \my_int|FSM|Selector3~0_combout ;
wire \my_int|FSM|Selector3~1_combout ;
wire \my_int|FSM|current_state.0010~q ;
wire \my_int|FSM|WideOr1~0_combout ;
wire \my_int|FSM|Selector4~0_combout ;
wire \my_int|FSM|current_state.0011~q ;
wire \my_int|FSM|always0~15_combout ;
wire \my_int|FSM|always0~12_combout ;
wire \my_int|FSM|always0~13_combout ;
wire \my_int|FSM|always0~14_combout ;
wire \my_int|FSM|always0~16_combout ;
wire \my_int|FSM|ctr1_re~q ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ;
wire \my_int|counter_wrapper2_inst|LessThan0~1_RTM0161_combout ;
wire \my_int|counter_wrapper2_inst|LessThan0~1_OTERM159 ;
wire \my_int|counter_wrapper2_inst|LessThan0~2_combout ;
wire \my_int|FSM|Selector0~0_combout ;
wire \my_int|FSM|Selector0~1_combout ;
wire \my_int|ready_delay~q ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ;
wire \my_enc|my_fsm|state_curr.TAIL~q ;
wire \my_enc|cbs_fifo_rreq~1_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \my_enc|my_fsm|state_next.RECORD~0_combout ;
wire \my_enc|my_fsm|state_curr.RECORD~q ;
wire \my_enc|cbs_fifo_rreq~0_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ;
wire \my_enc|my_fsm|Selector0~0_combout ;
wire \my_enc|my_fsm|state_curr.INIT~q ;
wire \my_enc|del|my_fifo_fsm|state_curr.INIT~0_combout ;
wire \my_enc|del|my_fifo_fsm|state_curr.INIT~q ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ;
wire \my_enc|block_size~0_combout ;
wire \my_enc|block_size~q ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ;
wire \my_enc|del|we_counter|switch~1_combout ;
wire \my_enc|del|we_counter|switch~0_combout ;
wire \my_enc|del|we_counter|switch~2_combout ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout ;
wire \my_enc|del|we_counter|switch~3_combout ;
wire \my_enc|del|we_counter|switch~4_combout ;
wire \my_enc|del|my_fifo_fsm|Selector0~0_combout ;
wire \my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ;
wire \my_enc|reset_or_cbs_ready~combout ;
wire \my_enc|my_fsm|counter_en~combout ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout ;
wire \my_enc|counter|switch~3_combout ;
wire \my_enc|counter|switch~0_combout ;
wire \my_enc|counter|switch~1_combout ;
wire \my_enc|counter|switch~2_combout ;
wire \my_enc|counter|switch~4_combout ;
wire \my_enc|my_fsm|Selector1~0_combout ;
wire \my_enc|my_fsm|state_curr.WAIT_INT~q ;
wire \my_enc|my_fsm|Selector2~0_combout ;
wire \my_enc|my_fsm|state_curr.OPERATE~q ;
wire \my_enc|my_fsm|state_next.LAST_OPERATE~0_combout ;
wire \my_enc|my_fsm|state_curr.LAST_OPERATE~q ;
wire \my_enc|my_fsm|enc_en~combout ;
wire \my_enc|zk_reg[7]_OTERM73~feeder_combout ;
wire \my_enc|always1~0_combout ;
wire \my_enc|zk_reg[7]_OTERM73 ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9]~feeder_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6]~feeder_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \my_enc|cbs_din_guarded[0]~0_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]~feeder_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~feeder_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]~DUPLICATE_q ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~feeder_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]~feeder_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~feeder_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~feeder_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]~feeder_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]~feeder_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]~DUPLICATE_q ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]~feeder_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]~feeder_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6]~feeder_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8]~DUPLICATE_q ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8]~feeder_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9]~DUPLICATE_q ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9]~feeder_combout ;
wire \my_enc|cbs_din_guarded[1]~1_combout ;
wire \my_enc|cbs_din_guarded[2]~2_combout ;
wire \my_enc|cbs_din_guarded[3]~3_combout ;
wire \my_enc|cbs_din_guarded[4]~4_combout ;
wire \my_enc|cbs_din_guarded[5]~5_combout ;
wire \my_enc|cbs_din_guarded[6]~6_combout ;
wire \my_enc|cbs_din_guarded[7]~7_combout ;
wire \my_enc|zk_reg[3]_OTERM135 ;
wire \my_enc|en1|zk[0]~0_Duplicate_3 ;
wire \my_enc|en1|dffs[0]_OTERM91 ;
wire \my_enc|delay_out_mux[7]~7_combout ;
wire \my_enc|en1|dffs[0]_OTERM89 ;
wire \my_enc|mytail|tail_bit_regs~0_combout ;
wire \my_enc|mytail|xk_out[0]~0_combout ;
wire \my_enc|delay_out_mux[1]~1_combout ;
wire \my_enc|mytail|xk_out[1]~1_combout ;
wire \my_enc|delay_out_mux[2]~2_combout ;
wire \my_int|FSM|WideOr1~combout ;
wire \my_enc|en2|dffs[0]_OTERM45 ;
wire \my_int|FSM|ram1_we~0_combout ;
wire \my_int|FSM|data_delay2~q ;
wire \my_int|data_delay14~q ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q ;
wire \my_int|pi1_bit4[3]~0_combout ;
wire \my_int|pi1_bit4[4]~1_combout ;
wire \my_int|pi1_bit4[5]~2_combout ;
wire \my_int|pi1_bit4[6]~3_combout ;
wire \my_int|pi1_bit4[7]~4_combout ;
wire \my_int|pi1_bit4[8]~5_combout ;
wire \my_int|pi1_bit4[9]~6_combout ;
wire \my_int|pi1_bit4[10]~7_combout ;
wire \my_int|pi1_bit4[11]~8_combout ;
wire \my_int|pi1_bit4[12]~9_combout ;
wire \my_int|data_delay15~q ;
wire \my_int|pi2_bit5[3]~0_combout ;
wire \my_int|pi2_bit5[4]~1_combout ;
wire \my_int|pi2_bit5[5]~2_combout ;
wire \my_int|pi2_bit5[6]~3_combout ;
wire \my_int|pi2_bit5[7]~4_combout ;
wire \my_int|pi2_bit5[8]~5_combout ;
wire \my_int|pi2_bit5[9]~6_combout ;
wire \my_int|pi2_bit5[10]~7_combout ;
wire \my_int|pi2_bit5[11]~8_combout ;
wire \my_int|pi2_bit5[12]~9_combout ;
wire \my_int|pi2_bit4[3]~0_combout ;
wire \my_int|pi2_bit4[4]~1_combout ;
wire \my_int|pi2_bit4[5]~2_combout ;
wire \my_int|pi2_bit4[6]~3_combout ;
wire \my_int|pi2_bit4[7]~4_combout ;
wire \my_int|pi2_bit4[8]~5_combout ;
wire \my_int|pi2_bit4[9]~6_combout ;
wire \my_int|pi2_bit4[10]~7_combout ;
wire \my_int|pi2_bit4[11]~8_combout ;
wire \my_int|pi2_bit4[12]~9_combout ;
wire \my_enc|en2|q_out[1]~1_combout ;
wire \my_enc|en2|dffs[1]_OTERM101 ;
wire \my_int|data_delay16~q ;
wire \my_int|pi1_bit6[3]~0_combout ;
wire \my_int|pi1_bit6[4]~1_combout ;
wire \my_int|pi1_bit6[5]~2_combout ;
wire \my_int|pi1_bit6[6]~3_combout ;
wire \my_int|pi1_bit6[7]~4_combout ;
wire \my_int|pi1_bit6[8]~5_combout ;
wire \my_int|pi1_bit6[9]~6_combout ;
wire \my_int|pi1_bit6[10]~7_combout ;
wire \my_int|pi1_bit6[11]~8_combout ;
wire \my_int|pi1_bit6[12]~9_combout ;
wire \my_int|data_delay12~q ;
wire \my_int|pi1_bit2[3]~0_combout ;
wire \my_int|pi1_bit2[4]~1_combout ;
wire \my_int|pi1_bit2[5]~2_combout ;
wire \my_int|pi1_bit2[6]~3_combout ;
wire \my_int|pi1_bit2[7]~4_combout ;
wire \my_int|pi1_bit2[8]~5_combout ;
wire \my_int|pi1_bit2[9]~6_combout ;
wire \my_int|pi1_bit2[10]~7_combout ;
wire \my_int|pi1_bit2[11]~8_combout ;
wire \my_int|pi1_bit2[12]~9_combout ;
wire \my_int|data_out[2]~2_combout ;
wire \my_enc|en2|dffs[1]_OTERM93 ;
wire \my_int|data_out[6]~6_combout ;
wire \my_enc|en2|dffs[1]_OTERM95~feeder_combout ;
wire \my_enc|en2|dffs[1]_OTERM95 ;
wire \my_int|pi1_bit5[3]~0_combout ;
wire \my_int|pi1_bit5[4]~1_combout ;
wire \my_int|pi1_bit5[5]~2_combout ;
wire \my_int|pi1_bit5[6]~3_combout ;
wire \my_int|pi1_bit5[7]~4_combout ;
wire \my_int|pi1_bit5[8]~5_combout ;
wire \my_int|pi1_bit5[9]~6_combout ;
wire \my_int|pi1_bit5[10]~7_combout ;
wire \my_int|pi1_bit5[11]~8_combout ;
wire \my_int|pi1_bit5[12]~9_combout ;
wire \my_enc|en2|dffs[2]_OTERM77 ;
wire \my_int|pi2_bit2[3]~0_combout ;
wire \my_int|pi2_bit2[4]~1_combout ;
wire \my_int|pi2_bit2[5]~2_combout ;
wire \my_int|pi2_bit2[6]~3_combout ;
wire \my_int|pi2_bit2[7]~4_combout ;
wire \my_int|pi2_bit2[8]~5_combout ;
wire \my_int|pi2_bit2[9]~6_combout ;
wire \my_int|pi2_bit2[10]~7_combout ;
wire \my_int|pi2_bit2[11]~8_combout ;
wire \my_int|pi2_bit2[12]~9_combout ;
wire \my_enc|en2|dffs[2]_OTERM85_OTERM191 ;
wire \my_int|data_delay11~feeder_combout ;
wire \my_int|data_delay11~q ;
wire \my_int|pi1_bit1[3]~0_combout ;
wire \my_int|pi1_bit1[4]~1_combout ;
wire \my_int|pi1_bit1[5]~2_combout ;
wire \my_int|pi1_bit1[6]~3_combout ;
wire \my_int|pi1_bit1[7]~4_combout ;
wire \my_int|pi1_bit1[8]~5_combout ;
wire \my_int|pi1_bit1[9]~6_combout ;
wire \my_int|pi1_bit1[10]~7_combout ;
wire \my_int|pi1_bit1[11]~8_combout ;
wire \my_int|pi1_bit1[12]~9_combout ;
wire \my_enc|en2|dffs[0]_OTERM41 ;
wire \my_int|pi2_bit1[3]~0_combout ;
wire \my_int|pi2_bit1[4]~1_combout ;
wire \my_int|pi2_bit1[5]~2_combout ;
wire \my_int|pi2_bit1[6]~3_combout ;
wire \my_int|pi2_bit1[7]~4_combout ;
wire \my_int|pi2_bit1[8]~5_combout ;
wire \my_int|pi2_bit1[9]~6_combout ;
wire \my_int|pi2_bit1[10]~7_combout ;
wire \my_int|pi2_bit1[11]~8_combout ;
wire \my_int|pi2_bit1[12]~9_combout ;
wire \my_enc|en2|dffs[0]_OTERM43~feeder_combout ;
wire \my_enc|en2|dffs[0]_OTERM43 ;
wire \my_int|data_delay10~q ;
wire \my_int|pi1_bit0[3]~0_combout ;
wire \my_int|pi1_bit0[4]~1_combout ;
wire \my_int|pi1_bit0[5]~2_combout ;
wire \my_int|pi1_bit0[6]~3_combout ;
wire \my_int|pi1_bit0[7]~4_combout ;
wire \my_int|pi1_bit0[8]~5_combout ;
wire \my_int|pi1_bit0[9]~6_combout ;
wire \my_int|pi1_bit0[10]~7_combout ;
wire \my_int|pi1_bit0[11]~8_combout ;
wire \my_int|pi1_bit0[12]~9_combout ;
wire \my_enc|en2|dffs[0]_OTERM47_OTERM167 ;
wire \my_int|data_delay17~q ;
wire \my_int|pi1_bit7[3]~0_combout ;
wire \my_int|pi1_bit7[4]~1_combout ;
wire \my_int|pi1_bit7[5]~2_combout ;
wire \my_int|pi1_bit7[6]~3_combout ;
wire \my_int|pi1_bit7[7]~4_combout ;
wire \my_int|pi1_bit7[8]~5_combout ;
wire \my_int|pi1_bit7[9]~6_combout ;
wire \my_int|pi1_bit7[10]~7_combout ;
wire \my_int|pi1_bit7[11]~8_combout ;
wire \my_int|pi1_bit7[12]~9_combout ;
wire \my_int|FSM|WideOr4_OTERM139 ;
wire \my_int|data_delay13~feeder_combout ;
wire \my_int|data_delay13~q ;
wire \my_int|pi1_bit3[3]~0_combout ;
wire \my_int|pi1_bit3[4]~1_combout ;
wire \my_int|pi1_bit3[5]~2_combout ;
wire \my_int|pi1_bit3[6]~3_combout ;
wire \my_int|pi1_bit3[7]~4_combout ;
wire \my_int|pi1_bit3[8]~5_combout ;
wire \my_int|pi1_bit3[9]~6_combout ;
wire \my_int|pi1_bit3[10]~7_combout ;
wire \my_int|pi1_bit3[11]~8_combout ;
wire \my_int|pi1_bit3[12]~9_combout ;
wire \my_int|data_out[5]~4_combout ;
wire \my_enc|en2|dffs[2]_OTERM87_OTERM193 ;
wire \my_int|pi2_bit7[3]~0_combout ;
wire \my_int|pi2_bit7[4]~1_combout ;
wire \my_int|pi2_bit7[5]~2_combout ;
wire \my_int|pi2_bit7[6]~3_combout ;
wire \my_int|pi2_bit7[7]~4_combout ;
wire \my_int|pi2_bit7[8]~5_combout ;
wire \my_int|pi2_bit7[9]~6_combout ;
wire \my_int|pi2_bit7[10]~7_combout ;
wire \my_int|pi2_bit7[11]~8_combout ;
wire \my_int|pi2_bit7[12]~9_combout ;
wire \my_enc|en2|dffs[2]_OTERM83_OTERM181 ;
wire \my_enc|en2|dffs[2]_OTERM83_OTERM187 ;
wire \my_int|pi2_bit3[3]~0_combout ;
wire \my_int|pi2_bit3[4]~1_combout ;
wire \my_int|pi2_bit3[5]~2_combout ;
wire \my_int|pi2_bit3[6]~3_combout ;
wire \my_int|pi2_bit3[7]~4_combout ;
wire \my_int|pi2_bit3[8]~5_combout ;
wire \my_int|pi2_bit3[9]~6_combout ;
wire \my_int|pi2_bit3[10]~7_combout ;
wire \my_int|pi2_bit3[11]~8_combout ;
wire \my_int|pi2_bit3[12]~9_combout ;
wire \my_enc|en2|dffs[2]_OTERM83_OTERM183 ;
wire \my_int|data_out[5]~5_Duplicate_10 ;
wire \my_int|pi2_bit0[3]~0_combout ;
wire \my_int|pi2_bit0[4]~1_combout ;
wire \my_int|pi2_bit0[5]~2_combout ;
wire \my_int|pi2_bit0[6]~3_combout ;
wire \my_int|pi2_bit0[7]~4_combout ;
wire \my_int|pi2_bit0[8]~5_combout ;
wire \my_int|pi2_bit0[9]~6_combout ;
wire \my_int|pi2_bit0[10]~7_combout ;
wire \my_int|pi2_bit0[11]~8_combout ;
wire \my_int|pi2_bit0[12]~9_combout ;
wire \my_enc|en2|zk[0]~2_combout ;
wire \my_enc|en2|dffs[0]_OTERM47_OTERM173 ;
wire \my_enc|en2|dffs[0]_OTERM47_OTERM169 ;
wire \my_enc|en2|dffs[0]_OTERM47_OTERM171 ;
wire \my_enc|en2|zk[0]~1_Duplicate_12 ;
wire \my_enc|en2|dffs[1]_OTERM99_OTERM215 ;
wire \my_int|pi2_bit6[3]~0_combout ;
wire \my_int|pi2_bit6[4]~1_combout ;
wire \my_int|pi2_bit6[5]~2_combout ;
wire \my_int|pi2_bit6[6]~3_combout ;
wire \my_int|pi2_bit6[7]~4_combout ;
wire \my_int|pi2_bit6[8]~5_combout ;
wire \my_int|pi2_bit6[9]~6_combout ;
wire \my_int|pi2_bit6[10]~7_combout ;
wire \my_int|pi2_bit6[11]~8_combout ;
wire \my_int|pi2_bit6[12]~9_combout ;
wire \my_enc|en2|dffs[2]_OTERM85_OTERM189 ;
wire \my_enc|en2|q_out[1]~0_combout ;
wire \my_enc|en2|zk[3]~4_combout ;
wire \my_enc|en2|dffs[1]_OTERM97 ;
wire \my_enc|en2|dffs[2]_OTERM81 ;
wire \my_int|data_out[2]~3_Duplicate_9 ;
wire \my_int|data_out[5]~5_Duplicate_12 ;
wire \my_int|data_out[1]~0_combout ;
wire \my_enc|en2|dffs[2]_OTERM83_OTERM185 ;
wire \my_int|data_out[1]~1_Duplicate_13 ;
wire \my_enc|en2|dffs[2]_OTERM79 ;
wire \my_enc|en2|q_out[2]~2_combout ;
wire \my_enc|mytail|tail_bit_regs~1_combout ;
wire \my_enc|mytail|xk_out[2]~2_combout ;
wire \my_enc|delay_out_mux[3]~3_combout ;
wire \my_enc|mytail|xk_out[3]~3_combout ;
wire \my_enc|delay_out_mux[4]~4_combout ;
wire \my_enc|mytail|xk_out[4]~4_combout ;
wire \my_enc|delay_out_mux[5]~5_combout ;
wire \my_enc|mytail|xk_out[5]~5_combout ;
wire \my_enc|delay_out_mux[6]~6_combout ;
wire \my_enc|mytail|xk_out[6]~6_combout ;
wire \my_enc|mytail|xk_out[7]~7_combout ;
wire \my_enc|mytail|tail_bit_regs~2_combout ;
wire \my_enc|mytail|tail_bit_regs~3_combout ;
wire \my_enc|mytail|zk_out[0]~0_combout ;
wire \my_enc|zk_reg[7]_OTERM65 ;
wire \my_enc|zk_reg[3]_OTERM137 ;
wire \my_enc|zk_reg[1]_OTERM153 ;
wire \my_enc|mytail|zk_out[1]~1_combout ;
wire \my_enc|zk_reg[5]_OTERM131 ;
wire \my_enc|zk_reg[5]_OTERM127 ;
wire \my_enc|mytail|tail_bit_regs~4_combout ;
wire \my_enc|mytail|zk_out[2]~2_combout ;
wire \my_enc|zk_reg[5]_OTERM129 ;
wire \my_enc|mytail|zk_out[3]~3_combout ;
wire \my_enc|zk_reg[4]_OTERM133 ;
wire \my_enc|zk_reg[7]_OTERM67 ;
wire \my_enc|mytail|zk_out[4]~4_combout ;
wire \my_enc|zk_reg[7]_OTERM69 ;
wire \my_enc|mytail|zk_out[5]~5_combout ;
wire \my_enc|en1|zk[0]~0_combout ;
wire \my_enc|zk_reg[6]_OTERM49 ;
wire \my_enc|mytail|zk_out[6]~6_combout ;
wire \my_enc|en1|zk[7]~1_combout ;
wire \my_enc|zk_reg[7]_OTERM75 ;
wire \my_enc|zk_reg[7]_OTERM71 ;
wire \my_enc|mytail|zk_out[7]~7_combout ;
wire \my_enc|zk_p_reg[3]_OTERM33~DUPLICATE_q ;
wire \my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q ;
wire \my_enc|mytail|tail_bit_regs~5_combout ;
wire \my_enc|zk_p_reg[1]_OTERM61 ;
wire \my_enc|zk_p_reg[2]_OTERM51 ;
wire \my_enc|mytail|zk_prime_out[0]~0_combout ;
wire \my_enc|zk_p_reg[2]_OTERM53~DUPLICATE_q ;
wire \my_enc|zk_p_reg[2]_OTERM51~DUPLICATE_q ;
wire \my_int|data_out[1]~1_RTM0156_combout ;
wire \my_enc|zk_p_reg[2]_OTERM57_OTERM121 ;
wire \my_enc|zk_p_reg[2]_OTERM57_OTERM117 ;
wire \my_enc|zk_p_reg[1]_OTERM63_OTERM143 ;
wire \my_enc|zk_p_reg[2]_OTERM57_OTERM119 ;
wire \my_enc|en2|zk[1]~7_combout ;
wire \my_enc|mytail|zk_prime_out[1]~1_combout ;
wire \my_enc|en2|zk[2]~10_combout ;
wire \my_enc|zk_p_reg[2]_OTERM59 ;
wire \my_enc|zk_p_reg[2]_OTERM55 ;
wire \my_enc|en2|q_out[0]_RTM0124~combout ;
wire \my_enc|zk_p_reg[2]_OTERM57_OTERM123 ;
wire \my_enc|en2|zk[2]~9_combout ;
wire \my_enc|mytail|zk_prime_out[2]~2_combout ;
wire \my_enc|en2|zk[3]~5_combout ;
wire \my_enc|zk_p_reg[3]_OTERM35 ;
wire \my_enc|zk_p_reg[3]_NEW_REG36_RTM038~combout ;
wire \my_enc|zk_p_reg[3]_OTERM37 ;
wire \my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM199 ;
wire \my_enc|zk_p_reg[4]_OTERM25_OTERM205 ;
wire \my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM195 ;
wire \my_int|data_out[2]~3_combout ;
wire \my_enc|zk_p_reg[2]_OTERM53 ;
wire \my_int|data_out[1]~1_combout ;
wire \my_enc|mytail|zk_prime_out[3]~3_combout ;
wire \my_enc|zk_p_reg[7]_OTERM7 ;
wire \my_enc|en2|zk[4]~6_combout ;
wire \my_enc|zk_p_reg[4]_OTERM27 ;
wire \my_enc|zk_p_reg[7]_OTERM5~DUPLICATE_q ;
wire \my_enc|zk_p_reg[4]_NEW_REG28_RTM030~combout ;
wire \my_enc|zk_p_reg[4]_OTERM29 ;
wire \my_enc|mytail|zk_prime_out[4]~4_combout ;
wire \my_int|FSM|WideOr1_RTM0114~combout ;
wire \my_enc|zk_p_reg[5]_OTERM23_OTERM113 ;
wire \my_enc|zk_p_reg[5]_OTERM23_OTERM105 ;
wire \my_enc|zk_p_reg[5]_OTERM23_OTERM103 ;
wire \my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM197 ;
wire \my_enc|zk_p_reg[5]_OTERM23_OTERM111_NEW_REG200_RTM0202~combout ;
wire \my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM201 ;
wire \my_enc|en2|zk[3]~8_combout ;
wire \my_enc|zk_p_reg[5]_OTERM23_OTERM109 ;
wire \my_enc|zk_p_reg[5]_OTERM23_OTERM107 ;
wire \my_enc|en2|zk[3]~0_combout ;
wire \my_enc|zk_p_reg[7]_OTERM5 ;
wire \my_enc|zk_p_reg[5]_OTERM19 ;
wire \my_enc|zk_p_reg[5]_OTERM21 ;
wire \my_enc|zk_p_reg[7]_OTERM11_OTERM213 ;
wire \my_int|data_out[5]~5_combout ;
wire \my_enc|mytail|zk_prime_out[5]~5_combout ;
wire \my_enc|zk_p_reg[7]_OTERM15_OTERM207 ;
wire \my_int|data_out[6]~7_combout ;
wire \my_int|data_out[5]~5_Duplicate_10_Duplicate ;
wire \my_enc|zk_p_reg[3]_OTERM33 ;
wire \my_enc|en2|zk[0]~2_Duplicate_13 ;
wire \my_enc|zk_p_reg[6]_OTERM3_OTERM177 ;
wire \my_enc|en2|zk[0]~1_combout ;
wire \my_enc|mytail|zk_prime_out[6]~6_combout ;
wire \my_enc|zk_p_reg[7]_OTERM13_OTERM145 ;
wire \my_enc|mytail|tail_bit_regs~5_RTM0150_combout ;
wire \my_enc|zk_p_reg[7]_OTERM13_OTERM149 ;
wire \my_enc|zk_p_reg[7]_OTERM13_OTERM147~feeder_combout ;
wire \my_enc|zk_p_reg[7]_OTERM13_OTERM147 ;
wire \my_enc|en2|zk[7]~3_combout ;
wire \my_enc|zk_p_reg[7]_OTERM15_NEW_REG208_RTM0210~combout ;
wire \my_enc|zk_p_reg[7]_OTERM15_OTERM209 ;
wire \my_int|data_out[6]~7_RTM016_combout ;
wire \my_enc|mytail|zk_prime_out[7]~7_combout ;
wire \my_enc|my_fsm|out_valid_reg~q ;
wire [9:0] \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [12:0] \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a ;
wire [0:0] \my_int|ram2_bit6|altsyncram_component|auto_generated|q_b ;
wire [12:0] \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a ;
wire [7:0] \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [9:0] \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [12:0] \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a ;
wire [0:0] \my_int|ram1_bit2|altsyncram_component|auto_generated|q_b ;
wire [0:0] \my_int|ram1_bit0|altsyncram_component|auto_generated|q_b ;
wire [0:0] \my_int|ram2_bit0|altsyncram_component|auto_generated|q_b ;
wire [0:0] \my_int|ram1_bit7|altsyncram_component|auto_generated|q_b ;
wire [9:0] \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [0:0] \my_int|ram2_bit7|altsyncram_component|auto_generated|q_b ;
wire [2:0] \my_enc|en1|dffs ;
wire [12:0] \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a ;
wire [0:0] \my_int|ram1_bit3|altsyncram_component|auto_generated|q_b ;
wire [7:0] \my_enc|zk_reg ;
wire [0:0] \my_int|ram2_bit3|altsyncram_component|auto_generated|q_b ;
wire [12:0] \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a ;
wire [0:0] \my_int|ram2_bit2|altsyncram_component|auto_generated|q_b ;
wire [12:0] \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a ;
wire [0:0] \my_int|ram1_bit6|altsyncram_component|auto_generated|q_b ;
wire [0:0] \my_int|ram1_bit5|altsyncram_component|auto_generated|q_b ;
wire [12:0] \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a ;
wire [0:0] \my_int|ram2_bit5|altsyncram_component|auto_generated|q_b ;
wire [0:0] \my_int|ram1_bit4|altsyncram_component|auto_generated|q_b ;
wire [4:0] \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [3:0] \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [0:0] \my_int|ram2_bit4|altsyncram_component|auto_generated|q_b ;
wire [0:0] \my_int|ram1_bit1|altsyncram_component|auto_generated|q_b ;
wire [12:0] \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a ;
wire [0:0] \my_int|ram2_bit1|altsyncram_component|auto_generated|q_b ;
wire [12:0] \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a ;
wire [7:0] \my_enc|xk_reg ;
wire [1:0] \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs ;
wire [12:0] \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a ;
wire [12:0] \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a ;
wire [10:0] \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [7:0] \my_enc|en2|zk ;
wire [12:0] \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a ;
wire [12:0] \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a ;
wire [12:0] \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a ;
wire [12:0] \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a ;
wire [11:0] \my_enc|mytail|tail_bit_regs ;
wire [1:0] \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs ;
wire [12:0] \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a ;
wire [12:0] \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a ;
wire [12:0] \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a ;
wire [12:0] \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a ;
wire [12:0] \my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a ;
wire [12:0] \my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a ;
wire [12:0] \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a ;
wire [9:0] \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [12:0] \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a ;
wire [13:0] \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [12:0] \my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a ;
wire [12:0] \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a ;
wire [9:0] \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [12:0] \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a ;
wire [7:0] \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [12:0] \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a ;
wire [7:0] \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs ;
wire [12:0] \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a ;
wire [12:0] \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a ;
wire [12:0] \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a ;
wire [12:0] \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a ;
wire [12:0] \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a ;
wire [7:0] \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [11:0] \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [7:0] \my_enc|en1|zk ;
wire [2:0] \my_enc|en1|q_out ;
wire [8:0] \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [9:0] \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [12:0] \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [12:0] \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [9:0] \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [9:0] \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [2:0] \my_enc|en2|q_out ;
wire [9:0] \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [9:0] \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [9:0] \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [0:0] \my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs ;
wire [23:0] \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs ;
wire [7:0] \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [6:0] \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [4:0] \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [10:0] \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [10:0] \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [9:0] \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [7:0] \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [4:0] \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [4:0] \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [4:0] \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [4:0] \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [3:0] \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;

wire [9:0] \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [9:0] \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [39:0] \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [9:0] \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [9:0] \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [9:0] \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [9:0] \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [9:0] \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [9:0] \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [9:0] \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [9:0] \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [9:0] \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [9:0] \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [9:0] \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [9:0] \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [9:0] \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [9:0] \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [9:0] \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [9:0] \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [9:0] \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [9:0] \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [9:0] \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [9:0] \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [9:0] \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [9:0] \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [9:0] \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [9:0] \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [9:0] \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [9:0] \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [9:0] \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [9:0] \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [9:0] \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [4:0] \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [4:0] \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ;
wire [39:0] \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;

assign \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] = \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] = \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9];

assign \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \my_int|ram1_bit0|altsyncram_component|auto_generated|q_b [0] = \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \my_int|ram2_bit0|altsyncram_component|auto_generated|q_b [0] = \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \my_int|ram2_bit7|altsyncram_component|auto_generated|q_b [0] = \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \my_int|ram2_bit3|altsyncram_component|auto_generated|q_b [0] = \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \my_int|ram1_bit7|altsyncram_component|auto_generated|q_b [0] = \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \my_int|ram1_bit3|altsyncram_component|auto_generated|q_b [0] = \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \my_int|ram2_bit6|altsyncram_component|auto_generated|q_b [0] = \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \my_int|ram2_bit2|altsyncram_component|auto_generated|q_b [0] = \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \my_int|ram1_bit6|altsyncram_component|auto_generated|q_b [0] = \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \my_int|ram1_bit2|altsyncram_component|auto_generated|q_b [0] = \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \my_int|ram1_bit5|altsyncram_component|auto_generated|q_b [0] = \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \my_int|ram2_bit5|altsyncram_component|auto_generated|q_b [0] = \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \my_int|ram1_bit4|altsyncram_component|auto_generated|q_b [0] = \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \my_int|ram2_bit4|altsyncram_component|auto_generated|q_b [0] = \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \my_int|ram1_bit1|altsyncram_component|auto_generated|q_b [0] = \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \my_int|ram2_bit1|altsyncram_component|auto_generated|q_b [0] = \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [3] = \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [4] = \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [5] = \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [6] = \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [7] = \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [3] = \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [4] = \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [5] = \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [6] = \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];
assign \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [7] = \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [9];

assign \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [8] = \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [9] = \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [10] = \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [11] = \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [12] = \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [8] = \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [9] = \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [10] = \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [11] = \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [8];
assign \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [12] = \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];

assign \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] = \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] = \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] = \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10];

assign \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [3] = \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [4] = \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [5] = \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [6] = \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [7] = \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [3] = \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [4] = \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [5] = \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [6] = \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];
assign \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [7] = \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [9];

assign \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [8] = \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [9] = \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [10] = \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [11] = \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [12] = \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [8] = \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [9] = \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [10] = \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [11] = \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [8];
assign \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [12] = \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];

assign \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [3] = \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [4] = \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [5] = \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [6] = \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [7] = \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [3] = \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [4] = \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [5] = \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [6] = \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];
assign \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [7] = \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [9];

assign \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [8] = \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [9] = \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [10] = \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [11] = \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [12] = \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [8] = \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [9] = \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [10] = \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [11] = \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [8];
assign \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [12] = \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];

assign \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [3] = \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [4] = \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [5] = \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [6] = \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [7] = \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [3] = \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [4] = \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [5] = \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [6] = \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];
assign \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [7] = \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [9];

assign \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [8] = \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [9] = \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [10] = \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [11] = \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [12] = \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [8] = \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [9] = \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [10] = \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [11] = \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [8];
assign \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [12] = \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];

assign \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [3] = \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [4] = \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [5] = \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [6] = \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [7] = \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [3] = \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [4] = \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [5] = \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [6] = \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];
assign \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [7] = \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [9];

assign \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [8] = \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [9] = \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [10] = \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [11] = \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [12] = \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [8] = \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [9] = \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [10] = \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [11] = \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [8];
assign \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [12] = \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];

assign \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [3] = \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [4] = \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [5] = \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [6] = \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [7] = \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [3] = \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [4] = \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [5] = \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [6] = \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];
assign \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [7] = \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [9];

assign \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [8] = \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [9] = \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [10] = \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [11] = \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [12] = \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [8] = \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [9] = \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [10] = \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [11] = \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [8];
assign \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [12] = \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];

assign \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [3] = \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [4] = \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [5] = \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [6] = \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [7] = \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [3] = \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [4] = \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [5] = \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [6] = \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];
assign \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [7] = \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [9];

assign \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [8] = \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [9] = \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [10] = \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [11] = \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [12] = \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [8] = \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [9] = \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [10] = \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [11] = \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [8];
assign \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [12] = \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];

assign \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [3] = \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [4] = \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [5] = \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [6] = \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [7] = \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [3] = \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [4] = \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [5] = \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [6] = \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];
assign \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [7] = \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [9];

assign \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [8] = \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [9] = \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [10] = \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [11] = \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [12] = \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [8] = \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [9] = \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [10] = \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [11] = \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [8];
assign \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [12] = \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];

assign \my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [3] = \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [4] = \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [5] = \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [6] = \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [7] = \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [3] = \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [4] = \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [5] = \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [6] = \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];
assign \my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [7] = \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [9];

assign \my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [8] = \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [9] = \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [10] = \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [11] = \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [12] = \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [8] = \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [9] = \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [10] = \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [11] = \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [8];
assign \my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [12] = \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];

assign \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [3] = \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [4] = \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [5] = \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [6] = \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [7] = \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [3] = \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [4] = \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [5] = \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [6] = \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];
assign \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [7] = \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [9];

assign \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [8] = \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [9] = \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [10] = \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [11] = \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [12] = \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [8] = \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [9] = \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [10] = \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [11] = \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [8];
assign \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [12] = \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];

assign \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [3] = \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [4] = \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [5] = \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [6] = \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [7] = \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [3] = \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [4] = \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [5] = \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [6] = \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];
assign \my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [7] = \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [9];

assign \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [8] = \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [9] = \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [10] = \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [11] = \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [12] = \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [8] = \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [9] = \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [10] = \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [11] = \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [8];
assign \my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [12] = \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];

assign \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [3] = \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [4] = \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [5] = \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [6] = \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [7] = \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [3] = \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [4] = \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [5] = \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [6] = \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];
assign \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [7] = \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [9];

assign \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [8] = \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [9] = \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [10] = \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [11] = \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [12] = \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [8] = \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [9] = \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [10] = \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [11] = \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [8];
assign \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [12] = \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];

assign \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [3] = \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [4] = \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [5] = \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [6] = \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [7] = \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [3] = \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [4] = \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [5] = \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [6] = \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];
assign \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [7] = \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [9];

assign \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [8] = \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [9] = \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [10] = \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [11] = \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [12] = \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [8] = \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [9] = \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [10] = \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [11] = \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [8];
assign \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [12] = \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];

assign \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [3] = \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [4] = \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [5] = \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [6] = \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [7] = \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [3] = \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [4] = \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [5] = \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [6] = \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];
assign \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [7] = \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [9];

assign \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [8] = \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [9] = \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [10] = \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [11] = \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [12] = \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [8] = \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [9] = \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [10] = \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [11] = \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [8];
assign \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [12] = \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];

assign \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [3] = \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [4] = \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [5] = \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [6] = \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [7] = \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [3] = \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [4] = \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [5] = \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [6] = \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];
assign \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [7] = \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [9];

assign \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [8] = \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [9] = \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [10] = \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [11] = \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [12] = \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [8] = \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [9] = \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [10] = \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [11] = \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [8];
assign \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [12] = \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];

assign \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [3] = \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [4] = \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [5] = \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [6] = \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [7] = \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [3] = \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [4] = \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [5] = \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [6] = \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];
assign \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [7] = \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [9];

assign \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [8] = \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [9] = \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [10] = \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [11] = \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [12] = \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [8] = \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [9] = \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [10] = \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [11] = \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [8];
assign \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [12] = \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];

assign \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];

assign \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus [0];
assign \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus [1];
assign \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus [2];

assign \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] = \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] = \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] = \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] = \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11];

assign \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] = \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] = \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] = \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] = \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] = \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] = \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [13];

// Location: IOOBUF_X33_Y0_N42
cyclonev_io_obuf \xk_out[0]~output (
	.i(\my_enc|mytail|xk_out[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(xk_out[0]),
	.obar());
// synopsys translate_off
defparam \xk_out[0]~output .bus_hold = "false";
defparam \xk_out[0]~output .open_drain_output = "false";
defparam \xk_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N53
cyclonev_io_obuf \xk_out[1]~output (
	.i(\my_enc|mytail|xk_out[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(xk_out[1]),
	.obar());
// synopsys translate_off
defparam \xk_out[1]~output .bus_hold = "false";
defparam \xk_out[1]~output .open_drain_output = "false";
defparam \xk_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N59
cyclonev_io_obuf \xk_out[2]~output (
	.i(\my_enc|mytail|xk_out[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(xk_out[2]),
	.obar());
// synopsys translate_off
defparam \xk_out[2]~output .bus_hold = "false";
defparam \xk_out[2]~output .open_drain_output = "false";
defparam \xk_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N93
cyclonev_io_obuf \xk_out[3]~output (
	.i(\my_enc|mytail|xk_out[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(xk_out[3]),
	.obar());
// synopsys translate_off
defparam \xk_out[3]~output .bus_hold = "false";
defparam \xk_out[3]~output .open_drain_output = "false";
defparam \xk_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \xk_out[4]~output (
	.i(\my_enc|mytail|xk_out[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(xk_out[4]),
	.obar());
// synopsys translate_off
defparam \xk_out[4]~output .bus_hold = "false";
defparam \xk_out[4]~output .open_drain_output = "false";
defparam \xk_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N36
cyclonev_io_obuf \xk_out[5]~output (
	.i(\my_enc|mytail|xk_out[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(xk_out[5]),
	.obar());
// synopsys translate_off
defparam \xk_out[5]~output .bus_hold = "false";
defparam \xk_out[5]~output .open_drain_output = "false";
defparam \xk_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \xk_out[6]~output (
	.i(\my_enc|mytail|xk_out[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(xk_out[6]),
	.obar());
// synopsys translate_off
defparam \xk_out[6]~output .bus_hold = "false";
defparam \xk_out[6]~output .open_drain_output = "false";
defparam \xk_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \xk_out[7]~output (
	.i(\my_enc|mytail|xk_out[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(xk_out[7]),
	.obar());
// synopsys translate_off
defparam \xk_out[7]~output .bus_hold = "false";
defparam \xk_out[7]~output .open_drain_output = "false";
defparam \xk_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N76
cyclonev_io_obuf \zk_out[0]~output (
	.i(\my_enc|mytail|zk_out[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(zk_out[0]),
	.obar());
// synopsys translate_off
defparam \zk_out[0]~output .bus_hold = "false";
defparam \zk_out[0]~output .open_drain_output = "false";
defparam \zk_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N19
cyclonev_io_obuf \zk_out[1]~output (
	.i(\my_enc|mytail|zk_out[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(zk_out[1]),
	.obar());
// synopsys translate_off
defparam \zk_out[1]~output .bus_hold = "false";
defparam \zk_out[1]~output .open_drain_output = "false";
defparam \zk_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N53
cyclonev_io_obuf \zk_out[2]~output (
	.i(\my_enc|mytail|zk_out[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(zk_out[2]),
	.obar());
// synopsys translate_off
defparam \zk_out[2]~output .bus_hold = "false";
defparam \zk_out[2]~output .open_drain_output = "false";
defparam \zk_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N36
cyclonev_io_obuf \zk_out[3]~output (
	.i(\my_enc|mytail|zk_out[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(zk_out[3]),
	.obar());
// synopsys translate_off
defparam \zk_out[3]~output .bus_hold = "false";
defparam \zk_out[3]~output .open_drain_output = "false";
defparam \zk_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N36
cyclonev_io_obuf \zk_out[4]~output (
	.i(\my_enc|mytail|zk_out[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(zk_out[4]),
	.obar());
// synopsys translate_off
defparam \zk_out[4]~output .bus_hold = "false";
defparam \zk_out[4]~output .open_drain_output = "false";
defparam \zk_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \zk_out[5]~output (
	.i(\my_enc|mytail|zk_out[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(zk_out[5]),
	.obar());
// synopsys translate_off
defparam \zk_out[5]~output .bus_hold = "false";
defparam \zk_out[5]~output .open_drain_output = "false";
defparam \zk_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \zk_out[6]~output (
	.i(\my_enc|mytail|zk_out[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(zk_out[6]),
	.obar());
// synopsys translate_off
defparam \zk_out[6]~output .bus_hold = "false";
defparam \zk_out[6]~output .open_drain_output = "false";
defparam \zk_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \zk_out[7]~output (
	.i(\my_enc|mytail|zk_out[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(zk_out[7]),
	.obar());
// synopsys translate_off
defparam \zk_out[7]~output .bus_hold = "false";
defparam \zk_out[7]~output .open_drain_output = "false";
defparam \zk_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \zk_prime_out[0]~output (
	.i(\my_enc|mytail|zk_prime_out[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(zk_prime_out[0]),
	.obar());
// synopsys translate_off
defparam \zk_prime_out[0]~output .bus_hold = "false";
defparam \zk_prime_out[0]~output .open_drain_output = "false";
defparam \zk_prime_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \zk_prime_out[1]~output (
	.i(\my_enc|mytail|zk_prime_out[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(zk_prime_out[1]),
	.obar());
// synopsys translate_off
defparam \zk_prime_out[1]~output .bus_hold = "false";
defparam \zk_prime_out[1]~output .open_drain_output = "false";
defparam \zk_prime_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \zk_prime_out[2]~output (
	.i(\my_enc|mytail|zk_prime_out[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(zk_prime_out[2]),
	.obar());
// synopsys translate_off
defparam \zk_prime_out[2]~output .bus_hold = "false";
defparam \zk_prime_out[2]~output .open_drain_output = "false";
defparam \zk_prime_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \zk_prime_out[3]~output (
	.i(\my_enc|mytail|zk_prime_out[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(zk_prime_out[3]),
	.obar());
// synopsys translate_off
defparam \zk_prime_out[3]~output .bus_hold = "false";
defparam \zk_prime_out[3]~output .open_drain_output = "false";
defparam \zk_prime_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N19
cyclonev_io_obuf \zk_prime_out[4]~output (
	.i(\my_enc|mytail|zk_prime_out[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(zk_prime_out[4]),
	.obar());
// synopsys translate_off
defparam \zk_prime_out[4]~output .bus_hold = "false";
defparam \zk_prime_out[4]~output .open_drain_output = "false";
defparam \zk_prime_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cyclonev_io_obuf \zk_prime_out[5]~output (
	.i(\my_enc|mytail|zk_prime_out[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(zk_prime_out[5]),
	.obar());
// synopsys translate_off
defparam \zk_prime_out[5]~output .bus_hold = "false";
defparam \zk_prime_out[5]~output .open_drain_output = "false";
defparam \zk_prime_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N53
cyclonev_io_obuf \zk_prime_out[6]~output (
	.i(\my_enc|mytail|zk_prime_out[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(zk_prime_out[6]),
	.obar());
// synopsys translate_off
defparam \zk_prime_out[6]~output .bus_hold = "false";
defparam \zk_prime_out[6]~output .open_drain_output = "false";
defparam \zk_prime_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cyclonev_io_obuf \zk_prime_out[7]~output (
	.i(\my_enc|mytail|zk_prime_out[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(zk_prime_out[7]),
	.obar());
// synopsys translate_off
defparam \zk_prime_out[7]~output .bus_hold = "false";
defparam \zk_prime_out[7]~output .open_drain_output = "false";
defparam \zk_prime_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \out_valid~output (
	.i(\my_enc|my_fsm|out_valid_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_valid),
	.obar());
// synopsys translate_off
defparam \out_valid~output .bus_hold = "false";
defparam \out_valid~output .open_drain_output = "false";
defparam \out_valid~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N44
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N30
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout  = SUM(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ),
	.cout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N51
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|next_state.READ_REQ~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|next_state.READ_REQ~0_combout  = ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( !\my_cb_seg|datapath_control_unit|state_reg.IDLE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|state_reg.IDLE~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|next_state.READ_REQ~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|next_state.READ_REQ~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|next_state.READ_REQ~0 .lut_mask = 64'h00000000FF00FF00;
defparam \my_cb_seg|datapath_control_unit|next_state.READ_REQ~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N61
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cyclonev_clkena \reset~inputCLKENA0 (
	.inclk(\reset~input_o ),
	.ena(vcc),
	.outclk(\reset~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \reset~inputCLKENA0 .clock_type = "global clock";
defparam \reset~inputCLKENA0 .disable_mode = "low";
defparam \reset~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \reset~inputCLKENA0 .ena_register_power_up = "high";
defparam \reset~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X43_Y7_N53
dffeas \my_cb_seg|datapath_control_unit|state_reg.READ_REQ (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|next_state.READ_REQ~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|state_reg.READ_REQ .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|state_reg.READ_REQ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N30
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( 
// VCC ) + ( !VCC ))
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( 
// VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N51
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~3_combout  = ( !\my_cb_seg|cb_size_computation|prev_stop~q  & ( \my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  ) ) # ( \my_cb_seg|cb_size_computation|prev_stop~q  
// & ( !\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|cb_size_computation|prev_stop~q ),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N31
dffeas \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N33
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// !\my_cb_seg|cb_size_computation|prev_stop~q  ) + ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// !\my_cb_seg|cb_size_computation|prev_stop~q  ) + ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|prev_stop~q ),
	.datad(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h00000F0F000000FF;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N35
dffeas \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N36
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// !\my_cb_seg|cb_size_computation|prev_stop~q  ) + ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// !\my_cb_seg|cb_size_computation|prev_stop~q  ) + ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|cb_size_computation|prev_stop~q ),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h00003333000000FF;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N38
dffeas \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N39
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// !\my_cb_seg|cb_size_computation|prev_stop~q  ) + ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// !\my_cb_seg|cb_size_computation|prev_stop~q  ) + ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|cb_size_computation|prev_stop~q ),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h00003333000000FF;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N40
dffeas \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N42
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( 
// !\my_cb_seg|cb_size_computation|prev_stop~q  ) + ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|cb_size_computation|prev_stop~q ),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h00003333000000FF;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N44
dffeas \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N57
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~4_combout  = ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & ( 
// (\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & (\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])) ) )

	.dataa(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 64'h0000000001010101;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N21
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~5 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~5_combout  = ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~4_combout  & ( (!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  
// & ((!\my_cb_seg|cb_size_computation|prev_stop~q  & ((\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ))) # (\my_cb_seg|cb_size_computation|prev_stop~q  & 
// (\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])))) # (\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & (\my_cb_seg|cb_size_computation|prev_stop~q  & 
// ((\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q )))) ) ) # ( !\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~4_combout  & ( 
// (\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & (!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  $ (\my_cb_seg|cb_size_computation|prev_stop~q ))) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.datab(!\my_cb_seg|cb_size_computation|prev_stop~q ),
	.datac(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~5 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~5 .lut_mask = 64'h00990099029B029B;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N22
dffeas \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y14_N95
cyclonev_io_ibuf \wreq_size~input (
	.i(wreq_size),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wreq_size~input_o ));
// synopsys translate_off
defparam \wreq_size~input .bus_hold = "false";
defparam \wreq_size~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N30
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( 
// VCC ) + ( !VCC ))
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( 
// VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N21
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~3_combout  = ( \wreq_size~input_o  & ( (!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # 
// (\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ) ) ) # ( !\wreq_size~input_o  & ( (\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// !\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datae(gnd),
	.dataf(!\wreq_size~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 64'h0F000F00F0FFF0FF;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y11_N31
dffeas \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N33
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// !\wreq_size~input_o  ) + ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// !\wreq_size~input_o  ) + ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wreq_size~input_o ),
	.datad(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h00000F0F000000FF;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y11_N35
dffeas \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N36
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// !\wreq_size~input_o  ) + ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// !\wreq_size~input_o  ) + ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\wreq_size~input_o ),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h00003333000000FF;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y11_N38
dffeas \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N39
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// !\wreq_size~input_o  ) + ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// !\wreq_size~input_o  ) + ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(!\wreq_size~input_o ),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h00003333000000FF;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y11_N41
dffeas \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N42
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( 
// !\wreq_size~input_o  ) + ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\wreq_size~input_o ),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h00003333000000FF;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y11_N44
dffeas \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N18
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~0_combout  = ( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & ( 
// (!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & (!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// (\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))) ) )

	.dataa(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'h0800080000000000;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y11_N45
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( (!\my_cb_seg|cb_size_computation|stop~combout  & ((!\wreq_size~input_o ))) # (\my_cb_seg|cb_size_computation|stop~combout  & ((\wreq_size~input_o ) # 
// (\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ))) ) ) ) # ( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( (\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~0_combout  & (\my_cb_seg|cb_size_computation|stop~combout  & 
// !\wreq_size~input_o )) ) ) ) # ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// ((!\my_cb_seg|cb_size_computation|stop~combout ) # (\wreq_size~input_o )) # (\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ) ) ) ) # ( 
// !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( (!\my_cb_seg|cb_size_computation|stop~combout 
//  & ((\wreq_size~input_o ))) # (\my_cb_seg|cb_size_computation|stop~combout  & (\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~0_combout  & !\wreq_size~input_o )) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.datab(!\my_cb_seg|cb_size_computation|stop~combout ),
	.datac(!\wreq_size~input_o ),
	.datad(gnd),
	.datae(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.dataf(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'h1C1CDFDF1010D3D3;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y11_N47
dffeas \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y11_N39
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~2_combout  = ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( ((!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # (\wreq_size~input_o )) # 
// (\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ) ) ) ) # ( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (\wreq_size~input_o  & ((!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # 
// (\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ))) ) ) ) # ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  ) ) # ( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( !\wreq_size~input_o  $ (((!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # 
// (\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ))) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\wreq_size~input_o ),
	.datad(gnd),
	.datae(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.dataf(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 64'h2D2DFFFF0D0DDFDF;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y11_N41
dffeas \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y11_N57
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~1_combout  = ( !\my_cb_seg|cb_size_computation|stop~combout  & ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  ) ) ) # ( \my_cb_seg|cb_size_computation|stop~combout  & ( 
// !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\wreq_size~input_o ) # (\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) ) ) ) # ( 
// !\my_cb_seg|cb_size_computation|stop~combout  & ( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  
// ) ) )

	.dataa(gnd),
	.datab(!\wreq_size~input_o ),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(gnd),
	.datae(!\my_cb_seg|cb_size_computation|stop~combout ),
	.dataf(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 64'h0F0FCFCF0F0F0000;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y11_N59
dffeas \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y11_N15
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|stop (
// Equation(s):
// \my_cb_seg|cb_size_computation|stop~combout  = ( !\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.dataf(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|stop~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|stop .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|stop .lut_mask = 64'h00000000FFFF0000;
defparam \my_cb_seg|cb_size_computation|stop .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y11_N0
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|prev_stop~feeder (
// Equation(s):
// \my_cb_seg|cb_size_computation|prev_stop~feeder_combout  = ( \my_cb_seg|cb_size_computation|stop~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|stop~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|prev_stop~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|prev_stop~feeder .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|prev_stop~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_cb_seg|cb_size_computation|prev_stop~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y11_N2
dffeas \my_cb_seg|cb_size_computation|prev_stop (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|prev_stop~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|prev_stop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|prev_stop .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|prev_stop .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N54
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~1_combout  = ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & ( 
// (!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & (!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// (!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & !\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]))) ) )

	.dataa(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 64'h0000000080008000;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N20
dffeas \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N27
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~0_combout  = ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// (!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & ((\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # (\my_cb_seg|cb_size_computation|prev_stop~q ))) # 
// (\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & (\my_cb_seg|cb_size_computation|prev_stop~q  & \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )) ) ) # ( 
// !\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  $ (!\my_cb_seg|cb_size_computation|prev_stop~q )) # 
// (\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.datac(!\my_cb_seg|cb_size_computation|prev_stop~q ),
	.datad(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'h3CFF3CFF0CCF0CCF;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N28
dffeas \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N18
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// (!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & (!\my_cb_seg|cb_size_computation|prev_stop~q  & ((\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) # 
// (\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & ((!\my_cb_seg|cb_size_computation|prev_stop~q  & (\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~1_combout )) # (\my_cb_seg|cb_size_computation|prev_stop~q  & 
// ((\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))))) ) ) # ( !\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// (!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & (((\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) # (\my_cb_seg|cb_size_computation|prev_stop~q ))) # 
// (\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & ((!\my_cb_seg|cb_size_computation|prev_stop~q  & (\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~1_combout )) # (\my_cb_seg|cb_size_computation|prev_stop~q  & 
// ((\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))))) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.datab(!\my_cb_seg|cb_size_computation|prev_stop~q ),
	.datac(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.datad(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'h26BF26BF049D049D;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N51
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~2_combout  = ( \my_cb_seg|cb_size_computation|prev_stop~q  & ( 
// (!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  & \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ) ) ) # ( 
// !\my_cb_seg|cb_size_computation|prev_stop~q  & ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~0_combout  ) )

	.dataa(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|prev_stop~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 64'h00FF00FF00AA00AA;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N52
dffeas \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N0
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N12
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N38
cyclonev_io_ibuf \tb_size_in[0]~input (
	.i(tb_size_in[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\tb_size_in[0]~input_o ));
// synopsys translate_off
defparam \tb_size_in[0]~input .bus_hold = "false";
defparam \tb_size_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X52_Y11_N0
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC 
// ))
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC 
// ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y11_N2
dffeas \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_size~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X52_Y11_N3
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y11_N4
dffeas \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_size~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X52_Y11_N6
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y11_N7
dffeas \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_size~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X52_Y11_N9
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y11_N11
dffeas \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_size~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X52_Y11_N12
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y11_N13
dffeas \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_size~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y11_N7
dffeas \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|stop~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y11_N6
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = ( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y11_N8
dffeas \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|stop~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~DUPLICATE .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y11_N14
dffeas \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y11_N27
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( 
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( (!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~DUPLICATE_q ) # 
// (\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ) ) ) ) # ( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( 
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0] ) ) # ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( 
// !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( (!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & 
// !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~DUPLICATE_q ) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.dataf(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h0000A0A0FFFFF5F5;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y11_N29
dffeas \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N0
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + 
// ( !VCC ))
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + 
// ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N54
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~4_combout  = ( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( 
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( !\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(gnd),
	.datae(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.dataf(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 64'h00000000F0F00000;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y11_N1
dffeas \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N27
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( 
// ((!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q )) # 
// (\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]) ) ) # ( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( 
// (\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1] & ((!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # 
// (\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ))) ) )

	.dataa(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h00DD00DD22FF22FF;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N3
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + 
// ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + 
// ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y11_N5
dffeas \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y11_N14
dffeas \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N12
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & 
// ((!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]))) # 
// (\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])))) # 
// (\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & (((\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]))))

	.dataa(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datad(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y11_N17
dffeas \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N6
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + 
// ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + 
// ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y11_N8
dffeas \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N15
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( 
// ((!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q )) # 
// (\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]) ) ) # ( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( 
// (\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ((!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # 
// (\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ))) ) )

	.dataa(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h00DD00DD22FF22FF;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y11_N26
dffeas \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N9
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + 
// ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y11_N10
dffeas \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N24
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// ((!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q )) # 
// (\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4]) ) ) # ( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// (\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4] & ((!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # 
// (\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ))) ) )

	.dataa(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h00DD00DD22FF22FF;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y14_N78
cyclonev_io_ibuf \tb_size_in[1]~input (
	.i(tb_size_in[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\tb_size_in[1]~input_o ));
// synopsys translate_off
defparam \tb_size_in[1]~input .bus_hold = "false";
defparam \tb_size_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N21
cyclonev_io_ibuf \tb_size_in[2]~input (
	.i(tb_size_in[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\tb_size_in[2]~input_o ));
// synopsys translate_off
defparam \tb_size_in[2]~input .bus_hold = "false";
defparam \tb_size_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y15_N21
cyclonev_io_ibuf \tb_size_in[3]~input (
	.i(tb_size_in[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\tb_size_in[3]~input_o ));
// synopsys translate_off
defparam \tb_size_in[3]~input .bus_hold = "false";
defparam \tb_size_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y14_N44
cyclonev_io_ibuf \tb_size_in[4]~input (
	.i(tb_size_in[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\tb_size_in[4]~input_o ));
// synopsys translate_off
defparam \tb_size_in[4]~input .bus_hold = "false";
defparam \tb_size_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y15_N38
cyclonev_io_ibuf \tb_size_in[5]~input (
	.i(tb_size_in[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\tb_size_in[5]~input_o ));
// synopsys translate_off
defparam \tb_size_in[5]~input .bus_hold = "false";
defparam \tb_size_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y15_N4
cyclonev_io_ibuf \tb_size_in[6]~input (
	.i(tb_size_in[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\tb_size_in[6]~input_o ));
// synopsys translate_off
defparam \tb_size_in[6]~input .bus_hold = "false";
defparam \tb_size_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y14_N61
cyclonev_io_ibuf \tb_size_in[7]~input (
	.i(tb_size_in[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\tb_size_in[7]~input_o ));
// synopsys translate_off
defparam \tb_size_in[7]~input .bus_hold = "false";
defparam \tb_size_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y17_N4
cyclonev_io_ibuf \tb_size_in[8]~input (
	.i(tb_size_in[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\tb_size_in[8]~input_o ));
// synopsys translate_off
defparam \tb_size_in[8]~input .bus_hold = "false";
defparam \tb_size_in[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \tb_size_in[9]~input (
	.i(tb_size_in[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\tb_size_in[9]~input_o ));
// synopsys translate_off
defparam \tb_size_in[9]~input .bus_hold = "false";
defparam \tb_size_in[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y15_N55
cyclonev_io_ibuf \tb_size_in[10]~input (
	.i(tb_size_in[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\tb_size_in[10]~input_o ));
// synopsys translate_off
defparam \tb_size_in[10]~input .bus_hold = "false";
defparam \tb_size_in[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N4
cyclonev_io_ibuf \tb_size_in[11]~input (
	.i(tb_size_in[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\tb_size_in[11]~input_o ));
// synopsys translate_off
defparam \tb_size_in[11]~input .bus_hold = "false";
defparam \tb_size_in[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X51_Y11_N0
cyclonev_ram_block \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\wreq_size~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\wreq_size~input_o ),
	.ena1(\my_cb_seg|cb_size_computation|stop~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\tb_size_in[11]~input_o ,\tb_size_in[10]~input_o ,\tb_size_in[9]~input_o ,\tb_size_in[8]~input_o ,\tb_size_in[7]~input_o ,\tb_size_in[6]~input_o ,\tb_size_in[5]~input_o ,
\tb_size_in[4]~input_o ,\tb_size_in[3]~input_o ,\tb_size_in[2]~input_o ,\tb_size_in[1]~input_o ,\tb_size_in[0]~input_o }),
	.portaaddr({\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "cb_seg:my_cb_seg|CRC_size:cb_size_computation|fifo12:fifo12_inst|scfifo:scfifo_component|scfifo_nj91:auto_generated|a_dpfifo_up91:dpfifo|altsyncram_ngn1:FIFOram|ALTSYNCRAM";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 5;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 40;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 31;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 5;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 40;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 31;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 12;
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N0
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add3~37 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~37_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] ) + ( VCC ) + ( !VCC ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~38  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~37_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~37 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~37 .lut_mask = 64'h000000000000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N15
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~0_combout  = ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( 
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] ) ) # ( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( 
// (\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datad(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~0 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N51
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout  = ( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] & ( 
// !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.dataf(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3 .lut_mask = 64'hFFFF000000000000;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N12
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout  = ( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( 
// (!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & (!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & 
// !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4])) ) )

	.dataa(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datab(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1 .lut_mask = 64'h8080808000000000;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N36
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  = ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & ( 
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] ) ) # ( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & ( 
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( (((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout ) # (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout )) # 
// (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~0_combout )) # (\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]) ) ) ) # ( 
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & ( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] ) ) # ( 
// !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & ( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( 
// (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout ) # (\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~0_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout ),
	.datae(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.dataf(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1 .lut_mask = 64'hF5F5FFFFFFF7FFFF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N30
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add1~37 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~37_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] ) + ( VCC ) + ( !VCC ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~38  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~37_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~37 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~37 .lut_mask = 64'h000000000000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N0
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add2~37 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~37_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] ) + ( VCC ) + ( !VCC ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~38  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~37_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~37 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~37 .lut_mask = 64'h000000000000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N18
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~0_combout  = ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( 
// (\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & (\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & 
// (\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]))) ) )

	.dataa(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datab(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datad(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~0 .lut_mask = 64'h0000000000010001;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N6
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0_combout  = ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & ( 
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N42
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout  = ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & ( 
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout  & ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0_combout ) # 
// ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~0_combout  & !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7])))) ) ) ) # ( 
// !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( 
// (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout  & ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0_combout ) # (!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]))) ) ) ) # ( 
// \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & ( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( 
// (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout  & ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0_combout ) # (!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]))) ) ) ) # ( 
// !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & ( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( 
// (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout  & ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0_combout ) # (!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]))) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~0_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0_combout ),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout ),
	.datae(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.dataf(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1 .lut_mask = 64'h00FC00FC00FC00EC;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N21
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2_combout  = ( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( 
// (!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & (!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & 
// !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2])) ) )

	.dataa(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datab(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2 .lut_mask = 64'h8080808000000000;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N9
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout ) # 
// ((\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0_combout  & !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2_combout )) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout  & ( 
// (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout ) # (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0_combout ) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2_combout ),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4 .lut_mask = 64'hF3F3F3F3F3F0F3F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N0
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add0~37 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~37_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] ) + ( VCC ) + ( !VCC ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~38  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~37_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~37 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~37 .lut_mask = 64'h000000000000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N48
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux11~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux11~0_combout  = ( !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Add3~37_sumout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & (((\my_cb_seg|cb_size_computation|cal_size_inst|Add0~37_sumout  & 
// ((\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout )))))) ) ) # ( \my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Add3~37_sumout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & (((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout  & 
// ((\my_cb_seg|cb_size_computation|cal_size_inst|Add2~37_sumout ))) # (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout  & (\my_cb_seg|cb_size_computation|cal_size_inst|Add1~37_sumout ))))) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|Add3~37_sumout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Add1~37_sumout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|Add2~37_sumout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout ),
	.datag(!\my_cb_seg|cb_size_computation|cal_size_inst|Add0~37_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux11~0 .extended_lut = "on";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux11~0 .lut_mask = 64'h4444447747474747;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N30
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC 
// ))
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC 
// ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N32
dffeas \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|prev_stop~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N33
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N34
dffeas \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|prev_stop~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N36
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N38
dffeas \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|prev_stop~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N39
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N40
dffeas \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|prev_stop~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N42
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N44
dffeas \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|prev_stop~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N17
dffeas \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N39
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = ( !\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N40
dffeas \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N15
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( 
// (!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]) ) ) # ( 
// !\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( (\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]) # 
// (\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h33FF33FF00CC00CC;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N0
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + 
// ( !VCC ))
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + 
// ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N24
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~6 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~6_combout  = ( !\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( \my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  
// ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~6 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~6 .lut_mask = 64'h3333333300000000;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N2
dffeas \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N56
dffeas \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N54
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & 
// ((\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]))) # (\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & 
// (\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]))

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.datac(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datad(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N3
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + 
// ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + 
// ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N5
dffeas \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N59
dffeas \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N57
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & 
// ((\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]))) # (\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & 
// (\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))

	.dataa(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h11DD11DD11DD11DD;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N50
dffeas \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N6
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + 
// ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + 
// ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N7
dffeas \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N48
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( 
// (\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]) # (\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ) ) ) # ( 
// !\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( (!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & 
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N14
dffeas \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N9
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + 
// ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N11
dffeas \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N12
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// (\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4]) # (\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ) ) ) # ( 
// !\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( (!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & 
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4]) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N3
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add3~33 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~33_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~38  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~34  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~33_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~33 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~33 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N3
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add2~33 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~33_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~38  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~34  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~33_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~33 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~33 .lut_mask = 64'h0000FFFF0000FF00;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N33
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add1~33 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~33_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~38  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~34  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~33_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~33 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~33 .lut_mask = 64'h000000000000FF00;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N3
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add0~33 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~33_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~38  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~34  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~33_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~33 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~33 .lut_mask = 64'h000000000000FF00;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N48
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux10~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux10~0_combout  = ( !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout  & ( ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Add3~33_sumout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & (((\my_cb_seg|cb_size_computation|cal_size_inst|Add0~33_sumout  & 
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout ))))) ) ) # ( \my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Add3~33_sumout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & (((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout  & 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Add2~33_sumout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout  & ((\my_cb_seg|cb_size_computation|cal_size_inst|Add1~33_sumout )))))) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|Add3~33_sumout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|Add2~33_sumout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Add1~33_sumout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout ),
	.datag(!\my_cb_seg|cb_size_computation|cal_size_inst|Add0~33_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux10~0 .extended_lut = "on";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux10~0 .lut_mask = 64'h55005533550F550F;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N6
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add3~29 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~29_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~34  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~30  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~29_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~29 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~29 .lut_mask = 64'h000000000000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N36
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add1~29 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~29_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~34  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~30  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~29_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~29 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~29 .lut_mask = 64'h000000000000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N6
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add2~29 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~29_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~34  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~30  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~29_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~29 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~29 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N6
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add0~29 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~29_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~34  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~30  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~29_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~29 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~29 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N30
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux9~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux9~0_combout  = ( !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout  & ( ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & 
// (((\my_cb_seg|cb_size_computation|cal_size_inst|Add3~29_sumout )))) # (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout  & 
// ((\my_cb_seg|cb_size_computation|cal_size_inst|Add0~29_sumout ))))) ) ) # ( \my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & 
// (((\my_cb_seg|cb_size_computation|cal_size_inst|Add3~29_sumout )))) # (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout  & 
// (((\my_cb_seg|cb_size_computation|cal_size_inst|Add2~29_sumout )))) # (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout  & (((\my_cb_seg|cb_size_computation|cal_size_inst|Add1~29_sumout )))))) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|Add3~29_sumout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Add1~29_sumout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|Add2~29_sumout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.datag(!\my_cb_seg|cb_size_computation|cal_size_inst|Add0~29_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux9~0 .extended_lut = "on";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux9~0 .lut_mask = 64'h33333333050505AF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N39
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add1~25 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~25_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~30  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~26  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~25_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~25 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~25 .lut_mask = 64'h000000000000FF00;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N9
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add3~25 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~25_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~30  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~26  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~25_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~25 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~25 .lut_mask = 64'h0000FFFF0000FF00;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N9
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add2~25 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~25_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~30  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~26  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~25_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~25 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~25 .lut_mask = 64'h0000FFFF0000FF00;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N9
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add0~25 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~25_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~30  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~26  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~25_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~25 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~25 .lut_mask = 64'h000000000000FF00;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N48
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux8~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux8~0_combout  = ( !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & 
// ((((\my_cb_seg|cb_size_computation|cal_size_inst|Add3~25_sumout ))))) # (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout  & 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Add0~25_sumout ))) ) ) # ( \my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & 
// ((((\my_cb_seg|cb_size_computation|cal_size_inst|Add3~25_sumout ))))) # (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout  & 
// (((\my_cb_seg|cb_size_computation|cal_size_inst|Add2~25_sumout )))) # (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout  & (\my_cb_seg|cb_size_computation|cal_size_inst|Add1~25_sumout )))) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Add1~25_sumout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|Add3~25_sumout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Add2~25_sumout ),
	.datag(!\my_cb_seg|cb_size_computation|cal_size_inst|Add0~25_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux8~0 .extended_lut = "on";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux8~0 .lut_mask = 64'h01CD01CD01CD23EF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N12
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add3~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~1_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~26  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~2  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~1_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~1 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N42
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add1~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~1_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~26  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~2  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~1_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~1 .lut_mask = 64'h000000000000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N12
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add2~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~1_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~26  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~2  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~1_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~1 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N12
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add0~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~1_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~26  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~2  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~1_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~1 .lut_mask = 64'h000000000000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N42
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux7~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux7~0_combout  = ( !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout  & ( ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Add3~1_sumout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & (((\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout  & 
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~1_sumout ))))) ) ) # ( \my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Add3~1_sumout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & (((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout  & 
// ((\my_cb_seg|cb_size_computation|cal_size_inst|Add2~1_sumout ))) # (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout  & (\my_cb_seg|cb_size_computation|cal_size_inst|Add1~1_sumout ))))) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|Add3~1_sumout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Add1~1_sumout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|Add2~1_sumout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.datag(!\my_cb_seg|cb_size_computation|cal_size_inst|Add0~1_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux7~0 .extended_lut = "on";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux7~0 .lut_mask = 64'h55555555030303CF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N15
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add3~21 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~21_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~2  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~22  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~2  ))

	.dataa(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~21_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~21 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~21 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N15
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add0~21 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~21_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~2  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~22  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~21_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~21 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~21 .lut_mask = 64'h000000000000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N15
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add2~21 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~21_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~2  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~22  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~21_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~21 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N45
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add1~21 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~21_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~2  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~22  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~21_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~21 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~21 .lut_mask = 64'h000000000000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N0
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux6~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux6~0_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~21_sumout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~21_sumout  ) ) # ( 
// !\my_cb_seg|cb_size_computation|cal_size_inst|Add2~21_sumout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~21_sumout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout ) # 
// ((\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0_combout  & ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2_combout ) # (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout )))) ) ) ) # ( 
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~21_sumout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add1~21_sumout  & ( (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout  & 
// ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0_combout ) # ((\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout )))) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0_combout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|Add2~21_sumout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux6~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux6~0 .lut_mask = 64'h00000F01F0FEFFFF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N12
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux6~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux6~1_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Mux6~0_combout  & ( 
// ((\my_cb_seg|cb_size_computation|cal_size_inst|Add0~21_sumout  & \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout ) ) ) ) # ( 
// !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Mux6~0_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~21_sumout  ) ) ) # ( 
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|Mux6~0_combout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout  & 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Add0~21_sumout  & \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout )) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & ( 
// !\my_cb_seg|cb_size_computation|cal_size_inst|Mux6~0_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~21_sumout  ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|Add3~21_sumout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Add0~21_sumout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux6~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux6~1 .lut_mask = 64'h3333000A3333555F;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N18
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add3~17 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~17_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~22  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~18  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~17_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~17 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N18
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add0~17 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~17_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~22  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~18  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~17_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~17 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~17 .lut_mask = 64'h000000000000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N48
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add1~17 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~17_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~22  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~18  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~17_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~17 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~17 .lut_mask = 64'h000000000000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N18
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add2~17 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~17_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~22  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~18  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~17_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~17 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N30
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux5~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux5~0_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~17_sumout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0_combout  & ( 
// ((\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2_combout  & (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout ))) # 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Add1~17_sumout ) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add2~17_sumout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0_combout  & ( 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Add1~17_sumout  & ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2_combout ) # ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout ) # 
// (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout )))) ) ) ) # ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~17_sumout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0_combout  & ( 
// (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout ) # (\my_cb_seg|cb_size_computation|cal_size_inst|Add1~17_sumout ) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add2~17_sumout  & ( 
// !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0_combout  & ( (\my_cb_seg|cb_size_computation|cal_size_inst|Add1~17_sumout  & !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout ) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|Add1~17_sumout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|Add2~17_sumout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux5~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux5~0 .lut_mask = 64'h30303F3F33323337;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N33
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux5~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux5~1_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Mux5~0_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout  & ( 
// (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & (\my_cb_seg|cb_size_computation|cal_size_inst|Add3~17_sumout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & 
// (((\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout ) # (\my_cb_seg|cb_size_computation|cal_size_inst|Add0~17_sumout )))) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Mux5~0_combout  & ( 
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & (\my_cb_seg|cb_size_computation|cal_size_inst|Add3~17_sumout )) # 
// (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & (((\my_cb_seg|cb_size_computation|cal_size_inst|Add0~17_sumout  & !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout )))) ) ) ) # ( 
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux5~0_combout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Add3~17_sumout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & ((\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout ))) ) ) ) # ( 
// !\my_cb_seg|cb_size_computation|cal_size_inst|Mux5~0_combout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout  & ( (\my_cb_seg|cb_size_computation|cal_size_inst|Add3~17_sumout  & 
// !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|Add3~17_sumout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|Add0~17_sumout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux5~0_combout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux5~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux5~1 .lut_mask = 64'h5050505F5350535F;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N21
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add0~13 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~13_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~18  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~14  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~13_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~13 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~13 .lut_mask = 64'h000000000000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N21
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add3~13 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~13_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~18  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~14  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~18  ))

	.dataa(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~13_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~13 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~13 .lut_mask = 64'h000000000000AAAA;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N21
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add2~13 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~13_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~18  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~14  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~13_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~13 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N51
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add1~13 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~13_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~18  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~14  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~13_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~13 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N3
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux4~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux4~0_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~13_sumout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~13_sumout  ) ) # ( 
// !\my_cb_seg|cb_size_computation|cal_size_inst|Add2~13_sumout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~13_sumout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout ) # 
// ((\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0_combout  & ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2_combout ) # (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout )))) ) ) ) # ( 
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~13_sumout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add1~13_sumout  & ( (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout  & 
// ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0_combout ) # ((\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout )))) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0_combout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|Add2~13_sumout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux4~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux4~0 .lut_mask = 64'h000000F1FF0EFFFF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N27
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux4~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux4~1_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Mux4~0_combout  & ( 
// ((\my_cb_seg|cb_size_computation|cal_size_inst|Add0~13_sumout  & \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout ) ) ) ) # ( 
// !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Mux4~0_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~13_sumout  ) ) ) # ( 
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|Mux4~0_combout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout  & 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Add0~13_sumout  & \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout )) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & ( 
// !\my_cb_seg|cb_size_computation|cal_size_inst|Mux4~0_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~13_sumout  ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|Add0~13_sumout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|Add3~13_sumout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux4~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux4~1 .lut_mask = 64'h00FF020200FF5757;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N24
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add0~9 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~9_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~14  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~10  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~9_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~9 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~9 .lut_mask = 64'h000000000000FF00;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N54
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add1~9 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~9_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~14  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~10  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~14  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~9_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~9 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~9 .lut_mask = 64'h000000000000CCCC;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N24
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add2~9 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~9_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~14  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~10  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~14  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~9_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~9 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~9 .lut_mask = 64'h000000000000CCCC;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N24
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add3~9 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~9_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~14  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~10  = CARRY(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~9_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~9 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~9 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N54
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout  = ( !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & ( (((\my_cb_seg|cb_size_computation|cal_size_inst|Add3~9_sumout ))) ) ) # ( 
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout  & ((((\my_cb_seg|cb_size_computation|cal_size_inst|Add2~9_sumout  & 
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout ))))) # (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout  & (((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout  & 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Add0~9_sumout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout  & ((\my_cb_seg|cb_size_computation|cal_size_inst|Add1~9_sumout )))))) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|Add0~9_sumout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|Add1~9_sumout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|Add2~9_sumout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout ),
	.datag(!\my_cb_seg|cb_size_computation|cal_size_inst|Add3~9_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0 .extended_lut = "on";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0 .lut_mask = 64'h0F0F05050F0F03F3;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N27
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add0~5 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~5_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~5 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N57
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add1~5 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~5_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~5 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~5 .lut_mask = 64'h000000000000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N27
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add2~5 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~5_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~5 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~5 .lut_mask = 64'h000000000000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N27
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add3~5 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~5_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~5 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N36
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux2~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux2~0_combout  = ( !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & ( (((\my_cb_seg|cb_size_computation|cal_size_inst|Add3~5_sumout ))) ) ) # ( 
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout  & ((((\my_cb_seg|cb_size_computation|cal_size_inst|Add2~5_sumout  & 
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout ))))) # (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout  & (((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout  & 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Add0~5_sumout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout  & ((\my_cb_seg|cb_size_computation|cal_size_inst|Add1~5_sumout )))))) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|Add0~5_sumout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|Add1~5_sumout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|Add2~5_sumout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout ),
	.datag(!\my_cb_seg|cb_size_computation|cal_size_inst|Add3~5_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux2~0 .extended_lut = "on";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux2~0 .lut_mask = 64'h0F0F05050F0F03F3;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N24
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|C_minus[0]~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|C_minus[0]~0_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ) # 
// (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|C_minus[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|C_minus[0]~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|C_minus[0]~0 .lut_mask = 64'hAAAAAAAABBBBBBBB;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|C_minus[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N54
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Decoder1~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Decoder1~0_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout  & ( \my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] ) ) # ( 
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout  & ( !\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & ( 
// ((\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout ) # (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~0_combout )))) # 
// (\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~0_combout ),
	.datac(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout ),
	.dataf(!\my_cb_seg|cb_size_computation|fifo12_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Decoder1~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Decoder1~0 .lut_mask = 64'h00005F570000FFFF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N27
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Decoder0~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Decoder0~0_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout  & ( (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & 
// !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Decoder0~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Decoder0~0 .lut_mask = 64'h0000000050505050;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y9_N0
cyclonev_ram_block \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\my_cb_seg|cb_size_computation|prev_stop~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\my_cb_seg|cb_size_computation|prev_stop~q ),
	.ena1(\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\my_cb_seg|cb_size_computation|cal_size_inst|Decoder0~0_combout ,\my_cb_seg|cb_size_computation|cal_size_inst|Decoder1~0_combout ,\~GND~combout ,
\my_cb_seg|cb_size_computation|cal_size_inst|C_minus[0]~0_combout ,\my_cb_seg|cb_size_computation|cal_size_inst|Mux2~0_combout ,\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ,\my_cb_seg|cb_size_computation|cal_size_inst|Mux4~1_combout ,
\my_cb_seg|cb_size_computation|cal_size_inst|Mux5~1_combout ,\my_cb_seg|cb_size_computation|cal_size_inst|Mux6~1_combout ,\my_cb_seg|cb_size_computation|cal_size_inst|Mux7~0_combout ,\my_cb_seg|cb_size_computation|cal_size_inst|Mux8~0_combout ,
\my_cb_seg|cb_size_computation|cal_size_inst|Mux9~0_combout ,\my_cb_seg|cb_size_computation|cal_size_inst|Mux10~0_combout ,\my_cb_seg|cb_size_computation|cal_size_inst|Mux11~0_combout }),
	.portaaddr({\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "cb_seg:my_cb_seg|CRC_size:cb_size_computation|fifo14:fifo14_inst|scfifo:scfifo_component|scfifo_pj91:auto_generated|a_dpfifo_0q91:dpfifo|altsyncram_rgn1:FIFOram|ALTSYNCRAM";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 5;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 40;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 31;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 14;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 5;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 40;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 31;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 14;
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X43_Y7_N8
dffeas \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N0
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cm_in[1]~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cm_in[1]~0_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cm_in[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cm_in[1]~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cm_in[1]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \my_cb_seg|datapath_control_unit|cm_in[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N19
dffeas \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0]~DUPLICATE .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N3
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector9~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector9~0_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q  & ( ((\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0]~DUPLICATE_q  & 
// !\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[1]~DUPLICATE_q )) # (\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ) ) ) # ( !\my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q  & ( 
// \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datac(!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0]~DUPLICATE_q ),
	.datad(!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector9~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector9~0 .lut_mask = 64'h333333333F333F33;
defparam \my_cb_seg|datapath_control_unit|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N1
dffeas \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cm_in[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[1]~DUPLICATE .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N54
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector9~1 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector9~1_combout  = ( !\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[1]~DUPLICATE_q  & ( \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0]~DUPLICATE_q  & ( 
// \my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q ),
	.datad(gnd),
	.datae(!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[1]~DUPLICATE_q ),
	.dataf(!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector9~1 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector9~1 .lut_mask = 64'h000000000F0F0000;
defparam \my_cb_seg|datapath_control_unit|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N18
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0]~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0]~0_combout  = ( \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0] & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( 
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] ) ) ) # ( !\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0] & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( 
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] ) ) ) # ( \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0] & ( !\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( 
// !\my_cb_seg|datapath_control_unit|Selector9~1_combout  ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datab(!\my_cb_seg|datapath_control_unit|Selector9~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0]),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0]~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0]~0 .lut_mask = 64'h0000CCCC55555555;
defparam \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N20
dffeas \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N42
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cp_in[1]~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cp_in[1]~0_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cp_in[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cp_in[1]~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cp_in[1]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \my_cb_seg|datapath_control_unit|cp_in[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N11
dffeas \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~DUPLICATE .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N2
dffeas \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cm_in[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[1] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N48
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~0_combout  = ( \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [1] & ( (!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0] & 
// (!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~DUPLICATE_q  & (!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [1] & \my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q ))) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0]),
	.datab(!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~DUPLICATE_q ),
	.datac(!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [1]),
	.datad(!\my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~0 .lut_mask = 64'h0000000000800080;
defparam \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N15
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector12~1 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector12~1_combout  = ( !\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0] & ( (\my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q  & 
// (!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [1] & (!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [1] $ (!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~DUPLICATE_q )))) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q ),
	.datab(!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [1]),
	.datac(!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~DUPLICATE_q ),
	.datad(!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [1]),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector12~1 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector12~1 .lut_mask = 64'h1400140000000000;
defparam \my_cb_seg|datapath_control_unit|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N9
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~1 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~1_combout  = ( \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [0] & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( 
// (\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]) # (\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~0_combout ) ) ) ) # ( 
// !\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [0] & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( (\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]) # 
// (\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~0_combout ) ) ) ) # ( \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [0] & ( !\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( 
// (!\my_cb_seg|datapath_control_unit|Selector12~1_combout ) # (\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~0_combout ) ) ) ) # ( !\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [0] & ( 
// !\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~0_combout  ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~0_combout ),
	.datab(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datac(!\my_cb_seg|datapath_control_unit|Selector12~1_combout ),
	.datad(gnd),
	.datae(!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [0]),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~1 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~1 .lut_mask = 64'h5555F5F577777777;
defparam \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N10
dffeas \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N24
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector12~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector12~0_combout  = ( \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[1]~DUPLICATE_q  & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) ) # ( 
// !\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[1]~DUPLICATE_q  & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) ) # ( !\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[1]~DUPLICATE_q  & ( 
// !\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( (\my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q  & (!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0]~DUPLICATE_q  & 
// (!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [0] $ (!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [1])))) ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [0]),
	.datab(!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [1]),
	.datac(!\my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q ),
	.datad(!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0]~DUPLICATE_q ),
	.datae(!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[1]~DUPLICATE_q ),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector12~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector12~0 .lut_mask = 64'h06000000FFFFFFFF;
defparam \my_cb_seg|datapath_control_unit|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N44
dffeas \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cp_in[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[1] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N39
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector6~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector6~0_combout  = ( !\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~DUPLICATE_q  & ( (!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0] & 
// (!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [1] & !\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [1])) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0]),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [1]),
	.datad(!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [1]),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector6~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector6~0 .lut_mask = 64'hA000A00000000000;
defparam \my_cb_seg|datapath_control_unit|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N36
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector1~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector1~0_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) # ( !\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( (!\my_cb_seg|datapath_control_unit|Selector6~0_combout  & 
// \my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK~q ) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|Selector6~0_combout ),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector1~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector1~0 .lut_mask = 64'h00CC00CCFFFFFFFF;
defparam \my_cb_seg|datapath_control_unit|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N38
dffeas \my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N12
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_cb_load~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout  = ( \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0] & ( (\my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q  & !\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs 
// [1]) ) ) # ( !\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0] & ( (\my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q  & (!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [1] & 
// (!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [1] $ (!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [0])))) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q ),
	.datab(!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [1]),
	.datac(!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [1]),
	.datad(!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [0]),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb_load~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_cb_load~0 .lut_mask = 64'h1040104050505050;
defparam \my_cb_seg|datapath_control_unit|cnt_cb_load~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N3
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N4
dffeas \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N6
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N7
dffeas \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|Selector9~1_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N9
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N11
dffeas \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N12
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita4 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N14
dffeas \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N15
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita5 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N17
dffeas \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N18
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita6 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N20
dffeas \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N21
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita7 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N23
dffeas \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|Selector9~1_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N24
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita8 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N26
dffeas \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|Selector12~1_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N27
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita9 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N29
dffeas \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|Selector12~1_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N36
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Equal16~1 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Equal16~1_combout  = ( !\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & ( !\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Equal16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Equal16~1 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Equal16~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \my_cb_seg|datapath_control_unit|Equal16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N48
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Equal16~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Equal16~0_combout  = ( !\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & ( !\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] 
// & ( (!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & (!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] & 
// (!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & !\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]))) ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datab(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datae(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.dataf(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Equal16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Equal16~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Equal16~0 .lut_mask = 64'h8000000000000000;
defparam \my_cb_seg|datapath_control_unit|Equal16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N30
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Equal16~2 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Equal16~2_combout  = ( \my_cb_seg|datapath_control_unit|Equal16~0_combout  & ( (\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & 
// \my_cb_seg|datapath_control_unit|Equal16~1_combout ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|Equal16~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|Equal16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Equal16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Equal16~2 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Equal16~2 .lut_mask = 64'h0000000005050505;
defparam \my_cb_seg|datapath_control_unit|Equal16~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N45
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs[0]~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs[0]~0_combout  = ( !\my_cb_seg|datapath_control_unit|state_reg.IDLE~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|datapath_control_unit|state_reg.IDLE~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs[0]~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N30
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector7~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector7~0_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.IDLE~q  & ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] & ( 
// (!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] & (!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] & 
// (!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] & \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ))) ) ) ) # ( !\my_cb_seg|datapath_control_unit|state_reg.IDLE~q  & ( 
// \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] ) ) # ( \my_cb_seg|datapath_control_unit|state_reg.IDLE~q  & ( 
// !\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] & ( (!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] & 
// (\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] & (!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] & 
// \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ))) ) ) ) # ( !\my_cb_seg|datapath_control_unit|state_reg.IDLE~q  & ( !\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] ) )

	.dataa(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datab(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datac(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datad(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datae(!\my_cb_seg|datapath_control_unit|state_reg.IDLE~q ),
	.dataf(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector7~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector7~0 .lut_mask = 64'hFFFF0020FFFF0080;
defparam \my_cb_seg|datapath_control_unit|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N47
dffeas \my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|Selector7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs[0] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N0
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N15
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fl_in[0]~9 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fl_in[0]~9_combout  = ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_fl_in[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[0]~9 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[0]~9 .lut_mask = 64'h000000000F0F0F0F;
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N3
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N54
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fl_in[1]~8 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fl_in[1]~8_combout  = (\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1])

	.dataa(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_fl_in[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[1]~8 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[1]~8 .lut_mask = 64'h0505050505050505;
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N5
dffeas \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|cnt_fl_in[1]~8_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N6
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N21
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fl_in[2]~7 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fl_in[2]~7_combout  = ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_fl_in[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[2]~7 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[2]~7 .lut_mask = 64'h000000000000FFFF;
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N8
dffeas \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|cnt_fl_in[2]~7_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N9
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N0
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fl_in[3]~6 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fl_in[3]~6_combout  = ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_fl_in[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[3]~6 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[3]~6 .lut_mask = 64'h000000000000FFFF;
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N11
dffeas \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|cnt_fl_in[3]~6_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N12
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita4 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N33
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fl_in[4]~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fl_in[4]~0_combout  = ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_fl_in[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[4]~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[4]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N14
dffeas \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|cnt_fl_in[4]~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N47
dffeas \my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~DUPLICATE .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N15
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita5 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N57
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fl_in[5]~5 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fl_in[5]~5_combout  = ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) )

	.dataa(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_fl_in[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[5]~5 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[5]~5 .lut_mask = 64'h0000000055555555;
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N17
dffeas \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|cnt_fl_in[5]~5_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N18
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita6 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N54
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fl_in[6]~4 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fl_in[6]~4_combout  = ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_fl_in[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[6]~4 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[6]~4 .lut_mask = 64'h0000000033333333;
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N20
dffeas \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|cnt_fl_in[6]~4_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N21
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita7 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N33
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fl_in[7]~3 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fl_in[7]~3_combout  = ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_fl_in[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[7]~3 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[7]~3 .lut_mask = 64'h0000000000FF00FF;
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N23
dffeas \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|cnt_fl_in[7]~3_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N24
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita8 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N39
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fl_in[8]~2 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fl_in[8]~2_combout  = ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_fl_in[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[8]~2 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[8]~2 .lut_mask = 64'h0000000000FF00FF;
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N26
dffeas \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|cnt_fl_in[8]~2_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N27
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita9 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N36
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fl_in[9]~1 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fl_in[9]~1_combout  = ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_fl_in[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[9]~1 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[9]~1 .lut_mask = 64'h000000000000FFFF;
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N28
dffeas \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|cnt_fl_in[9]~1_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N30
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Equal13~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Equal13~0_combout  = ( !\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] & ( 
// (!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & (!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] & 
// (!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & !\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]))) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datab(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Equal13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Equal13~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Equal13~0 .lut_mask = 64'h8000800000000000;
defparam \my_cb_seg|datapath_control_unit|Equal13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N51
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector2~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector2~0_combout  = ( \my_cb_seg|datapath_control_unit|Equal13~0_combout  & ( (!\my_cb_seg|datapath_control_unit|Equal13~1_combout  & (((\my_cb_seg|datapath_control_unit|state_reg.FILLING~q ) # 
// (\my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~DUPLICATE_q )))) # (\my_cb_seg|datapath_control_unit|Equal13~1_combout  & (\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & 
// ((\my_cb_seg|datapath_control_unit|state_reg.FILLING~q ) # (\my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~DUPLICATE_q )))) ) ) # ( !\my_cb_seg|datapath_control_unit|Equal13~0_combout  & ( (\my_cb_seg|datapath_control_unit|state_reg.FILLING~q ) # 
// (\my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~DUPLICATE_q ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|Equal13~1_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datac(!\my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~DUPLICATE_q ),
	.datad(!\my_cb_seg|datapath_control_unit|state_reg.FILLING~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|Equal13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector2~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector2~0 .lut_mask = 64'h0FFF0FFF0BBB0BBB;
defparam \my_cb_seg|datapath_control_unit|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N53
dffeas \my_cb_seg|datapath_control_unit|state_reg.FILLING (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|state_reg.FILLING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|state_reg.FILLING .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|state_reg.FILLING .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N42
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout  = ( \my_cb_seg|datapath_control_unit|Equal13~1_combout  & ( \my_cb_seg|datapath_control_unit|Equal13~0_combout  & ( 
// ((\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & ((\my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~DUPLICATE_q ) # (\my_cb_seg|datapath_control_unit|state_reg.FILLING~q )))) # 
// (\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ) ) ) ) # ( !\my_cb_seg|datapath_control_unit|Equal13~1_combout  & ( \my_cb_seg|datapath_control_unit|Equal13~0_combout  & ( ((\my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~DUPLICATE_q ) # 
// (\my_cb_seg|datapath_control_unit|state_reg.FILLING~q )) # (\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ) ) ) ) # ( \my_cb_seg|datapath_control_unit|Equal13~1_combout  & ( !\my_cb_seg|datapath_control_unit|Equal13~0_combout  & ( 
// ((\my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~DUPLICATE_q ) # (\my_cb_seg|datapath_control_unit|state_reg.FILLING~q )) # (\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ) ) ) ) # ( !\my_cb_seg|datapath_control_unit|Equal13~1_combout  & ( 
// !\my_cb_seg|datapath_control_unit|Equal13~0_combout  & ( ((\my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~DUPLICATE_q ) # (\my_cb_seg|datapath_control_unit|state_reg.FILLING~q )) # (\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ) ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datab(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datac(!\my_cb_seg|datapath_control_unit|state_reg.FILLING~q ),
	.datad(!\my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~DUPLICATE_q ),
	.datae(!\my_cb_seg|datapath_control_unit|Equal13~1_combout ),
	.dataf(!\my_cb_seg|datapath_control_unit|Equal13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0 .lut_mask = 64'h5FFF5FFF5FFF5777;
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N2
dffeas \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|cnt_fl_in[0]~9_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N36
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Equal13~1 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Equal13~1_combout  = ( !\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & ( 
// (!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & (!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & 
// !\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [1])) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datab(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Equal13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Equal13~1 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Equal13~1 .lut_mask = 64'h8800880000000000;
defparam \my_cb_seg|datapath_control_unit|Equal13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N48
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector3~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector3~0_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.FILLING~q  & ( (\my_cb_seg|datapath_control_unit|Equal13~1_combout  & 
// (!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & \my_cb_seg|datapath_control_unit|Equal13~0_combout )) ) ) # ( !\my_cb_seg|datapath_control_unit|state_reg.FILLING~q  & ( 
// (\my_cb_seg|datapath_control_unit|Equal13~1_combout  & (!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & (\my_cb_seg|datapath_control_unit|Equal13~0_combout  & 
// \my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~DUPLICATE_q ))) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|Equal13~1_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datac(!\my_cb_seg|datapath_control_unit|Equal13~0_combout ),
	.datad(!\my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.FILLING~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector3~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector3~0 .lut_mask = 64'h0004000404040404;
defparam \my_cb_seg|datapath_control_unit|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N36
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector3~1 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector3~1_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q  & ( \my_cb_seg|datapath_control_unit|Selector3~0_combout  ) ) # ( !\my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q  & ( 
// \my_cb_seg|datapath_control_unit|Selector3~0_combout  ) ) # ( \my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q  & ( !\my_cb_seg|datapath_control_unit|Selector3~0_combout  & ( (!\my_cb_seg|datapath_control_unit|Equal16~2_combout ) # 
// (!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $ (!\my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs [0])) ) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datac(!\my_cb_seg|datapath_control_unit|Equal16~2_combout ),
	.datad(!\my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs [0]),
	.datae(!\my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q ),
	.dataf(!\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector3~1 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector3~1 .lut_mask = 64'h0000F3FCFFFFFFFF;
defparam \my_cb_seg|datapath_control_unit|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N37
dffeas \my_cb_seg|datapath_control_unit|state_reg.READ_DATA (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|state_reg.READ_DATA .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|state_reg.READ_DATA .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N9
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector4~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector4~0_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & ( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) ) # ( 
// !\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & ( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & ( (\my_cb_seg|datapath_control_unit|Equal16~2_combout  & 
// (\my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q  & \my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs [0])) ) ) ) # ( \my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & ( 
// !\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & ( !\my_cb_seg|datapath_control_unit|Equal16~2_combout  ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|Equal16~2_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q ),
	.datac(!\my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs [0]),
	.datad(gnd),
	.datae(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.dataf(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector4~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector4~0 .lut_mask = 64'h0000AAAA0101FFFF;
defparam \my_cb_seg|datapath_control_unit|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N10
dffeas \my_cb_seg|datapath_control_unit|state_reg.OUT_CRC (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|state_reg.OUT_CRC .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|state_reg.OUT_CRC .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N46
dffeas \my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N39
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.FILLING~q  ) # ( !\my_cb_seg|datapath_control_unit|state_reg.FILLING~q  & ( 
// (((\my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q ) # (\my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~q )) # (\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout )) # (\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.datab(!\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.datac(!\my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~q ),
	.datad(!\my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.FILLING~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N2
dffeas \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N3
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector5~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector5~0_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q  & ( (!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & \my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs [0]) ) ) # 
// ( !\my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q  & ( !\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  ) )

	.dataa(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs [0]),
	.datad(gnd),
	.datae(!\my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector5~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector5~0 .lut_mask = 64'hAAAA0A0AAAAA0A0A;
defparam \my_cb_seg|datapath_control_unit|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N33
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector5~1 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector5~1_combout  = ( \my_cb_seg|datapath_control_unit|Equal16~0_combout  & ( (\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & 
// (!\my_cb_seg|datapath_control_unit|Selector5~0_combout  & (!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & \my_cb_seg|datapath_control_unit|Equal16~1_combout ))) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datab(!\my_cb_seg|datapath_control_unit|Selector5~0_combout ),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datad(!\my_cb_seg|datapath_control_unit|Equal16~1_combout ),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|Equal16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector5~1 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector5~1 .lut_mask = 64'h0000000000400040;
defparam \my_cb_seg|datapath_control_unit|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N34
dffeas \my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N0
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Add0~13 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Add0~13_sumout  = SUM(( \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [0] ) + ( VCC ) + ( !VCC ))
// \my_cb_seg|datapath_control_unit|Add0~14  = CARRY(( \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|Add0~13_sumout ),
	.cout(\my_cb_seg|datapath_control_unit|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Add0~13 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|datapath_control_unit|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N2
dffeas \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[0] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N3
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Add0~9 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Add0~9_sumout  = SUM(( \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [1] ) + ( GND ) + ( \my_cb_seg|datapath_control_unit|Add0~14  ))
// \my_cb_seg|datapath_control_unit|Add0~10  = CARRY(( \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [1] ) + ( GND ) + ( \my_cb_seg|datapath_control_unit|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|Add0~9_sumout ),
	.cout(\my_cb_seg|datapath_control_unit|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Add0~9 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|datapath_control_unit|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N5
dffeas \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[1] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N6
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Add0~5 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Add0~5_sumout  = SUM(( \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [2] ) + ( GND ) + ( \my_cb_seg|datapath_control_unit|Add0~10  ))
// \my_cb_seg|datapath_control_unit|Add0~6  = CARRY(( \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [2] ) + ( GND ) + ( \my_cb_seg|datapath_control_unit|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|Add0~5_sumout ),
	.cout(\my_cb_seg|datapath_control_unit|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Add0~5 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|datapath_control_unit|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N8
dffeas \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[2] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N9
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Add0~1 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Add0~1_sumout  = SUM(( \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [3] ) + ( GND ) + ( \my_cb_seg|datapath_control_unit|Add0~6  ))
// \my_cb_seg|datapath_control_unit|Add0~2  = CARRY(( \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [3] ) + ( GND ) + ( \my_cb_seg|datapath_control_unit|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|Add0~1_sumout ),
	.cout(\my_cb_seg|datapath_control_unit|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Add0~1 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|datapath_control_unit|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N10
dffeas \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[3] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N12
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Add0~29 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Add0~29_sumout  = SUM(( \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [4] ) + ( GND ) + ( \my_cb_seg|datapath_control_unit|Add0~2  ))
// \my_cb_seg|datapath_control_unit|Add0~30  = CARRY(( \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [4] ) + ( GND ) + ( \my_cb_seg|datapath_control_unit|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|Add0~29_sumout ),
	.cout(\my_cb_seg|datapath_control_unit|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Add0~29 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|datapath_control_unit|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N14
dffeas \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[4] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N15
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Add0~25 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Add0~25_sumout  = SUM(( \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [5] ) + ( GND ) + ( \my_cb_seg|datapath_control_unit|Add0~30  ))
// \my_cb_seg|datapath_control_unit|Add0~26  = CARRY(( \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [5] ) + ( GND ) + ( \my_cb_seg|datapath_control_unit|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|Add0~25_sumout ),
	.cout(\my_cb_seg|datapath_control_unit|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Add0~25 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|datapath_control_unit|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N17
dffeas \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[5] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N18
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Add0~21 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Add0~21_sumout  = SUM(( \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [6] ) + ( GND ) + ( \my_cb_seg|datapath_control_unit|Add0~26  ))
// \my_cb_seg|datapath_control_unit|Add0~22  = CARRY(( \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [6] ) + ( GND ) + ( \my_cb_seg|datapath_control_unit|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|Add0~21_sumout ),
	.cout(\my_cb_seg|datapath_control_unit|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Add0~21 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|datapath_control_unit|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N20
dffeas \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[6] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N21
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Add0~17 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Add0~17_sumout  = SUM(( \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [7] ) + ( GND ) + ( \my_cb_seg|datapath_control_unit|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Add0~17 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|datapath_control_unit|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N23
dffeas \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[7] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N42
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Equal3~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Equal3~0_combout  = ( !\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [5] & ( (!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [4] & 
// (!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [6] & !\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [7])) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [4]),
	.datac(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [6]),
	.datad(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [7]),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Equal3~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Equal3~0 .lut_mask = 64'hC000C00000000000;
defparam \my_cb_seg|datapath_control_unit|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N36
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Equal3~1 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Equal3~1_combout  = ( !\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [1] & ( \my_cb_seg|datapath_control_unit|Equal3~0_combout  & ( 
// (!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [3] & (!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [2] & \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [0])) ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [3]),
	.datab(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [2]),
	.datac(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [0]),
	.datad(gnd),
	.datae(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [1]),
	.dataf(!\my_cb_seg|datapath_control_unit|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Equal3~1 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Equal3~1 .lut_mask = 64'h0000000008080000;
defparam \my_cb_seg|datapath_control_unit|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N45
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector6~1 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector6~1_combout  = ( \my_cb_seg|datapath_control_unit|Equal3~1_combout  & ( (\my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK~q  & \my_cb_seg|datapath_control_unit|Selector6~0_combout ) ) ) # ( 
// !\my_cb_seg|datapath_control_unit|Equal3~1_combout  & ( ((\my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK~q  & \my_cb_seg|datapath_control_unit|Selector6~0_combout )) # (\my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK~q ),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|Selector6~0_combout ),
	.datad(!\my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector6~1 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector6~1 .lut_mask = 64'h05FF05FF05050505;
defparam \my_cb_seg|datapath_control_unit|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N47
dffeas \my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N24
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector0~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector0~0_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.IDLE~q  & ( \my_cb_seg|datapath_control_unit|Equal3~1_combout  & ( !\my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q  ) ) ) # ( 
// !\my_cb_seg|datapath_control_unit|state_reg.IDLE~q  & ( \my_cb_seg|datapath_control_unit|Equal3~1_combout  & ( (\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// !\my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q ) ) ) ) # ( \my_cb_seg|datapath_control_unit|state_reg.IDLE~q  & ( !\my_cb_seg|datapath_control_unit|Equal3~1_combout  ) ) # ( !\my_cb_seg|datapath_control_unit|state_reg.IDLE~q  & ( 
// !\my_cb_seg|datapath_control_unit|Equal3~1_combout  & ( \my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  ) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|cb_size_computation|fifo14_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q ),
	.datae(!\my_cb_seg|datapath_control_unit|state_reg.IDLE~q ),
	.dataf(!\my_cb_seg|datapath_control_unit|Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector0~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector0~0 .lut_mask = 64'h3333FFFF3300FF00;
defparam \my_cb_seg|datapath_control_unit|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N25
dffeas \my_cb_seg|datapath_control_unit|state_reg.IDLE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|state_reg.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|state_reg.IDLE .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|state_reg.IDLE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N27
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|WideOr8 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|WideOr8~combout  = ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( \my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  ) ) # ( !\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( 
// \my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  ) ) # ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( !\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  ) ) # ( !\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( 
// !\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & ( !\my_cb_seg|datapath_control_unit|state_reg.IDLE~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|state_reg.IDLE~q ),
	.datad(gnd),
	.datae(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|WideOr8 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|WideOr8 .lut_mask = 64'hF0F0FFFFFFFFFFFF;
defparam \my_cb_seg|datapath_control_unit|WideOr8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N0
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N54
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( \my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  ) ) ) # ( !\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( \my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  ) ) ) # ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( !\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  ) ) ) # ( !\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( !\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & ( 
// !\my_cb_seg|datapath_control_unit|state_reg.IDLE~q  $ (!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.IDLE~q ),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5 .lut_mask = 64'h33CC00FF00FF00FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N2
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N3
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N4
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N6
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h0000CCCC000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N7
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N9
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N11
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N51
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout  = ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( 
// (!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & (\my_cb_seg|datapath_control_unit|WideOr8~combout  & \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])) 
// ) )

	.dataa(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 64'h00000000000A000A;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N12
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h0000CCCC000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N14
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N15
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N17
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N18
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h0000CCCC000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N20
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N21
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N23
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N48
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout  = ( !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & ( 
// (!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & (!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7])) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 64'hC000C00000000000;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N34
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N30
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( 
// (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & !\my_cb_seg|datapath_control_unit|WideOr8~combout ) ) ) # ( !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( 
// (!\my_cb_seg|datapath_control_unit|WideOr8~combout  & ((!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))) # (\my_cb_seg|datapath_control_unit|WideOr8~combout  & 
// (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) ) )

	.dataa(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'hF505F50550505050;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N36
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout  = ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  ) # ( 
// !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  & ( (!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// (!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout  & 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ))) ) )

	.dataa(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.datae(gnd),
	.dataf(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 64'h00080008FFFFFFFF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N38
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N33
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout  = ( \my_cb_seg|datapath_control_unit|WideOr8~combout  & ( (!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))) # (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) 
// ) ) # ( !\my_cb_seg|datapath_control_unit|WideOr8~combout  & ( (!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) ) )

	.dataa(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datab(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'hCCFFCCFF22EE22EE;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N39
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout  = ( \my_cb_seg|datapath_control_unit|WideOr8~combout  & ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout  ) ) # ( 
// !\my_cb_seg|datapath_control_unit|WideOr8~combout  & ( (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout  & !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 64'h0F000F000F0F0F0F;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N41
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N30
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N31
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N33
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N34
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N36
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N37
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N39
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N40
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N42
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N43
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N45
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N46
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N48
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N49
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N51
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N53
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N24
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N26
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N35
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N33
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  ) ) ) # ( !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  ) ) ) # ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( 
// !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  ) )

	.dataa(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.dataf(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h0000FFFFAAAAAAAA;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N53
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N0
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N54
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout  = ( !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  ) )

	.dataa(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 64'h5555555500000000;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N1
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N51
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( 
// (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]) # (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) ) # ( 
// !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( (!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]) ) )

	.dataa(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datae(gnd),
	.dataf(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N3
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N5
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N44
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N42
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]))) # (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))

	.dataa(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(gnd),
	.datac(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N6
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N8
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N47
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N45
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]))) # (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]))

	.dataa(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h11BB11BB11BB11BB;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N9
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N11
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N38
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N36
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = (!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4]))) # (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))

	.dataa(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h11BB11BB11BB11BB;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N12
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N14
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N59
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N57
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = (!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [5]))) # (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]))

	.dataa(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h11BB11BB11BB11BB;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N50
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N15
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N16
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N48
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( 
// (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [6]) # (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) ) # ( 
// !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( (!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [6]) ) )

	.dataa(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datae(gnd),
	.dataf(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N41
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N18
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N20
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N39
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & ( 
// (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [7]) # (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) ) # ( 
// !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & ( (!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [7]) ) )

	.dataa(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datae(gnd),
	.dataf(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N42
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|block_size~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|block_size~0_combout  = ( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] & ( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit 
// [8] & ( (!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & (\my_cb_seg|datapath_control_unit|Equal16~0_combout  & 
// (!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & \my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~q ))) ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datab(!\my_cb_seg|datapath_control_unit|Equal16~0_combout ),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(!\my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~q ),
	.datae(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.dataf(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|block_size~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|block_size~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|block_size~0 .lut_mask = 64'h0000000000000020;
defparam \my_cb_seg|datapath_control_unit|block_size~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N54
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector16~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector16~0_combout  = (!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & ((!\my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK~q ) # (!\my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs [0])))

	.dataa(!\my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK~q ),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.datad(!\my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector16~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector16~0 .lut_mask = 64'hF0A0F0A0F0A0F0A0;
defparam \my_cb_seg|datapath_control_unit|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N30
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|init_crc~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|init_crc~0_combout  = ( !\my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK~q  & ( \my_cb_seg|datapath_control_unit|state_reg.IDLE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK~q ),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|init_crc~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|init_crc~0 .lut_mask = 64'h00000000FFFF0000;
defparam \my_cb_seg|datapath_control_unit|init_crc~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N58
cyclonev_io_ibuf \wreq_data~input (
	.i(wreq_data),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wreq_data~input_o ));
// synopsys translate_off
defparam \wreq_data~input .bus_hold = "false";
defparam \wreq_data~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N54
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector14~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector14~0_combout  = ( \my_cb_seg|datapath_control_unit|Equal16~1_combout  & ( \my_cb_seg|datapath_control_unit|Equal16~0_combout  & ( (\my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q  & 
// ((!\my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs [0] & ((\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]) # 
// (\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]))) # (\my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs [0] & 
// ((!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]) # (!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]))))) ) ) ) # ( 
// !\my_cb_seg|datapath_control_unit|Equal16~1_combout  & ( \my_cb_seg|datapath_control_unit|Equal16~0_combout  & ( \my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q  ) ) ) # ( \my_cb_seg|datapath_control_unit|Equal16~1_combout  & ( 
// !\my_cb_seg|datapath_control_unit|Equal16~0_combout  & ( \my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q  ) ) ) # ( !\my_cb_seg|datapath_control_unit|Equal16~1_combout  & ( !\my_cb_seg|datapath_control_unit|Equal16~0_combout  & ( 
// \my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q  ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs [0]),
	.datab(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(!\my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q ),
	.datae(!\my_cb_seg|datapath_control_unit|Equal16~1_combout ),
	.dataf(!\my_cb_seg|datapath_control_unit|Equal16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector14~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector14~0 .lut_mask = 64'h00FF00FF00FF007E;
defparam \my_cb_seg|datapath_control_unit|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N15
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector14~1 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector14~1_combout  = ( \my_cb_seg|datapath_control_unit|Selector14~0_combout  & ( \my_cb_seg|datapath_control_unit|Selector3~0_combout  ) ) # ( !\my_cb_seg|datapath_control_unit|Selector14~0_combout  & ( 
// \my_cb_seg|datapath_control_unit|Selector3~0_combout  ) ) # ( \my_cb_seg|datapath_control_unit|Selector14~0_combout  & ( !\my_cb_seg|datapath_control_unit|Selector3~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|datapath_control_unit|Selector14~0_combout ),
	.dataf(!\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector14~1 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector14~1 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \my_cb_seg|datapath_control_unit|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N35
cyclonev_io_ibuf \tb_in[5]~input (
	.i(tb_in[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\tb_in[5]~input_o ));
// synopsys translate_off
defparam \tb_in[5]~input .bus_hold = "false";
defparam \tb_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N0
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h0000000000000F0F;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N2
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_data~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N3
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N5
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_data~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N6
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF00003333;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N8
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_data~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N9
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N11
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_data~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N12
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF00003333;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N14
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_data~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N15
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N17
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_data~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N18
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N20
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_data~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N21
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))

	.dataa(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 64'h0000FFFF00005555;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N23
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_data~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N24
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N26
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_data~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N27
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  ))

	.dataa(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 64'h0000FFFF00005555;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N29
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_data~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N30
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .lut_mask = 64'h0000FFFF00003333;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N32
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_data~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N26
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N30
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = ( !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N31
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|Selector14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N24
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( 
// (!\my_cb_seg|datapath_control_unit|Selector3~0_combout  & !\my_cb_seg|datapath_control_unit|Selector14~0_combout ) ) ) ) # ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( 
// !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  ) ) # ( !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( 
// (\my_cb_seg|datapath_control_unit|Selector14~0_combout ) # (\my_cb_seg|datapath_control_unit|Selector3~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.datac(!\my_cb_seg|datapath_control_unit|Selector14~0_combout ),
	.datad(gnd),
	.datae(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.dataf(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h3F3FFFFF0000C0C0;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N30
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N39
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout  = ( \my_cb_seg|datapath_control_unit|Selector14~0_combout  & ( \my_cb_seg|datapath_control_unit|Selector3~0_combout  & ( 
// !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  ) ) ) # ( !\my_cb_seg|datapath_control_unit|Selector14~0_combout  & ( \my_cb_seg|datapath_control_unit|Selector3~0_combout  & ( 
// !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  ) ) ) # ( \my_cb_seg|datapath_control_unit|Selector14~0_combout  & ( !\my_cb_seg|datapath_control_unit|Selector3~0_combout  & ( 
// !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  ) ) )

	.dataa(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|datapath_control_unit|Selector14~0_combout ),
	.dataf(!\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'h0000AAAAAAAAAAAA;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N31
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N59
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N57
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [1] & ( \my_cb_seg|datapath_control_unit|Selector3~0_combout  & ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) ) ) # ( !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [1] & ( \my_cb_seg|datapath_control_unit|Selector3~0_combout  & ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) ) ) # ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [1] & ( !\my_cb_seg|datapath_control_unit|Selector3~0_combout  & ( 
// (!\my_cb_seg|datapath_control_unit|Selector14~0_combout ) # (\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]) ) ) ) # ( !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [1] & ( 
// !\my_cb_seg|datapath_control_unit|Selector3~0_combout  & ( (\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & \my_cb_seg|datapath_control_unit|Selector14~0_combout ) ) ) )

	.dataa(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|Selector14~0_combout ),
	.datae(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.dataf(!\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h0055FF5555555555;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N33
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N34
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N2
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N0
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [2] & ( \my_cb_seg|datapath_control_unit|Selector3~0_combout  & ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) ) ) # ( !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [2] & ( \my_cb_seg|datapath_control_unit|Selector3~0_combout  & ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) ) ) # ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [2] & ( !\my_cb_seg|datapath_control_unit|Selector3~0_combout  & ( 
// (!\my_cb_seg|datapath_control_unit|Selector14~0_combout ) # (\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]) ) ) ) # ( !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [2] & ( 
// !\my_cb_seg|datapath_control_unit|Selector3~0_combout  & ( (\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & \my_cb_seg|datapath_control_unit|Selector14~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(!\my_cb_seg|datapath_control_unit|Selector14~0_combout ),
	.datad(gnd),
	.datae(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.dataf(!\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h0303F3F333333333;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N36
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N37
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N8
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N6
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( \my_cb_seg|datapath_control_unit|Selector3~0_combout  & ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) ) ) # ( !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( \my_cb_seg|datapath_control_unit|Selector3~0_combout  & ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) ) ) # ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( !\my_cb_seg|datapath_control_unit|Selector3~0_combout  & ( 
// (!\my_cb_seg|datapath_control_unit|Selector14~0_combout ) # (\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]) ) ) ) # ( !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( 
// !\my_cb_seg|datapath_control_unit|Selector3~0_combout  & ( (\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & \my_cb_seg|datapath_control_unit|Selector14~0_combout ) ) ) )

	.dataa(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|Selector14~0_combout ),
	.datad(gnd),
	.datae(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.dataf(!\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h0505F5F555555555;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N20
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N39
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N41
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N18
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// ((\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [4]) # (\my_cb_seg|datapath_control_unit|Selector14~0_combout )) # (\my_cb_seg|datapath_control_unit|Selector3~0_combout ) ) ) # ( 
// !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( (!\my_cb_seg|datapath_control_unit|Selector3~0_combout  & (!\my_cb_seg|datapath_control_unit|Selector14~0_combout  & 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [4])) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|Selector14~0_combout ),
	.datac(gnd),
	.datad(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datae(gnd),
	.dataf(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h0088008877FF77FF;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N42
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N44
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N23
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N21
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = ( \my_cb_seg|datapath_control_unit|Selector14~0_combout  & ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) ) # ( 
// !\my_cb_seg|datapath_control_unit|Selector14~0_combout  & ( (!\my_cb_seg|datapath_control_unit|Selector3~0_combout  & ((\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [5]))) # (\my_cb_seg|datapath_control_unit|Selector3~0_combout 
//  & (\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4])) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.datab(gnd),
	.datac(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datad(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h05AF05AF0F0F0F0F;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N45
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N46
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N53
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N51
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [6] & ( \my_cb_seg|datapath_control_unit|Selector3~0_combout  & ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) ) ) # ( !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [6] & ( \my_cb_seg|datapath_control_unit|Selector3~0_combout  & ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) ) ) # ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [6] & ( !\my_cb_seg|datapath_control_unit|Selector3~0_combout  & ( 
// (!\my_cb_seg|datapath_control_unit|Selector14~0_combout ) # (\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]) ) ) ) # ( !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [6] & ( 
// !\my_cb_seg|datapath_control_unit|Selector3~0_combout  & ( (\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & \my_cb_seg|datapath_control_unit|Selector14~0_combout ) ) ) )

	.dataa(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|Selector14~0_combout ),
	.datad(gnd),
	.datae(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.dataf(!\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h0505F5F555555555;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N2
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N48
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N49
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N0
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & ( 
// ((\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [7]) # (\my_cb_seg|datapath_control_unit|Selector14~0_combout )) # (\my_cb_seg|datapath_control_unit|Selector3~0_combout ) ) ) # ( 
// !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & ( (!\my_cb_seg|datapath_control_unit|Selector3~0_combout  & (!\my_cb_seg|datapath_control_unit|Selector14~0_combout  & 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [7])) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|Selector14~0_combout ),
	.datac(gnd),
	.datad(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datae(gnd),
	.dataf(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 64'h0088008877FF77FF;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N51
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N52
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N23
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N21
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [8] & ( \my_cb_seg|datapath_control_unit|Selector3~0_combout  & ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) ) ) # ( !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [8] & ( \my_cb_seg|datapath_control_unit|Selector3~0_combout  & ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) ) ) # ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [8] & ( !\my_cb_seg|datapath_control_unit|Selector3~0_combout  & ( 
// (!\my_cb_seg|datapath_control_unit|Selector14~0_combout ) # (\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]) ) ) ) # ( !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [8] & ( 
// !\my_cb_seg|datapath_control_unit|Selector3~0_combout  & ( (\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] & \my_cb_seg|datapath_control_unit|Selector14~0_combout ) ) ) )

	.dataa(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|Selector14~0_combout ),
	.datad(gnd),
	.datae(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.dataf(!\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 64'h0505F5F555555555;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N54
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N55
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N5
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[9] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N3
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout  = ( \my_cb_seg|datapath_control_unit|Selector3~0_combout  & ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] ) ) # ( 
// !\my_cb_seg|datapath_control_unit|Selector3~0_combout  & ( (!\my_cb_seg|datapath_control_unit|Selector14~0_combout  & ((\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [9]))) # 
// (\my_cb_seg|datapath_control_unit|Selector14~0_combout  & (\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8])) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|Selector14~0_combout ),
	.datac(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datad(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .lut_mask = 64'h03CF03CF0F0F0F0F;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N8
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[10] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N57
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N59
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N6
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout  = ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] & ( 
// ((\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [10]) # (\my_cb_seg|datapath_control_unit|Selector3~0_combout )) # (\my_cb_seg|datapath_control_unit|Selector14~0_combout ) ) ) # ( 
// !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] & ( (!\my_cb_seg|datapath_control_unit|Selector14~0_combout  & (!\my_cb_seg|datapath_control_unit|Selector3~0_combout  & 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [10])) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|Selector14~0_combout ),
	.datac(!\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.datad(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [10]),
	.datae(gnd),
	.dataf(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 .lut_mask = 64'h00C000C03FFF3FFF;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N1
cyclonev_io_ibuf \tb_in[6]~input (
	.i(tb_in[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\tb_in[6]~input_o ));
// synopsys translate_off
defparam \tb_in[6]~input .bus_hold = "false";
defparam \tb_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N52
cyclonev_io_ibuf \tb_in[7]~input (
	.i(tb_in[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\tb_in[7]~input_o ));
// synopsys translate_off
defparam \tb_in[7]~input .bus_hold = "false";
defparam \tb_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X46_Y1_N0
cyclonev_ram_block \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 (
	.portawe(\wreq_data~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\wreq_data~input_o ),
	.ena1(\my_cb_seg|datapath_control_unit|Selector14~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\tb_in[7]~input_o ,\tb_in[6]~input_o ,\tb_in[5]~input_o }),
	.portaaddr({\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr({\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk1_output_clock_enable = "ena1";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .logical_ram_name = "cb_seg:my_cb_seg|fifo_tb:data_fifo|scfifo:scfifo_component|scfifo_f891:auto_generated|a_dpfifo_me91:dpfifo|altsyncram_dnn1:FIFOram|ALTSYNCRAM";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .operation_mode = "dual_port";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_clear = "none";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_width = 11;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clear = "none";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clock = "none";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_width = 5;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_address = 0;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_bit_number = 5;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_last_address = 2047;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clear = "none";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clock = "clock1";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_width = 11;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clear = "none";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_width = 5;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_address = 0;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_bit_number = 5;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_last_address = 2047;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_depth = 2048;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N57
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|WideOr5 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|WideOr5~combout  = ( \my_cb_seg|datapath_control_unit|state_reg.FILLING~q  ) # ( !\my_cb_seg|datapath_control_unit|state_reg.FILLING~q  & ( ((!\my_cb_seg|datapath_control_unit|state_reg.IDLE~q ) # 
// (\my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q )) # (\my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK~q ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK~q ),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|state_reg.IDLE~q ),
	.datad(!\my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.FILLING~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|WideOr5 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|WideOr5 .lut_mask = 64'hF5FFF5FFFFFFFFFF;
defparam \my_cb_seg|datapath_control_unit|WideOr5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N52
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[0] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N3
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~21 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~21_combout  = ( \my_cb_seg|crc_mod|state_next[7]~1_combout  ) # ( !\my_cb_seg|crc_mod|state_next[7]~1_combout  & ( !\my_cb_seg|datapath_control_unit|init_crc~0_combout  ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|state_next[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~21 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~21 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N5
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[7] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N42
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~22 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~22_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [7] ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [7] & ( 
// !\my_cb_seg|datapath_control_unit|init_crc~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~22 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~22 .lut_mask = 64'hFF00FF00FFFFFFFF;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N43
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[15] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N0
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~23 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~23_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [15] & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # (!\my_cb_seg|crc_mod|state_next[0]~4_combout ) ) ) # 
// ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [15] & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # (\my_cb_seg|crc_mod|state_next[0]~4_combout ) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datac(!\my_cb_seg|crc_mod|state_next[0]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~23 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~23 .lut_mask = 64'hCFCFCFCFFCFCFCFC;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N1
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[23] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N1
cyclonev_io_ibuf \tb_in[0]~input (
	.i(tb_in[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\tb_in[0]~input_o ));
// synopsys translate_off
defparam \tb_in[0]~input .bus_hold = "false";
defparam \tb_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N18
cyclonev_io_ibuf \tb_in[1]~input (
	.i(tb_in[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\tb_in[1]~input_o ));
// synopsys translate_off
defparam \tb_in[1]~input .bus_hold = "false";
defparam \tb_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N52
cyclonev_io_ibuf \tb_in[2]~input (
	.i(tb_in[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\tb_in[2]~input_o ));
// synopsys translate_off
defparam \tb_in[2]~input .bus_hold = "false";
defparam \tb_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N35
cyclonev_io_ibuf \tb_in[3]~input (
	.i(tb_in[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\tb_in[3]~input_o ));
// synopsys translate_off
defparam \tb_in[3]~input .bus_hold = "false";
defparam \tb_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \tb_in[4]~input (
	.i(tb_in[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\tb_in[4]~input_o ));
// synopsys translate_off
defparam \tb_in[4]~input .bus_hold = "false";
defparam \tb_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X51_Y1_N0
cyclonev_ram_block \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\wreq_data~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\wreq_data~input_o ),
	.ena1(\my_cb_seg|datapath_control_unit|Selector14~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\tb_in[4]~input_o ,\tb_in[3]~input_o ,\tb_in[2]~input_o ,\tb_in[1]~input_o ,\tb_in[0]~input_o }),
	.portaaddr({\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr({\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "cb_seg:my_cb_seg|fifo_tb:data_fifo|scfifo:scfifo_component|scfifo_f891:auto_generated|a_dpfifo_me91:dpfifo|altsyncram_dnn1:FIFOram|ALTSYNCRAM";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 11;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 5;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 2047;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 11;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 5;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 2047;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 2048;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N12
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~15 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~15_combout  = ( \my_cb_seg|crc_mod|state_next[0]~3_combout  ) # ( !\my_cb_seg|crc_mod|state_next[0]~3_combout  & ( !\my_cb_seg|datapath_control_unit|init_crc~0_combout  ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|state_next[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~15 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~15 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N14
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[5] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N6
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~16 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~16_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [23] & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # 
// (!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [5] $ (\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0])) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [23] & ( 
// (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # (!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [5] $ (!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0])) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [5]),
	.datac(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~16 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~16 .lut_mask = 64'hFF3CFF3CFFC3FFC3;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N7
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[13] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N27
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~17 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~17_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [13] ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [13] & ( 
// !\my_cb_seg|datapath_control_unit|init_crc~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~17 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~17 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N29
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[21] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N39
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~9 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~9_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [18] & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # 
// (!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [18] & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # 
// (\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datac(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~9 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~9 .lut_mask = 64'hCFCFCFCFFCFCFCFC;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N40
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[3] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N36
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~10 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~10_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [3] & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # 
// (!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] $ (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [21])) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [3] & ( 
// (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # (!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] $ (!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [21])) ) )

	.dataa(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datab(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datac(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~10 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~10 .lut_mask = 64'hDEDEDEDEEDEDEDED;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N37
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[11] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N57
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~11 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~11_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [11] ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [11] & ( 
// !\my_cb_seg|datapath_control_unit|init_crc~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~11 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~11 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N59
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[19] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N33
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~3 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~3_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [16] & ( (!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]) # 
// (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [16] & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # 
// (\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]) ) )

	.dataa(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~3 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~3 .lut_mask = 64'hF5F5F5F5FAFAFAFA;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N35
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[1] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N27
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~4 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~4_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [1] & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # 
// (!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] $ (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [19])) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [1] & ( 
// (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # (!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] $ (!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [19])) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datab(gnd),
	.datac(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datad(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [19]),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~4 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~4 .lut_mask = 64'hAFFAAFFAFAAFFAAF;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N29
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[9] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N24
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~5 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~5_combout  = ( \my_cb_seg|datapath_control_unit|init_crc~0_combout  & ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [9] ) ) # ( !\my_cb_seg|datapath_control_unit|init_crc~0_combout 
//  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~5 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~5 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N25
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[17] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N12
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~6 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~6_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [17] & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # 
// (!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [17] & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # 
// (\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datad(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~6 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~6 .lut_mask = 64'hF0FFF0FFFFF0FFF0;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N14
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[2] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y6_N58
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[19]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[19]~DUPLICATE .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N30
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~12 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~12_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[19]~DUPLICATE_q  & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # 
// (!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[19]~DUPLICATE_q  & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # 
// (\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datad(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~12 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~12 .lut_mask = 64'hF0FFF0FFFFF0FFF0;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N31
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[4] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N0
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~13 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~13_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [4] & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # 
// (!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [22] $ (\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1])) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [4] & ( 
// (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # (!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [22] $ (!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1])) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [22]),
	.datac(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datad(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~13 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~13 .lut_mask = 64'hF3FCF3FCFCF3FCF3;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N2
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[12] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N18
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~14 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~14_combout  = ( \my_cb_seg|datapath_control_unit|init_crc~0_combout  & ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [12] ) ) # ( 
// !\my_cb_seg|datapath_control_unit|init_crc~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~14 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~14 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N19
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[20] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N57
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~7 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~7_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [20] & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # 
// (!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] $ (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [2])) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [20] & ( 
// (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # (!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] $ (!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [2])) ) )

	.dataa(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datab(gnd),
	.datac(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [2]),
	.datad(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~7 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~7 .lut_mask = 64'hFF5AFF5AFFA5FFA5;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N58
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[10] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N51
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~8 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~8_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [10] ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [10] & ( 
// !\my_cb_seg|datapath_control_unit|init_crc~0_combout  ) )

	.dataa(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~8 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~8 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N52
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[18] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N24
cyclonev_lcell_comb \my_cb_seg|crc_mod|state_next[8]~2 (
// Equation(s):
// \my_cb_seg|crc_mod|state_next[8]~2_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [18] & ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [23] $ 
// (!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] $ (!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5])) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [18] & ( 
// !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [23] $ (!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] $ (\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5])) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [23]),
	.datac(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|state_next[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|state_next[8]~2 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|state_next[8]~2 .lut_mask = 64'h3CC33CC3C33CC33C;
defparam \my_cb_seg|crc_mod|state_next[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N24
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~1 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~1_combout  = ( \my_cb_seg|crc_mod|state_next[8]~2_combout  & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # (!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [0]) ) ) # ( 
// !\my_cb_seg|crc_mod|state_next[8]~2_combout  & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [0]) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datac(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|state_next[8]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~1 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~1 .lut_mask = 64'hCFCFCFCFFCFCFCFC;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N25
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[8] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N27
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~2 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~2_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [8] ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [8] & ( 
// !\my_cb_seg|datapath_control_unit|init_crc~0_combout  ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~2 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~2 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N29
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[16] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N30
cyclonev_lcell_comb \my_cb_seg|crc_mod|state_next[6]~0 (
// Equation(s):
// \my_cb_seg|crc_mod|state_next[6]~0_combout  = !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] $ (!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [16] $ 
// (!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] $ (!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [21])))

	.dataa(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datab(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [16]),
	.datac(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datad(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|state_next[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|state_next[6]~0 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|state_next[6]~0 .lut_mask = 64'h6996699669966996;
defparam \my_cb_seg|crc_mod|state_next[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N21
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~18 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~18_combout  = ( \my_cb_seg|crc_mod|state_next[6]~0_combout  ) # ( !\my_cb_seg|crc_mod|state_next[6]~0_combout  & ( !\my_cb_seg|datapath_control_unit|init_crc~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|state_next[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~18 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~18 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N23
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[6] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N36
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~19 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~19_combout  = ( \my_cb_seg|datapath_control_unit|init_crc~0_combout  & ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [6] ) ) # ( 
// !\my_cb_seg|datapath_control_unit|init_crc~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [6]),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~19 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~19 .lut_mask = 64'hFFFFFFFF00FF00FF;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N38
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[14] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N39
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~20 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~20_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [14] ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [14] & ( 
// !\my_cb_seg|datapath_control_unit|init_crc~0_combout  ) )

	.dataa(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~20 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~20 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N41
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[22] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N45
cyclonev_lcell_comb \my_cb_seg|crc_mod|state_next[7]~1 (
// Equation(s):
// \my_cb_seg|crc_mod|state_next[7]~1_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [17] & ( !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] $ 
// (!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [22] $ (!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1])) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [17] & ( 
// !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] $ (!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [22] $ (\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1])) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datac(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [22]),
	.datad(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|state_next[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|state_next[7]~1 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|state_next[7]~1 .lut_mask = 64'h3CC33CC3C33CC33C;
defparam \my_cb_seg|crc_mod|state_next[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N18
cyclonev_lcell_comb \my_cb_seg|crc_mod|state_next[0]~3 (
// Equation(s):
// \my_cb_seg|crc_mod|state_next[0]~3_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[19]~DUPLICATE_q  & ( !\my_cb_seg|crc_mod|state_next[7]~1_combout  $ (!\my_cb_seg|crc_mod|state_next[6]~0_combout  $ 
// (!\my_cb_seg|crc_mod|state_next[8]~2_combout  $ (\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]))) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[19]~DUPLICATE_q  & ( 
// !\my_cb_seg|crc_mod|state_next[7]~1_combout  $ (!\my_cb_seg|crc_mod|state_next[6]~0_combout  $ (!\my_cb_seg|crc_mod|state_next[8]~2_combout  $ (!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]))) ) )

	.dataa(!\my_cb_seg|crc_mod|state_next[7]~1_combout ),
	.datab(!\my_cb_seg|crc_mod|state_next[6]~0_combout ),
	.datac(!\my_cb_seg|crc_mod|state_next[8]~2_combout ),
	.datad(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|state_next[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|state_next[0]~3 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|state_next[0]~3 .lut_mask = 64'h6996699696699669;
defparam \my_cb_seg|crc_mod|state_next[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N54
cyclonev_lcell_comb \my_cb_seg|crc_mod|state_next[0]~4 (
// Equation(s):
// \my_cb_seg|crc_mod|state_next[0]~4_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [20] & ( !\my_cb_seg|crc_mod|state_next[0]~3_combout  $ (\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]) ) ) # ( 
// !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [20] & ( !\my_cb_seg|crc_mod|state_next[0]~3_combout  $ (!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|crc_mod|state_next[0]~3_combout ),
	.datad(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|state_next[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|state_next[0]~4 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|state_next[0]~4 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \my_cb_seg|crc_mod|state_next[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N51
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~0 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~0_combout  = ( \my_cb_seg|crc_mod|state_next[0]~4_combout  ) # ( !\my_cb_seg|crc_mod|state_next[0]~4_combout  & ( !\my_cb_seg|datapath_control_unit|init_crc~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|state_next[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~0 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N53
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[0]~DUPLICATE .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N9
cyclonev_lcell_comb \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [8] & ( (\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]) 
// # (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [16]) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [8] & ( (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [16] & 
// !\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]) ) )

	.dataa(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h5500550055FF55FF;
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N48
cyclonev_lcell_comb \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~1 (
// Equation(s):
// \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~1_combout  = ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( 
// ((!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & ((\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ))) # 
// (\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[0]~DUPLICATE_q ))) # (\my_cb_seg|datapath_control_unit|Selector16~0_combout ) ) ) # ( 
// !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( (!\my_cb_seg|datapath_control_unit|Selector16~0_combout  & ((!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & 
// ((\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ))) # (\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & 
// (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[0]~DUPLICATE_q )))) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datab(!\my_cb_seg|datapath_control_unit|Selector16~0_combout ),
	.datac(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[0]~DUPLICATE_q ),
	.datad(!\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~1 .lut_mask = 64'h048C048C37BF37BF;
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N9
cyclonev_lcell_comb \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout  = ( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [9] ) 
// ) # ( !\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [17] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [17]),
	.datad(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [9]),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N6
cyclonev_lcell_comb \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~1 (
// Equation(s):
// \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~1_combout  = ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( 
// ((!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & ((\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ))) # 
// (\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [1]))) # (\my_cb_seg|datapath_control_unit|Selector16~0_combout ) ) ) # ( 
// !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( (!\my_cb_seg|datapath_control_unit|Selector16~0_combout  & ((!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & 
// ((\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ))) # (\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs 
// [1])))) ) )

	.dataa(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [1]),
	.datab(!\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datac(!\my_cb_seg|datapath_control_unit|Selector16~0_combout ),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~1 .lut_mask = 64'h305030503F5F3F5F;
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N53
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[18]~DUPLICATE .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N48
cyclonev_lcell_comb \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout  = ( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [10] 
// ) ) # ( !\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[18]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [10]),
	.datac(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h0F0F0F0F33333333;
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N15
cyclonev_lcell_comb \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~1 (
// Equation(s):
// \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~1_combout  = ( \my_cb_seg|datapath_control_unit|Selector16~0_combout  & ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] ) ) # ( 
// !\my_cb_seg|datapath_control_unit|Selector16~0_combout  & ( (!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & ((\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ))) # 
// (\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [2])) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datab(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datac(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [2]),
	.datad(!\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~1 .lut_mask = 64'h05AF05AF33333333;
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N54
cyclonev_lcell_comb \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[19]~DUPLICATE_q  & ( 
// (!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]) # (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [11]) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[19]~DUPLICATE_q 
//  & ( (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [11] & \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]) ) )

	.dataa(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [11]),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h05050505F5F5F5F5;
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N33
cyclonev_lcell_comb \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~1 (
// Equation(s):
// \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~1_combout  = ( \my_cb_seg|datapath_control_unit|Selector16~0_combout  & ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] ) ) # ( 
// !\my_cb_seg|datapath_control_unit|Selector16~0_combout  & ( (!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & (\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout )) # 
// (\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & ((\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [3]))) ) )

	.dataa(!\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datab(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [3]),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datad(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~1 .lut_mask = 64'h5353535300FF00FF;
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N3
cyclonev_lcell_comb \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [20] & ( (!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit 
// [0]) # (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [12]) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [20] & ( (\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & 
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [12]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [12]),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N21
cyclonev_lcell_comb \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~1 (
// Equation(s):
// \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~1_combout  = ( \my_cb_seg|datapath_control_unit|Selector16~0_combout  & ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] ) ) # ( 
// !\my_cb_seg|datapath_control_unit|Selector16~0_combout  & ( (!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & ((\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout ))) # 
// (\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [4])) ) )

	.dataa(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [4]),
	.datab(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datad(!\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~1 .lut_mask = 64'h05F505F533333333;
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N15
cyclonev_lcell_comb \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout  = (!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & ((\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs 
// [21]))) # (\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [13]))

	.dataa(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [13]),
	.datad(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N9
cyclonev_lcell_comb \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~1 (
// Equation(s):
// \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~1_combout  = ( \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( (!\my_cb_seg|datapath_control_unit|Selector16~0_combout  & 
// ((!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]) # ((\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [5])))) # (\my_cb_seg|datapath_control_unit|Selector16~0_combout  & 
// (((\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5])))) ) ) # ( !\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( (!\my_cb_seg|datapath_control_unit|Selector16~0_combout  & 
// (\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [5]))) # (\my_cb_seg|datapath_control_unit|Selector16~0_combout  & 
// (((\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5])))) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datab(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [5]),
	.datac(!\my_cb_seg|datapath_control_unit|Selector16~0_combout ),
	.datad(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~1 .lut_mask = 64'h101F101FB0BFB0BF;
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N48
cyclonev_lcell_comb \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout  = ( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [22] 
// & ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [14] ) ) ) # ( !\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [22] ) ) # ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [22] & ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [14] ) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h00003333FFFF3333;
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N42
cyclonev_lcell_comb \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~1 (
// Equation(s):
// \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~1_combout  = ( \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout  & ( (!\my_cb_seg|datapath_control_unit|Selector16~0_combout  & 
// (((!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1])) # (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [6]))) # (\my_cb_seg|datapath_control_unit|Selector16~0_combout  & 
// (((\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6])))) ) ) # ( !\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout  & ( (!\my_cb_seg|datapath_control_unit|Selector16~0_combout  & 
// (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [6] & ((\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1])))) # (\my_cb_seg|datapath_control_unit|Selector16~0_combout  & 
// (((\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6])))) ) )

	.dataa(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [6]),
	.datab(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datac(!\my_cb_seg|datapath_control_unit|Selector16~0_combout ),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~1 .lut_mask = 64'h03530353F353F353;
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N12
cyclonev_lcell_comb \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [15] & ( (\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit 
// [0]) # (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [23]) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [15] & ( (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [23] & 
// !\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [23]),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datae(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h330033FF330033FF;
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N45
cyclonev_lcell_comb \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~1 (
// Equation(s):
// \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~1_combout  = ( \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout  & ( (!\my_cb_seg|datapath_control_unit|Selector16~0_combout  & 
// (((!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]) # (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [7])))) # (\my_cb_seg|datapath_control_unit|Selector16~0_combout  & 
// (\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7])) ) ) # ( !\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout  & ( (!\my_cb_seg|datapath_control_unit|Selector16~0_combout  & 
// (((\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [7] & \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1])))) # (\my_cb_seg|datapath_control_unit|Selector16~0_combout  & 
// (\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7])) ) )

	.dataa(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datab(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [7]),
	.datac(!\my_cb_seg|datapath_control_unit|Selector16~0_combout ),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~1 .lut_mask = 64'h05350535F535F535;
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y7_N0
cyclonev_ram_block \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.ena1(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~1_combout ,\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~1_combout ,
\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~1_combout ,\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~1_combout ,\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~1_combout ,
\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~1_combout ,\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~1_combout ,\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~1_combout ,
\my_cb_seg|datapath_control_unit|block_size~0_combout ,\my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q ,\my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q }),
	.portaaddr({\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,
\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "cb_seg:my_cb_seg|fifo_11bits:itl_fifo_inst|scfifo:scfifo_component|scfifo_hl91:auto_generated|a_dpfifo_or91:dpfifo|altsyncram_bkn1:FIFOram|ALTSYNCRAM";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 8;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 40;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 255;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 11;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 8;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 40;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 255;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 11;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X31_Y5_N22
dffeas \my_int|FSM|current_state.0011~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|FSM|Selector4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|current_state.0011~DUPLICATE .is_wysiwyg = "true";
defparam \my_int|FSM|current_state.0011~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N30
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout  = SUM(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ),
	.cout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N12
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|LessThan0~2_RTM0165 (
// Equation(s):
// \my_int|counter_wrapper1_inst|LessThan0~2_RTM0165_combout  = ( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout  ) # ( 
// !\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout  & ( (((\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ) # 
// (\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout )) # (\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout )) # 
// (\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ) ) )

	.dataa(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.datab(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ),
	.datac(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ),
	.datad(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ),
	.datae(gnd),
	.dataf(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|counter_wrapper1_inst|LessThan0~2_RTM0165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|LessThan0~2_RTM0165 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|LessThan0~2_RTM0165 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \my_int|counter_wrapper1_inst|LessThan0~2_RTM0165 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N14
dffeas \my_int|counter_wrapper1_inst|LessThan0~2_NEW_REG162 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper1_inst|LessThan0~2_RTM0165_combout ),
	.asdata(vcc),
	.clrn(!\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper1_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper1_inst|LessThan0~2_OTERM163 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|LessThan0~2_NEW_REG162 .is_wysiwyg = "true";
defparam \my_int|counter_wrapper1_inst|LessThan0~2_NEW_REG162 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N24
cyclonev_lcell_comb \my_int|FSM|next_state.1011~0 (
// Equation(s):
// \my_int|FSM|next_state.1011~0_combout  = ( \my_int|FSM|current_state.0010~q  & ( (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & !\my_int|counter_wrapper2_inst|LessThan0~2_combout ) ) )

	.dataa(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datab(!\my_int|counter_wrapper2_inst|LessThan0~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_int|FSM|current_state.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|next_state.1011~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|next_state.1011~0 .extended_lut = "off";
defparam \my_int|FSM|next_state.1011~0 .lut_mask = 64'h0000000044444444;
defparam \my_int|FSM|next_state.1011~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N26
dffeas \my_int|FSM|current_state.1011 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|FSM|next_state.1011~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|current_state.1011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|current_state.1011 .is_wysiwyg = "true";
defparam \my_int|FSM|current_state.1011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N9
cyclonev_lcell_comb \my_int|FSM|Selector5~0 (
// Equation(s):
// \my_int|FSM|Selector5~0_combout  = ( \my_int|FSM|current_state.0011~q  & ( (!\my_int|counter_wrapper2_inst|LessThan0~2_combout  & (!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ((\my_int|FSM|current_state.0100~q ) # 
// (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2])))) # (\my_int|counter_wrapper2_inst|LessThan0~2_combout  & (((\my_int|FSM|current_state.0100~q )))) ) ) # ( !\my_int|FSM|current_state.0011~q  & ( 
// (\my_int|FSM|current_state.0100~q  & (((!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2])) # 
// (\my_int|counter_wrapper2_inst|LessThan0~2_combout ))) ) )

	.dataa(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datab(!\my_int|counter_wrapper2_inst|LessThan0~2_combout ),
	.datac(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datad(!\my_int|FSM|current_state.0100~q ),
	.datae(gnd),
	.dataf(!\my_int|FSM|current_state.0011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|Selector5~0 .extended_lut = "off";
defparam \my_int|FSM|Selector5~0 .lut_mask = 64'h00B300B308BB08BB;
defparam \my_int|FSM|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N11
dffeas \my_int|FSM|current_state.0100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|FSM|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|current_state.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|current_state.0100 .is_wysiwyg = "true";
defparam \my_int|FSM|current_state.0100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N27
cyclonev_lcell_comb \my_int|FSM|Selector6~0 (
// Equation(s):
// \my_int|FSM|Selector6~0_combout  = ( \my_int|FSM|current_state.0100~q  & ( ((!\my_int|counter_wrapper2_inst|LessThan0~2_combout  & (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0])) # 
// (\my_int|counter_wrapper2_inst|LessThan0~2_combout  & ((\my_int|FSM|current_state.0101~q )))) # (\my_int|FSM|current_state.1011~q ) ) ) # ( !\my_int|FSM|current_state.0100~q  & ( ((\my_int|counter_wrapper2_inst|LessThan0~2_combout  & 
// \my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.1011~q ) ) )

	.dataa(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datab(!\my_int|counter_wrapper2_inst|LessThan0~2_combout ),
	.datac(!\my_int|FSM|current_state.1011~q ),
	.datad(!\my_int|FSM|current_state.0101~q ),
	.datae(gnd),
	.dataf(!\my_int|FSM|current_state.0100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|Selector6~0 .extended_lut = "off";
defparam \my_int|FSM|Selector6~0 .lut_mask = 64'h0F3F0F3F4F7F4F7F;
defparam \my_int|FSM|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N29
dffeas \my_int|FSM|current_state.0101 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|FSM|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|current_state.0101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|current_state.0101 .is_wysiwyg = "true";
defparam \my_int|FSM|current_state.0101 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N23
dffeas \my_int|FSM|current_state.1001~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|FSM|next_state.1001~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|current_state.1001~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|current_state.1001~DUPLICATE .is_wysiwyg = "true";
defparam \my_int|FSM|current_state.1001~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N18
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|enable~0 (
// Equation(s):
// \my_int|counter_wrapper1_inst|enable~0_combout  = ( !\my_int|FSM|current_state.1000~q  & ( !\my_int|FSM|current_state.1010~q  & ( (\my_int|FSM|current_state.0000~q  & (!\my_int|FSM|current_state.0101~q  & (!\my_int|FSM|current_state.1001~DUPLICATE_q  & 
// !\my_int|FSM|current_state.1011~q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0000~q ),
	.datab(!\my_int|FSM|current_state.0101~q ),
	.datac(!\my_int|FSM|current_state.1001~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.1011~q ),
	.datae(!\my_int|FSM|current_state.1000~q ),
	.dataf(!\my_int|FSM|current_state.1010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|counter_wrapper1_inst|enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|enable~0 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|enable~0 .lut_mask = 64'h4000000000000000;
defparam \my_int|counter_wrapper1_inst|enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N55
dffeas \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(!\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper1_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE .is_wysiwyg = "true";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N39
cyclonev_lcell_comb \my_int|FSM|current_state.0110~feeder (
// Equation(s):
// \my_int|FSM|current_state.0110~feeder_combout  = ( \my_int|FSM|Selector7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_int|FSM|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|current_state.0110~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|current_state.0110~feeder .extended_lut = "off";
defparam \my_int|FSM|current_state.0110~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_int|FSM|current_state.0110~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N40
dffeas \my_int|FSM|current_state.0110 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|FSM|current_state.0110~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|current_state.0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|current_state.0110 .is_wysiwyg = "true";
defparam \my_int|FSM|current_state.0110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N3
cyclonev_lcell_comb \my_int|FSM|Selector7~0 (
// Equation(s):
// \my_int|FSM|Selector7~0_combout  = ( \my_int|counter_wrapper2_inst|LessThan0~2_combout  & ( \my_int|FSM|current_state.0110~q  ) ) # ( !\my_int|counter_wrapper2_inst|LessThan0~2_combout  & ( (\my_int|FSM|current_state.0011~q  & 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]) ) )

	.dataa(!\my_int|FSM|current_state.0011~q ),
	.datab(gnd),
	.datac(!\my_int|FSM|current_state.0110~q ),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datae(gnd),
	.dataf(!\my_int|counter_wrapper2_inst|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|Selector7~0 .extended_lut = "off";
defparam \my_int|FSM|Selector7~0 .lut_mask = 64'h005500550F0F0F0F;
defparam \my_int|FSM|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N12
cyclonev_lcell_comb \my_int|FSM|WideOr4_RTM0141 (
// Equation(s):
// \my_int|FSM|WideOr4_RTM0141~combout  = ( \my_int|FSM|Selector5~0_combout  ) # ( !\my_int|FSM|Selector5~0_combout  & ( (\my_int|FSM|Selector4~0_combout ) # (\my_int|FSM|Selector7~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|FSM|Selector7~0_combout ),
	.datad(!\my_int|FSM|Selector4~0_combout ),
	.datae(gnd),
	.dataf(!\my_int|FSM|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|WideOr4_RTM0141~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|WideOr4_RTM0141 .extended_lut = "off";
defparam \my_int|FSM|WideOr4_RTM0141 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \my_int|FSM|WideOr4_RTM0141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N13
dffeas \my_int|FSM|WideOr4_OTERM139~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|FSM|WideOr4_RTM0141~combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|WideOr4_OTERM139~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|WideOr4_OTERM139~DUPLICATE .is_wysiwyg = "true";
defparam \my_int|FSM|WideOr4_OTERM139~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N6
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|enable (
// Equation(s):
// \my_int|counter_wrapper1_inst|enable~combout  = ( \my_int|FSM|WideOr4_OTERM139~DUPLICATE_q  & ( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] & ( (\my_int|counter_wrapper1_inst|enable~0_combout  & 
// !\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE_q ) ) ) ) # ( \my_int|FSM|WideOr4_OTERM139~DUPLICATE_q  & ( 
// !\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] & ( \my_int|counter_wrapper1_inst|enable~0_combout  ) ) ) # ( !\my_int|FSM|WideOr4_OTERM139~DUPLICATE_q  & ( 
// !\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] & ( (\my_int|counter_wrapper1_inst|enable~0_combout  & 
// (!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE_q  & ((!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]) # 
// (!\my_int|counter_wrapper1_inst|LessThan0~2_OTERM163 )))) ) ) )

	.dataa(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datab(!\my_int|counter_wrapper1_inst|LessThan0~2_OTERM163 ),
	.datac(!\my_int|counter_wrapper1_inst|enable~0_combout ),
	.datad(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE_q ),
	.datae(!\my_int|FSM|WideOr4_OTERM139~DUPLICATE_q ),
	.dataf(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|counter_wrapper1_inst|enable~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|enable .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|enable .lut_mask = 64'h0E000F0F00000F00;
defparam \my_int|counter_wrapper1_inst|enable .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N31
dffeas \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper1_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N33
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout  = SUM(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  ))
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ),
	.cout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N34
dffeas \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper1_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N36
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout  = SUM(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  ))
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  = CARRY(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.cout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N38
dffeas \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper1_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N39
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 (
// Equation(s):
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout  = SUM(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  ))
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  = CARRY(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.cout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N41
dffeas \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper1_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N42
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4 (
// Equation(s):
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout  = SUM(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  ))
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  = CARRY(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ),
	.cout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N44
dffeas \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper1_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N45
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5 (
// Equation(s):
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout  = SUM(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  ))
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  = CARRY(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ),
	.cout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N47
dffeas \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper1_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N48
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6 (
// Equation(s):
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout  = SUM(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  ))
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  = CARRY(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ),
	.cout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N50
dffeas \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper1_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N51
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7 (
// Equation(s):
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout  = SUM(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  ))
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  = CARRY(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ),
	.cout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N53
dffeas \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(!\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper1_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N54
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8 (
// Equation(s):
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout  = SUM(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  ))
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  = CARRY(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ),
	.cout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N56
dffeas \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(!\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper1_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N57
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9 (
// Equation(s):
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout  = SUM(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N58
dffeas \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(!\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper1_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N0
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|LessThan0~3 (
// Equation(s):
// \my_int|counter_wrapper1_inst|LessThan0~3_combout  = ( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & ( 
// (!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] & (((!\my_int|counter_wrapper1_inst|LessThan0~2_OTERM163  & 
// !\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8])) # (\my_int|FSM|WideOr4_OTERM139~DUPLICATE_q ))) # (\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] 
// & (((!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & \my_int|FSM|WideOr4_OTERM139~DUPLICATE_q )))) ) ) # ( 
// !\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & ( (!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] & 
// ((!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]) # (\my_int|FSM|WideOr4_OTERM139~DUPLICATE_q ))) # (\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit 
// [9] & (!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & \my_int|FSM|WideOr4_OTERM139~DUPLICATE_q )) ) )

	.dataa(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datab(!\my_int|counter_wrapper1_inst|LessThan0~2_OTERM163 ),
	.datac(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datad(!\my_int|FSM|WideOr4_OTERM139~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|counter_wrapper1_inst|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|LessThan0~3 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|LessThan0~3 .lut_mask = 64'hA0FAA0FA80FA80FA;
defparam \my_int|counter_wrapper1_inst|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N54
cyclonev_lcell_comb \my_int|FSM|Selector8~0 (
// Equation(s):
// \my_int|FSM|Selector8~0_combout  = ( \my_int|FSM|current_state.0001~q  & ( (!\my_int|counter_wrapper1_inst|LessThan0~3_combout  & ((\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]))) # 
// (\my_int|counter_wrapper1_inst|LessThan0~3_combout  & (\my_int|FSM|current_state.0111~q )) ) ) # ( !\my_int|FSM|current_state.0001~q  & ( (\my_int|FSM|current_state.0111~q  & \my_int|counter_wrapper1_inst|LessThan0~3_combout ) ) )

	.dataa(!\my_int|FSM|current_state.0111~q ),
	.datab(gnd),
	.datac(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(!\my_int|counter_wrapper1_inst|LessThan0~3_combout ),
	.datae(gnd),
	.dataf(!\my_int|FSM|current_state.0001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|Selector8~0 .extended_lut = "off";
defparam \my_int|FSM|Selector8~0 .lut_mask = 64'h005500550F550F55;
defparam \my_int|FSM|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N56
dffeas \my_int|FSM|current_state.0111 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|FSM|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|current_state.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|current_state.0111 .is_wysiwyg = "true";
defparam \my_int|FSM|current_state.0111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N51
cyclonev_lcell_comb \my_int|FSM|Selector9~0 (
// Equation(s):
// \my_int|FSM|Selector9~0_combout  = ( \my_int|FSM|current_state.0101~q  & ( (!\my_int|counter_wrapper2_inst|LessThan0~2_combout ) # ((!\my_int|counter_wrapper1_inst|LessThan0~3_combout  & \my_int|FSM|current_state.0111~q )) ) ) # ( 
// !\my_int|FSM|current_state.0101~q  & ( (!\my_int|counter_wrapper1_inst|LessThan0~3_combout  & (((\my_int|FSM|current_state.0110~q  & !\my_int|counter_wrapper2_inst|LessThan0~2_combout )) # (\my_int|FSM|current_state.0111~q ))) # 
// (\my_int|counter_wrapper1_inst|LessThan0~3_combout  & (((\my_int|FSM|current_state.0110~q  & !\my_int|counter_wrapper2_inst|LessThan0~2_combout )))) ) )

	.dataa(!\my_int|counter_wrapper1_inst|LessThan0~3_combout ),
	.datab(!\my_int|FSM|current_state.0111~q ),
	.datac(!\my_int|FSM|current_state.0110~q ),
	.datad(!\my_int|counter_wrapper2_inst|LessThan0~2_combout ),
	.datae(gnd),
	.dataf(!\my_int|FSM|current_state.0101~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|Selector9~0 .extended_lut = "off";
defparam \my_int|FSM|Selector9~0 .lut_mask = 64'h2F222F22FF22FF22;
defparam \my_int|FSM|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N53
dffeas \my_int|FSM|current_state.1000 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|FSM|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|current_state.1000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|current_state.1000 .is_wysiwyg = "true";
defparam \my_int|FSM|current_state.1000 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N20
dffeas \my_int|FSM|current_state.1010 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|FSM|current_state.1000~q ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|current_state.1010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|current_state.1010 .is_wysiwyg = "true";
defparam \my_int|FSM|current_state.1010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N27
cyclonev_lcell_comb \my_int|FSM|Selector1~0 (
// Equation(s):
// \my_int|FSM|Selector1~0_combout  = ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( !\my_int|FSM|current_state.1010~q  ) ) # ( !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( 
// (!\my_int|FSM|current_state.1010~q  & \my_int|FSM|current_state.0000~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|FSM|current_state.1010~q ),
	.datad(!\my_int|FSM|current_state.0000~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|Selector1~0 .extended_lut = "off";
defparam \my_int|FSM|Selector1~0 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \my_int|FSM|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N29
dffeas \my_int|FSM|current_state.0000 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|FSM|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|current_state.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|current_state.0000 .is_wysiwyg = "true";
defparam \my_int|FSM|current_state.0000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N15
cyclonev_lcell_comb \my_int|FSM|next_state.1001~0 (
// Equation(s):
// \my_int|FSM|next_state.1001~0_combout  = ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( !\my_int|FSM|current_state.0000~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_int|FSM|current_state.0000~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|next_state.1001~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|next_state.1001~0 .extended_lut = "off";
defparam \my_int|FSM|next_state.1001~0 .lut_mask = 64'h00000000FF00FF00;
defparam \my_int|FSM|next_state.1001~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N22
dffeas \my_int|FSM|current_state.1001 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|FSM|next_state.1001~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|current_state.1001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|current_state.1001 .is_wysiwyg = "true";
defparam \my_int|FSM|current_state.1001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N3
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|LessThan0~4 (
// Equation(s):
// \my_int|counter_wrapper1_inst|LessThan0~4_combout  = ( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & ( 
// (!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] & (!\my_int|counter_wrapper1_inst|LessThan0~2_OTERM163  & 
// !\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8])) ) ) # ( !\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & ( 
// (!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] & !\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]) ) )

	.dataa(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datab(gnd),
	.datac(!\my_int|counter_wrapper1_inst|LessThan0~2_OTERM163 ),
	.datad(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|counter_wrapper1_inst|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|LessThan0~4 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|LessThan0~4 .lut_mask = 64'hAA00AA00A000A000;
defparam \my_int|counter_wrapper1_inst|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N39
cyclonev_lcell_comb \my_int|FSM|Selector2~0 (
// Equation(s):
// \my_int|FSM|Selector2~0_combout  = ( \my_int|counter_wrapper1_inst|LessThan0~4_combout  & ( (\my_int|FSM|current_state.0001~q ) # (\my_int|FSM|current_state.1001~q ) ) ) # ( !\my_int|counter_wrapper1_inst|LessThan0~4_combout  & ( 
// ((!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & (!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & \my_int|FSM|current_state.0001~q ))) # (\my_int|FSM|current_state.1001~q ) ) )

	.dataa(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datab(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datac(!\my_int|FSM|current_state.1001~q ),
	.datad(!\my_int|FSM|current_state.0001~q ),
	.datae(gnd),
	.dataf(!\my_int|counter_wrapper1_inst|LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|Selector2~0 .extended_lut = "off";
defparam \my_int|FSM|Selector2~0 .lut_mask = 64'h0F8F0F8F0FFF0FFF;
defparam \my_int|FSM|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N41
dffeas \my_int|FSM|current_state.0001 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|FSM|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|current_state.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|current_state.0001 .is_wysiwyg = "true";
defparam \my_int|FSM|current_state.0001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N54
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8 (
// Equation(s):
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout  = SUM(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  ))
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  = CARRY(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ),
	.cout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N57
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9 (
// Equation(s):
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout  = SUM(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N33
cyclonev_lcell_comb \my_int|FSM|WideOr3_RTM0157 (
// Equation(s):
// \my_int|FSM|WideOr3_RTM0157~combout  = (((\my_int|FSM|Selector3~1_combout ) # (\my_int|FSM|Selector4~0_combout )) # (\my_int|FSM|Selector5~0_combout )) # (\my_int|FSM|Selector6~0_combout )

	.dataa(!\my_int|FSM|Selector6~0_combout ),
	.datab(!\my_int|FSM|Selector5~0_combout ),
	.datac(!\my_int|FSM|Selector4~0_combout ),
	.datad(!\my_int|FSM|Selector3~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|WideOr3_RTM0157~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|WideOr3_RTM0157 .extended_lut = "off";
defparam \my_int|FSM|WideOr3_RTM0157 .lut_mask = 64'h7FFF7FFF7FFF7FFF;
defparam \my_int|FSM|WideOr3_RTM0157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N34
dffeas \my_int|FSM|WideOr3_NEW_REG154 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|FSM|WideOr3_RTM0157~combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|WideOr3_OTERM155 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|WideOr3_NEW_REG154 .is_wysiwyg = "true";
defparam \my_int|FSM|WideOr3_NEW_REG154 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N27
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|enable (
// Equation(s):
// \my_int|counter_wrapper2_inst|enable~combout  = ( \my_int|FSM|WideOr3_OTERM155  & ( (!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]) # 
// (!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]) ) )

	.dataa(gnd),
	.datab(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datac(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_int|FSM|WideOr3_OTERM155 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|counter_wrapper2_inst|enable~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|enable .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|enable .lut_mask = 64'h00000000FCFCFCFC;
defparam \my_int|counter_wrapper2_inst|enable .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N59
dffeas \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(!\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper2_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N9
cyclonev_lcell_comb \my_int|FSM|Selector3~0 (
// Equation(s):
// \my_int|FSM|Selector3~0_combout  = ( \my_int|FSM|current_state.0010~q  & ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( 
// (!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]) # (!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]) ) ) ) # ( \my_int|FSM|current_state.0010~q  & 
// ( !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( (!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]) # 
// ((!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]) # (!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8])) ) ) )

	.dataa(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datab(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datac(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datad(gnd),
	.datae(!\my_int|FSM|current_state.0010~q ),
	.dataf(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|Selector3~0 .extended_lut = "off";
defparam \my_int|FSM|Selector3~0 .lut_mask = 64'h0000FEFE0000FCFC;
defparam \my_int|FSM|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N36
cyclonev_lcell_comb \my_int|FSM|Selector3~1 (
// Equation(s):
// \my_int|FSM|Selector3~1_combout  = ( \my_int|FSM|Selector3~0_combout  ) # ( !\my_int|FSM|Selector3~0_combout  & ( (!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & 
// (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & (\my_int|FSM|current_state.0001~q  & !\my_int|counter_wrapper1_inst|LessThan0~4_combout ))) ) )

	.dataa(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datab(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datac(!\my_int|FSM|current_state.0001~q ),
	.datad(!\my_int|counter_wrapper1_inst|LessThan0~4_combout ),
	.datae(gnd),
	.dataf(!\my_int|FSM|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|Selector3~1 .extended_lut = "off";
defparam \my_int|FSM|Selector3~1 .lut_mask = 64'h02000200FFFFFFFF;
defparam \my_int|FSM|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N38
dffeas \my_int|FSM|current_state.0010 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|FSM|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|current_state.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|current_state.0010 .is_wysiwyg = "true";
defparam \my_int|FSM|current_state.0010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N39
cyclonev_lcell_comb \my_int|FSM|WideOr1~0 (
// Equation(s):
// \my_int|FSM|WideOr1~0_combout  = ( \my_int|FSM|current_state.0010~q  & ( \my_int|FSM|current_state.0100~q  ) ) # ( !\my_int|FSM|current_state.0010~q  & ( \my_int|FSM|current_state.0100~q  ) ) # ( \my_int|FSM|current_state.0010~q  & ( 
// !\my_int|FSM|current_state.0100~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_int|FSM|current_state.0010~q ),
	.dataf(!\my_int|FSM|current_state.0100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|WideOr1~0 .extended_lut = "off";
defparam \my_int|FSM|WideOr1~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \my_int|FSM|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N24
cyclonev_lcell_comb \my_int|FSM|Selector4~0 (
// Equation(s):
// \my_int|FSM|Selector4~0_combout  = ( \my_int|FSM|WideOr1~0_combout  & ( \my_int|counter_wrapper2_inst|LessThan0~2_combout  & ( \my_int|FSM|current_state.0011~DUPLICATE_q  ) ) ) # ( !\my_int|FSM|WideOr1~0_combout  & ( 
// \my_int|counter_wrapper2_inst|LessThan0~2_combout  & ( \my_int|FSM|current_state.0011~DUPLICATE_q  ) ) ) # ( \my_int|FSM|WideOr1~0_combout  & ( !\my_int|counter_wrapper2_inst|LessThan0~2_combout  & ( 
// (!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]))) ) ) ) # ( 
// !\my_int|FSM|WideOr1~0_combout  & ( !\my_int|counter_wrapper2_inst|LessThan0~2_combout  & ( (!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & (!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b 
// [2] & \my_int|FSM|current_state.0011~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datac(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|FSM|WideOr1~0_combout ),
	.dataf(!\my_int|counter_wrapper2_inst|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|Selector4~0 .extended_lut = "off";
defparam \my_int|FSM|Selector4~0 .lut_mask = 64'h00C00CCC00FF00FF;
defparam \my_int|FSM|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N23
dffeas \my_int|FSM|current_state.0011 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|FSM|Selector4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|current_state.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|current_state.0011 .is_wysiwyg = "true";
defparam \my_int|FSM|current_state.0011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N30
cyclonev_lcell_comb \my_int|FSM|always0~15 (
// Equation(s):
// \my_int|FSM|always0~15_combout  = ( \my_int|FSM|current_state.0100~q  & ( (\my_int|FSM|Selector5~0_combout  & (!\my_int|FSM|Selector6~0_combout  $ (\my_int|FSM|current_state.0101~q ))) ) ) # ( !\my_int|FSM|current_state.0100~q  & ( 
// (!\my_int|FSM|Selector5~0_combout  & (!\my_int|FSM|Selector6~0_combout  $ (\my_int|FSM|current_state.0101~q ))) ) )

	.dataa(!\my_int|FSM|Selector6~0_combout ),
	.datab(!\my_int|FSM|Selector5~0_combout ),
	.datac(gnd),
	.datad(!\my_int|FSM|current_state.0101~q ),
	.datae(gnd),
	.dataf(!\my_int|FSM|current_state.0100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|always0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|always0~15 .extended_lut = "off";
defparam \my_int|FSM|always0~15 .lut_mask = 64'h8844884422112211;
defparam \my_int|FSM|always0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N24
cyclonev_lcell_comb \my_int|FSM|always0~12 (
// Equation(s):
// \my_int|FSM|always0~12_combout  = ( \my_int|FSM|Selector1~0_combout  & ( (\my_int|FSM|current_state.0000~q  & (!\my_int|FSM|current_state.1011~q  & (!\my_int|FSM|current_state.1001~DUPLICATE_q  & !\my_int|FSM|current_state.1000~q ))) ) )

	.dataa(!\my_int|FSM|current_state.0000~q ),
	.datab(!\my_int|FSM|current_state.1011~q ),
	.datac(!\my_int|FSM|current_state.1001~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.1000~q ),
	.datae(gnd),
	.dataf(!\my_int|FSM|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|always0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|always0~12 .extended_lut = "off";
defparam \my_int|FSM|always0~12 .lut_mask = 64'h0000000040004000;
defparam \my_int|FSM|always0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N57
cyclonev_lcell_comb \my_int|FSM|always0~13 (
// Equation(s):
// \my_int|FSM|always0~13_combout  = ( \my_int|FSM|always0~12_combout  & ( (!\my_int|FSM|current_state.0111~q  & (!\my_int|FSM|Selector8~0_combout  & (!\my_int|FSM|current_state.0110~q  $ (\my_int|FSM|Selector7~0_combout )))) # 
// (\my_int|FSM|current_state.0111~q  & (\my_int|FSM|Selector8~0_combout  & (!\my_int|FSM|current_state.0110~q  $ (\my_int|FSM|Selector7~0_combout )))) ) )

	.dataa(!\my_int|FSM|current_state.0111~q ),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(!\my_int|FSM|Selector8~0_combout ),
	.datad(!\my_int|FSM|Selector7~0_combout ),
	.datae(gnd),
	.dataf(!\my_int|FSM|always0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|always0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|always0~13 .extended_lut = "off";
defparam \my_int|FSM|always0~13 .lut_mask = 64'h0000000084218421;
defparam \my_int|FSM|always0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N18
cyclonev_lcell_comb \my_int|FSM|always0~14 (
// Equation(s):
// \my_int|FSM|always0~14_combout  = ( \my_int|FSM|always0~13_combout  & ( \my_int|FSM|current_state.0010~q  & ( (!\my_int|FSM|next_state.1011~0_combout  & (\my_int|FSM|Selector3~1_combout  & (!\my_int|FSM|Selector2~0_combout  $ 
// (\my_int|FSM|current_state.0001~q )))) ) ) ) # ( \my_int|FSM|always0~13_combout  & ( !\my_int|FSM|current_state.0010~q  & ( (!\my_int|FSM|next_state.1011~0_combout  & (!\my_int|FSM|Selector3~1_combout  & (!\my_int|FSM|Selector2~0_combout  $ 
// (\my_int|FSM|current_state.0001~q )))) ) ) )

	.dataa(!\my_int|FSM|Selector2~0_combout ),
	.datab(!\my_int|FSM|next_state.1011~0_combout ),
	.datac(!\my_int|FSM|Selector3~1_combout ),
	.datad(!\my_int|FSM|current_state.0001~q ),
	.datae(!\my_int|FSM|always0~13_combout ),
	.dataf(!\my_int|FSM|current_state.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|always0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|always0~14 .extended_lut = "off";
defparam \my_int|FSM|always0~14 .lut_mask = 64'h0000804000000804;
defparam \my_int|FSM|always0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N0
cyclonev_lcell_comb \my_int|FSM|always0~16 (
// Equation(s):
// \my_int|FSM|always0~16_combout  = ( \my_int|FSM|always0~14_combout  & ( (!\my_int|FSM|always0~15_combout ) # ((!\my_int|FSM|current_state.0011~q  $ (!\my_int|FSM|Selector4~0_combout )) # (\my_int|FSM|Selector9~0_combout )) ) ) # ( 
// !\my_int|FSM|always0~14_combout  )

	.dataa(!\my_int|FSM|current_state.0011~q ),
	.datab(!\my_int|FSM|always0~15_combout ),
	.datac(!\my_int|FSM|Selector9~0_combout ),
	.datad(!\my_int|FSM|Selector4~0_combout ),
	.datae(gnd),
	.dataf(!\my_int|FSM|always0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|always0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|always0~16 .extended_lut = "off";
defparam \my_int|FSM|always0~16 .lut_mask = 64'hFFFFFFFFDFEFDFEF;
defparam \my_int|FSM|always0~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N2
dffeas \my_int|FSM|ctr1_re (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|FSM|always0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|ctr1_re~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|ctr1_re .is_wysiwyg = "true";
defparam \my_int|FSM|ctr1_re .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N31
dffeas \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper2_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N33
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout  = SUM(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  ))
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ),
	.cout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N34
dffeas \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper2_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N36
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout  = SUM(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  ))
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  = CARRY(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.cout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N38
dffeas \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper2_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N39
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 (
// Equation(s):
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout  = SUM(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  ))
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  = CARRY(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.cout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N41
dffeas \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper2_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N42
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4 (
// Equation(s):
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout  = SUM(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  ))
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  = CARRY(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ),
	.cout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N44
dffeas \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper2_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N45
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5 (
// Equation(s):
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout  = SUM(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  ))
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  = CARRY(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ),
	.cout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N47
dffeas \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper2_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N48
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6 (
// Equation(s):
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout  = SUM(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  ))
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  = CARRY(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ),
	.cout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N50
dffeas \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper2_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N51
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7 (
// Equation(s):
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout  = SUM(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  ))
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  = CARRY(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ),
	.cout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N52
dffeas \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(!\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper2_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N55
dffeas \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(!\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper2_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N18
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|LessThan0~1_RTM0161 (
// Equation(s):
// \my_int|counter_wrapper2_inst|LessThan0~1_RTM0161_combout  = ( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout  & ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout  ) ) # ( !\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout  & ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout  ) ) # ( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout  & ( 
// !\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout  ) ) # ( !\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout  & ( 
// !\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout  & ( ((\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ) # 
// (\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout )) # (\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ) ) ) )

	.dataa(gnd),
	.datab(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.datac(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.datad(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ),
	.datae(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ),
	.dataf(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|counter_wrapper2_inst|LessThan0~1_RTM0161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|LessThan0~1_RTM0161 .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|LessThan0~1_RTM0161 .lut_mask = 64'h3FFFFFFFFFFFFFFF;
defparam \my_int|counter_wrapper2_inst|LessThan0~1_RTM0161 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N20
dffeas \my_int|counter_wrapper2_inst|LessThan0~1_NEW_REG158 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper2_inst|LessThan0~1_RTM0161_combout ),
	.asdata(vcc),
	.clrn(!\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper2_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper2_inst|LessThan0~1_OTERM159 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|LessThan0~1_NEW_REG158 .is_wysiwyg = "true";
defparam \my_int|counter_wrapper2_inst|LessThan0~1_NEW_REG158 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N12
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|LessThan0~2 (
// Equation(s):
// \my_int|counter_wrapper2_inst|LessThan0~2_combout  = ( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & ( \my_int|FSM|WideOr3_OTERM155  & ( 
// (!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]) # (!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]) ) ) ) # ( 
// !\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & ( \my_int|FSM|WideOr3_OTERM155  & ( (!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]) # 
// (!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]) ) ) ) # ( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & ( !\my_int|FSM|WideOr3_OTERM155  & ( 
// (!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & (!\my_int|counter_wrapper2_inst|LessThan0~1_OTERM159  & 
// !\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9])) ) ) ) # ( !\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & ( !\my_int|FSM|WideOr3_OTERM155  & ( 
// (!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & !\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]) ) ) )

	.dataa(gnd),
	.datab(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datac(!\my_int|counter_wrapper2_inst|LessThan0~1_OTERM159 ),
	.datad(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datae(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.dataf(!\my_int|FSM|WideOr3_OTERM155 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|counter_wrapper2_inst|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|LessThan0~2 .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|LessThan0~2 .lut_mask = 64'hCC00C000FFCCFFCC;
defparam \my_int|counter_wrapper2_inst|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N48
cyclonev_lcell_comb \my_int|FSM|Selector0~0 (
// Equation(s):
// \my_int|FSM|Selector0~0_combout  = ( !\my_int|FSM|current_state.0100~q  & ( (!\my_int|FSM|current_state.0011~q  & ((!\my_int|counter_wrapper1_inst|LessThan0~3_combout ) # ((!\my_int|FSM|current_state.0111~q  & !\my_int|FSM|current_state.0010~q )))) ) )

	.dataa(!\my_int|counter_wrapper1_inst|LessThan0~3_combout ),
	.datab(!\my_int|FSM|current_state.0111~q ),
	.datac(!\my_int|FSM|current_state.0011~q ),
	.datad(!\my_int|FSM|current_state.0010~q ),
	.datae(gnd),
	.dataf(!\my_int|FSM|current_state.0100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|Selector0~0 .extended_lut = "off";
defparam \my_int|FSM|Selector0~0 .lut_mask = 64'hE0A0E0A000000000;
defparam \my_int|FSM|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N6
cyclonev_lcell_comb \my_int|FSM|Selector0~1 (
// Equation(s):
// \my_int|FSM|Selector0~1_combout  = ( \my_int|FSM|Selector0~0_combout  & ( (\my_int|counter_wrapper2_inst|LessThan0~2_combout  & ((\my_int|FSM|current_state.0110~q ) # (\my_int|FSM|current_state.0101~q ))) ) ) # ( !\my_int|FSM|Selector0~0_combout  )

	.dataa(gnd),
	.datab(!\my_int|counter_wrapper2_inst|LessThan0~2_combout ),
	.datac(!\my_int|FSM|current_state.0101~q ),
	.datad(!\my_int|FSM|current_state.0110~q ),
	.datae(gnd),
	.dataf(!\my_int|FSM|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|Selector0~1 .extended_lut = "off";
defparam \my_int|FSM|Selector0~1 .lut_mask = 64'hFFFFFFFF03330333;
defparam \my_int|FSM|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N7
dffeas \my_int|ready_delay (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|FSM|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|ready_delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|ready_delay .is_wysiwyg = "true";
defparam \my_int|ready_delay .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N0
cyclonev_lcell_comb \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout  = SUM(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ),
	.cout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 64'h0000000000000F0F;
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N22
dffeas \my_enc|my_fsm|state_curr.TAIL (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|my_fsm|state_curr.LAST_OPERATE~q ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|my_fsm|state_curr.TAIL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|my_fsm|state_curr.TAIL .is_wysiwyg = "true";
defparam \my_enc|my_fsm|state_curr.TAIL .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N12
cyclonev_lcell_comb \my_enc|cbs_fifo_rreq~1 (
// Equation(s):
// \my_enc|cbs_fifo_rreq~1_combout  = ( !\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q  & ( (!\my_enc|my_fsm|state_curr.RECORD~q  & \my_enc|my_fsm|state_curr.INIT~q ) ) )

	.dataa(gnd),
	.datab(!\my_enc|my_fsm|state_curr.RECORD~q ),
	.datac(gnd),
	.datad(!\my_enc|my_fsm|state_curr.INIT~q ),
	.datae(gnd),
	.dataf(!\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|cbs_fifo_rreq~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|cbs_fifo_rreq~1 .extended_lut = "off";
defparam \my_enc|cbs_fifo_rreq~1 .lut_mask = 64'h00CC00CC00000000;
defparam \my_enc|cbs_fifo_rreq~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N0
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N45
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout  = ( \my_enc|cbs_fifo_rreq~1_combout  & ( !\my_cb_seg|datapath_control_unit|WideOr8~combout  ) ) # ( !\my_enc|cbs_fifo_rreq~1_combout  & ( 
// !\my_cb_seg|datapath_control_unit|WideOr8~combout  $ (((\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & !\reset~input_o ))) ) )

	.dataa(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\my_enc|cbs_fifo_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5 .lut_mask = 64'hA5F0A5F0F0F0F0F0;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N2
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N3
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N5
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N6
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h0000CCCC000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N8
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N9
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N11
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N42
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout  = ( !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & ( 
// (!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 64'h0C000C0000000000;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N12
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h0000CCCC000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N14
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N15
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N17
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N18
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h0000CCCC000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N20
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N21
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N23
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N24
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 64'h0000CCCC000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N26
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N27
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .lut_mask = 64'h0000CCCC000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N29
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N36
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout  = ( !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & ( 
// !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & ( (!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] & 
// (!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & (!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]))) ) ) )

	.dataa(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datab(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'h8000000000000000;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N48
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout  & ( (!\my_enc|cbs_fifo_rreq~0_combout  & (((!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # 
// (\my_cb_seg|datapath_control_unit|WideOr8~combout )))) # (\my_enc|cbs_fifo_rreq~0_combout  & (((!\my_cb_seg|datapath_control_unit|WideOr8~combout )) # (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ))) ) ) ) # ( 
// !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout  & ( (!\my_enc|cbs_fifo_rreq~0_combout  & 
// (((!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & !\my_cb_seg|datapath_control_unit|WideOr8~combout )))) # (\my_enc|cbs_fifo_rreq~0_combout  & 
// (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout  & ((\my_cb_seg|datapath_control_unit|WideOr8~combout )))) ) ) ) # ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout  & ( (!\my_enc|cbs_fifo_rreq~0_combout  & ((!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # 
// (\my_cb_seg|datapath_control_unit|WideOr8~combout ))) # (\my_enc|cbs_fifo_rreq~0_combout  & ((!\my_cb_seg|datapath_control_unit|WideOr8~combout ))) ) ) ) # ( !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout  & ( (!\my_enc|cbs_fifo_rreq~0_combout  & (!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & !\my_cb_seg|datapath_control_unit|WideOr8~combout 
// )) ) ) )

	.dataa(!\my_enc|cbs_fifo_rreq~0_combout ),
	.datab(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.datac(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datae(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'hA000F5AAA011F5BB;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N50
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N54
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout  = ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// ((!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\my_cb_seg|datapath_control_unit|WideOr8~combout ) # (\reset~input_o ))) # (\my_enc|cbs_fifo_rreq~1_combout ) ) ) ) # ( 
// !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\my_cb_seg|datapath_control_unit|WideOr8~combout  & 
// (((!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # (\reset~input_o )) # (\my_enc|cbs_fifo_rreq~1_combout ))) ) ) ) # ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  ) ) # ( !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( !\my_cb_seg|datapath_control_unit|WideOr8~combout  $ (((!\my_enc|cbs_fifo_rreq~1_combout  & (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q 
//  & !\reset~input_o )))) ) ) )

	.dataa(!\my_enc|cbs_fifo_rreq~1_combout ),
	.datab(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\reset~input_o ),
	.datad(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datae(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 64'hDF20FFFFDF00FFDF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N56
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N30
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout  = ( \my_cb_seg|datapath_control_unit|WideOr8~combout  & ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\my_enc|cbs_fifo_rreq~0_combout  
// & \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) ) ) ) # ( !\my_cb_seg|datapath_control_unit|WideOr8~combout  & ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// (!\my_enc|cbs_fifo_rreq~0_combout  & \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) ) ) ) # ( \my_cb_seg|datapath_control_unit|WideOr8~combout  & ( 
// !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # (\my_enc|cbs_fifo_rreq~0_combout ) ) ) ) # ( 
// !\my_cb_seg|datapath_control_unit|WideOr8~combout  & ( !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  ) ) )

	.dataa(!\my_enc|cbs_fifo_rreq~0_combout ),
	.datab(gnd),
	.datac(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(gnd),
	.datae(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 64'h0F0F5F5F0A0A0A0A;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N32
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N18
cyclonev_lcell_comb \my_enc|my_fsm|state_next.RECORD~0 (
// Equation(s):
// \my_enc|my_fsm|state_next.RECORD~0_combout  = ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( !\my_enc|my_fsm|state_curr.INIT~q  & ( (!\reset~input_o  & 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(gnd),
	.datae(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.dataf(!\my_enc|my_fsm|state_curr.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|my_fsm|state_next.RECORD~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|my_fsm|state_next.RECORD~0 .extended_lut = "off";
defparam \my_enc|my_fsm|state_next.RECORD~0 .lut_mask = 64'h00000A0A00000000;
defparam \my_enc|my_fsm|state_next.RECORD~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N20
dffeas \my_enc|my_fsm|state_curr.RECORD (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|my_fsm|state_next.RECORD~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|my_fsm|state_curr.RECORD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|my_fsm|state_curr.RECORD .is_wysiwyg = "true";
defparam \my_enc|my_fsm|state_curr.RECORD .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N36
cyclonev_lcell_comb \my_enc|cbs_fifo_rreq~0 (
// Equation(s):
// \my_enc|cbs_fifo_rreq~0_combout  = ( \my_enc|del|my_fifo_fsm|state_curr.COUNTING~q  & ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( !\reset~input_o  ) ) ) # ( !\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q  & ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( (!\reset~input_o  & ((!\my_enc|my_fsm|state_curr.INIT~q ) # (\my_enc|my_fsm|state_curr.RECORD~q ))) ) ) )

	.dataa(gnd),
	.datab(!\my_enc|my_fsm|state_curr.INIT~q ),
	.datac(!\reset~input_o ),
	.datad(!\my_enc|my_fsm|state_curr.RECORD~q ),
	.datae(!\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|cbs_fifo_rreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|cbs_fifo_rreq~0 .extended_lut = "off";
defparam \my_enc|cbs_fifo_rreq~0 .lut_mask = 64'h00000000C0F0F0F0;
defparam \my_enc|cbs_fifo_rreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N30
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N31
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N33
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N34
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N36
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N38
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N39
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N40
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N42
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N44
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N45
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N46
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N48
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N50
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N51
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N52
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N54
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N55
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N57
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N58
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N42
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = ( !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N44
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|cbs_fifo_rreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N5
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N3
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \my_enc|cbs_fifo_rreq~1_combout  & ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0] ) ) # ( 
// !\my_enc|cbs_fifo_rreq~1_combout  & ( (!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0])))) # 
// (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((!\reset~input_o  & (!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )) # (\reset~input_o  & 
// ((\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]))))) ) )

	.dataa(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\reset~input_o ),
	.datac(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datae(gnd),
	.dataf(!\my_enc|cbs_fifo_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h40FB40FB00FF00FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N20
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N30
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N0
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout  = ( \my_enc|del|my_fifo_fsm|state_curr.COUNTING~q  & ( \my_enc|my_fsm|state_curr.INIT~q  & ( (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (!\reset~input_o  & !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )) ) ) ) # ( !\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q  & ( \my_enc|my_fsm|state_curr.INIT~q  & ( 
// (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\my_enc|my_fsm|state_curr.RECORD~q  & (!\reset~input_o  & !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ))) ) ) ) # ( 
// \my_enc|del|my_fifo_fsm|state_curr.COUNTING~q  & ( !\my_enc|my_fsm|state_curr.INIT~q  & ( (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (!\reset~input_o  & 
// !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )) ) ) ) # ( !\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q  & ( !\my_enc|my_fsm|state_curr.INIT~q  & ( 
// (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (!\reset~input_o  & !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )) ) ) )

	.dataa(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\my_enc|my_fsm|state_curr.RECORD~q ),
	.datac(!\reset~input_o ),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(!\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.dataf(!\my_enc|my_fsm|state_curr.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 64'h5000500010005000;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N31
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N18
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( 
// ((\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (!\reset~input_o  & !\my_enc|cbs_fifo_rreq~1_combout ))) # (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]) ) ) # ( 
// !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1] & 
// ((!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((\my_enc|cbs_fifo_rreq~1_combout ) # (\reset~input_o )))) ) )

	.dataa(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\reset~input_o ),
	.datac(!\my_enc|cbs_fifo_rreq~1_combout ),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datae(gnd),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h00BF00BF40FF40FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N23
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N33
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N34
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N21
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( 
// ((\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (!\reset~input_o  & !\my_enc|cbs_fifo_rreq~1_combout ))) # (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]) ) ) # ( 
// !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2] & 
// ((!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((\my_enc|cbs_fifo_rreq~1_combout ) # (\reset~input_o )))) ) )

	.dataa(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\reset~input_o ),
	.datac(!\my_enc|cbs_fifo_rreq~1_combout ),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datae(gnd),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h00BF00BF40FF40FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N36
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N38
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N26
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N24
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \my_enc|cbs_fifo_rreq~1_combout  & ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3] ) ) # ( 
// !\my_enc|cbs_fifo_rreq~1_combout  & ( (!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3])))) # 
// (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((!\reset~input_o  & (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # (\reset~input_o  & 
// ((\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]))))) ) )

	.dataa(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\reset~input_o ),
	.datac(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datae(gnd),
	.dataf(!\my_enc|cbs_fifo_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h04BF04BF00FF00FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N29
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N39
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N40
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N27
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// ((\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (!\reset~input_o  & !\my_enc|cbs_fifo_rreq~1_combout ))) # (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4]) ) ) # ( 
// !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4] & 
// ((!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((\my_enc|cbs_fifo_rreq~1_combout ) # (\reset~input_o )))) ) )

	.dataa(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\reset~input_o ),
	.datac(!\my_enc|cbs_fifo_rreq~1_combout ),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datae(gnd),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h00BF00BF40FF40FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N8
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N42
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N44
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N6
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( ((!\my_enc|cbs_fifo_rreq~1_combout  & (!\reset~input_o  & 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ))) # (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [5]) ) ) # ( 
// !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [5] & 
// (((!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # (\reset~input_o )) # (\my_enc|cbs_fifo_rreq~1_combout ))) ) )

	.dataa(!\my_enc|cbs_fifo_rreq~1_combout ),
	.datab(!\reset~input_o ),
	.datac(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datae(gnd),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h00F700F708FF08FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N45
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N47
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N11
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N9
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( (!\my_enc|cbs_fifo_rreq~1_combout  & ((!\reset~input_o  & 
// (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5])) # (\reset~input_o  & ((\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [6]))))) # (\my_enc|cbs_fifo_rreq~1_combout  & 
// (((\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [6])))) ) ) # ( !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa 
// [6] ) )

	.dataa(!\my_enc|cbs_fifo_rreq~1_combout ),
	.datab(!\reset~input_o ),
	.datac(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datae(gnd),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h00FF00FF087F087F;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N48
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N50
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N2
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N0
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = ( \my_enc|cbs_fifo_rreq~1_combout  & ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [7] ) ) # ( 
// !\my_enc|cbs_fifo_rreq~1_combout  & ( (!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [7])))) # 
// (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((!\reset~input_o  & (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6])) # (\reset~input_o  & 
// ((\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [7]))))) ) )

	.dataa(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\reset~input_o ),
	.datac(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datae(gnd),
	.dataf(!\my_enc|cbs_fifo_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 64'h04BF04BF00FF00FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N17
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N51
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N53
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N15
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] & ( 
// ((\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (!\reset~input_o  & !\my_enc|cbs_fifo_rreq~1_combout ))) # (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [8]) ) ) # ( 
// !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] & ( (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [8] & 
// ((!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((\my_enc|cbs_fifo_rreq~1_combout ) # (\reset~input_o )))) ) )

	.dataa(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\reset~input_o ),
	.datac(!\my_enc|cbs_fifo_rreq~1_combout ),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datae(gnd),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 64'h00BF00BF40FF40FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N54
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N56
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N14
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[9] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N12
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout  = ( \my_enc|cbs_fifo_rreq~1_combout  & ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [9] ) ) # ( 
// !\my_enc|cbs_fifo_rreq~1_combout  & ( (!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [9])))) # 
// (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((!\reset~input_o  & (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8])) # (\reset~input_o  & 
// ((\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [9]))))) ) )

	.dataa(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\reset~input_o ),
	.datac(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.datae(gnd),
	.dataf(!\my_enc|cbs_fifo_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .lut_mask = 64'h04BF04BF00FF00FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.ena1(\my_enc|cbs_fifo_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~1_combout ,\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~1_combout ,\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~1_combout ,
\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~1_combout ,\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~1_combout ,\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~1_combout ,
\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~1_combout ,\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~1_combout ,\my_cb_seg|datapath_control_unit|block_size~0_combout ,
\my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q }),
	.portaaddr({\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,
\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,
\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "cb_seg:my_cb_seg|fifo_10bits:enc_fifo_inst|scfifo:scfifo_component|scfifo_3o91:auto_generated|a_dpfifo_au91:dpfifo|altsyncram_fpn1:FIFOram|ALTSYNCRAM";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 10;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 10;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 1023;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 10;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 10;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 10;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 1023;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 10;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N27
cyclonev_lcell_comb \my_enc|my_fsm|Selector0~0 (
// Equation(s):
// \my_enc|my_fsm|Selector0~0_combout  = ( \my_enc|my_fsm|state_curr.INIT~q  & ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( !\my_enc|my_fsm|state_curr.TAIL~q  ) ) ) # ( !\my_enc|my_fsm|state_curr.INIT~q  & ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( (!\my_enc|my_fsm|state_curr.TAIL~q  & \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]) ) ) ) # ( \my_enc|my_fsm|state_curr.INIT~q  & ( 
// !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( !\my_enc|my_fsm|state_curr.TAIL~q  ) ) )

	.dataa(!\my_enc|my_fsm|state_curr.TAIL~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datae(!\my_enc|my_fsm|state_curr.INIT~q ),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|my_fsm|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|my_fsm|Selector0~0 .extended_lut = "off";
defparam \my_enc|my_fsm|Selector0~0 .lut_mask = 64'h0000AAAA00AAAAAA;
defparam \my_enc|my_fsm|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N28
dffeas \my_enc|my_fsm|state_curr.INIT (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|my_fsm|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|my_fsm|state_curr.INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|my_fsm|state_curr.INIT .is_wysiwyg = "true";
defparam \my_enc|my_fsm|state_curr.INIT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N27
cyclonev_lcell_comb \my_enc|del|my_fifo_fsm|state_curr.INIT~0 (
// Equation(s):
// \my_enc|del|my_fifo_fsm|state_curr.INIT~0_combout  = ((\my_enc|my_fsm|state_curr.INIT~q  & !\my_enc|my_fsm|state_curr.TAIL~q )) # (\my_enc|del|my_fifo_fsm|state_curr.INIT~q )

	.dataa(!\my_enc|my_fsm|state_curr.INIT~q ),
	.datab(gnd),
	.datac(!\my_enc|my_fsm|state_curr.TAIL~q ),
	.datad(!\my_enc|del|my_fifo_fsm|state_curr.INIT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|my_fifo_fsm|state_curr.INIT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|my_fifo_fsm|state_curr.INIT~0 .extended_lut = "off";
defparam \my_enc|del|my_fifo_fsm|state_curr.INIT~0 .lut_mask = 64'h50FF50FF50FF50FF;
defparam \my_enc|del|my_fifo_fsm|state_curr.INIT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N29
dffeas \my_enc|del|my_fifo_fsm|state_curr.INIT (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|my_fifo_fsm|state_curr.INIT~0_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|my_fifo_fsm|state_curr.INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|my_fifo_fsm|state_curr.INIT .is_wysiwyg = "true";
defparam \my_enc|del|my_fifo_fsm|state_curr.INIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N0
cyclonev_lcell_comb \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout  = SUM(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ),
	.cout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 64'h0000000000000F0F;
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N2
dffeas \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N3
cyclonev_lcell_comb \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout  = SUM(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  ))
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  ))

	.dataa(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ),
	.cout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF00005555;
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N5
dffeas \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N6
cyclonev_lcell_comb \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout  = SUM(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  ))
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  = CARRY(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.cout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N7
dffeas \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N9
cyclonev_lcell_comb \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3 (
// Equation(s):
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout  = SUM(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  ))
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  = CARRY(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.cout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N11
dffeas \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N12
cyclonev_lcell_comb \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4 (
// Equation(s):
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout  = SUM(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  ))
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  = CARRY(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ),
	.cout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000FFFF00003333;
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N14
dffeas \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N15
cyclonev_lcell_comb \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5 (
// Equation(s):
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout  = SUM(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  ))
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  = CARRY(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ),
	.cout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N17
dffeas \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N18
cyclonev_lcell_comb \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6 (
// Equation(s):
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout  = SUM(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  ))
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  = CARRY(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ),
	.cout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .extended_lut = "off";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N20
dffeas \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N21
cyclonev_lcell_comb \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7 (
// Equation(s):
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout  = SUM(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  ))
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  = CARRY(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  ))

	.dataa(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ),
	.cout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .extended_lut = "off";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .lut_mask = 64'h0000FFFF00005555;
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N23
dffeas \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N9
cyclonev_lcell_comb \my_enc|block_size~0 (
// Equation(s):
// \my_enc|block_size~0_combout  = ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( (!\my_enc|my_fsm|state_curr.RECORD~q  & (((\my_enc|block_size~q )))) # (\my_enc|my_fsm|state_curr.RECORD~q  & 
// (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (!\reset~input_o ))) ) ) # ( !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( (!\my_enc|my_fsm|state_curr.RECORD~q  & \my_enc|block_size~q 
// ) ) )

	.dataa(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\my_enc|my_fsm|state_curr.RECORD~q ),
	.datac(!\reset~input_o ),
	.datad(!\my_enc|block_size~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|block_size~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|block_size~0 .extended_lut = "off";
defparam \my_enc|block_size~0 .lut_mask = 64'h00CC00CC10DC10DC;
defparam \my_enc|block_size~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N11
dffeas \my_enc|block_size (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|block_size~0_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|block_size~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|block_size .is_wysiwyg = "true";
defparam \my_enc|block_size .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N24
cyclonev_lcell_comb \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8 (
// Equation(s):
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout  = SUM(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  ))
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  = CARRY(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ),
	.cout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .extended_lut = "off";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N26
dffeas \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N27
cyclonev_lcell_comb \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9 (
// Equation(s):
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout  = SUM(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  ))
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  = CARRY(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  ))

	.dataa(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ),
	.cout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .extended_lut = "off";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .lut_mask = 64'h0000FFFF00005555;
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N29
dffeas \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N48
cyclonev_lcell_comb \my_enc|del|we_counter|switch~1 (
// Equation(s):
// \my_enc|del|we_counter|switch~1_combout  = ( !\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] & ( (!\my_enc|block_size~q  & (!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & 
// !\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [9])) ) )

	.dataa(gnd),
	.datab(!\my_enc|block_size~q ),
	.datac(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datad(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|we_counter|switch~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|switch~1 .extended_lut = "off";
defparam \my_enc|del|we_counter|switch~1 .lut_mask = 64'hC000C00000000000;
defparam \my_enc|del|we_counter|switch~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N45
cyclonev_lcell_comb \my_enc|del|we_counter|switch~0 (
// Equation(s):
// \my_enc|del|we_counter|switch~0_combout  = ( \my_enc|block_size~q  & ( (\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & (\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] & 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [9])) ) )

	.dataa(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datab(gnd),
	.datac(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datad(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(!\my_enc|block_size~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|we_counter|switch~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|switch~0 .extended_lut = "off";
defparam \my_enc|del|we_counter|switch~0 .lut_mask = 64'h0000000000050005;
defparam \my_enc|del|we_counter|switch~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N54
cyclonev_lcell_comb \my_enc|del|we_counter|switch~2 (
// Equation(s):
// \my_enc|del|we_counter|switch~2_combout  = ( \my_enc|del|we_counter|switch~0_combout  & ( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & ( 
// (\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]) ) ) ) # ( \my_enc|del|we_counter|switch~0_combout  & ( 
// !\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & ( (!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & 
// (!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & \my_enc|del|we_counter|switch~1_combout )) ) ) ) # ( !\my_enc|del|we_counter|switch~0_combout  & ( 
// !\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & ( (!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & 
// (!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & \my_enc|del|we_counter|switch~1_combout )) ) ) )

	.dataa(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datab(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datac(!\my_enc|del|we_counter|switch~1_combout ),
	.datad(gnd),
	.datae(!\my_enc|del|we_counter|switch~0_combout ),
	.dataf(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|we_counter|switch~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|switch~2 .extended_lut = "off";
defparam \my_enc|del|we_counter|switch~2 .lut_mask = 64'h0808080800001111;
defparam \my_enc|del|we_counter|switch~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N30
cyclonev_lcell_comb \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10 (
// Equation(s):
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout  = SUM(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  ))
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT  = CARRY(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout ),
	.cout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .extended_lut = "off";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .lut_mask = 64'h0000FFFF00003333;
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N32
dffeas \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N33
cyclonev_lcell_comb \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11 (
// Equation(s):
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout  = SUM(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [11] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT  ))
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT  = CARRY(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [11] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT  ))

	.dataa(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout ),
	.cout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11 .extended_lut = "off";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11 .lut_mask = 64'h0000FFFF00005555;
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N35
dffeas \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N36
cyclonev_lcell_comb \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12 (
// Equation(s):
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout  = SUM(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [12] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12 .extended_lut = "off";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N38
dffeas \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N42
cyclonev_lcell_comb \my_enc|del|we_counter|switch~3 (
// Equation(s):
// \my_enc|del|we_counter|switch~3_combout  = ( !\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [11] & ( (!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] & 
// (!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & !\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [12])) ) )

	.dataa(gnd),
	.datab(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.datac(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datad(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [12]),
	.datae(gnd),
	.dataf(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|we_counter|switch~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|switch~3 .extended_lut = "off";
defparam \my_enc|del|we_counter|switch~3 .lut_mask = 64'hC000C00000000000;
defparam \my_enc|del|we_counter|switch~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N51
cyclonev_lcell_comb \my_enc|del|we_counter|switch~4 (
// Equation(s):
// \my_enc|del|we_counter|switch~4_combout  = ( \my_enc|del|we_counter|switch~3_combout  & ( (\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & 
// (\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & (\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & \my_enc|del|we_counter|switch~2_combout ))) ) )

	.dataa(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datab(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datac(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datad(!\my_enc|del|we_counter|switch~2_combout ),
	.datae(gnd),
	.dataf(!\my_enc|del|we_counter|switch~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|we_counter|switch~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|switch~4 .extended_lut = "off";
defparam \my_enc|del|we_counter|switch~4 .lut_mask = 64'h0000000000010001;
defparam \my_enc|del|we_counter|switch~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N24
cyclonev_lcell_comb \my_enc|del|my_fifo_fsm|Selector0~0 (
// Equation(s):
// \my_enc|del|my_fifo_fsm|Selector0~0_combout  = ( \my_enc|del|we_counter|switch~4_combout  & ( (\my_enc|my_fsm|state_curr.INIT~q  & (!\my_enc|my_fsm|state_curr.TAIL~q  & !\my_enc|del|my_fifo_fsm|state_curr.INIT~q )) ) ) # ( 
// !\my_enc|del|we_counter|switch~4_combout  & ( ((\my_enc|my_fsm|state_curr.INIT~q  & (!\my_enc|my_fsm|state_curr.TAIL~q  & !\my_enc|del|my_fifo_fsm|state_curr.INIT~q ))) # (\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ) ) )

	.dataa(!\my_enc|my_fsm|state_curr.INIT~q ),
	.datab(!\my_enc|my_fsm|state_curr.TAIL~q ),
	.datac(!\my_enc|del|my_fifo_fsm|state_curr.INIT~q ),
	.datad(!\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.datae(gnd),
	.dataf(!\my_enc|del|we_counter|switch~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|my_fifo_fsm|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|my_fifo_fsm|Selector0~0 .extended_lut = "off";
defparam \my_enc|del|my_fifo_fsm|Selector0~0 .lut_mask = 64'h40FF40FF40404040;
defparam \my_enc|del|my_fifo_fsm|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N26
dffeas \my_enc|del|my_fifo_fsm|state_curr.COUNTING (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|my_fifo_fsm|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|my_fifo_fsm|state_curr.COUNTING .is_wysiwyg = "true";
defparam \my_enc|del|my_fifo_fsm|state_curr.COUNTING .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N18
cyclonev_lcell_comb \my_enc|reset_or_cbs_ready (
// Equation(s):
// \my_enc|reset_or_cbs_ready~combout  = ( \my_enc|my_fsm|state_curr.INIT~q  & ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( ((\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\my_enc|my_fsm|state_curr.RECORD~q ) # (\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q )))) # (\reset~input_o ) ) ) ) # ( !\my_enc|my_fsm|state_curr.INIT~q  & ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( 
// (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # (\reset~input_o ) ) ) ) # ( \my_enc|my_fsm|state_curr.INIT~q  & ( !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( \reset~input_o  ) ) ) # 
// ( !\my_enc|my_fsm|state_curr.INIT~q  & ( !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( \reset~input_o  ) ) )

	.dataa(!\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.datab(!\reset~input_o ),
	.datac(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\my_enc|my_fsm|state_curr.RECORD~q ),
	.datae(!\my_enc|my_fsm|state_curr.INIT~q ),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|reset_or_cbs_ready~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|reset_or_cbs_ready .extended_lut = "off";
defparam \my_enc|reset_or_cbs_ready .lut_mask = 64'h333333333F3F373F;
defparam \my_enc|reset_or_cbs_ready .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N45
cyclonev_lcell_comb \my_enc|my_fsm|counter_en (
// Equation(s):
// \my_enc|my_fsm|counter_en~combout  = ( \my_enc|my_fsm|state_curr.LAST_OPERATE~q  ) # ( !\my_enc|my_fsm|state_curr.LAST_OPERATE~q  & ( \my_enc|my_fsm|state_curr.OPERATE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|my_fsm|state_curr.OPERATE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|my_fsm|state_curr.LAST_OPERATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|my_fsm|counter_en~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|my_fsm|counter_en .extended_lut = "off";
defparam \my_enc|my_fsm|counter_en .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \my_enc|my_fsm|counter_en .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N2
dffeas \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|counter_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N3
cyclonev_lcell_comb \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout  = SUM(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  ))
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  ))

	.dataa(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ),
	.cout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF00005555;
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N5
dffeas \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|counter_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N6
cyclonev_lcell_comb \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout  = SUM(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  ))
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  = CARRY(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.cout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF00003333;
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N8
dffeas \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|counter_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N9
cyclonev_lcell_comb \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3 (
// Equation(s):
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout  = SUM(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  ))
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  = CARRY(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.cout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N11
dffeas \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|counter_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N12
cyclonev_lcell_comb \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4 (
// Equation(s):
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout  = SUM(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  ))
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  = CARRY(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ),
	.cout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000FFFF00003333;
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N14
dffeas \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|counter_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N15
cyclonev_lcell_comb \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5 (
// Equation(s):
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout  = SUM(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  ))
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  = CARRY(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ),
	.cout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N17
dffeas \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|counter_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N18
cyclonev_lcell_comb \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6 (
// Equation(s):
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout  = SUM(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  ))
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  = CARRY(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ),
	.cout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .extended_lut = "off";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .lut_mask = 64'h0000FFFF00003333;
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N19
dffeas \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|counter_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N21
cyclonev_lcell_comb \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7 (
// Equation(s):
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout  = SUM(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  ))
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  = CARRY(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  ))

	.dataa(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ),
	.cout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .extended_lut = "off";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .lut_mask = 64'h0000FFFF00005555;
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N23
dffeas \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|counter_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N24
cyclonev_lcell_comb \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8 (
// Equation(s):
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout  = SUM(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  ))
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  = CARRY(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ),
	.cout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .extended_lut = "off";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .lut_mask = 64'h0000FFFF00003333;
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N25
dffeas \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|counter_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N27
cyclonev_lcell_comb \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9 (
// Equation(s):
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout  = SUM(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  ))
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  = CARRY(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  ))

	.dataa(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ),
	.cout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .extended_lut = "off";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .lut_mask = 64'h0000FFFF00005555;
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N29
dffeas \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|counter_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N30
cyclonev_lcell_comb \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10 (
// Equation(s):
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout  = SUM(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  ))
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT  = CARRY(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout ),
	.cout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .extended_lut = "off";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .lut_mask = 64'h0000FFFF00003333;
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N32
dffeas \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|counter_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N33
cyclonev_lcell_comb \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11 (
// Equation(s):
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout  = SUM(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [11] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT  ))
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT  = CARRY(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [11] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT  ))

	.dataa(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout ),
	.cout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11 .extended_lut = "off";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11 .lut_mask = 64'h0000FFFF00005555;
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N35
dffeas \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|counter_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N36
cyclonev_lcell_comb \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12 (
// Equation(s):
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout  = SUM(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [12] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12 .extended_lut = "off";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N38
dffeas \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|counter_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N27
cyclonev_lcell_comb \my_enc|counter|switch~3 (
// Equation(s):
// \my_enc|counter|switch~3_combout  = ( !\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [11] & ( (!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] & 
// (!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & !\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [12])) ) )

	.dataa(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.datab(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datac(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|counter|switch~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|switch~3 .extended_lut = "off";
defparam \my_enc|counter|switch~3 .lut_mask = 64'h8080808000000000;
defparam \my_enc|counter|switch~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N54
cyclonev_lcell_comb \my_enc|counter|switch~0 (
// Equation(s):
// \my_enc|counter|switch~0_combout  = ( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] & ( (\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] & 
// (\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & \my_enc|block_size~q )) ) )

	.dataa(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datab(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datac(!\my_enc|block_size~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|counter|switch~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|switch~0 .extended_lut = "off";
defparam \my_enc|counter|switch~0 .lut_mask = 64'h0000000001010101;
defparam \my_enc|counter|switch~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N10
dffeas \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|counter_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N57
cyclonev_lcell_comb \my_enc|counter|switch~1 (
// Equation(s):
// \my_enc|counter|switch~1_combout  = (!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] & (!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & 
// (!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] & !\my_enc|block_size~q )))

	.dataa(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datab(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datac(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datad(!\my_enc|block_size~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|counter|switch~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|switch~1 .extended_lut = "off";
defparam \my_enc|counter|switch~1 .lut_mask = 64'h8000800080008000;
defparam \my_enc|counter|switch~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N48
cyclonev_lcell_comb \my_enc|counter|switch~2 (
// Equation(s):
// \my_enc|counter|switch~2_combout  = ( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & ( (\my_enc|counter|switch~0_combout  & (\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [3])) ) ) # ( !\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & ( (!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & 
// (!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & \my_enc|counter|switch~1_combout )) ) )

	.dataa(!\my_enc|counter|switch~0_combout ),
	.datab(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datac(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datad(!\my_enc|counter|switch~1_combout ),
	.datae(gnd),
	.dataf(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|counter|switch~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|switch~2 .extended_lut = "off";
defparam \my_enc|counter|switch~2 .lut_mask = 64'h00C000C001010101;
defparam \my_enc|counter|switch~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N42
cyclonev_lcell_comb \my_enc|counter|switch~4 (
// Equation(s):
// \my_enc|counter|switch~4_combout  = ( \my_enc|counter|switch~2_combout  & ( (\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & (\my_enc|counter|switch~3_combout  & 
// (\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]))) ) )

	.dataa(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datab(!\my_enc|counter|switch~3_combout ),
	.datac(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datad(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\my_enc|counter|switch~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|counter|switch~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|switch~4 .extended_lut = "off";
defparam \my_enc|counter|switch~4 .lut_mask = 64'h0000000000010001;
defparam \my_enc|counter|switch~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N15
cyclonev_lcell_comb \my_enc|my_fsm|Selector1~0 (
// Equation(s):
// \my_enc|my_fsm|Selector1~0_combout  = ( \my_enc|my_fsm|state_curr.RECORD~q  ) # ( !\my_enc|my_fsm|state_curr.RECORD~q  & ( (!\my_int|ready_delay~q  & \my_enc|my_fsm|state_curr.WAIT_INT~q ) ) )

	.dataa(!\my_int|ready_delay~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_enc|my_fsm|state_curr.WAIT_INT~q ),
	.datae(gnd),
	.dataf(!\my_enc|my_fsm|state_curr.RECORD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|my_fsm|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|my_fsm|Selector1~0 .extended_lut = "off";
defparam \my_enc|my_fsm|Selector1~0 .lut_mask = 64'h00AA00AAFFFFFFFF;
defparam \my_enc|my_fsm|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N16
dffeas \my_enc|my_fsm|state_curr.WAIT_INT (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|my_fsm|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|my_fsm|state_curr.WAIT_INT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|my_fsm|state_curr.WAIT_INT .is_wysiwyg = "true";
defparam \my_enc|my_fsm|state_curr.WAIT_INT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N12
cyclonev_lcell_comb \my_enc|my_fsm|Selector2~0 (
// Equation(s):
// \my_enc|my_fsm|Selector2~0_combout  = ( \my_enc|my_fsm|state_curr.WAIT_INT~q  & ( ((!\my_enc|counter|switch~4_combout  & \my_enc|my_fsm|state_curr.OPERATE~q )) # (\my_int|ready_delay~q ) ) ) # ( !\my_enc|my_fsm|state_curr.WAIT_INT~q  & ( 
// (!\my_enc|counter|switch~4_combout  & \my_enc|my_fsm|state_curr.OPERATE~q ) ) )

	.dataa(!\my_int|ready_delay~q ),
	.datab(gnd),
	.datac(!\my_enc|counter|switch~4_combout ),
	.datad(!\my_enc|my_fsm|state_curr.OPERATE~q ),
	.datae(gnd),
	.dataf(!\my_enc|my_fsm|state_curr.WAIT_INT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|my_fsm|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|my_fsm|Selector2~0 .extended_lut = "off";
defparam \my_enc|my_fsm|Selector2~0 .lut_mask = 64'h00F000F055F555F5;
defparam \my_enc|my_fsm|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N13
dffeas \my_enc|my_fsm|state_curr.OPERATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|my_fsm|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|my_fsm|state_curr.OPERATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|my_fsm|state_curr.OPERATE .is_wysiwyg = "true";
defparam \my_enc|my_fsm|state_curr.OPERATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N51
cyclonev_lcell_comb \my_enc|my_fsm|state_next.LAST_OPERATE~0 (
// Equation(s):
// \my_enc|my_fsm|state_next.LAST_OPERATE~0_combout  = ( \my_enc|counter|switch~4_combout  & ( \my_enc|my_fsm|state_curr.OPERATE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|my_fsm|state_curr.OPERATE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|counter|switch~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|my_fsm|state_next.LAST_OPERATE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|my_fsm|state_next.LAST_OPERATE~0 .extended_lut = "off";
defparam \my_enc|my_fsm|state_next.LAST_OPERATE~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \my_enc|my_fsm|state_next.LAST_OPERATE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N53
dffeas \my_enc|my_fsm|state_curr.LAST_OPERATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|my_fsm|state_next.LAST_OPERATE~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|my_fsm|state_curr.LAST_OPERATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|my_fsm|state_curr.LAST_OPERATE .is_wysiwyg = "true";
defparam \my_enc|my_fsm|state_curr.LAST_OPERATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N3
cyclonev_lcell_comb \my_enc|my_fsm|enc_en (
// Equation(s):
// \my_enc|my_fsm|enc_en~combout  = ( \my_enc|my_fsm|state_curr.OPERATE~q  ) # ( !\my_enc|my_fsm|state_curr.OPERATE~q  & ( (\my_enc|my_fsm|state_curr.TAIL~q ) # (\my_enc|my_fsm|state_curr.LAST_OPERATE~q ) ) )

	.dataa(!\my_enc|my_fsm|state_curr.LAST_OPERATE~q ),
	.datab(gnd),
	.datac(!\my_enc|my_fsm|state_curr.TAIL~q ),
	.datad(gnd),
	.datae(!\my_enc|my_fsm|state_curr.OPERATE~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|my_fsm|enc_en~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|my_fsm|enc_en .extended_lut = "off";
defparam \my_enc|my_fsm|enc_en .lut_mask = 64'h5F5FFFFF5F5FFFFF;
defparam \my_enc|my_fsm|enc_en .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N6
cyclonev_lcell_comb \my_enc|zk_reg[7]_OTERM73~feeder (
// Equation(s):
// \my_enc|zk_reg[7]_OTERM73~feeder_combout  = ( \my_enc|my_fsm|enc_en~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|my_fsm|enc_en~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|zk_reg[7]_OTERM73~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|zk_reg[7]_OTERM73~feeder .extended_lut = "off";
defparam \my_enc|zk_reg[7]_OTERM73~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_enc|zk_reg[7]_OTERM73~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N54
cyclonev_lcell_comb \my_enc|always1~0 (
// Equation(s):
// \my_enc|always1~0_combout  = ( \my_enc|del|my_fifo_fsm|state_curr.COUNTING~q  & ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( ((!\my_enc|my_fsm|state_curr.INIT~q ) # (\reset~input_o )) # 
// (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]) ) ) ) # ( !\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q  & ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( 
// (!\my_enc|my_fsm|state_curr.INIT~q ) # (((\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & \my_enc|my_fsm|state_curr.RECORD~q )) # (\reset~input_o )) ) ) ) # ( \my_enc|del|my_fifo_fsm|state_curr.COUNTING~q  & ( 
// !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( (!\my_enc|my_fsm|state_curr.INIT~q ) # (\reset~input_o ) ) ) ) # ( !\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q  & ( 
// !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( (!\my_enc|my_fsm|state_curr.INIT~q ) # (\reset~input_o ) ) ) )

	.dataa(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datab(!\my_enc|my_fsm|state_curr.INIT~q ),
	.datac(!\reset~input_o ),
	.datad(!\my_enc|my_fsm|state_curr.RECORD~q ),
	.datae(!\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|always1~0 .extended_lut = "off";
defparam \my_enc|always1~0 .lut_mask = 64'hCFCFCFCFCFDFDFDF;
defparam \my_enc|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N7
dffeas \my_enc|zk_reg[7]_NEW_REG72 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|zk_reg[7]_OTERM73~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_reg[7]_OTERM73 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_reg[7]_NEW_REG72 .is_wysiwyg = "true";
defparam \my_enc|zk_reg[7]_NEW_REG72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N30
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 64'h0000000000000F0F;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N51
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~sumout  = SUM(( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  = CARRY(( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .lut_mask = 64'h0000F0F00000FF00;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N54
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] ) + ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] ) + ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  ))

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .lut_mask = 64'h00000F0F00005555;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N23
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~sumout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N57
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~sumout  = SUM(( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9] ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .lut_mask = 64'h0000F0F00000FF00;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N18
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9]~feeder (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9]~feeder_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9]~feeder .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N19
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N6
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9] & ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q  & ( (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] & (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] & 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]))) ) ) )

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datae(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 64'h8000000000000000;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N3
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( 
// (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) ) )

	.dataa(gnd),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 64'h00000000C000C000;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N42
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  & ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  ) ) # ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  & ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  ) ) # ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  & ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & ( ((\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// ((!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # (!\my_enc|my_fsm|state_curr.OPERATE~q )))) # (\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ) ) ) ) # ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  & ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & ( 
// (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ) # (\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ) ) ) )

	.dataa(!\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(!\my_enc|my_fsm|state_curr.OPERATE~q ),
	.datae(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 64'h5F5F5F5DFFFFFFFF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N20
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N51
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout  = ( \my_enc|del|my_fifo_fsm|state_curr.COUNTING~q  & ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  $ 
// (((\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \my_enc|my_fsm|state_curr.OPERATE~q ))) ) ) # ( !\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q  & ( 
// (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \my_enc|my_fsm|state_curr.OPERATE~q ) ) )

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(!\my_enc|my_fsm|state_curr.OPERATE~q ),
	.datae(gnd),
	.dataf(!\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 64'h000F000FAAA5AAA5;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N41
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N33
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout  = SUM(( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY(( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 64'h0000AAAA0000FF00;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N29
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N36
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout  = SUM(( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY(( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 64'h0000CCCC0000FF00;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N11
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N39
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout  = SUM(( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY(( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 64'h0000F0F00000FF00;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N38
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N42
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout  = SUM(( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY(( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 64'h0000F0F00000FF00;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N35
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N45
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout  = SUM(( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q  ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  = CARRY(( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q  ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q ),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 64'h0000F0F00000FF00;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N17
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N48
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~sumout  = SUM(( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  = CARRY(( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datac(gnd),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .lut_mask = 64'h0000CCCC0000FF00;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N12
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6]~feeder (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6]~feeder_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6]~feeder .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N14
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N32
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~sumout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N24
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & ( (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] & 
// (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] & \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9])) ) ) )

	.dataa(gnd),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datae(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 64'h0000000000000003;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N16
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N0
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ( 
// (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]))) ) )

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 64'h0000000000010001;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N0
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  & ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & ( !\my_enc|my_fsm|state_curr.OPERATE~q  ) ) ) # ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  & ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & ( !\my_enc|my_fsm|state_curr.OPERATE~q  ) ) ) # ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  & ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & ( (\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q  & (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  & 
// (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & !\my_enc|my_fsm|state_curr.OPERATE~q ))) ) ) )

	.dataa(!\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(!\my_enc|my_fsm|state_curr.OPERATE~q ),
	.datae(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 64'h00000100FF00FF00;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N50
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N48
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = ( \my_enc|del|my_fifo_fsm|state_curr.COUNTING~q  & ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datae(gnd),
	.dataf(!\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 64'h00000000FF00FF00;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N6
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = ( \my_enc|my_fsm|state_curr.OPERATE~q  & ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|my_fsm|state_curr.OPERATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 64'h000000000F0F0F0F;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N30
cyclonev_lcell_comb \my_enc|cbs_din_guarded[0]~0 (
// Equation(s):
// \my_enc|cbs_din_guarded[0]~0_combout  = ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( (!\reset~input_o  & 
// ((!\my_enc|my_fsm|state_curr.INIT~q ) # ((\my_enc|my_fsm|state_curr.RECORD~q ) # (\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q )))) ) ) )

	.dataa(!\my_enc|my_fsm|state_curr.INIT~q ),
	.datab(!\reset~input_o ),
	.datac(!\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.datad(!\my_enc|my_fsm|state_curr.RECORD~q ),
	.datae(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|cbs_din_guarded[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|cbs_din_guarded[0]~0 .extended_lut = "off";
defparam \my_enc|cbs_din_guarded[0]~0 .lut_mask = 64'h0000000000008CCC;
defparam \my_enc|cbs_din_guarded[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N30
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h0000000000000F0F;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N3
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]~feeder (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]~feeder_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]~feeder .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N5
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N33
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N6
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~feeder (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~feeder_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~feeder .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N8
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N2
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N36
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N1
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N39
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N15
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~feeder (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~feeder_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~feeder .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N16
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N42
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N9
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]~feeder (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]~feeder_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]~feeder .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N10
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N45
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N19
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N48
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N21
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~feeder (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~feeder_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~feeder .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N23
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N51
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 64'h0000FFFF00005555;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N27
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~feeder (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~feeder_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~feeder .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N29
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N54
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N26
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N57
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N14
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N0
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 64'h0000000000003333;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N47
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N3
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N49
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N6
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 64'h0000FFFF00003333;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N30
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]~feeder (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]~feeder_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]~feeder .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N32
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N9
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N39
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]~feeder (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]~feeder_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]~feeder .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N41
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N38
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N12
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N36
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]~feeder (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]~feeder_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]~feeder .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N37
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N15
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  ))

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 64'h0000FFFF00005555;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N33
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]~feeder (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]~feeder_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]~feeder .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N35
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N18
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N54
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6]~feeder (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6]~feeder_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6]~feeder .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N55
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N21
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N59
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~sumout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N53
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8]~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N24
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N51
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8]~feeder (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8]~feeder_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8]~feeder .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N52
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N44
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9]~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N27
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N42
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9]~feeder (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9]~feeder_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9]~feeder .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N43
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N33
cyclonev_lcell_comb \my_enc|cbs_din_guarded[1]~1 (
// Equation(s):
// \my_enc|cbs_din_guarded[1]~1_combout  = ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( (!\reset~input_o  & 
// ((!\my_enc|my_fsm|state_curr.INIT~q ) # ((\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ) # (\my_enc|my_fsm|state_curr.RECORD~q )))) ) ) )

	.dataa(!\my_enc|my_fsm|state_curr.INIT~q ),
	.datab(!\reset~input_o ),
	.datac(!\my_enc|my_fsm|state_curr.RECORD~q ),
	.datad(!\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.datae(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|cbs_din_guarded[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|cbs_din_guarded[1]~1 .extended_lut = "off";
defparam \my_enc|cbs_din_guarded[1]~1 .lut_mask = 64'h0000000000008CCC;
defparam \my_enc|cbs_din_guarded[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N51
cyclonev_lcell_comb \my_enc|cbs_din_guarded[2]~2 (
// Equation(s):
// \my_enc|cbs_din_guarded[2]~2_combout  = ( \my_enc|del|my_fifo_fsm|state_curr.COUNTING~q  & ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( (!\reset~input_o  & 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) ) ) # ( !\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q  & ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( (!\reset~input_o  & 
// (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((!\my_enc|my_fsm|state_curr.INIT~q ) # (\my_enc|my_fsm|state_curr.RECORD~q )))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\my_enc|my_fsm|state_curr.RECORD~q ),
	.datac(!\my_enc|my_fsm|state_curr.INIT~q ),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|cbs_din_guarded[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|cbs_din_guarded[2]~2 .extended_lut = "off";
defparam \my_enc|cbs_din_guarded[2]~2 .lut_mask = 64'h0000000000A200AA;
defparam \my_enc|cbs_din_guarded[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N30
cyclonev_lcell_comb \my_enc|cbs_din_guarded[3]~3 (
// Equation(s):
// \my_enc|cbs_din_guarded[3]~3_combout  = ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( \my_enc|my_fsm|state_curr.INIT~q  & ( (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (!\reset~input_o  & ((\my_enc|my_fsm|state_curr.RECORD~q ) # (\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q )))) ) ) ) # ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( !\my_enc|my_fsm|state_curr.INIT~q  & ( 
// (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & !\reset~input_o ) ) ) )

	.dataa(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.datac(!\reset~input_o ),
	.datad(!\my_enc|my_fsm|state_curr.RECORD~q ),
	.datae(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.dataf(!\my_enc|my_fsm|state_curr.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|cbs_din_guarded[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|cbs_din_guarded[3]~3 .extended_lut = "off";
defparam \my_enc|cbs_din_guarded[3]~3 .lut_mask = 64'h0000505000001050;
defparam \my_enc|cbs_din_guarded[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N36
cyclonev_lcell_comb \my_enc|cbs_din_guarded[4]~4 (
// Equation(s):
// \my_enc|cbs_din_guarded[4]~4_combout  = ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( (!\reset~input_o  & 
// ((!\my_enc|my_fsm|state_curr.INIT~q ) # ((\my_enc|my_fsm|state_curr.RECORD~q ) # (\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q )))) ) ) )

	.dataa(!\my_enc|my_fsm|state_curr.INIT~q ),
	.datab(!\reset~input_o ),
	.datac(!\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.datad(!\my_enc|my_fsm|state_curr.RECORD~q ),
	.datae(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|cbs_din_guarded[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|cbs_din_guarded[4]~4 .extended_lut = "off";
defparam \my_enc|cbs_din_guarded[4]~4 .lut_mask = 64'h0000000000008CCC;
defparam \my_enc|cbs_din_guarded[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N39
cyclonev_lcell_comb \my_enc|cbs_din_guarded[5]~5 (
// Equation(s):
// \my_enc|cbs_din_guarded[5]~5_combout  = ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( (!\reset~input_o  & 
// ((!\my_enc|my_fsm|state_curr.INIT~q ) # ((\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ) # (\my_enc|my_fsm|state_curr.RECORD~q )))) ) ) )

	.dataa(!\my_enc|my_fsm|state_curr.INIT~q ),
	.datab(!\reset~input_o ),
	.datac(!\my_enc|my_fsm|state_curr.RECORD~q ),
	.datad(!\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.datae(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|cbs_din_guarded[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|cbs_din_guarded[5]~5 .extended_lut = "off";
defparam \my_enc|cbs_din_guarded[5]~5 .lut_mask = 64'h0000000000008CCC;
defparam \my_enc|cbs_din_guarded[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N54
cyclonev_lcell_comb \my_enc|cbs_din_guarded[6]~6 (
// Equation(s):
// \my_enc|cbs_din_guarded[6]~6_combout  = ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( (!\reset~input_o  & 
// ((!\my_enc|my_fsm|state_curr.INIT~q ) # ((\my_enc|my_fsm|state_curr.RECORD~q ) # (\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q )))) ) ) )

	.dataa(!\my_enc|my_fsm|state_curr.INIT~q ),
	.datab(!\reset~input_o ),
	.datac(!\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.datad(!\my_enc|my_fsm|state_curr.RECORD~q ),
	.datae(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|cbs_din_guarded[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|cbs_din_guarded[6]~6 .extended_lut = "off";
defparam \my_enc|cbs_din_guarded[6]~6 .lut_mask = 64'h0000000000008CCC;
defparam \my_enc|cbs_din_guarded[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N57
cyclonev_lcell_comb \my_enc|cbs_din_guarded[7]~7 (
// Equation(s):
// \my_enc|cbs_din_guarded[7]~7_combout  = ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] & ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( (!\reset~input_o  & 
// ((!\my_enc|my_fsm|state_curr.INIT~q ) # ((\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ) # (\my_enc|my_fsm|state_curr.RECORD~q )))) ) ) )

	.dataa(!\my_enc|my_fsm|state_curr.INIT~q ),
	.datab(!\reset~input_o ),
	.datac(!\my_enc|my_fsm|state_curr.RECORD~q ),
	.datad(!\my_enc|del|my_fifo_fsm|state_curr.COUNTING~q ),
	.datae(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|cbs_din_guarded[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|cbs_din_guarded[7]~7 .extended_lut = "off";
defparam \my_enc|cbs_din_guarded[7]~7 .lut_mask = 64'h0000000000008CCC;
defparam \my_enc|cbs_din_guarded[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y6_N0
cyclonev_ram_block \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\my_enc|cbs_din_guarded[7]~7_combout ,\my_enc|cbs_din_guarded[6]~6_combout ,\my_enc|cbs_din_guarded[5]~5_combout ,\my_enc|cbs_din_guarded[4]~4_combout ,\my_enc|cbs_din_guarded[3]~3_combout ,\my_enc|cbs_din_guarded[2]~2_combout ,
\my_enc|cbs_din_guarded[1]~1_combout ,\my_enc|cbs_din_guarded[0]~0_combout }),
	.portaaddr({\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "encoder_top_parallel:my_enc|delay:del|byte_fifo:delay_fifo|scfifo:scfifo_component|scfifo_uqc1:auto_generated|a_dpfifo_bca1:dpfifo|altsyncram_i0t1:FIFOram|ALTSYNCRAM";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 10;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 10;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 1023;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 10;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 10;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 1023;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X31_Y6_N56
dffeas \my_enc|zk_reg[3]_NEW_REG134 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_reg[3]_OTERM135 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_reg[3]_NEW_REG134 .is_wysiwyg = "true";
defparam \my_enc|zk_reg[3]_NEW_REG134 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N54
cyclonev_lcell_comb \my_enc|en1|zk[0]~0_Duplicate (
// Equation(s):
// \my_enc|en1|zk[0]~0_Duplicate_3  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( !\my_enc|mytail|tail_bit_regs~0_combout  $ 
// (((!\my_enc|my_fsm|enc_en~combout ) # (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] $ (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3])))) ) ) ) # ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( !\my_enc|mytail|tail_bit_regs~0_combout  $ (((!\my_enc|my_fsm|enc_en~combout ) # 
// (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] $ (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3])))) ) ) ) # ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & 
// ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( !\my_enc|mytail|tail_bit_regs~0_combout  $ (((!\my_enc|my_fsm|enc_en~combout ) # (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] $ 
// (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3])))) ) ) ) # ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] 
// & ( !\my_enc|mytail|tail_bit_regs~0_combout  $ (((!\my_enc|my_fsm|enc_en~combout ) # (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] $ (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3])))) ) ) )

	.dataa(!\my_enc|my_fsm|enc_en~combout ),
	.datab(!\my_enc|mytail|tail_bit_regs~0_combout ),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datae(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en1|zk[0]~0_Duplicate_3 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en1|zk[0]~0_Duplicate .extended_lut = "off";
defparam \my_enc|en1|zk[0]~0_Duplicate .lut_mask = 64'h3663633663363663;
defparam \my_enc|en1|zk[0]~0_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N55
dffeas \my_enc|en1|dffs[0]_NEW_REG90 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|en1|zk[0]~0_Duplicate_3 ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en1|dffs[0]_OTERM91 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en1|dffs[0]_NEW_REG90 .is_wysiwyg = "true";
defparam \my_enc|en1|dffs[0]_NEW_REG90 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N51
cyclonev_lcell_comb \my_enc|delay_out_mux[7]~7 (
// Equation(s):
// \my_enc|delay_out_mux[7]~7_combout  = ( \my_enc|my_fsm|enc_en~combout  & ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datae(gnd),
	.dataf(!\my_enc|my_fsm|enc_en~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|delay_out_mux[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|delay_out_mux[7]~7 .extended_lut = "off";
defparam \my_enc|delay_out_mux[7]~7 .lut_mask = 64'h0000000000FF00FF;
defparam \my_enc|delay_out_mux[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N52
dffeas \my_enc|en1|dffs[0]_NEW_REG88 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|delay_out_mux[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en1|dffs[0]_OTERM89 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en1|dffs[0]_NEW_REG88 .is_wysiwyg = "true";
defparam \my_enc|en1|dffs[0]_NEW_REG88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N33
cyclonev_lcell_comb \my_enc|en1|q_out[0] (
// Equation(s):
// \my_enc|en1|q_out [0] = ( !\my_enc|en1|dffs[0]_OTERM91  & ( \my_enc|en1|dffs[0]_OTERM89  ) ) # ( \my_enc|en1|dffs[0]_OTERM91  & ( !\my_enc|en1|dffs[0]_OTERM89  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_enc|en1|dffs[0]_OTERM91 ),
	.dataf(!\my_enc|en1|dffs[0]_OTERM89 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en1|q_out [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en1|q_out[0] .extended_lut = "off";
defparam \my_enc|en1|q_out[0] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \my_enc|en1|q_out[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N42
cyclonev_lcell_comb \my_enc|en1|q_out[1] (
// Equation(s):
// \my_enc|en1|q_out [1] = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & ( !\my_enc|en1|q_out [0] $ (((!\my_enc|my_fsm|enc_en~combout ) # 
// (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] $ (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6])))) ) ) ) # ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & 
// ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & ( !\my_enc|en1|q_out [0] $ (((!\my_enc|my_fsm|enc_en~combout ) # (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] $ 
// (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6])))) ) ) ) # ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] 
// & ( !\my_enc|en1|q_out [0] $ (((!\my_enc|my_fsm|enc_en~combout ) # (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] $ (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6])))) ) ) ) # ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & ( !\my_enc|en1|q_out [0] $ (((!\my_enc|my_fsm|enc_en~combout ) # 
// (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] $ (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6])))) ) ) )

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datac(!\my_enc|en1|q_out [0]),
	.datad(!\my_enc|my_fsm|enc_en~combout ),
	.datae(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en1|q_out [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en1|q_out[1] .extended_lut = "off";
defparam \my_enc|en1|q_out[1] .lut_mask = 64'h0F690F960F960F69;
defparam \my_enc|en1|q_out[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N43
dffeas \my_enc|en1|dffs[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|en1|q_out [1]),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en1|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en1|dffs[1] .is_wysiwyg = "true";
defparam \my_enc|en1|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N24
cyclonev_lcell_comb \my_enc|en1|q_out[2] (
// Equation(s):
// \my_enc|en1|q_out [2] = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( \my_enc|en1|dffs [1] & ( (!\my_enc|my_fsm|enc_en~combout ) # (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] $ 
// (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] $ (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]))) ) ) ) # ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & 
// ( \my_enc|en1|dffs [1] & ( (!\my_enc|my_fsm|enc_en~combout ) # (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] $ (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] $ 
// (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]))) ) ) ) # ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( !\my_enc|en1|dffs [1] & ( (\my_enc|my_fsm|enc_en~combout  & 
// (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] $ (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] $ (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5])))) ) ) ) # 
// ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( !\my_enc|en1|dffs [1] & ( (\my_enc|my_fsm|enc_en~combout  & (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] $ 
// (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] $ (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5])))) ) ) )

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datac(!\my_enc|my_fsm|enc_en~combout ),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datae(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.dataf(!\my_enc|en1|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en1|q_out [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en1|q_out[2] .extended_lut = "off";
defparam \my_enc|en1|q_out[2] .lut_mask = 64'h06090906F9F6F6F9;
defparam \my_enc|en1|q_out[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N25
dffeas \my_enc|en1|dffs[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|en1|q_out [2]),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en1|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en1|dffs[2] .is_wysiwyg = "true";
defparam \my_enc|en1|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N24
cyclonev_lcell_comb \my_enc|mytail|tail_bit_regs~0 (
// Equation(s):
// \my_enc|mytail|tail_bit_regs~0_combout  = ( \my_enc|en1|dffs [1] & ( !\my_enc|en1|dffs [2] ) ) # ( !\my_enc|en1|dffs [1] & ( \my_enc|en1|dffs [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_enc|en1|dffs [2]),
	.datae(gnd),
	.dataf(!\my_enc|en1|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|tail_bit_regs~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs~0 .extended_lut = "off";
defparam \my_enc|mytail|tail_bit_regs~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \my_enc|mytail|tail_bit_regs~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N41
dffeas \my_enc|mytail|tail_bit_regs[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|mytail|tail_bit_regs~0_combout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|my_fsm|state_curr.LAST_OPERATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|mytail|tail_bit_regs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs[0] .is_wysiwyg = "true";
defparam \my_enc|mytail|tail_bit_regs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N27
cyclonev_lcell_comb \my_enc|mytail|xk_out[0]~0 (
// Equation(s):
// \my_enc|mytail|xk_out[0]~0_combout  = ( \my_enc|mytail|tail_bit_regs [0] & ( ((\my_enc|zk_reg[7]_OTERM73  & \my_enc|zk_reg[3]_OTERM135 )) # (\my_enc|my_fsm|state_curr.TAIL~q ) ) ) # ( !\my_enc|mytail|tail_bit_regs [0] & ( (\my_enc|zk_reg[7]_OTERM73  & 
// (\my_enc|zk_reg[3]_OTERM135  & !\my_enc|my_fsm|state_curr.TAIL~q )) ) )

	.dataa(!\my_enc|zk_reg[7]_OTERM73 ),
	.datab(!\my_enc|zk_reg[3]_OTERM135 ),
	.datac(!\my_enc|my_fsm|state_curr.TAIL~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|mytail|tail_bit_regs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|xk_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|xk_out[0]~0 .extended_lut = "off";
defparam \my_enc|mytail|xk_out[0]~0 .lut_mask = 64'h101010101F1F1F1F;
defparam \my_enc|mytail|xk_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N21
cyclonev_lcell_comb \my_enc|delay_out_mux[1]~1 (
// Equation(s):
// \my_enc|delay_out_mux[1]~1_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( \my_enc|my_fsm|enc_en~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_enc|my_fsm|enc_en~combout ),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|delay_out_mux[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|delay_out_mux[1]~1 .extended_lut = "off";
defparam \my_enc|delay_out_mux[1]~1 .lut_mask = 64'h0000000000FF00FF;
defparam \my_enc|delay_out_mux[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N22
dffeas \my_enc|xk_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|delay_out_mux[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|xk_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|xk_reg[1] .is_wysiwyg = "true";
defparam \my_enc|xk_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N5
dffeas \my_enc|mytail|tail_bit_regs[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|en1|dffs [1]),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|my_fsm|state_curr.LAST_OPERATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|mytail|tail_bit_regs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs[5] .is_wysiwyg = "true";
defparam \my_enc|mytail|tail_bit_regs[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N3
cyclonev_lcell_comb \my_enc|mytail|xk_out[1]~1 (
// Equation(s):
// \my_enc|mytail|xk_out[1]~1_combout  = (!\my_enc|my_fsm|state_curr.TAIL~q  & (\my_enc|xk_reg [1])) # (\my_enc|my_fsm|state_curr.TAIL~q  & ((\my_enc|mytail|tail_bit_regs [5])))

	.dataa(!\my_enc|my_fsm|state_curr.TAIL~q ),
	.datab(gnd),
	.datac(!\my_enc|xk_reg [1]),
	.datad(!\my_enc|mytail|tail_bit_regs [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|xk_out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|xk_out[1]~1 .extended_lut = "off";
defparam \my_enc|mytail|xk_out[1]~1 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \my_enc|mytail|xk_out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N12
cyclonev_lcell_comb \my_enc|delay_out_mux[2]~2 (
// Equation(s):
// \my_enc|delay_out_mux[2]~2_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( \my_enc|my_fsm|enc_en~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|my_fsm|enc_en~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|delay_out_mux[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|delay_out_mux[2]~2 .extended_lut = "off";
defparam \my_enc|delay_out_mux[2]~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \my_enc|delay_out_mux[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N13
dffeas \my_enc|xk_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|delay_out_mux[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|xk_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|xk_reg[2] .is_wysiwyg = "true";
defparam \my_enc|xk_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N18
cyclonev_lcell_comb \my_int|FSM|WideOr1 (
// Equation(s):
// \my_int|FSM|WideOr1~combout  = ( \my_int|FSM|WideOr1~0_combout  ) # ( !\my_int|FSM|WideOr1~0_combout  & ( (\my_int|FSM|current_state.0111~q ) # (\my_int|FSM|current_state.0110~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|FSM|current_state.0110~q ),
	.datad(!\my_int|FSM|current_state.0111~q ),
	.datae(gnd),
	.dataf(!\my_int|FSM|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|WideOr1 .extended_lut = "off";
defparam \my_int|FSM|WideOr1 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \my_int|FSM|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N20
dffeas \my_enc|en2|dffs[0]_NEW_REG44 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|FSM|WideOr1~combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en2|dffs[0]_OTERM45 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en2|dffs[0]_NEW_REG44 .is_wysiwyg = "true";
defparam \my_enc|en2|dffs[0]_NEW_REG44 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N45
cyclonev_lcell_comb \my_int|FSM|ram1_we~0 (
// Equation(s):
// \my_int|FSM|ram1_we~0_combout  = ( \my_int|FSM|current_state.0011~q  ) # ( !\my_int|FSM|current_state.0011~q  & ( \my_int|FSM|current_state.0001~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|FSM|current_state.0001~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_int|FSM|current_state.0011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|ram1_we~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|ram1_we~0 .extended_lut = "off";
defparam \my_int|FSM|ram1_we~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \my_int|FSM|ram1_we~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N46
dffeas \my_int|FSM|data_delay2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|FSM|ram1_we~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|data_delay2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|data_delay2 .is_wysiwyg = "true";
defparam \my_int|FSM|data_delay2 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N11
dffeas \my_int|data_delay14 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|data_delay14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|data_delay14 .is_wysiwyg = "true";
defparam \my_int|data_delay14 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N52
dffeas \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(!\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper1_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE .is_wysiwyg = "true";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y3_N0
cyclonev_ram_block \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .init_file = "pi1_large_bit4.mif";
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "interleaver:my_int|pi1_large_bit4:pi1_large_inst4|altsyncram:altsyncram_component|altsyncram_avg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 10;
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 10;
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500";
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190";
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F020010681303005078";
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "17040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181FDE151CA903BF0D5AB887B80D9AC88B9905D8D80F9A0418E8137B3C56F8177C3C968B9B5D34D49B9F5E3514AB033F2D52BB07382D92CA8B1925D0DA8F1A2410EA13FB1C50FA17FC1C9E899BDD14DE999FDE151CA903BF0D5CB907B80D9AC88B9905DAD88F9A0418E8137B0458F8177C3C968B9B5D3CD69B9F5E3514AB033F3554BB07382D92CA8B192DD2DA8F1A2410EA131B2450FA17FC1C9E899BFD1CDE999FDE151CA903";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N54
cyclonev_lcell_comb \my_int|pi1_bit4[3]~0 (
// Equation(s):
// \my_int|pi1_bit4[3]~0_combout  = ( \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [3] & ( \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [3] ) ) # ( !\my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [3] & ( 
// \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [3] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0110~q ) ) ) ) # ( 
// \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [3] & ( !\my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [3] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & 
// !\my_int|FSM|current_state.0100~q )) ) ) )

	.dataa(gnd),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0100~q ),
	.datae(!\my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit4[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit4[3]~0 .extended_lut = "off";
defparam \my_int|pi1_bit4[3]~0 .lut_mask = 64'h0000C0003FFFFFFF;
defparam \my_int|pi1_bit4[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y3_N54
cyclonev_lcell_comb \my_int|pi1_bit4[4]~1 (
// Equation(s):
// \my_int|pi1_bit4[4]~1_combout  = ( \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [4] & ( \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [4] ) ) # ( !\my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [4] & ( 
// \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [4] & ( ((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0110~q ) ) ) ) # ( 
// \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [4] & ( !\my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [4] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0100~q  & 
// !\my_int|FSM|current_state.0011~DUPLICATE_q )) ) ) )

	.dataa(!\my_int|FSM|current_state.0110~q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit4[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit4[4]~1 .extended_lut = "off";
defparam \my_int|pi1_bit4[4]~1 .lut_mask = 64'h000080807F7FFFFF;
defparam \my_int|pi1_bit4[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y3_N6
cyclonev_lcell_comb \my_int|pi1_bit4[5]~2 (
// Equation(s):
// \my_int|pi1_bit4[5]~2_combout  = ( \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [5] & ( \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [5] ) ) # ( !\my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [5] & ( 
// \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [5] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q )) ) ) ) # ( 
// \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [5] & ( !\my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [5] & ( ((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0100~q )) # 
// (\my_int|FSM|current_state.0110~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0110~q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit4[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit4[5]~2 .extended_lut = "off";
defparam \my_int|pi1_bit4[5]~2 .lut_mask = 64'h00007F7F8080FFFF;
defparam \my_int|pi1_bit4[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N27
cyclonev_lcell_comb \my_int|pi1_bit4[6]~3 (
// Equation(s):
// \my_int|pi1_bit4[6]~3_combout  = ( \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [6] & ( \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [6] ) ) # ( !\my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [6] & ( 
// \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [6] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0110~q )) ) ) ) # ( 
// \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [6] & ( !\my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [6] & ( ((\my_int|FSM|current_state.0110~q ) # (\my_int|FSM|current_state.0100~q )) # 
// (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0110~q ),
	.datad(gnd),
	.datae(!\my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit4[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit4[6]~3 .extended_lut = "off";
defparam \my_int|pi1_bit4[6]~3 .lut_mask = 64'h00007F7F8080FFFF;
defparam \my_int|pi1_bit4[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y3_N36
cyclonev_lcell_comb \my_int|pi1_bit4[7]~4 (
// Equation(s):
// \my_int|pi1_bit4[7]~4_combout  = ( \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [7] & ( \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [7] ) ) # ( !\my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [7] & ( 
// \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [7] & ( ((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0110~q ) ) ) ) # ( 
// \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [7] & ( !\my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [7] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0100~q  & 
// !\my_int|FSM|current_state.0011~DUPLICATE_q )) ) ) )

	.dataa(!\my_int|FSM|current_state.0110~q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit4[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit4[7]~4 .extended_lut = "off";
defparam \my_int|pi1_bit4[7]~4 .lut_mask = 64'h000080807F7FFFFF;
defparam \my_int|pi1_bit4[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .init_file = "pi1_large_bit4.mif";
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "interleaver:my_int|pi1_large_bit4:pi1_large_inst4|altsyncram:altsyncram_component|altsyncram_avg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 10;
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 10;
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004110240104408000100201703C0705C0F01816038060540D01415034040500C0101302C0304C0B0081202802048090041102400040080001001C1703C070580E01816038050540D01414030040500C00C1302C0304C0A00812028010440900411020000400805C0F01C1703C060580E01815034050540D01014030040500B00C1302C020480A00812024010440900010020000400705C0F01C16038060580E01415034050540C010140300304C0B00C13028020480A0041102401044080001";
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00201703C0705C0F01816038060580D01415034040500C0101402C0304C0B0081202802048090041102400040080001001C1703C0705C0E01816038050540D01415030040500C00C1302C0304C0A0081202801044090041102000040080000F01C1703C060580E01816034050540D01014030040500B00C1302C020480A00812024010440900410020000400705C0F01C17038060580E01415034050540C010140300304C0B00C13028020480A008110240104408000100200003C0705C0F01816038060580D01415034040500C0101402C0304C0B00C1202802048090041102401040080001001C1703C0705C0E01816038050540D01415030040500C010130";
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "2C0304C0A0081202802044090041102000040080000F01C1703C060580E01816034050540D01414030040500B00C1302C030480A00812024010440900410020000400705C0F01C17038060580E01815034050540C010140300404C0B00C13028020480A008110240104408000100200003C0705C0F01C16038060580D01415034050500C0101402C0304C0B00C120280204809004110240104008000100201703C0705C0E01816038060540D01415030040500C0101302C0304C0A0081202802044090041102400040080000F01C1703C070580E01816034050540D01414030040500B00C1302C030480A00812028010440900410020000400805C0F01C17038";
defparam \my_int|pi1_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "060580E01815034050540C010140300404C0B00C1302C020480A008110240104409000100200003C0705C0F01C16038060580D01415034050500C010140300304C0B00C12028020480A004110240104008000100201703C0705C0E19876138460D42D014151B4641504C0903302C031CC6B108520A8020448918451124200C0080006F19C5713C270D80E018761B8451542D09414030641D04C10C3302C032486A108520A8210440918470120400C02805C0F19C7713C460D82E018151B4651544D09034030841CC6B10C330AC020486A18851124210C409000701A040140270DC0F01C761B8461582E09415234651D04C09034030031CC6B10C520A8220480A";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N9
cyclonev_lcell_comb \my_int|pi1_bit4[8]~5 (
// Equation(s):
// \my_int|pi1_bit4[8]~5_combout  = ( \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [8] & ( \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [8] ) ) # ( !\my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [8] & ( 
// \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [8] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0100~q )) ) ) ) # ( 
// \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [8] & ( !\my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [8] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # 
// (\my_int|FSM|current_state.0110~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0110~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(gnd),
	.datae(!\my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit4[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit4[8]~5 .extended_lut = "off";
defparam \my_int|pi1_bit4[8]~5 .lut_mask = 64'h00007F7F8080FFFF;
defparam \my_int|pi1_bit4[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N27
cyclonev_lcell_comb \my_int|pi1_bit4[9]~6 (
// Equation(s):
// \my_int|pi1_bit4[9]~6_combout  = ( \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [9] & ( \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [9] ) ) # ( !\my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [9] & ( 
// \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [9] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0100~q )) ) ) ) # ( 
// \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [9] & ( !\my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [9] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # 
// (\my_int|FSM|current_state.0110~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0110~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(gnd),
	.datae(!\my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit4[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit4[9]~6 .extended_lut = "off";
defparam \my_int|pi1_bit4[9]~6 .lut_mask = 64'h00007F7F8080FFFF;
defparam \my_int|pi1_bit4[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N45
cyclonev_lcell_comb \my_int|pi1_bit4[10]~7 (
// Equation(s):
// \my_int|pi1_bit4[10]~7_combout  = ( \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [10] & ( \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [10] ) ) # ( !\my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [10] 
// & ( \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [10] & ( ((\my_int|FSM|current_state.0110~q ) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) ) # ( 
// \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [10] & ( !\my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [10] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0100~q  & 
// !\my_int|FSM|current_state.0110~q )) ) ) )

	.dataa(gnd),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0110~q ),
	.datae(!\my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit4[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit4[10]~7 .extended_lut = "off";
defparam \my_int|pi1_bit4[10]~7 .lut_mask = 64'h0000C0003FFFFFFF;
defparam \my_int|pi1_bit4[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N36
cyclonev_lcell_comb \my_int|pi1_bit4[11]~8 (
// Equation(s):
// \my_int|pi1_bit4[11]~8_combout  = ( \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [11] & ( \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [11] ) ) # ( !\my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [11] 
// & ( \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [11] & ( ((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0110~q )) # (\my_int|FSM|current_state.0100~q ) ) ) ) # ( 
// \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [11] & ( !\my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [11] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0110~q  & 
// !\my_int|FSM|current_state.0011~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0110~q ),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit4[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit4[11]~8 .extended_lut = "off";
defparam \my_int|pi1_bit4[11]~8 .lut_mask = 64'h0000C0003FFFFFFF;
defparam \my_int|pi1_bit4[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N57
cyclonev_lcell_comb \my_int|pi1_bit4[12]~9 (
// Equation(s):
// \my_int|pi1_bit4[12]~9_combout  = ( \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [12] & ( \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [12] ) ) # ( !\my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [12] 
// & ( \my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [12] & ( ((\my_int|FSM|current_state.0110~q ) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) ) # ( 
// \my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [12] & ( !\my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [12] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0100~q  & 
// !\my_int|FSM|current_state.0110~q )) ) ) )

	.dataa(gnd),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0110~q ),
	.datae(!\my_int|pi1_small_inst4|altsyncram_component|auto_generated|q_a [12]),
	.dataf(!\my_int|pi1_large_inst4|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit4[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit4[12]~9 .extended_lut = "off";
defparam \my_int|pi1_bit4[12]~9 .lut_mask = 64'h0000C0003FFFFFFF;
defparam \my_int|pi1_bit4[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y5_N0
cyclonev_ram_block \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_int|FSM|data_delay2~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\my_int|FSM|data_delay2~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\my_int|data_delay14~q }),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\my_int|pi1_bit4[12]~9_combout ,\my_int|pi1_bit4[11]~8_combout ,\my_int|pi1_bit4[10]~7_combout ,\my_int|pi1_bit4[9]~6_combout ,\my_int|pi1_bit4[8]~5_combout ,\my_int|pi1_bit4[7]~4_combout ,\my_int|pi1_bit4[6]~3_combout ,\my_int|pi1_bit4[5]~2_combout ,
\my_int|pi1_bit4[4]~1_combout ,\my_int|pi1_bit4[3]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "interleaver:my_int|bit_ram:ram1_bit4|altsyncram:altsyncram_component|altsyncram_n622:auto_generated|ALTSYNCRAM";
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "clear0";
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \my_int|ram1_bit4|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X29_Y7_N17
dffeas \my_int|data_delay15 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|data_delay15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|data_delay15 .is_wysiwyg = "true";
defparam \my_int|data_delay15 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y10_N0
cyclonev_ram_block \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .init_file = "pi1_large_bit3.mif";
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "interleaver:my_int|pi1_large_bit3:pi2_large_inst3|altsyncram:altsyncram_component|altsyncram_9vg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 10;
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 10;
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C0";
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "80041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140";
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C00064";
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "1202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041AFCDCCE959EFDDD0EA582DED54CB506DFD58CC50AB8CDCAD48EB9CC0AE4929AC448F4169BC488841A7CFCC6941E7DFD06A7825EF544B7865FF584C70A38EDC2D70E39EC02E6921AE440F6961BE480861AFCDCC0961EFDDD0EA582DED54EB586DFD58CC50AB8CDCCD50EB9CC0AE4929AC44AF4969BC488841A7CC4C8941E7DFD06A7825EFD46B7865FF584C70A38F5C4D70E39EC02E6921AEC42F6961BE480861A1CE4C0961E";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N24
cyclonev_lcell_comb \my_int|pi2_bit5[3]~0 (
// Equation(s):
// \my_int|pi2_bit5[3]~0_combout  = ( \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [3] & ( \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [3] ) ) # ( !\my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [3] & ( 
// \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [3] & ( (!\my_int|FSM|current_state.0101~q  & (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0010~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q ))) ) ) ) # ( 
// \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [3] & ( !\my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [3] & ( (((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0010~q )) # 
// (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0101~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0101~q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0010~q ),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit5[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit5[3]~0 .extended_lut = "off";
defparam \my_int|pi2_bit5[3]~0 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit5[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N6
cyclonev_lcell_comb \my_int|pi2_bit5[4]~1 (
// Equation(s):
// \my_int|pi2_bit5[4]~1_combout  = ( \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [4] & ( \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [4] ) ) # ( !\my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [4] & ( 
// \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [4] & ( (!\my_int|FSM|current_state.0101~q  & (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0010~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q ))) ) ) ) # ( 
// \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [4] & ( !\my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [4] & ( (((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0010~q )) # 
// (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0101~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0101~q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0010~q ),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit5[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit5[4]~1 .extended_lut = "off";
defparam \my_int|pi2_bit5[4]~1 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit5[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N36
cyclonev_lcell_comb \my_int|pi2_bit5[5]~2 (
// Equation(s):
// \my_int|pi2_bit5[5]~2_combout  = ( \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [5] & ( \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [5] ) ) # ( !\my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [5] & ( 
// \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [5] & ( (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0101~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q ))) ) ) ) # ( 
// \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [5] & ( !\my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [5] & ( (((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0101~q )) # 
// (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0010~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0010~q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0101~q ),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit5[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit5[5]~2 .extended_lut = "off";
defparam \my_int|pi2_bit5[5]~2 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit5[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N21
cyclonev_lcell_comb \my_int|pi2_bit5[6]~3 (
// Equation(s):
// \my_int|pi2_bit5[6]~3_combout  = ( \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [6] & ( \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [6] ) ) # ( !\my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [6] & ( 
// \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [6] & ( (((\my_int|FSM|current_state.0010~q ) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0101~q ) ) ) ) # ( 
// \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [6] & ( !\my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [6] & ( (!\my_int|FSM|current_state.0101~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & 
// (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0010~q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0101~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0010~q ),
	.datae(!\my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit5[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit5[6]~3 .extended_lut = "off";
defparam \my_int|pi2_bit5[6]~3 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit5[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N3
cyclonev_lcell_comb \my_int|pi2_bit5[7]~4 (
// Equation(s):
// \my_int|pi2_bit5[7]~4_combout  = ( \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [7] & ( \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [7] ) ) # ( !\my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [7] & ( 
// \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [7] & ( (((\my_int|FSM|current_state.0101~q ) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0010~q ) ) ) ) # ( 
// \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [7] & ( !\my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [7] & ( (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & 
// (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0101~q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0010~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0101~q ),
	.datae(!\my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit5[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit5[7]~4 .extended_lut = "off";
defparam \my_int|pi2_bit5[7]~4 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit5[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y6_N0
cyclonev_ram_block \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .init_file = "pi1_large_bit3.mif";
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "interleaver:my_int|pi1_large_bit3:pi2_large_inst3|altsyncram:altsyncram_component|altsyncram_9vg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 10;
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 10;
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000440F0340B020060100205C1504C1103C0C028080180400417054130400E0300A0200500C0105C14048100380C024070140300016050120400D02C0901C0500800058140440F0340B02406010020001504C1103C0D028080180400417054130440E0300A0200600C0105C15048100380C028070140300416050120400E02C0901C0500800058140480F0340B02407010020001604C1103C0D02C080180400817054130440F0300A0200600C0105C1504C100380C028080140300417050120400";
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "E0300901C0500C0005814048100340B0240701002000160501103C0D02C090180400800054130440F0340A020060100105C1504C110380C028080140300417054120400E0300A01C0500C0105814048100380B0240701402000160501203C0D02C090180400800058130440F0340B020060100205C1504C1103C0C028080180300417054130400E0300A01C0500C0105C14048100380C024070140300016050120400D02C0901C0400800058140440F0340B02006010020001504C1103C0D028080180400417054130440E0300A0200500C0105C15048100380C024070140300416050120400E02C0901C0500800058140480F0340B02406010020001604C110";
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "3C0D028080180400817054130440F0300A0200600C0105C1504C100380C028070140300417050120400E02C0901C0500C0005814048100340B0240701002000160501103C0D02C080180400800054130440F0300A020060100105C1504C110380C028080140300417054120400E0300901C0500C0105814048100340B0240701402000160501203C0D02C090180400800058130440F0340A020060100205C1504C110380C028080180300417054130400E0300A01C0500C0105C14048100380B0240701403000160501203C0D02C0901C0400800058140440F0340B02006010020001504C1103C0C028080180400417054130400E0300A0200500C0105C15048";
defparam \my_int|pi2_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "100380C024070140300416050120400D02C0901C0500800058140440F0340B02406010020001604C1103C0D028080180400817054130440E0300A0200600C0105C15048100380C028070140300417050120400E02C0901C0500C000D8340480F1B46B1244709022000161CC7113C4D0AC280180418860154530C42F0300A1A066110410DC1504C901B84C1282809403004771D0521402E0B00901C6518C41158340C8100346B1A44711422000162507113C4D0AC290180418860154530C42F0340A1A066110420DC3504C111B86C1284809823004971D4721402E0B00A01C6518C41158340C8100386B1A4471142308016050721BC4D12C2909C04208601D853";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N12
cyclonev_lcell_comb \my_int|pi2_bit5[8]~5 (
// Equation(s):
// \my_int|pi2_bit5[8]~5_combout  = ( \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [8] & ( \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [8] ) ) # ( !\my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [8] & ( 
// \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [8] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0101~q  & (!\my_int|FSM|current_state.0010~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q ))) ) ) ) # ( 
// \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [8] & ( !\my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [8] & ( (((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0010~q )) # 
// (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0100~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(!\my_int|FSM|current_state.0101~q ),
	.datac(!\my_int|FSM|current_state.0010~q ),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit5[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit5[8]~5 .extended_lut = "off";
defparam \my_int|pi2_bit5[8]~5 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit5[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N0
cyclonev_lcell_comb \my_int|pi2_bit5[9]~6 (
// Equation(s):
// \my_int|pi2_bit5[9]~6_combout  = ( \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [9] & ( \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [9] ) ) # ( !\my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [9] & ( 
// \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [9] & ( (((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0010~q )) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0101~q ) ) ) ) # ( 
// \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [9] & ( !\my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [9] & ( (!\my_int|FSM|current_state.0101~q  & (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0010~q 
//  & !\my_int|FSM|current_state.0011~DUPLICATE_q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0101~q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0010~q ),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit5[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit5[9]~6 .extended_lut = "off";
defparam \my_int|pi2_bit5[9]~6 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit5[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N33
cyclonev_lcell_comb \my_int|pi2_bit5[10]~7 (
// Equation(s):
// \my_int|pi2_bit5[10]~7_combout  = ( \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [10] & ( \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [10] ) ) # ( !\my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [10] 
// & ( \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [10] & ( (!\my_int|FSM|current_state.0101~q  & (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0010~q ))) ) ) ) # ( 
// \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [10] & ( !\my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [10] & ( (((\my_int|FSM|current_state.0010~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # 
// (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0101~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0101~q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0010~q ),
	.datae(!\my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit5[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit5[10]~7 .extended_lut = "off";
defparam \my_int|pi2_bit5[10]~7 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit5[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N36
cyclonev_lcell_comb \my_int|pi2_bit5[11]~8 (
// Equation(s):
// \my_int|pi2_bit5[11]~8_combout  = ( \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [11] & ( \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [11] ) ) # ( !\my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [11] 
// & ( \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [11] & ( (((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0010~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0101~q ) ) ) ) # ( 
// \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [11] & ( !\my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [11] & ( (!\my_int|FSM|current_state.0101~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & 
// (!\my_int|FSM|current_state.0010~q  & !\my_int|FSM|current_state.0100~q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0101~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|FSM|current_state.0010~q ),
	.datad(!\my_int|FSM|current_state.0100~q ),
	.datae(!\my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit5[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit5[11]~8 .extended_lut = "off";
defparam \my_int|pi2_bit5[11]~8 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit5[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N6
cyclonev_lcell_comb \my_int|pi2_bit5[12]~9 (
// Equation(s):
// \my_int|pi2_bit5[12]~9_combout  = ( \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [12] & ( \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [12] ) ) # ( !\my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [12] 
// & ( \my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [12] & ( (((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0010~q )) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0101~q ) ) ) ) # ( 
// \my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [12] & ( !\my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [12] & ( (!\my_int|FSM|current_state.0101~q  & (!\my_int|FSM|current_state.0100~q  & 
// (!\my_int|FSM|current_state.0010~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0101~q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0010~q ),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi2_small_inst3|altsyncram_component|auto_generated|q_a [12]),
	.dataf(!\my_int|pi2_large_inst3|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit5[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit5[12]~9 .extended_lut = "off";
defparam \my_int|pi2_bit5[12]~9 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit5[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y8_N0
cyclonev_ram_block \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_int|FSM|WideOr1~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\my_int|FSM|WideOr1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\my_int|data_delay15~q }),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\my_int|pi2_bit5[12]~9_combout ,\my_int|pi2_bit5[11]~8_combout ,\my_int|pi2_bit5[10]~7_combout ,\my_int|pi2_bit5[9]~6_combout ,\my_int|pi2_bit5[8]~5_combout ,\my_int|pi2_bit5[7]~4_combout ,\my_int|pi2_bit5[6]~3_combout ,\my_int|pi2_bit5[5]~2_combout ,
\my_int|pi2_bit5[4]~1_combout ,\my_int|pi2_bit5[3]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "interleaver:my_int|bit_ram:ram2_bit5|altsyncram:altsyncram_component|altsyncram_n622:auto_generated|ALTSYNCRAM";
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "clear0";
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \my_int|ram2_bit5|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X11_Y6_N0
cyclonev_ram_block \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .init_file = "pi1_large_bit4.mif";
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "interleaver:my_int|pi1_large_bit4:pi2_large_inst4|altsyncram:altsyncram_component|altsyncram_avg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 10;
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 10;
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500";
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190";
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F020010681303005078";
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "17040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181FDE151CA903BF0D5AB887B80D9AC88B9905D8D80F9A0418E8137B3C56F8177C3C968B9B5D34D49B9F5E3514AB033F2D52BB07382D92CA8B1925D0DA8F1A2410EA13FB1C50FA17FC1C9E899BDD14DE999FDE151CA903BF0D5CB907B80D9AC88B9905DAD88F9A0418E8137B0458F8177C3C968B9B5D3CD69B9F5E3514AB033F3554BB07382D92CA8B192DD2DA8F1A2410EA131B2450FA17FC1C9E899BFD1CDE999FDE151CA903";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N18
cyclonev_lcell_comb \my_int|pi2_bit4[3]~0 (
// Equation(s):
// \my_int|pi2_bit4[3]~0_combout  = ( \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [3] & ( \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [3] ) ) # ( !\my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [3] & ( 
// \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [3] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0101~q  & !\my_int|FSM|current_state.0100~q ))) ) ) ) # ( 
// \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [3] & ( !\my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [3] & ( (((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0101~q )) # 
// (\my_int|FSM|current_state.0010~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0010~q ),
	.datac(!\my_int|FSM|current_state.0101~q ),
	.datad(!\my_int|FSM|current_state.0100~q ),
	.datae(!\my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit4[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit4[3]~0 .extended_lut = "off";
defparam \my_int|pi2_bit4[3]~0 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit4[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N51
cyclonev_lcell_comb \my_int|pi2_bit4[4]~1 (
// Equation(s):
// \my_int|pi2_bit4[4]~1_combout  = ( \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [4] & ( \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [4] ) ) # ( !\my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [4] & ( 
// \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [4] & ( (!\my_int|FSM|current_state.0101~q  & (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q ))) ) ) ) # ( 
// \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [4] & ( !\my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [4] & ( (((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0100~q )) # 
// (\my_int|FSM|current_state.0010~q )) # (\my_int|FSM|current_state.0101~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0101~q ),
	.datab(!\my_int|FSM|current_state.0010~q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit4[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit4[4]~1 .extended_lut = "off";
defparam \my_int|pi2_bit4[4]~1 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit4[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N54
cyclonev_lcell_comb \my_int|pi2_bit4[5]~2 (
// Equation(s):
// \my_int|pi2_bit4[5]~2_combout  = ( \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [5] & ( \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [5] ) ) # ( !\my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [5] & ( 
// \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [5] & ( (((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0010~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) ) # ( 
// \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [5] & ( !\my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [5] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0010~q  & 
// (!\my_int|FSM|current_state.0101~q  & !\my_int|FSM|current_state.0100~q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0010~q ),
	.datac(!\my_int|FSM|current_state.0101~q ),
	.datad(!\my_int|FSM|current_state.0100~q ),
	.datae(!\my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit4[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit4[5]~2 .extended_lut = "off";
defparam \my_int|pi2_bit4[5]~2 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit4[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N15
cyclonev_lcell_comb \my_int|pi2_bit4[6]~3 (
// Equation(s):
// \my_int|pi2_bit4[6]~3_combout  = ( \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [6] & ( \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [6] ) ) # ( !\my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [6] & ( 
// \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [6] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0101~q ))) ) ) ) # ( 
// \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [6] & ( !\my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [6] & ( (((\my_int|FSM|current_state.0101~q ) # (\my_int|FSM|current_state.0100~q )) # 
// (\my_int|FSM|current_state.0010~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0010~q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0101~q ),
	.datae(!\my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit4[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit4[6]~3 .extended_lut = "off";
defparam \my_int|pi2_bit4[6]~3 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit4[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N9
cyclonev_lcell_comb \my_int|pi2_bit4[7]~4 (
// Equation(s):
// \my_int|pi2_bit4[7]~4_combout  = ( \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [7] & ( \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [7] ) ) # ( !\my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [7] & ( 
// \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [7] & ( (((\my_int|FSM|current_state.0101~q ) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0010~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) ) # ( 
// \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [7] & ( !\my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [7] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0010~q  & 
// (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0101~q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0010~q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0101~q ),
	.datae(!\my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit4[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit4[7]~4 .extended_lut = "off";
defparam \my_int|pi2_bit4[7]~4 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit4[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y7_N0
cyclonev_ram_block \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .init_file = "pi1_large_bit4.mif";
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "interleaver:my_int|pi1_large_bit4:pi2_large_inst4|altsyncram:altsyncram_component|altsyncram_avg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 10;
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 10;
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004110240104408000100201703C0705C0F01816038060540D01415034040500C0101302C0304C0B0081202802048090041102400040080001001C1703C070580E01816038050540D01414030040500C00C1302C0304C0A00812028010440900411020000400805C0F01C1703C060580E01815034050540D01014030040500B00C1302C020480A00812024010440900010020000400705C0F01C16038060580E01415034050540C010140300304C0B00C13028020480A0041102401044080001";
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00201703C0705C0F01816038060580D01415034040500C0101402C0304C0B0081202802048090041102400040080001001C1703C0705C0E01816038050540D01415030040500C00C1302C0304C0A0081202801044090041102000040080000F01C1703C060580E01816034050540D01014030040500B00C1302C020480A00812024010440900410020000400705C0F01C17038060580E01415034050540C010140300304C0B00C13028020480A008110240104408000100200003C0705C0F01816038060580D01415034040500C0101402C0304C0B00C1202802048090041102401040080001001C1703C0705C0E01816038050540D01415030040500C010130";
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "2C0304C0A0081202802044090041102000040080000F01C1703C060580E01816034050540D01414030040500B00C1302C030480A00812024010440900410020000400705C0F01C17038060580E01815034050540C010140300404C0B00C13028020480A008110240104408000100200003C0705C0F01C16038060580D01415034050500C0101402C0304C0B00C120280204809004110240104008000100201703C0705C0E01816038060540D01415030040500C0101302C0304C0A0081202802044090041102400040080000F01C1703C070580E01816034050540D01414030040500B00C1302C030480A00812028010440900410020000400805C0F01C17038";
defparam \my_int|pi2_large_inst4|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "060580E01815034050540C010140300404C0B00C1302C020480A008110240104409000100200003C0705C0F01C16038060580D01415034050500C010140300304C0B00C12028020480A004110240104008000100201703C0705C0E19876138460D42D014151B4641504C0903302C031CC6B108520A8020448918451124200C0080006F19C5713C270D80E018761B8451542D09414030641D04C10C3302C032486A108520A8210440918470120400C02805C0F19C7713C460D82E018151B4651544D09034030841CC6B10C330AC020486A18851124210C409000701A040140270DC0F01C761B8461582E09415234651D04C09034030031CC6B10C520A8220480A";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N48
cyclonev_lcell_comb \my_int|pi2_bit4[8]~5 (
// Equation(s):
// \my_int|pi2_bit4[8]~5_combout  = ( \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [8] & ( \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [8] ) ) # ( !\my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [8] & ( 
// \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [8] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0010~q  & !\my_int|FSM|current_state.0101~q ))) ) ) ) # ( 
// \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [8] & ( !\my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [8] & ( (((\my_int|FSM|current_state.0101~q ) # (\my_int|FSM|current_state.0010~q )) # 
// (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0100~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|FSM|current_state.0010~q ),
	.datad(!\my_int|FSM|current_state.0101~q ),
	.datae(!\my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit4[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit4[8]~5 .extended_lut = "off";
defparam \my_int|pi2_bit4[8]~5 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit4[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N39
cyclonev_lcell_comb \my_int|pi2_bit4[9]~6 (
// Equation(s):
// \my_int|pi2_bit4[9]~6_combout  = ( \my_int|FSM|current_state.0100~q  & ( \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [9] & ( \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [9] ) ) ) # ( 
// !\my_int|FSM|current_state.0100~q  & ( \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [9] & ( ((!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0101~q ))) # 
// (\my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [9]) ) ) ) # ( \my_int|FSM|current_state.0100~q  & ( !\my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [9] & ( \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a 
// [9] ) ) ) # ( !\my_int|FSM|current_state.0100~q  & ( !\my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [9] & ( (\my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [9] & (((\my_int|FSM|current_state.0101~q ) # 
// (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0010~q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0010~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\my_int|FSM|current_state.0101~q ),
	.datae(!\my_int|FSM|current_state.0100~q ),
	.dataf(!\my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit4[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit4[9]~6 .extended_lut = "off";
defparam \my_int|pi2_bit4[9]~6 .lut_mask = 64'h070F0F0F8F0F0F0F;
defparam \my_int|pi2_bit4[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N18
cyclonev_lcell_comb \my_int|pi2_bit4[10]~7 (
// Equation(s):
// \my_int|pi2_bit4[10]~7_combout  = ( \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [10] & ( \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [10] ) ) # ( !\my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [10] 
// & ( \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [10] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0010~q  & !\my_int|FSM|current_state.0101~q ))) ) ) ) # ( 
// \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [10] & ( !\my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [10] & ( (((\my_int|FSM|current_state.0101~q ) # (\my_int|FSM|current_state.0010~q )) # 
// (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0100~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|FSM|current_state.0010~q ),
	.datad(!\my_int|FSM|current_state.0101~q ),
	.datae(!\my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit4[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit4[10]~7 .extended_lut = "off";
defparam \my_int|pi2_bit4[10]~7 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit4[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N30
cyclonev_lcell_comb \my_int|pi2_bit4[11]~8 (
// Equation(s):
// \my_int|pi2_bit4[11]~8_combout  = ( \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [11] & ( \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [11] ) ) # ( !\my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [11] 
// & ( \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [11] & ( (((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0010~q ) ) ) ) # ( 
// \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [11] & ( !\my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [11] & ( (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0101~q  & 
// (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0010~q ),
	.datab(!\my_int|FSM|current_state.0101~q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit4[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit4[11]~8 .extended_lut = "off";
defparam \my_int|pi2_bit4[11]~8 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit4[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N15
cyclonev_lcell_comb \my_int|pi2_bit4[12]~9 (
// Equation(s):
// \my_int|pi2_bit4[12]~9_combout  = ( \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [12] & ( \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [12] ) ) # ( !\my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [12] 
// & ( \my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [12] & ( (((\my_int|FSM|current_state.0010~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0100~q ) ) ) ) # ( 
// \my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [12] & ( !\my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [12] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0101~q  & 
// (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0010~q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(!\my_int|FSM|current_state.0101~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0010~q ),
	.datae(!\my_int|pi2_small_inst4|altsyncram_component|auto_generated|q_a [12]),
	.dataf(!\my_int|pi2_large_inst4|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit4[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit4[12]~9 .extended_lut = "off";
defparam \my_int|pi2_bit4[12]~9 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit4[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y7_N0
cyclonev_ram_block \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_int|FSM|WideOr1~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\my_int|FSM|WideOr1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\my_int|data_delay14~q }),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\my_int|pi2_bit4[12]~9_combout ,\my_int|pi2_bit4[11]~8_combout ,\my_int|pi2_bit4[10]~7_combout ,\my_int|pi2_bit4[9]~6_combout ,\my_int|pi2_bit4[8]~5_combout ,\my_int|pi2_bit4[7]~4_combout ,\my_int|pi2_bit4[6]~3_combout ,\my_int|pi2_bit4[5]~2_combout ,
\my_int|pi2_bit4[4]~1_combout ,\my_int|pi2_bit4[3]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "interleaver:my_int|bit_ram:ram2_bit4|altsyncram:altsyncram_component|altsyncram_n622:auto_generated|ALTSYNCRAM";
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "clear0";
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \my_int|ram2_bit4|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N3
cyclonev_lcell_comb \my_enc|en2|q_out[1]~1 (
// Equation(s):
// \my_enc|en2|q_out[1]~1_combout  = ( \my_int|FSM|WideOr1~combout  & ( \my_int|ram1_bit4|altsyncram_component|auto_generated|q_b [0] ) ) # ( !\my_int|FSM|WideOr1~combout  & ( !\my_int|ram2_bit5|altsyncram_component|auto_generated|q_b [0] $ 
// (\my_int|ram2_bit4|altsyncram_component|auto_generated|q_b [0]) ) )

	.dataa(!\my_int|ram1_bit4|altsyncram_component|auto_generated|q_b [0]),
	.datab(gnd),
	.datac(!\my_int|ram2_bit5|altsyncram_component|auto_generated|q_b [0]),
	.datad(!\my_int|ram2_bit4|altsyncram_component|auto_generated|q_b [0]),
	.datae(gnd),
	.dataf(!\my_int|FSM|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en2|q_out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en2|q_out[1]~1 .extended_lut = "off";
defparam \my_enc|en2|q_out[1]~1 .lut_mask = 64'hF00FF00F55555555;
defparam \my_enc|en2|q_out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N16
dffeas \my_enc|en2|dffs[1]_NEW_REG100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|en2|q_out[1]~1_combout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en2|dffs[1]_OTERM101 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en2|dffs[1]_NEW_REG100 .is_wysiwyg = "true";
defparam \my_enc|en2|dffs[1]_NEW_REG100 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N5
dffeas \my_int|data_delay16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|data_delay16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|data_delay16 .is_wysiwyg = "true";
defparam \my_int|data_delay16 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y5_N0
cyclonev_ram_block \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .init_file = "pi1_large_bit2.mif";
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "interleaver:my_int|pi1_large_bit2:pi1_large_inst2|altsyncram:altsyncram_component|altsyncram_8vg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 10;
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 10;
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081";
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F060110280307015038070";
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F0200106813030";
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "0507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500DE197FF61B1E2963D7135C38E7D0139C48EBB10BDA586FB20A1A687393025878779402980BFB753AD61BFF763B162B635733543B675033944AEB312BD25AEF322A126A731322507A7714229009FBF51AD019FFF61B1E2963D7135E3967D0139C48EBB10BDC58EFB20A1A687393025A78779402980BFB7502D81BFF763B162B63573B563B675033944AEB3133D45AEF322A126A73132A527A7714229009FB1522D019FFF61B1";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N24
cyclonev_lcell_comb \my_int|pi1_bit6[3]~0 (
// Equation(s):
// \my_int|pi1_bit6[3]~0_combout  = ( \my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [3] & ( \my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [3] ) ) # ( !\my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [3] & ( 
// \my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [3] & ( ((\my_int|FSM|current_state.0110~q ) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) ) # ( 
// \my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [3] & ( !\my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [3] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0100~q  & 
// !\my_int|FSM|current_state.0110~q )) ) ) )

	.dataa(gnd),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0110~q ),
	.datae(!\my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit6[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit6[3]~0 .extended_lut = "off";
defparam \my_int|pi1_bit6[3]~0 .lut_mask = 64'h0000C0003FFFFFFF;
defparam \my_int|pi1_bit6[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N15
cyclonev_lcell_comb \my_int|pi1_bit6[4]~1 (
// Equation(s):
// \my_int|pi1_bit6[4]~1_combout  = ( \my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [4] & ( ((!\my_int|FSM|current_state.0011~q  & (!\my_int|FSM|current_state.0110~q  & !\my_int|FSM|current_state.0100~q ))) # 
// (\my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [4]) ) ) # ( !\my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [4] & ( (\my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [4] & 
// (((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0110~q )) # (\my_int|FSM|current_state.0011~q ))) ) )

	.dataa(!\my_int|FSM|current_state.0011~q ),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(!\my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit6[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit6[4]~1 .extended_lut = "off";
defparam \my_int|pi1_bit6[4]~1 .lut_mask = 64'h007F007F80FF80FF;
defparam \my_int|pi1_bit6[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N51
cyclonev_lcell_comb \my_int|pi1_bit6[5]~2 (
// Equation(s):
// \my_int|pi1_bit6[5]~2_combout  = ( \my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [5] & ( \my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [5] ) ) # ( !\my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [5] & ( 
// \my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [5] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0110~q ) ) ) ) # ( 
// \my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [5] & ( !\my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [5] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & 
// !\my_int|FSM|current_state.0100~q )) ) ) )

	.dataa(gnd),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0100~q ),
	.datae(!\my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit6[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit6[5]~2 .extended_lut = "off";
defparam \my_int|pi1_bit6[5]~2 .lut_mask = 64'h0000C0003FFFFFFF;
defparam \my_int|pi1_bit6[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N45
cyclonev_lcell_comb \my_int|pi1_bit6[6]~3 (
// Equation(s):
// \my_int|pi1_bit6[6]~3_combout  = ( \my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [6] & ( \my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [6] ) ) # ( !\my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [6] & ( 
// \my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [6] & ( ((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0110~q )) # (\my_int|FSM|current_state.0100~q ) ) ) ) # ( 
// \my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [6] & ( !\my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [6] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0110~q  & 
// !\my_int|FSM|current_state.0011~DUPLICATE_q )) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit6[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit6[6]~3 .extended_lut = "off";
defparam \my_int|pi1_bit6[6]~3 .lut_mask = 64'h000080807F7FFFFF;
defparam \my_int|pi1_bit6[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N42
cyclonev_lcell_comb \my_int|pi1_bit6[7]~4 (
// Equation(s):
// \my_int|pi1_bit6[7]~4_combout  = ( \my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [7] & ( ((!\my_int|FSM|current_state.0011~q  & (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0110~q ))) # 
// (\my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [7]) ) ) # ( !\my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [7] & ( (\my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [7] & 
// (((\my_int|FSM|current_state.0110~q ) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0011~q ))) ) )

	.dataa(!\my_int|FSM|current_state.0011~q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0110~q ),
	.datad(!\my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit6[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit6[7]~4 .extended_lut = "off";
defparam \my_int|pi1_bit6[7]~4 .lut_mask = 64'h007F007F80FF80FF;
defparam \my_int|pi1_bit6[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .init_file = "pi1_large_bit2.mif";
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "interleaver:my_int|pi1_large_bit2:pi1_large_inst2|altsyncram:altsyncram_component|altsyncram_8vg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 10;
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 10;
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000341105000010080300F04C1700C060280E04816004050240D04014000040200B03C1305C020180A03812054010140903410050000100702C0F04C17008060280E04415004050240C040140000301C0B03C13058020180A038110540101408030100500000C0702C0F04816008060280D04415004040200C0401405C0301C0B03C1205802018090341105401010080301004C1700C0702C0E04816008050240D04415000040200C0401305C0301C0A0381205802014090341105000010080300";
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "F04C1700C060280E04816004050240D04414000040200B03C1305C030180A03812054010140903410050000100702C0F04C17008060280E04815004050240C040140000401C0B03C13058020180A038110540101408030100500000C0702C0F04C16008060280D04415004050200C0401405C0301C0B03C120580201809034110540101008030100501700C0702C0E04816008060240D04415000040200C0401305C0301C0A0381205802014090341105400010080300F04C1700C070280E04816004050240D04414000040200B03C1305C030180A03812058010140903410050000100802C0F04C17008060280E04815004050240C040140000401C0B03C130";
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "5C020180A038110540101409030100500000C0702C0F04C16008060280D04415004050200C040140000301C0B03C12058020180A034110540101008030100501700C0702C0E04816008060240D04415004040200C0401305C0301C0B0381205802014090341105400010080300F04C1700C070280E04816008050240D04414000040200C03C1305C030180A03812058010140903410050000100802C0F04C1700C060280E04815004050240D040140000401C0B03C1305C020180A03811054010140903010050000100702C0F04C16008060280E04415004050200C040140000301C0B03C12058020180A034110540101408030100501700C0702C0F04816008";
defparam \my_int|pi1_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "060240D04415004040200C0401305C0301C0B0381205802018090341105400010080301004C1700C070280E04816008050240D04414000040200C03C1305C0301C0A03812058010140903411050000100802C0F04C1700C060280E04815184651244D0C034000041A06B13C530DC220180A1B8721544109429030901D060110270AC0F04C76188461282E0C415004651A44C140340800301C6B1BC53158220980A034711D44111428030102507710C470AC2F04816188661284D0C435004041A06C140540DC2301C0B1B8721584209809034911D440110280B01004C7718C4712C2E0C816008651A44D14435080040206C1BC5315C2309C0A238721D84109429";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N48
cyclonev_lcell_comb \my_int|pi1_bit6[8]~5 (
// Equation(s):
// \my_int|pi1_bit6[8]~5_combout  = ( \my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [8] & ( \my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [8] ) ) # ( !\my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [8] & ( 
// \my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [8] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0110~q )) ) ) ) # ( 
// \my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [8] & ( !\my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [8] & ( ((\my_int|FSM|current_state.0110~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # 
// (\my_int|FSM|current_state.0100~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(gnd),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0110~q ),
	.datae(!\my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit6[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit6[8]~5 .extended_lut = "off";
defparam \my_int|pi1_bit6[8]~5 .lut_mask = 64'h00005FFFA000FFFF;
defparam \my_int|pi1_bit6[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N21
cyclonev_lcell_comb \my_int|pi1_bit6[9]~6 (
// Equation(s):
// \my_int|pi1_bit6[9]~6_combout  = ( \my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [9] & ( \my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [9] ) ) # ( !\my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [9] & ( 
// \my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [9] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0110~q  & !\my_int|FSM|current_state.0100~q )) ) ) ) # ( 
// \my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [9] & ( !\my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [9] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0110~q )) # 
// (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(gnd),
	.datad(!\my_int|FSM|current_state.0100~q ),
	.datae(!\my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit6[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit6[9]~6 .extended_lut = "off";
defparam \my_int|pi1_bit6[9]~6 .lut_mask = 64'h000077FF8800FFFF;
defparam \my_int|pi1_bit6[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N36
cyclonev_lcell_comb \my_int|pi1_bit6[10]~7 (
// Equation(s):
// \my_int|pi1_bit6[10]~7_combout  = ( \my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [10] & ( \my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [10] ) ) # ( !\my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [10] 
// & ( \my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [10] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0110~q )) ) ) ) # ( 
// \my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [10] & ( !\my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [10] & ( ((\my_int|FSM|current_state.0110~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # 
// (\my_int|FSM|current_state.0100~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(gnd),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0110~q ),
	.datae(!\my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit6[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit6[10]~7 .extended_lut = "off";
defparam \my_int|pi1_bit6[10]~7 .lut_mask = 64'h00005FFFA000FFFF;
defparam \my_int|pi1_bit6[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N45
cyclonev_lcell_comb \my_int|pi1_bit6[11]~8 (
// Equation(s):
// \my_int|pi1_bit6[11]~8_combout  = ( \my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [11] & ( \my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [11] ) ) # ( !\my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [11] 
// & ( \my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [11] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0110~q  & !\my_int|FSM|current_state.0100~q )) ) ) ) # ( 
// \my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [11] & ( !\my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [11] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0110~q )) # 
// (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(gnd),
	.datad(!\my_int|FSM|current_state.0100~q ),
	.datae(!\my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit6[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit6[11]~8 .extended_lut = "off";
defparam \my_int|pi1_bit6[11]~8 .lut_mask = 64'h000077FF8800FFFF;
defparam \my_int|pi1_bit6[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N27
cyclonev_lcell_comb \my_int|pi1_bit6[12]~9 (
// Equation(s):
// \my_int|pi1_bit6[12]~9_combout  = ( \my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [12] & ( \my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [12] ) ) # ( !\my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [12] 
// & ( \my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [12] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0110~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) ) # ( 
// \my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [12] & ( !\my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [12] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0110~q  & 
// !\my_int|FSM|current_state.0100~q )) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(gnd),
	.datad(!\my_int|FSM|current_state.0100~q ),
	.datae(!\my_int|pi1_small_inst6|altsyncram_component|auto_generated|q_a [12]),
	.dataf(!\my_int|pi1_large_inst2|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit6[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit6[12]~9 .extended_lut = "off";
defparam \my_int|pi1_bit6[12]~9 .lut_mask = 64'h0000880077FFFFFF;
defparam \my_int|pi1_bit6[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_int|FSM|data_delay2~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\my_int|FSM|data_delay2~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\my_int|data_delay16~q }),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\my_int|pi1_bit6[12]~9_combout ,\my_int|pi1_bit6[11]~8_combout ,\my_int|pi1_bit6[10]~7_combout ,\my_int|pi1_bit6[9]~6_combout ,\my_int|pi1_bit6[8]~5_combout ,\my_int|pi1_bit6[7]~4_combout ,\my_int|pi1_bit6[6]~3_combout ,\my_int|pi1_bit6[5]~2_combout ,
\my_int|pi1_bit6[4]~1_combout ,\my_int|pi1_bit6[3]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "interleaver:my_int|bit_ram:ram1_bit6|altsyncram:altsyncram_component|altsyncram_n622:auto_generated|ALTSYNCRAM";
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "clear0";
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \my_int|ram1_bit6|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X29_Y7_N59
dffeas \my_int|data_delay12 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|data_delay12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|data_delay12 .is_wysiwyg = "true";
defparam \my_int|data_delay12 .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y5_N0
cyclonev_ram_block \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .init_file = "pi1_large_bit6.mif";
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "interleaver:my_int|pi1_large_bit6:pi1_large_inst6|altsyncram:altsyncram_component|altsyncram_cvg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 10;
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 10;
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181";
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0";
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040";
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011A2863B70B5A3867900398486B9103D85BEF723A166BF3733A567B775432940B7B5532D41AFF362B122AE3372B523A671023904A6B1123D059EFF21A1069F3F31A5E7977D4129E097BD512DC18FFB60B1C28E3B70B5A386790039A486B9103D85BEF7202186BF3733A567B77543A960B7B5532D41AFF3633142AE3372B523A67102B924A6B1123D059EF12221069F3F31A5E7977F41A9E097BD512DC18FFD6131C28E3B70B5";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N18
cyclonev_lcell_comb \my_int|pi1_bit2[3]~0 (
// Equation(s):
// \my_int|pi1_bit2[3]~0_combout  = ( \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [3] & ( \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [3] ) ) # ( !\my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [3] & ( 
// \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [3] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0100~q )) ) ) ) # ( 
// \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [3] & ( !\my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [3] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # 
// (\my_int|FSM|current_state.0110~q ) ) ) )

	.dataa(gnd),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0100~q ),
	.datae(!\my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit2[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit2[3]~0 .extended_lut = "off";
defparam \my_int|pi1_bit2[3]~0 .lut_mask = 64'h00003FFFC000FFFF;
defparam \my_int|pi1_bit2[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N39
cyclonev_lcell_comb \my_int|pi1_bit2[4]~1 (
// Equation(s):
// \my_int|pi1_bit2[4]~1_combout  = ( \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [4] & ( \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [4] ) ) # ( !\my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [4] & ( 
// \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [4] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0110~q )) ) ) ) # ( 
// \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [4] & ( !\my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [4] & ( ((\my_int|FSM|current_state.0110~q ) # (\my_int|FSM|current_state.0100~q )) # 
// (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0110~q ),
	.datad(gnd),
	.datae(!\my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit2[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit2[4]~1 .extended_lut = "off";
defparam \my_int|pi1_bit2[4]~1 .lut_mask = 64'h00007F7F8080FFFF;
defparam \my_int|pi1_bit2[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N24
cyclonev_lcell_comb \my_int|pi1_bit2[5]~2 (
// Equation(s):
// \my_int|pi1_bit2[5]~2_combout  = ( \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [5] & ( \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [5] ) ) # ( !\my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [5] & ( 
// \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [5] & ( ((\my_int|FSM|current_state.0110~q ) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) ) # ( 
// \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [5] & ( !\my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [5] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0100~q  & 
// !\my_int|FSM|current_state.0110~q )) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0110~q ),
	.datad(gnd),
	.datae(!\my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit2[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit2[5]~2 .extended_lut = "off";
defparam \my_int|pi1_bit2[5]~2 .lut_mask = 64'h000080807F7FFFFF;
defparam \my_int|pi1_bit2[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N33
cyclonev_lcell_comb \my_int|pi1_bit2[6]~3 (
// Equation(s):
// \my_int|pi1_bit2[6]~3_combout  = ( \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [6] & ( \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [6] ) ) # ( !\my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [6] & ( 
// \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [6] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0100~q )) ) ) ) # ( 
// \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [6] & ( !\my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [6] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # 
// (\my_int|FSM|current_state.0110~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0110~q ),
	.datab(gnd),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0100~q ),
	.datae(!\my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit2[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit2[6]~3 .extended_lut = "off";
defparam \my_int|pi1_bit2[6]~3 .lut_mask = 64'h00005FFFA000FFFF;
defparam \my_int|pi1_bit2[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N15
cyclonev_lcell_comb \my_int|pi1_bit2[7]~4 (
// Equation(s):
// \my_int|pi1_bit2[7]~4_combout  = ( \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [7] & ( \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [7] ) ) # ( !\my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [7] & ( 
// \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [7] & ( ((\my_int|FSM|current_state.0110~q ) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) ) # ( 
// \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [7] & ( !\my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [7] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0100~q  & 
// !\my_int|FSM|current_state.0110~q )) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0110~q ),
	.datad(gnd),
	.datae(!\my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit2[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit2[7]~4 .extended_lut = "off";
defparam \my_int|pi1_bit2[7]~4 .lut_mask = 64'h000080807F7FFFFF;
defparam \my_int|pi1_bit2[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y6_N0
cyclonev_ram_block \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .init_file = "pi1_large_bit6.mif";
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "interleaver:my_int|pi1_large_bit6:pi1_large_inst6|altsyncram:altsyncram_component|altsyncram_cvg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 10;
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 10;
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000140903410050000100702C0F04C17008060280E04415004050240C040140000301C0B03C13058020180A038110540101408030100500000C0702C0F04816008060280D04415004040200C0401405C0301C0B03C1205802018090341105401010080301004C1700C0702C0E04816008050240D04415000040200C0401305C0301C0A0381205802014090341105000010080300F04C1700C060280E04816004050240D04414000040200B03C1305C030180A03812054010140903410050000100";
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "702C0F04C17008060280E04815004050240C040140000401C0B03C13058020180A038110540101408030100500000C0702C0F04C16008060280D04415004050200C0401405C0301C0B03C120580201809034110540101008030100501700C0702C0E04816008060240D04415000040200C0401305C0301C0A0381205802014090341105400010080300F04C1700C070280E04816004050240D04414000040200B03C1305C030180A03812058010140903410050000100802C0F04C17008060280E04815004050240C040140000401C0B03C1305C020180A038110540101409030100500000C0702C0F04C16008060280D04415004050200C040140000301C0B0";
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "3C12058020180A034110540101008030100501700C0702C0E04816008060240D04415004040200C0401305C0301C0B0381205802014090341105400010080300F04C1700C070280E04816008050240D04414000040200C03C1305C030180A03812058010140903410050000100802C0F04C1700C060280E04815004050240D040140000401C0B03C1305C020180A03811054010140903010050000100702C0F04C16008060280E04415004050200C040140000301C0B03C12058020180A034110540101408030100501700C0702C0F04816008060240D04415004040200C0401305C0301C0B0381205802018090341105400010080301004C1700C070280E048";
defparam \my_int|pi1_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "16008050240D04414000040200C03C1305C0301C0A03812058010140903411050000100802C0F04C1700C060280E04815004050240D04014000040200B03C1305C020180A03812054010140903010050000100702C0F04C16008060280E1C475104450A42C040941806311C2B0BC13058621984A134310D401014681B0501503708C0702C6F1C856108260A80D04475184441202C0401425C6311C4B0B8320580219869134510D420010081B07014C5708C2702C0E1C876108450A40D04495180441202C0BC1305C6319C4A138320D801014691B45115020090080306F1CC5710C260A80E24876184450A42D04014180641204B0BC3305C021986A138520D421";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N15
cyclonev_lcell_comb \my_int|pi1_bit2[8]~5 (
// Equation(s):
// \my_int|pi1_bit2[8]~5_combout  = ( \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [8] & ( \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [8] ) ) # ( !\my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [8] & ( 
// \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [8] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0100~q )) ) ) ) # ( 
// \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [8] & ( !\my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [8] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # 
// (\my_int|FSM|current_state.0110~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0110~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(gnd),
	.datae(!\my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit2[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit2[8]~5 .extended_lut = "off";
defparam \my_int|pi1_bit2[8]~5 .lut_mask = 64'h00007F7F8080FFFF;
defparam \my_int|pi1_bit2[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N21
cyclonev_lcell_comb \my_int|pi1_bit2[9]~6 (
// Equation(s):
// \my_int|pi1_bit2[9]~6_combout  = ( \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [9] & ( \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [9] ) ) # ( !\my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [9] & ( 
// \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [9] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0110~q )) ) ) ) # ( 
// \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [9] & ( !\my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [9] & ( ((\my_int|FSM|current_state.0110~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # 
// (\my_int|FSM|current_state.0100~q ) ) ) )

	.dataa(gnd),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0110~q ),
	.datae(!\my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit2[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit2[9]~6 .extended_lut = "off";
defparam \my_int|pi1_bit2[9]~6 .lut_mask = 64'h00003FFFC000FFFF;
defparam \my_int|pi1_bit2[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N0
cyclonev_lcell_comb \my_int|pi1_bit2[10]~7 (
// Equation(s):
// \my_int|pi1_bit2[10]~7_combout  = ( \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [10] & ( \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [10] ) ) # ( !\my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [10] 
// & ( \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [10] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0110~q ) ) ) ) # ( 
// \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [10] & ( !\my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [10] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & 
// !\my_int|FSM|current_state.0100~q )) ) ) )

	.dataa(!\my_int|FSM|current_state.0110~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\my_int|FSM|current_state.0100~q ),
	.datae(!\my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit2[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit2[10]~7 .extended_lut = "off";
defparam \my_int|pi1_bit2[10]~7 .lut_mask = 64'h0000880077FFFFFF;
defparam \my_int|pi1_bit2[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N24
cyclonev_lcell_comb \my_int|pi1_bit2[11]~8 (
// Equation(s):
// \my_int|pi1_bit2[11]~8_combout  = ( \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [11] & ( \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [11] ) ) # ( !\my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [11] 
// & ( \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [11] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q )) ) ) ) # ( 
// \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [11] & ( !\my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [11] & ( ((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0100~q )) # 
// (\my_int|FSM|current_state.0110~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0110~q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(gnd),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit2[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit2[11]~8 .extended_lut = "off";
defparam \my_int|pi1_bit2[11]~8 .lut_mask = 64'h000077FF8800FFFF;
defparam \my_int|pi1_bit2[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N54
cyclonev_lcell_comb \my_int|pi1_bit2[12]~9 (
// Equation(s):
// \my_int|pi1_bit2[12]~9_combout  = ( \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [12] & ( \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [12] ) ) # ( !\my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [12] 
// & ( \my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [12] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q )) ) ) ) # ( 
// \my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [12] & ( !\my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [12] & ( ((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0100~q )) # 
// (\my_int|FSM|current_state.0110~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0110~q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(gnd),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi1_large_inst6|altsyncram_component|auto_generated|q_a [12]),
	.dataf(!\my_int|pi1_small_inst2|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit2[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit2[12]~9 .extended_lut = "off";
defparam \my_int|pi1_bit2[12]~9 .lut_mask = 64'h000077FF8800FFFF;
defparam \my_int|pi1_bit2[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y7_N0
cyclonev_ram_block \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_int|FSM|data_delay2~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\my_int|FSM|data_delay2~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\my_int|data_delay12~q }),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\my_int|pi1_bit2[12]~9_combout ,\my_int|pi1_bit2[11]~8_combout ,\my_int|pi1_bit2[10]~7_combout ,\my_int|pi1_bit2[9]~6_combout ,\my_int|pi1_bit2[8]~5_combout ,\my_int|pi1_bit2[7]~4_combout ,\my_int|pi1_bit2[6]~3_combout ,\my_int|pi1_bit2[5]~2_combout ,
\my_int|pi1_bit2[4]~1_combout ,\my_int|pi1_bit2[3]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "interleaver:my_int|bit_ram:ram1_bit2|altsyncram:altsyncram_component|altsyncram_n622:auto_generated|ALTSYNCRAM";
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "clear0";
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \my_int|ram1_bit2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N18
cyclonev_lcell_comb \my_int|data_out[2]~2 (
// Equation(s):
// \my_int|data_out[2]~2_combout  = ( \my_int|ram1_bit2|altsyncram_component|auto_generated|q_b [0] & ( (!\my_int|FSM|WideOr4_OTERM139~DUPLICATE_q ) # (\my_int|ram1_bit6|altsyncram_component|auto_generated|q_b [0]) ) ) # ( 
// !\my_int|ram1_bit2|altsyncram_component|auto_generated|q_b [0] & ( (\my_int|ram1_bit6|altsyncram_component|auto_generated|q_b [0] & \my_int|FSM|WideOr4_OTERM139~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\my_int|ram1_bit6|altsyncram_component|auto_generated|q_b [0]),
	.datac(gnd),
	.datad(!\my_int|FSM|WideOr4_OTERM139~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\my_int|ram1_bit2|altsyncram_component|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|data_out[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|data_out[2]~2 .extended_lut = "off";
defparam \my_int|data_out[2]~2 .lut_mask = 64'h00330033FF33FF33;
defparam \my_int|data_out[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N20
dffeas \my_enc|en2|dffs[1]_NEW_REG92 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|data_out[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en2|dffs[1]_OTERM93 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en2|dffs[1]_NEW_REG92 .is_wysiwyg = "true";
defparam \my_enc|en2|dffs[1]_NEW_REG92 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N33
cyclonev_lcell_comb \my_int|data_out[6]~6 (
// Equation(s):
// \my_int|data_out[6]~6_combout  = ( \my_int|ram1_bit6|altsyncram_component|auto_generated|q_b [0] & ( (!\my_int|FSM|WideOr4_OTERM139~DUPLICATE_q ) # (\my_int|ram1_bit2|altsyncram_component|auto_generated|q_b [0]) ) ) # ( 
// !\my_int|ram1_bit6|altsyncram_component|auto_generated|q_b [0] & ( (\my_int|ram1_bit2|altsyncram_component|auto_generated|q_b [0] & \my_int|FSM|WideOr4_OTERM139~DUPLICATE_q ) ) )

	.dataa(!\my_int|ram1_bit2|altsyncram_component|auto_generated|q_b [0]),
	.datab(gnd),
	.datac(!\my_int|FSM|WideOr4_OTERM139~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_int|ram1_bit6|altsyncram_component|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|data_out[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|data_out[6]~6 .extended_lut = "off";
defparam \my_int|data_out[6]~6 .lut_mask = 64'h05050505F5F5F5F5;
defparam \my_int|data_out[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N9
cyclonev_lcell_comb \my_enc|en2|dffs[1]_OTERM95~feeder (
// Equation(s):
// \my_enc|en2|dffs[1]_OTERM95~feeder_combout  = ( \my_int|data_out[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_int|data_out[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en2|dffs[1]_OTERM95~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en2|dffs[1]_OTERM95~feeder .extended_lut = "off";
defparam \my_enc|en2|dffs[1]_OTERM95~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_enc|en2|dffs[1]_OTERM95~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N10
dffeas \my_enc|en2|dffs[1]_NEW_REG94 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|en2|dffs[1]_OTERM95~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en2|dffs[1]_OTERM95 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en2|dffs[1]_NEW_REG94 .is_wysiwyg = "true";
defparam \my_enc|en2|dffs[1]_NEW_REG94 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .init_file = "pi1_large_bit3.mif";
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "interleaver:my_int|pi1_large_bit3:pi1_large_inst3|altsyncram:altsyncram_component|altsyncram_9vg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 10;
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 10;
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C0";
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "80041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140";
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C00064";
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "1202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041AFCDCCE959EFDDD0EA582DED54CB506DFD58CC50AB8CDCAD48EB9CC0AE4929AC448F4169BC488841A7CFCC6941E7DFD06A7825EF544B7865FF584C70A38EDC2D70E39EC02E6921AE440F6961BE480861AFCDCC0961EFDDD0EA582DED54EB586DFD58CC50AB8CDCCD50EB9CC0AE4929AC44AF4969BC488841A7CC4C8941E7DFD06A7825EFD46B7865FF584C70A38F5C4D70E39EC02E6921AEC42F6961BE480861A1CE4C0961E";
// synopsys translate_on

// Location: MLABCELL_X37_Y1_N12
cyclonev_lcell_comb \my_int|pi1_bit5[3]~0 (
// Equation(s):
// \my_int|pi1_bit5[3]~0_combout  = ( \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [3] & ( \my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [3] ) ) # ( !\my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [3] & ( 
// \my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [3] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0110~q  & !\my_int|FSM|current_state.0100~q )) ) ) ) # ( 
// \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [3] & ( !\my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [3] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0110~q )) # 
// (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(gnd),
	.datae(!\my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit5[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit5[3]~0 .extended_lut = "off";
defparam \my_int|pi1_bit5[3]~0 .lut_mask = 64'h00007F7F8080FFFF;
defparam \my_int|pi1_bit5[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y1_N54
cyclonev_lcell_comb \my_int|pi1_bit5[4]~1 (
// Equation(s):
// \my_int|pi1_bit5[4]~1_combout  = ( \my_int|FSM|current_state.0100~q  & ( \my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [4] & ( \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [4] ) ) ) # ( 
// !\my_int|FSM|current_state.0100~q  & ( \my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [4] & ( ((!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0110~q )) # 
// (\my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [4]) ) ) ) # ( \my_int|FSM|current_state.0100~q  & ( !\my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [4] & ( \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a 
// [4] ) ) ) # ( !\my_int|FSM|current_state.0100~q  & ( !\my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [4] & ( (\my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [4] & ((\my_int|FSM|current_state.0110~q ) # 
// (\my_int|FSM|current_state.0011~DUPLICATE_q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(gnd),
	.datad(!\my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [4]),
	.datae(!\my_int|FSM|current_state.0100~q ),
	.dataf(!\my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit5[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit5[4]~1 .extended_lut = "off";
defparam \my_int|pi1_bit5[4]~1 .lut_mask = 64'h007700FF88FF00FF;
defparam \my_int|pi1_bit5[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y1_N48
cyclonev_lcell_comb \my_int|pi1_bit5[5]~2 (
// Equation(s):
// \my_int|pi1_bit5[5]~2_combout  = ( \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [5] & ( \my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [5] ) ) # ( !\my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [5] & ( 
// \my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [5] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0110~q  & !\my_int|FSM|current_state.0100~q )) ) ) ) # ( 
// \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [5] & ( !\my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [5] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0110~q )) # 
// (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(gnd),
	.datae(!\my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit5[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit5[5]~2 .extended_lut = "off";
defparam \my_int|pi1_bit5[5]~2 .lut_mask = 64'h00007F7F8080FFFF;
defparam \my_int|pi1_bit5[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y1_N33
cyclonev_lcell_comb \my_int|pi1_bit5[6]~3 (
// Equation(s):
// \my_int|pi1_bit5[6]~3_combout  = ( \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [6] & ( \my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [6] ) ) # ( !\my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [6] & ( 
// \my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [6] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0110~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q )) ) ) ) # ( 
// \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [6] & ( !\my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [6] & ( ((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0110~q )) # 
// (\my_int|FSM|current_state.0100~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(gnd),
	.datac(!\my_int|FSM|current_state.0110~q ),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit5[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit5[6]~3 .extended_lut = "off";
defparam \my_int|pi1_bit5[6]~3 .lut_mask = 64'h00005FFFA000FFFF;
defparam \my_int|pi1_bit5[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y1_N0
cyclonev_lcell_comb \my_int|pi1_bit5[7]~4 (
// Equation(s):
// \my_int|pi1_bit5[7]~4_combout  = ( \my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [7] & ( \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [7] ) ) # ( !\my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [7] & ( 
// \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [7] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0110~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) ) # ( 
// \my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [7] & ( !\my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [7] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0110~q  & 
// !\my_int|FSM|current_state.0100~q )) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(gnd),
	.datae(!\my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit5[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit5[7]~4 .extended_lut = "off";
defparam \my_int|pi1_bit5[7]~4 .lut_mask = 64'h000080807F7FFFFF;
defparam \my_int|pi1_bit5[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .init_file = "pi1_large_bit3.mif";
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "interleaver:my_int|pi1_large_bit3:pi1_large_inst3|altsyncram:altsyncram_component|altsyncram_9vg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 10;
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 10;
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000440F0340B020060100205C1504C1103C0C028080180400417054130400E0300A0200500C0105C14048100380C024070140300016050120400D02C0901C0500800058140440F0340B02406010020001504C1103C0D028080180400417054130440E0300A0200600C0105C15048100380C028070140300416050120400E02C0901C0500800058140480F0340B02407010020001604C1103C0D02C080180400817054130440F0300A0200600C0105C1504C100380C028080140300417050120400";
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "E0300901C0500C0005814048100340B0240701002000160501103C0D02C090180400800054130440F0340A020060100105C1504C110380C028080140300417054120400E0300A01C0500C0105814048100380B0240701402000160501203C0D02C090180400800058130440F0340B020060100205C1504C1103C0C028080180300417054130400E0300A01C0500C0105C14048100380C024070140300016050120400D02C0901C0400800058140440F0340B02006010020001504C1103C0D028080180400417054130440E0300A0200500C0105C15048100380C024070140300416050120400E02C0901C0500800058140480F0340B02406010020001604C110";
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "3C0D028080180400817054130440F0300A0200600C0105C1504C100380C028070140300417050120400E02C0901C0500C0005814048100340B0240701002000160501103C0D02C080180400800054130440F0300A020060100105C1504C110380C028080140300417054120400E0300901C0500C0105814048100340B0240701402000160501203C0D02C090180400800058130440F0340A020060100205C1504C110380C028080180300417054130400E0300A01C0500C0105C14048100380B0240701403000160501203C0D02C0901C0400800058140440F0340B02006010020001504C1103C0C028080180400417054130400E0300A0200500C0105C15048";
defparam \my_int|pi1_large_inst3|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "100380C024070140300416050120400D02C0901C0500800058140440F0340B02406010020001604C1103C0D028080180400817054130440E0300A0200600C0105C15048100380C028070140300417050120400E02C0901C0500C000D8340480F1B46B1244709022000161CC7113C4D0AC280180418860154530C42F0300A1A066110410DC1504C901B84C1282809403004771D0521402E0B00901C6518C41158340C8100346B1A44711422000162507113C4D0AC290180418860154530C42F0340A1A066110420DC3504C111B86C1284809823004971D4721402E0B00A01C6518C41158340C8100386B1A4471142308016050721BC4D12C2909C04208601D853";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N51
cyclonev_lcell_comb \my_int|pi1_bit5[8]~5 (
// Equation(s):
// \my_int|pi1_bit5[8]~5_combout  = ( \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [8] & ( \my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [8] ) ) # ( !\my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [8] & ( 
// \my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [8] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0110~q )) ) ) ) # ( 
// \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [8] & ( !\my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [8] & ( ((\my_int|FSM|current_state.0110~q ) # (\my_int|FSM|current_state.0100~q )) # 
// (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0110~q ),
	.datad(gnd),
	.datae(!\my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit5[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit5[8]~5 .extended_lut = "off";
defparam \my_int|pi1_bit5[8]~5 .lut_mask = 64'h00007F7F8080FFFF;
defparam \my_int|pi1_bit5[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N6
cyclonev_lcell_comb \my_int|pi1_bit5[9]~6 (
// Equation(s):
// \my_int|pi1_bit5[9]~6_combout  = ( \my_int|FSM|current_state.0110~q  & ( \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [9] ) ) # ( !\my_int|FSM|current_state.0110~q  & ( \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [9] 
// & ( ((\my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [9]) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0100~q ) ) ) ) # ( !\my_int|FSM|current_state.0110~q  & ( 
// !\my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [9] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & \my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [9])) ) ) )

	.dataa(gnd),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\my_int|FSM|current_state.0110~q ),
	.dataf(!\my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit5[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit5[9]~6 .extended_lut = "off";
defparam \my_int|pi1_bit5[9]~6 .lut_mask = 64'h00C000003FFFFFFF;
defparam \my_int|pi1_bit5[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N27
cyclonev_lcell_comb \my_int|pi1_bit5[10]~7 (
// Equation(s):
// \my_int|pi1_bit5[10]~7_combout  = ( \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [10] & ( \my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [10] ) ) # ( !\my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [10] 
// & ( \my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [10] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0110~q )) ) ) ) # ( 
// \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [10] & ( !\my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [10] & ( ((\my_int|FSM|current_state.0110~q ) # (\my_int|FSM|current_state.0100~q )) # 
// (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0110~q ),
	.datad(gnd),
	.datae(!\my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit5[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit5[10]~7 .extended_lut = "off";
defparam \my_int|pi1_bit5[10]~7 .lut_mask = 64'h00007F7F8080FFFF;
defparam \my_int|pi1_bit5[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N18
cyclonev_lcell_comb \my_int|pi1_bit5[11]~8 (
// Equation(s):
// \my_int|pi1_bit5[11]~8_combout  = ( \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [11] & ( \my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [11] ) ) # ( !\my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [11] 
// & ( \my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [11] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0100~q )) ) ) ) # ( 
// \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [11] & ( !\my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [11] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # 
// (\my_int|FSM|current_state.0110~q ) ) ) )

	.dataa(gnd),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0100~q ),
	.datae(!\my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit5[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit5[11]~8 .extended_lut = "off";
defparam \my_int|pi1_bit5[11]~8 .lut_mask = 64'h00003FFFC000FFFF;
defparam \my_int|pi1_bit5[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N39
cyclonev_lcell_comb \my_int|pi1_bit5[12]~9 (
// Equation(s):
// \my_int|pi1_bit5[12]~9_combout  = ( \my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [12] & ( \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [12] ) ) # ( !\my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [12] 
// & ( \my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [12] & ( ((\my_int|FSM|current_state.0110~q ) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) ) # ( 
// \my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [12] & ( !\my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [12] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0100~q  & 
// !\my_int|FSM|current_state.0110~q )) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0110~q ),
	.datad(gnd),
	.datae(!\my_int|pi1_small_inst3|altsyncram_component|auto_generated|q_a [12]),
	.dataf(!\my_int|pi1_large_inst3|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit5[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit5[12]~9 .extended_lut = "off";
defparam \my_int|pi1_bit5[12]~9 .lut_mask = 64'h000080807F7FFFFF;
defparam \my_int|pi1_bit5[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_int|FSM|data_delay2~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\my_int|FSM|data_delay2~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\my_int|data_delay15~q }),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\my_int|pi1_bit5[12]~9_combout ,\my_int|pi1_bit5[11]~8_combout ,\my_int|pi1_bit5[10]~7_combout ,\my_int|pi1_bit5[9]~6_combout ,\my_int|pi1_bit5[8]~5_combout ,\my_int|pi1_bit5[7]~4_combout ,\my_int|pi1_bit5[6]~3_combout ,\my_int|pi1_bit5[5]~2_combout ,
\my_int|pi1_bit5[4]~1_combout ,\my_int|pi1_bit5[3]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "interleaver:my_int|bit_ram:ram1_bit5|altsyncram:altsyncram_component|altsyncram_n622:auto_generated|ALTSYNCRAM";
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "clear0";
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \my_int|ram1_bit5|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X29_Y6_N53
dffeas \my_enc|en2|dffs[2]_NEW_REG76 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|ram1_bit5|altsyncram_component|auto_generated|q_b [0]),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en2|dffs[2]_OTERM77 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en2|dffs[2]_NEW_REG76 .is_wysiwyg = "true";
defparam \my_enc|en2|dffs[2]_NEW_REG76 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y3_N0
cyclonev_ram_block \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .init_file = "pi1_large_bit6.mif";
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "interleaver:my_int|pi1_large_bit6:pi2_large_inst6|altsyncram:altsyncram_component|altsyncram_cvg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 10;
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 10;
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181";
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0";
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040";
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011A2863B70B5A3867900398486B9103D85BEF723A166BF3733A567B775432940B7B5532D41AFF362B122AE3372B523A671023904A6B1123D059EFF21A1069F3F31A5E7977D4129E097BD512DC18FFB60B1C28E3B70B5A386790039A486B9103D85BEF7202186BF3733A567B77543A960B7B5532D41AFF3633142AE3372B523A67102B924A6B1123D059EF12221069F3F31A5E7977F41A9E097BD512DC18FFD6131C28E3B70B5";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N27
cyclonev_lcell_comb \my_int|pi2_bit2[3]~0 (
// Equation(s):
// \my_int|pi2_bit2[3]~0_combout  = ( \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [3] & ( \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [3] ) ) # ( !\my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [3] & ( 
// \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [3] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0101~q  & (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0010~q ))) ) ) ) # ( 
// \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [3] & ( !\my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [3] & ( (((\my_int|FSM|current_state.0010~q ) # (\my_int|FSM|current_state.0100~q )) # 
// (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0101~q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0010~q ),
	.datae(!\my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit2[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit2[3]~0 .extended_lut = "off";
defparam \my_int|pi2_bit2[3]~0 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit2[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N18
cyclonev_lcell_comb \my_int|pi2_bit2[4]~1 (
// Equation(s):
// \my_int|pi2_bit2[4]~1_combout  = ( \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [4] & ( \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [4] ) ) # ( !\my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [4] & ( 
// \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [4] & ( (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0101~q ))) ) ) ) # ( 
// \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [4] & ( !\my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [4] & ( (((\my_int|FSM|current_state.0101~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # 
// (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0010~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0010~q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0101~q ),
	.datae(!\my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit2[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit2[4]~1 .extended_lut = "off";
defparam \my_int|pi2_bit2[4]~1 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit2[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N6
cyclonev_lcell_comb \my_int|pi2_bit2[5]~2 (
// Equation(s):
// \my_int|pi2_bit2[5]~2_combout  = ( \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [5] & ( \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [5] ) ) # ( !\my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [5] & ( 
// \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [5] & ( (((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0010~q )) # (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) ) # ( 
// \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [5] & ( !\my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [5] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0101~q  & 
// (!\my_int|FSM|current_state.0010~q  & !\my_int|FSM|current_state.0100~q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0101~q ),
	.datac(!\my_int|FSM|current_state.0010~q ),
	.datad(!\my_int|FSM|current_state.0100~q ),
	.datae(!\my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit2[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit2[5]~2 .extended_lut = "off";
defparam \my_int|pi2_bit2[5]~2 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit2[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N57
cyclonev_lcell_comb \my_int|pi2_bit2[6]~3 (
// Equation(s):
// \my_int|pi2_bit2[6]~3_combout  = ( \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [6] & ( \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [6] ) ) # ( !\my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [6] & ( 
// \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [6] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0101~q  & !\my_int|FSM|current_state.0010~q ))) ) ) ) # ( 
// \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [6] & ( !\my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [6] & ( (((\my_int|FSM|current_state.0010~q ) # (\my_int|FSM|current_state.0101~q )) # 
// (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0101~q ),
	.datad(!\my_int|FSM|current_state.0010~q ),
	.datae(!\my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit2[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit2[6]~3 .extended_lut = "off";
defparam \my_int|pi2_bit2[6]~3 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit2[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N51
cyclonev_lcell_comb \my_int|pi2_bit2[7]~4 (
// Equation(s):
// \my_int|pi2_bit2[7]~4_combout  = ( \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [7] & ( \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [7] ) ) # ( !\my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [7] & ( 
// \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [7] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0101~q  & (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0010~q ))) ) ) ) # ( 
// \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [7] & ( !\my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [7] & ( (((\my_int|FSM|current_state.0010~q ) # (\my_int|FSM|current_state.0100~q )) # 
// (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0101~q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0010~q ),
	.datae(!\my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit2[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit2[7]~4 .extended_lut = "off";
defparam \my_int|pi2_bit2[7]~4 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit2[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y1_N0
cyclonev_ram_block \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .init_file = "pi1_large_bit6.mif";
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "interleaver:my_int|pi1_large_bit6:pi2_large_inst6|altsyncram:altsyncram_component|altsyncram_cvg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 10;
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 10;
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000140903410050000100702C0F04C17008060280E04415004050240C040140000301C0B03C13058020180A038110540101408030100500000C0702C0F04816008060280D04415004040200C0401405C0301C0B03C1205802018090341105401010080301004C1700C0702C0E04816008050240D04415000040200C0401305C0301C0A0381205802014090341105000010080300F04C1700C060280E04816004050240D04414000040200B03C1305C030180A03812054010140903410050000100";
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "702C0F04C17008060280E04815004050240C040140000401C0B03C13058020180A038110540101408030100500000C0702C0F04C16008060280D04415004050200C0401405C0301C0B03C120580201809034110540101008030100501700C0702C0E04816008060240D04415000040200C0401305C0301C0A0381205802014090341105400010080300F04C1700C070280E04816004050240D04414000040200B03C1305C030180A03812058010140903410050000100802C0F04C17008060280E04815004050240C040140000401C0B03C1305C020180A038110540101409030100500000C0702C0F04C16008060280D04415004050200C040140000301C0B0";
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "3C12058020180A034110540101008030100501700C0702C0E04816008060240D04415004040200C0401305C0301C0B0381205802014090341105400010080300F04C1700C070280E04816008050240D04414000040200C03C1305C030180A03812058010140903410050000100802C0F04C1700C060280E04815004050240D040140000401C0B03C1305C020180A03811054010140903010050000100702C0F04C16008060280E04415004050200C040140000301C0B03C12058020180A034110540101408030100501700C0702C0F04816008060240D04415004040200C0401305C0301C0B0381205802018090341105400010080301004C1700C070280E048";
defparam \my_int|pi2_large_inst6|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "16008050240D04414000040200C03C1305C0301C0A03812058010140903411050000100802C0F04C1700C060280E04815004050240D04014000040200B03C1305C020180A03812054010140903010050000100702C0F04C16008060280E1C475104450A42C040941806311C2B0BC13058621984A134310D401014681B0501503708C0702C6F1C856108260A80D04475184441202C0401425C6311C4B0B8320580219869134510D420010081B07014C5708C2702C0E1C876108450A40D04495180441202C0BC1305C6319C4A138320D801014691B45115020090080306F1CC5710C260A80E24876184450A42D04014180641204B0BC3305C021986A138520D421";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N45
cyclonev_lcell_comb \my_int|pi2_bit2[8]~5 (
// Equation(s):
// \my_int|pi2_bit2[8]~5_combout  = ( \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [8] & ( \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [8] ) ) # ( !\my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [8] & ( 
// \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [8] & ( (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0101~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q ))) ) ) ) # ( 
// \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [8] & ( !\my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [8] & ( (((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0101~q )) # 
// (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0010~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0010~q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0101~q ),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit2[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit2[8]~5 .extended_lut = "off";
defparam \my_int|pi2_bit2[8]~5 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit2[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N12
cyclonev_lcell_comb \my_int|pi2_bit2[9]~6 (
// Equation(s):
// \my_int|pi2_bit2[9]~6_combout  = ( \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [9] & ( \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [9] ) ) # ( !\my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [9] & ( 
// \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [9] & ( (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0101~q ))) ) ) ) # ( 
// \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [9] & ( !\my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [9] & ( (((\my_int|FSM|current_state.0101~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # 
// (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0010~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0010~q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0101~q ),
	.datae(!\my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit2[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit2[9]~6 .extended_lut = "off";
defparam \my_int|pi2_bit2[9]~6 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit2[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N33
cyclonev_lcell_comb \my_int|pi2_bit2[10]~7 (
// Equation(s):
// \my_int|pi2_bit2[10]~7_combout  = ( \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [10] & ( \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [10] ) ) # ( !\my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [10] 
// & ( \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [10] & ( (((\my_int|FSM|current_state.0010~q ) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) ) # ( 
// \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [10] & ( !\my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [10] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0101~q  & 
// (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0010~q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0101~q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0010~q ),
	.datae(!\my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit2[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit2[10]~7 .extended_lut = "off";
defparam \my_int|pi2_bit2[10]~7 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit2[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N39
cyclonev_lcell_comb \my_int|pi2_bit2[11]~8 (
// Equation(s):
// \my_int|pi2_bit2[11]~8_combout  = ( \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [11] & ( \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [11] ) ) # ( !\my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [11] 
// & ( \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [11] & ( (((\my_int|FSM|current_state.0010~q ) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) ) # ( 
// \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [11] & ( !\my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [11] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0101~q  & 
// (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0010~q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0101~q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0010~q ),
	.datae(!\my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit2[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit2[11]~8 .extended_lut = "off";
defparam \my_int|pi2_bit2[11]~8 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit2[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N0
cyclonev_lcell_comb \my_int|pi2_bit2[12]~9 (
// Equation(s):
// \my_int|pi2_bit2[12]~9_combout  = ( \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [12] & ( \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [12] ) ) # ( !\my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [12] 
// & ( \my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [12] & ( (((\my_int|FSM|current_state.0101~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0010~q ) ) ) ) # ( 
// \my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [12] & ( !\my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [12] & ( (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0100~q  & 
// (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0101~q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0010~q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0101~q ),
	.datae(!\my_int|pi2_small_inst2|altsyncram_component|auto_generated|q_a [12]),
	.dataf(!\my_int|pi2_large_inst6|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit2[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit2[12]~9 .extended_lut = "off";
defparam \my_int|pi2_bit2[12]~9 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit2[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y2_N0
cyclonev_ram_block \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_int|FSM|WideOr1~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\my_int|FSM|WideOr1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\my_int|data_delay12~q }),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\my_int|pi2_bit2[12]~9_combout ,\my_int|pi2_bit2[11]~8_combout ,\my_int|pi2_bit2[10]~7_combout ,\my_int|pi2_bit2[9]~6_combout ,\my_int|pi2_bit2[8]~5_combout ,\my_int|pi2_bit2[7]~4_combout ,\my_int|pi2_bit2[6]~3_combout ,\my_int|pi2_bit2[5]~2_combout ,
\my_int|pi2_bit2[4]~1_combout ,\my_int|pi2_bit2[3]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "interleaver:my_int|bit_ram:ram2_bit2|altsyncram:altsyncram_component|altsyncram_n622:auto_generated|ALTSYNCRAM";
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "clear0";
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \my_int|ram2_bit2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X29_Y6_N43
dffeas \my_enc|en2|dffs[2]_OTERM85_NEW_REG190 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|ram2_bit2|altsyncram_component|auto_generated|q_b [0]),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en2|dffs[2]_OTERM85_OTERM191 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en2|dffs[2]_OTERM85_NEW_REG190 .is_wysiwyg = "true";
defparam \my_enc|en2|dffs[2]_OTERM85_NEW_REG190 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N18
cyclonev_lcell_comb \my_int|data_delay11~feeder (
// Equation(s):
// \my_int|data_delay11~feeder_combout  = ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|data_delay11~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|data_delay11~feeder .extended_lut = "off";
defparam \my_int|data_delay11~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_int|data_delay11~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N20
dffeas \my_int|data_delay11 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|data_delay11~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|data_delay11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|data_delay11 .is_wysiwyg = "true";
defparam \my_int|data_delay11 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y3_N0
cyclonev_ram_block \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .init_file = "pi1_large_bit7.mif";
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "interleaver:my_int|pi1_large_bit7:pi1_large_inst7|altsyncram:altsyncram_component|altsyncram_dvg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 10;
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 10;
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0";
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180";
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C04074";
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "1603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E35F30426E236EB42366617EB82466A10E3C055EE11E20065F2F2DA4E7576F3DA8E057AD4D2CC14FED5D30C24E2B6CB4A3466B7CB8A446A90C3C8546E91C20867F272FA4677F673FA86077A54F2C4177E55F30426E236EB4236E637EB82466A10E3C0566E11E20065F2F2DA4075F6F3DA8E057AD4D2CE157ED5D30C24E2B6CB4C34E6B7CB8A446A90C3CA546E91C20867F272C24877F673FA86077A54FAC6177E55F30426E2";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N18
cyclonev_lcell_comb \my_int|pi1_bit1[3]~0 (
// Equation(s):
// \my_int|pi1_bit1[3]~0_combout  = ( \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [3] & ( \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [3] ) ) # ( !\my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [3] & ( 
// \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [3] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0110~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) ) # ( 
// \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [3] & ( !\my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [3] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0110~q  & 
// !\my_int|FSM|current_state.0100~q )) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(gnd),
	.datae(!\my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit1[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit1[3]~0 .extended_lut = "off";
defparam \my_int|pi1_bit1[3]~0 .lut_mask = 64'h000080807F7FFFFF;
defparam \my_int|pi1_bit1[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N57
cyclonev_lcell_comb \my_int|pi1_bit1[4]~1 (
// Equation(s):
// \my_int|pi1_bit1[4]~1_combout  = ( \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [4] & ( \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [4] ) ) # ( !\my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [4] & ( 
// \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [4] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0110~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q )) ) ) ) # ( 
// \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [4] & ( !\my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [4] & ( ((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0110~q )) # 
// (\my_int|FSM|current_state.0100~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(gnd),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit1[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit1[4]~1 .extended_lut = "off";
defparam \my_int|pi1_bit1[4]~1 .lut_mask = 64'h000077FF8800FFFF;
defparam \my_int|pi1_bit1[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N15
cyclonev_lcell_comb \my_int|pi1_bit1[5]~2 (
// Equation(s):
// \my_int|pi1_bit1[5]~2_combout  = ( \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [5] & ( \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [5] ) ) # ( !\my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [5] & ( 
// \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [5] & ( ((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0110~q )) # (\my_int|FSM|current_state.0100~q ) ) ) ) # ( 
// \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [5] & ( !\my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [5] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0110~q  & 
// !\my_int|FSM|current_state.0011~DUPLICATE_q )) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(gnd),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit1[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit1[5]~2 .extended_lut = "off";
defparam \my_int|pi1_bit1[5]~2 .lut_mask = 64'h0000880077FFFFFF;
defparam \my_int|pi1_bit1[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N33
cyclonev_lcell_comb \my_int|pi1_bit1[6]~3 (
// Equation(s):
// \my_int|pi1_bit1[6]~3_combout  = ( \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [6] & ( \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [6] ) ) # ( !\my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [6] & ( 
// \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [6] & ( ((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0110~q )) # (\my_int|FSM|current_state.0100~q ) ) ) ) # ( 
// \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [6] & ( !\my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [6] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0110~q  & 
// !\my_int|FSM|current_state.0011~DUPLICATE_q )) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(gnd),
	.datac(!\my_int|FSM|current_state.0110~q ),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit1[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit1[6]~3 .extended_lut = "off";
defparam \my_int|pi1_bit1[6]~3 .lut_mask = 64'h0000A0005FFFFFFF;
defparam \my_int|pi1_bit1[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N6
cyclonev_lcell_comb \my_int|pi1_bit1[7]~4 (
// Equation(s):
// \my_int|pi1_bit1[7]~4_combout  = ( \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [7] & ( \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [7] ) ) # ( !\my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [7] & ( 
// \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [7] & ( ((\my_int|FSM|current_state.0110~q ) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) ) # ( 
// \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [7] & ( !\my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [7] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0100~q  & 
// !\my_int|FSM|current_state.0110~q )) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0110~q ),
	.datae(!\my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit1[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit1[7]~4 .extended_lut = "off";
defparam \my_int|pi1_bit1[7]~4 .lut_mask = 64'h0000A0005FFFFFFF;
defparam \my_int|pi1_bit1[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y2_N0
cyclonev_ram_block \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .init_file = "pi1_large_bit7.mif";
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "interleaver:my_int|pi1_large_bit7:pi1_large_inst7|altsyncram:altsyncram_component|altsyncram_dvg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 10;
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 10;
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000160501203C0D02C0901C0400800058140440F0340B02006010020001504C1103C0C028080180400417054130400E0300A0200500C0105C15048100380C024070140300416050120400D02C0901C0500800058140440F0340B02406010020001604C1103C0D028080180400817054130440E0300A0200600C0105C15048100380C028070140300417050120400E02C0901C0500C00058140480F0340B02407010020001604C1103C0D02C080180400800054130440F0300A020060100105C1";
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "504C100380C028080140300417050120400E0300901C0500C0105814048100340B0240701402000160501103C0D02C090180400800054130440F0340A020060100205C1504C110380C028080180300417054120400E0300A01C0500C0105814048100380B0240701403000160501203C0D02C0901C0400800058130440F0340B020060100205C1504C1103C0C028080180400417054130400E0300A0200500C0105C14048100380C024070140300016050120400D02C0901C0500800058140440F0340B02406010020001504C1103C0D028080180400417054130440E0300A0200600C0105C15048100380C028070140300416050120400E02C0901C05008000";
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "58140480F0340B02407010020001604C1103C0D02C080180400817054130440F0300A0200600C0105C1504C100380C028080140300417050120400E0300901C0500C0005814048100340B0240701002000160501103C0D02C090180400800054130440F0340A020060100105C1504C110380C028080140300417054120400E0300A01C0500C0105814048100380B0240701402000160501203C0D02C090180400800058130440F0340B020060100205C1504C1103C0C028080180300417054130400E0300A01C0500C0105C14048100380C024070140300016050120400D02C0901C0400800058140440F0340B02006010020001504C1103C0D0280801804004";
defparam \my_int|pi1_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "17054130440E0300A0200500C0105C15048100380C024070140300416050120400E02C0901C0500800058140480F0340B02406010020001604C1103C0D028080180400817054130440F0300A0200600C0105C1504C100380C028070146318457150320C00E02C6919C4510C200D814248701B44B0A4270100218076150510BC2D02C0819864108400D4330440F1B06A120460902105C951CC711382C0A8080146318457154320C00E0306919C4510C210D814048701B44B1242709402000761D05213C2D02C0921864108400D8330440F1B46A120460902205C151CC711384C0A8280180318477154530C00E0308A19C4510C210DC14048701B84B1242709403";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N0
cyclonev_lcell_comb \my_int|pi1_bit1[8]~5 (
// Equation(s):
// \my_int|pi1_bit1[8]~5_combout  = ( \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [8] & ( \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [8] ) ) # ( !\my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [8] & ( 
// \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [8] & ( ((\my_int|FSM|current_state.0110~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0100~q ) ) ) ) # ( 
// \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [8] & ( !\my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [8] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & 
// !\my_int|FSM|current_state.0110~q )) ) ) )

	.dataa(gnd),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0110~q ),
	.datae(!\my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit1[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit1[8]~5 .extended_lut = "off";
defparam \my_int|pi1_bit1[8]~5 .lut_mask = 64'h0000C0003FFFFFFF;
defparam \my_int|pi1_bit1[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N24
cyclonev_lcell_comb \my_int|pi1_bit1[9]~6 (
// Equation(s):
// \my_int|pi1_bit1[9]~6_combout  = ( \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [9] & ( \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [9] ) ) # ( !\my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [9] & ( 
// \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [9] & ( ((\my_int|FSM|current_state.0110~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0100~q ) ) ) ) # ( 
// \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [9] & ( !\my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [9] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & 
// !\my_int|FSM|current_state.0110~q )) ) ) )

	.dataa(gnd),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0110~q ),
	.datae(!\my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit1[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit1[9]~6 .extended_lut = "off";
defparam \my_int|pi1_bit1[9]~6 .lut_mask = 64'h0000C0003FFFFFFF;
defparam \my_int|pi1_bit1[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N33
cyclonev_lcell_comb \my_int|pi1_bit1[10]~7 (
// Equation(s):
// \my_int|pi1_bit1[10]~7_combout  = ( \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [10] & ( \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [10] ) ) # ( !\my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [10] 
// & ( \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [10] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0110~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) ) # ( 
// \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [10] & ( !\my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [10] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0110~q  & 
// !\my_int|FSM|current_state.0100~q )) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(gnd),
	.datae(!\my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit1[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit1[10]~7 .extended_lut = "off";
defparam \my_int|pi1_bit1[10]~7 .lut_mask = 64'h000080807F7FFFFF;
defparam \my_int|pi1_bit1[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N51
cyclonev_lcell_comb \my_int|pi1_bit1[11]~8 (
// Equation(s):
// \my_int|pi1_bit1[11]~8_combout  = ( \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [11] & ( \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [11] ) ) # ( !\my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [11] 
// & ( \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [11] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0110~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) ) # ( 
// \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [11] & ( !\my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [11] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0110~q  & 
// !\my_int|FSM|current_state.0100~q )) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(gnd),
	.datae(!\my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit1[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit1[11]~8 .extended_lut = "off";
defparam \my_int|pi1_bit1[11]~8 .lut_mask = 64'h000080807F7FFFFF;
defparam \my_int|pi1_bit1[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N57
cyclonev_lcell_comb \my_int|pi1_bit1[12]~9 (
// Equation(s):
// \my_int|pi1_bit1[12]~9_combout  = ( \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [12] & ( \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [12] ) ) # ( !\my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [12] 
// & ( \my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [12] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0110~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) ) # ( 
// \my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [12] & ( !\my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [12] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0110~q  & 
// !\my_int|FSM|current_state.0100~q )) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(gnd),
	.datae(!\my_int|pi1_small_inst7|altsyncram_component|auto_generated|q_a [12]),
	.dataf(!\my_int|pi1_large_inst7|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit1[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit1[12]~9 .extended_lut = "off";
defparam \my_int|pi1_bit1[12]~9 .lut_mask = 64'h000080807F7FFFFF;
defparam \my_int|pi1_bit1[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y4_N0
cyclonev_ram_block \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_int|FSM|data_delay2~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\my_int|FSM|data_delay2~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\my_int|data_delay11~q }),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\my_int|pi1_bit1[12]~9_combout ,\my_int|pi1_bit1[11]~8_combout ,\my_int|pi1_bit1[10]~7_combout ,\my_int|pi1_bit1[9]~6_combout ,\my_int|pi1_bit1[8]~5_combout ,\my_int|pi1_bit1[7]~4_combout ,\my_int|pi1_bit1[6]~3_combout ,\my_int|pi1_bit1[5]~2_combout ,
\my_int|pi1_bit1[4]~1_combout ,\my_int|pi1_bit1[3]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "interleaver:my_int|bit_ram:ram1_bit1|altsyncram:altsyncram_component|altsyncram_n622:auto_generated|ALTSYNCRAM";
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "clear0";
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \my_int|ram1_bit1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X29_Y6_N41
dffeas \my_enc|en2|dffs[0]_NEW_REG40 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|ram1_bit1|altsyncram_component|auto_generated|q_b [0]),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en2|dffs[0]_OTERM41 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en2|dffs[0]_NEW_REG40 .is_wysiwyg = "true";
defparam \my_enc|en2|dffs[0]_NEW_REG40 .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y8_N0
cyclonev_ram_block \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .init_file = "pi1_large_bit7.mif";
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "interleaver:my_int|pi1_large_bit7:pi2_large_inst7|altsyncram:altsyncram_component|altsyncram_dvg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 10;
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 10;
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0";
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180";
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C04074";
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "1603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E35F30426E236EB42366617EB82466A10E3C055EE11E20065F2F2DA4E7576F3DA8E057AD4D2CC14FED5D30C24E2B6CB4A3466B7CB8A446A90C3C8546E91C20867F272FA4677F673FA86077A54F2C4177E55F30426E236EB4236E637EB82466A10E3C0566E11E20065F2F2DA4075F6F3DA8E057AD4D2CE157ED5D30C24E2B6CB4C34E6B7CB8A446A90C3CA546E91C20867F272C24877F673FA86077A54FAC6177E55F30426E2";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N39
cyclonev_lcell_comb \my_int|pi2_bit1[3]~0 (
// Equation(s):
// \my_int|pi2_bit1[3]~0_combout  = ( \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [3] & ( \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [3] ) ) # ( !\my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [3] & ( 
// \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [3] & ( (((\my_int|FSM|current_state.0010~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0100~q ) ) ) ) # ( 
// \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [3] & ( !\my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [3] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0101~q  & 
// (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0010~q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(!\my_int|FSM|current_state.0101~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0010~q ),
	.datae(!\my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit1[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit1[3]~0 .extended_lut = "off";
defparam \my_int|pi2_bit1[3]~0 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit1[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N57
cyclonev_lcell_comb \my_int|pi2_bit1[4]~1 (
// Equation(s):
// \my_int|pi2_bit1[4]~1_combout  = ( \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [4] & ( \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [4] ) ) # ( !\my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [4] & ( 
// \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [4] & ( (((\my_int|FSM|current_state.0010~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0100~q ) ) ) ) # ( 
// \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [4] & ( !\my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [4] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0101~q  & 
// (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0010~q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(!\my_int|FSM|current_state.0101~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0010~q ),
	.datae(!\my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit1[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit1[4]~1 .extended_lut = "off";
defparam \my_int|pi2_bit1[4]~1 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit1[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N51
cyclonev_lcell_comb \my_int|pi2_bit1[5]~2 (
// Equation(s):
// \my_int|pi2_bit1[5]~2_combout  = ( \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [5] & ( \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [5] ) ) # ( !\my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [5] & ( 
// \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [5] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0101~q  & !\my_int|FSM|current_state.0010~q ))) ) ) ) # ( 
// \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [5] & ( !\my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [5] & ( (((\my_int|FSM|current_state.0010~q ) # (\my_int|FSM|current_state.0101~q )) # 
// (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0100~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|FSM|current_state.0101~q ),
	.datad(!\my_int|FSM|current_state.0010~q ),
	.datae(!\my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit1[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit1[5]~2 .extended_lut = "off";
defparam \my_int|pi2_bit1[5]~2 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit1[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N45
cyclonev_lcell_comb \my_int|pi2_bit1[6]~3 (
// Equation(s):
// \my_int|pi2_bit1[6]~3_combout  = ( \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [6] & ( \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [6] ) ) # ( !\my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [6] & ( 
// \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [6] & ( (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0101~q  & !\my_int|FSM|current_state.0100~q ))) ) ) ) # ( 
// \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [6] & ( !\my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [6] & ( (((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0101~q )) # 
// (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0010~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0010~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|FSM|current_state.0101~q ),
	.datad(!\my_int|FSM|current_state.0100~q ),
	.datae(!\my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit1[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit1[6]~3 .extended_lut = "off";
defparam \my_int|pi2_bit1[6]~3 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit1[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N15
cyclonev_lcell_comb \my_int|pi2_bit1[7]~4 (
// Equation(s):
// \my_int|pi2_bit1[7]~4_combout  = ( \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [7] & ( \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [7] ) ) # ( !\my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [7] & ( 
// \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [7] & ( (((\my_int|FSM|current_state.0010~q ) # (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0100~q ) ) ) ) # ( 
// \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [7] & ( !\my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [7] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & 
// (!\my_int|FSM|current_state.0101~q  & !\my_int|FSM|current_state.0010~q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|FSM|current_state.0101~q ),
	.datad(!\my_int|FSM|current_state.0010~q ),
	.datae(!\my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit1[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit1[7]~4 .extended_lut = "off";
defparam \my_int|pi2_bit1[7]~4 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit1[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y10_N0
cyclonev_ram_block \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .init_file = "pi1_large_bit7.mif";
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "interleaver:my_int|pi1_large_bit7:pi2_large_inst7|altsyncram:altsyncram_component|altsyncram_dvg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 10;
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 10;
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000160501203C0D02C0901C0400800058140440F0340B02006010020001504C1103C0C028080180400417054130400E0300A0200500C0105C15048100380C024070140300416050120400D02C0901C0500800058140440F0340B02406010020001604C1103C0D028080180400817054130440E0300A0200600C0105C15048100380C028070140300417050120400E02C0901C0500C00058140480F0340B02407010020001604C1103C0D02C080180400800054130440F0300A020060100105C1";
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "504C100380C028080140300417050120400E0300901C0500C0105814048100340B0240701402000160501103C0D02C090180400800054130440F0340A020060100205C1504C110380C028080180300417054120400E0300A01C0500C0105814048100380B0240701403000160501203C0D02C0901C0400800058130440F0340B020060100205C1504C1103C0C028080180400417054130400E0300A0200500C0105C14048100380C024070140300016050120400D02C0901C0500800058140440F0340B02406010020001504C1103C0D028080180400417054130440E0300A0200600C0105C15048100380C028070140300416050120400E02C0901C05008000";
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "58140480F0340B02407010020001604C1103C0D02C080180400817054130440F0300A0200600C0105C1504C100380C028080140300417050120400E0300901C0500C0005814048100340B0240701002000160501103C0D02C090180400800054130440F0340A020060100105C1504C110380C028080140300417054120400E0300A01C0500C0105814048100380B0240701402000160501203C0D02C090180400800058130440F0340B020060100205C1504C1103C0C028080180300417054130400E0300A01C0500C0105C14048100380C024070140300016050120400D02C0901C0400800058140440F0340B02006010020001504C1103C0D0280801804004";
defparam \my_int|pi2_large_inst7|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "17054130440E0300A0200500C0105C15048100380C024070140300416050120400E02C0901C0500800058140480F0340B02406010020001604C1103C0D028080180400817054130440F0300A0200600C0105C1504C100380C028070146318457150320C00E02C6919C4510C200D814248701B44B0A4270100218076150510BC2D02C0819864108400D4330440F1B06A120460902105C951CC711382C0A8080146318457154320C00E0306919C4510C210D814048701B44B1242709402000761D05213C2D02C0921864108400D8330440F1B46A120460902205C151CC711384C0A8280180318477154530C00E0308A19C4510C210DC14048701B84B1242709403";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N33
cyclonev_lcell_comb \my_int|pi2_bit1[8]~5 (
// Equation(s):
// \my_int|pi2_bit1[8]~5_combout  = ( \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [8] & ( \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [8] ) ) # ( !\my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [8] & ( 
// \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [8] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0101~q  & !\my_int|FSM|current_state.0010~q ))) ) ) ) # ( 
// \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [8] & ( !\my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [8] & ( (((\my_int|FSM|current_state.0010~q ) # (\my_int|FSM|current_state.0101~q )) # 
// (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0100~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|FSM|current_state.0101~q ),
	.datad(!\my_int|FSM|current_state.0010~q ),
	.datae(!\my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit1[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit1[8]~5 .extended_lut = "off";
defparam \my_int|pi2_bit1[8]~5 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit1[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N0
cyclonev_lcell_comb \my_int|pi2_bit1[9]~6 (
// Equation(s):
// \my_int|pi2_bit1[9]~6_combout  = ( \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [9] & ( \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [9] ) ) # ( !\my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [9] & ( 
// \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [9] & ( (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0101~q  & (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q ))) ) ) ) # ( 
// \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [9] & ( !\my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [9] & ( (((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0100~q )) # 
// (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0010~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0010~q ),
	.datab(!\my_int|FSM|current_state.0101~q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit1[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit1[9]~6 .extended_lut = "off";
defparam \my_int|pi2_bit1[9]~6 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit1[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N21
cyclonev_lcell_comb \my_int|pi2_bit1[10]~7 (
// Equation(s):
// \my_int|pi2_bit1[10]~7_combout  = ( \my_int|FSM|current_state.0100~q  & ( \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [10] & ( \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [10] ) ) ) # ( 
// !\my_int|FSM|current_state.0100~q  & ( \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [10] & ( ((!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0101~q ))) # 
// (\my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [10]) ) ) ) # ( \my_int|FSM|current_state.0100~q  & ( !\my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [10] & ( 
// \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [10] ) ) ) # ( !\my_int|FSM|current_state.0100~q  & ( !\my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [10] & ( 
// (\my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [10] & (((\my_int|FSM|current_state.0101~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0010~q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0010~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|FSM|current_state.0101~q ),
	.datad(!\my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [10]),
	.datae(!\my_int|FSM|current_state.0100~q ),
	.dataf(!\my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit1[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit1[10]~7 .extended_lut = "off";
defparam \my_int|pi2_bit1[10]~7 .lut_mask = 64'h007F00FF80FF00FF;
defparam \my_int|pi2_bit1[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N24
cyclonev_lcell_comb \my_int|pi2_bit1[11]~8 (
// Equation(s):
// \my_int|pi2_bit1[11]~8_combout  = ( \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [11] & ( \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [11] ) ) # ( !\my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [11] 
// & ( \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [11] & ( (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0101~q  & (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q ))) ) ) ) # ( 
// \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [11] & ( !\my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [11] & ( (((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0100~q )) # 
// (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0010~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0010~q ),
	.datab(!\my_int|FSM|current_state.0101~q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit1[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit1[11]~8 .extended_lut = "off";
defparam \my_int|pi2_bit1[11]~8 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit1[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N6
cyclonev_lcell_comb \my_int|pi2_bit1[12]~9 (
// Equation(s):
// \my_int|pi2_bit1[12]~9_combout  = ( \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [12] & ( \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [12] ) ) # ( !\my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [12] 
// & ( \my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [12] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0010~q  & !\my_int|FSM|current_state.0101~q ))) ) ) ) # ( 
// \my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [12] & ( !\my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [12] & ( (((\my_int|FSM|current_state.0101~q ) # (\my_int|FSM|current_state.0010~q )) # 
// (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0100~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|FSM|current_state.0010~q ),
	.datad(!\my_int|FSM|current_state.0101~q ),
	.datae(!\my_int|pi2_large_inst7|altsyncram_component|auto_generated|q_a [12]),
	.dataf(!\my_int|pi2_small_inst7|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit1[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit1[12]~9 .extended_lut = "off";
defparam \my_int|pi2_bit1[12]~9 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit1[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y9_N0
cyclonev_ram_block \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_int|FSM|WideOr1~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\my_int|FSM|WideOr1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\my_int|data_delay11~q }),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\my_int|pi2_bit1[12]~9_combout ,\my_int|pi2_bit1[11]~8_combout ,\my_int|pi2_bit1[10]~7_combout ,\my_int|pi2_bit1[9]~6_combout ,\my_int|pi2_bit1[8]~5_combout ,\my_int|pi2_bit1[7]~4_combout ,\my_int|pi2_bit1[6]~3_combout ,\my_int|pi2_bit1[5]~2_combout ,
\my_int|pi2_bit1[4]~1_combout ,\my_int|pi2_bit1[3]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "interleaver:my_int|bit_ram:ram2_bit1|altsyncram:altsyncram_component|altsyncram_n622:auto_generated|ALTSYNCRAM";
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "clear0";
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \my_int|ram2_bit1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N48
cyclonev_lcell_comb \my_enc|en2|dffs[0]_OTERM43~feeder (
// Equation(s):
// \my_enc|en2|dffs[0]_OTERM43~feeder_combout  = ( \my_int|ram2_bit1|altsyncram_component|auto_generated|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_int|ram2_bit1|altsyncram_component|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en2|dffs[0]_OTERM43~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en2|dffs[0]_OTERM43~feeder .extended_lut = "off";
defparam \my_enc|en2|dffs[0]_OTERM43~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_enc|en2|dffs[0]_OTERM43~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N49
dffeas \my_enc|en2|dffs[0]_NEW_REG42 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|en2|dffs[0]_OTERM43~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en2|dffs[0]_OTERM43 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en2|dffs[0]_NEW_REG42 .is_wysiwyg = "true";
defparam \my_enc|en2|dffs[0]_NEW_REG42 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N29
dffeas \my_int|data_delay10 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|data_delay10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|data_delay10 .is_wysiwyg = "true";
defparam \my_int|data_delay10 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .init_file = "pi1_large_bit0.mif";
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "interleaver:my_int|pi1_large_bit0:pi1_large_inst0|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 10;
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 10;
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440";
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C04074160";
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "3C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C";
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C9D44E89C007E7D26AC047F7D66BF885875A4CF8C5975E4DF103A6C22EF143B6C62FE981C64A08E9C1D64E09E00FE5D20AE04FF5D6EBD88D855AECD8CD955ECDD10BA4C2CED14BB4C6AFC989C44AA8C9C9D44E89C007E4528AC047F7D66BF88587DA6CF8C5975E4DF103A7424EF143B6C62FE981C6CA28E9C1D64E09E001E6520AE04FF5D6EBD88F85DAECD8CD955ECDD10DA542CED14BB4C6AFC98BC4CAA8C9C9D44E89C00";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N15
cyclonev_lcell_comb \my_int|pi1_bit0[3]~0 (
// Equation(s):
// \my_int|pi1_bit0[3]~0_combout  = ( \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [3] & ( \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [3] ) ) # ( !\my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [3] & ( 
// \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [3] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0100~q )) ) ) ) # ( 
// \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [3] & ( !\my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [3] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # 
// (\my_int|FSM|current_state.0110~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0110~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(gnd),
	.datae(!\my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit0[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit0[3]~0 .extended_lut = "off";
defparam \my_int|pi1_bit0[3]~0 .lut_mask = 64'h00007F7F8080FFFF;
defparam \my_int|pi1_bit0[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N57
cyclonev_lcell_comb \my_int|pi1_bit0[4]~1 (
// Equation(s):
// \my_int|pi1_bit0[4]~1_combout  = ( \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [4] & ( \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [4] ) ) # ( !\my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [4] & ( 
// \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [4] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q )) ) ) ) # ( 
// \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [4] & ( !\my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [4] & ( ((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0100~q )) # 
// (\my_int|FSM|current_state.0110~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0110~q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit0[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit0[4]~1 .extended_lut = "off";
defparam \my_int|pi1_bit0[4]~1 .lut_mask = 64'h00007F7F8080FFFF;
defparam \my_int|pi1_bit0[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N48
cyclonev_lcell_comb \my_int|pi1_bit0[5]~2 (
// Equation(s):
// \my_int|pi1_bit0[5]~2_combout  = ( \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [5] & ( \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [5] ) ) # ( !\my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [5] & ( 
// \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [5] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0110~q  & !\my_int|FSM|current_state.0100~q )) ) ) ) # ( 
// \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [5] & ( !\my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [5] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0110~q )) # 
// (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|FSM|current_state.0110~q ),
	.datad(!\my_int|FSM|current_state.0100~q ),
	.datae(!\my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit0[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit0[5]~2 .extended_lut = "off";
defparam \my_int|pi1_bit0[5]~2 .lut_mask = 64'h00003FFFC000FFFF;
defparam \my_int|pi1_bit0[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N33
cyclonev_lcell_comb \my_int|pi1_bit0[6]~3 (
// Equation(s):
// \my_int|pi1_bit0[6]~3_combout  = ( \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [6] & ( \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [6] ) ) # ( !\my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [6] & ( 
// \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [6] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0100~q )) ) ) ) # ( 
// \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [6] & ( !\my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [6] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # 
// (\my_int|FSM|current_state.0110~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0110~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(gnd),
	.datae(!\my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit0[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit0[6]~3 .extended_lut = "off";
defparam \my_int|pi1_bit0[6]~3 .lut_mask = 64'h00007F7F8080FFFF;
defparam \my_int|pi1_bit0[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N3
cyclonev_lcell_comb \my_int|pi1_bit0[7]~4 (
// Equation(s):
// \my_int|pi1_bit0[7]~4_combout  = ( \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [7] & ( \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [7] ) ) # ( !\my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [7] & ( 
// \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [7] & ( ((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0110~q ) ) ) ) # ( 
// \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [7] & ( !\my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [7] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0100~q  & 
// !\my_int|FSM|current_state.0011~DUPLICATE_q )) ) ) )

	.dataa(!\my_int|FSM|current_state.0110~q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit0[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit0[7]~4 .extended_lut = "off";
defparam \my_int|pi1_bit0[7]~4 .lut_mask = 64'h000080807F7FFFFF;
defparam \my_int|pi1_bit0[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .init_file = "pi1_large_bit0.mif";
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "interleaver:my_int|pi1_large_bit0:pi1_large_inst0|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 10;
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 10;
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C0705C0F01816038060580D01415034040500C0101402C0304C0B0081202802048090041102401040080001001C1703C0705C0E01816038050540D01415030040500C00C1302C0304C0A0081202802044090041102000040080000F01C1703C060580E01816034050540D01014030040500B00C1302C030480A00812024010440900410020000400705C0F01C17038060580E01415034050540C010140300404C0B00C13028020480A008110240104408000100200003C0705C0F018160380";
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "60580D01415034050500C0101402C0304C0B00C1202802048090041102401040080001001C1703C0705C0E01816038060540D01415030040500C0101302C0304C0A0081202802044090041102000040080000F01C1703C070580E01816034050540D01414030040500B00C1302C030480A00812024010440900410020000400805C0F01C17038060580E01815034050540C010140300404C0B00C13028020480A008110240104409000100200003C0705C0F01C16038060580D01415034050500C0101402C0304C0B00C12028020480A004110240104008000100201703C0705C0E01816038060540D01415030040500C0101302C0304C0B0081202802044090";
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "041102400040080000F01C1703C070580E01816034050540D01414030040500C00C1302C030480A00812028010440900410020000400805C0F01C17038060580E01815034050540D010140300404C0B00C1302C020480A008110240104409000100200003C0705C0F01C16038060580E01415034050500C010140300304C0B00C12028020480A004110240104008000100201703C0705C0F01816038060540D01415034040500C0101302C0304C0B0081202802044090041102400040080001001C1703C070580E01816038050540D01414030040500C00C1302C030480A00812028010440900411020000400805C0F01C1703C060580E01815034050540D010";
defparam \my_int|pi1_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "140300404C0B00C1302C020480A00812024010440900010020000400705C0F01C16038060580E01415034050500C010140300304C0B00C13028020480A004110240104408000100201703C0705C0F01816038060540D01415034041D06C110540AC0304C8B18852128220C809004711A440140280801001C771BC471582E09816038651D44D11435030042506C10C530AC2304C0A18872128410C429004111A060140480DC2F01C171BC661584E09836034851D46D110340B0040506B18C5312C220C80A008721A4411442908010020601C04715C2F09C17238661D84E09435034051D46C110540B02304C0B18C73128420C82A004111A461144480803002000";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N51
cyclonev_lcell_comb \my_int|pi1_bit0[8]~5 (
// Equation(s):
// \my_int|pi1_bit0[8]~5_combout  = ( \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [8] & ( \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [8] ) ) # ( !\my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [8] & ( 
// \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [8] & ( ((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0110~q ) ) ) ) # ( 
// \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [8] & ( !\my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [8] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0100~q  & 
// !\my_int|FSM|current_state.0011~DUPLICATE_q )) ) ) )

	.dataa(!\my_int|FSM|current_state.0110~q ),
	.datab(gnd),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit0[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit0[8]~5 .extended_lut = "off";
defparam \my_int|pi1_bit0[8]~5 .lut_mask = 64'h0000A0005FFFFFFF;
defparam \my_int|pi1_bit0[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N30
cyclonev_lcell_comb \my_int|pi1_bit0[9]~6 (
// Equation(s):
// \my_int|pi1_bit0[9]~6_combout  = ( \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [9] & ( \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [9] ) ) # ( !\my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [9] & ( 
// \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [9] & ( ((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0110~q ) ) ) ) # ( 
// \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [9] & ( !\my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [9] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0100~q  & 
// !\my_int|FSM|current_state.0011~DUPLICATE_q )) ) ) )

	.dataa(!\my_int|FSM|current_state.0110~q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit0[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit0[9]~6 .extended_lut = "off";
defparam \my_int|pi1_bit0[9]~6 .lut_mask = 64'h000080807F7FFFFF;
defparam \my_int|pi1_bit0[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N39
cyclonev_lcell_comb \my_int|pi1_bit0[10]~7 (
// Equation(s):
// \my_int|pi1_bit0[10]~7_combout  = ( \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [10] & ( \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [10] ) ) # ( !\my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [10] 
// & ( \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [10] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q )) ) ) ) # ( 
// \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [10] & ( !\my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [10] & ( ((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0100~q )) # 
// (\my_int|FSM|current_state.0110~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0110~q ),
	.datab(gnd),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit0[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit0[10]~7 .extended_lut = "off";
defparam \my_int|pi1_bit0[10]~7 .lut_mask = 64'h00005FFFA000FFFF;
defparam \my_int|pi1_bit0[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N54
cyclonev_lcell_comb \my_int|pi1_bit0[11]~8 (
// Equation(s):
// \my_int|pi1_bit0[11]~8_combout  = ( \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [11] & ( \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [11] ) ) # ( !\my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [11] 
// & ( \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [11] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0110~q )) ) ) ) # ( 
// \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [11] & ( !\my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [11] & ( ((\my_int|FSM|current_state.0110~q ) # (\my_int|FSM|current_state.0100~q )) # 
// (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0110~q ),
	.datad(gnd),
	.datae(!\my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit0[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit0[11]~8 .extended_lut = "off";
defparam \my_int|pi1_bit0[11]~8 .lut_mask = 64'h00007F7F8080FFFF;
defparam \my_int|pi1_bit0[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N0
cyclonev_lcell_comb \my_int|pi1_bit0[12]~9 (
// Equation(s):
// \my_int|pi1_bit0[12]~9_combout  = ( \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [12] & ( \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [12] ) ) # ( !\my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [12] 
// & ( \my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [12] & ( ((\my_int|FSM|current_state.0110~q ) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) ) # ( 
// \my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [12] & ( !\my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [12] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0100~q  & 
// !\my_int|FSM|current_state.0110~q )) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0110~q ),
	.datad(gnd),
	.datae(!\my_int|pi1_small_inst0|altsyncram_component|auto_generated|q_a [12]),
	.dataf(!\my_int|pi1_large_inst0|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit0[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit0[12]~9 .extended_lut = "off";
defparam \my_int|pi1_bit0[12]~9 .lut_mask = 64'h000080807F7FFFFF;
defparam \my_int|pi1_bit0[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_int|FSM|data_delay2~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\my_int|FSM|data_delay2~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\my_int|data_delay10~q }),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\my_int|pi1_bit0[12]~9_combout ,\my_int|pi1_bit0[11]~8_combout ,\my_int|pi1_bit0[10]~7_combout ,\my_int|pi1_bit0[9]~6_combout ,\my_int|pi1_bit0[8]~5_combout ,\my_int|pi1_bit0[7]~4_combout ,\my_int|pi1_bit0[6]~3_combout ,\my_int|pi1_bit0[5]~2_combout ,
\my_int|pi1_bit0[4]~1_combout ,\my_int|pi1_bit0[3]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "interleaver:my_int|bit_ram:ram1_bit0|altsyncram:altsyncram_component|altsyncram_n622:auto_generated|ALTSYNCRAM";
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "clear0";
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \my_int|ram1_bit0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X31_Y4_N41
dffeas \my_enc|en2|dffs[0]_OTERM47_NEW_REG166 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|ram1_bit0|altsyncram_component|auto_generated|q_b [0]),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en2|dffs[0]_OTERM47_OTERM167 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en2|dffs[0]_OTERM47_NEW_REG166 .is_wysiwyg = "true";
defparam \my_enc|en2|dffs[0]_OTERM47_NEW_REG166 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N8
dffeas \my_int|data_delay17 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|data_delay17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|data_delay17 .is_wysiwyg = "true";
defparam \my_int|data_delay17 .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y2_N0
cyclonev_ram_block \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "pi1_large_bit1.mif";
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "interleaver:my_int|pi1_large_bit1:pi1_large_inst1|altsyncram:altsyncram_component|altsyncram_7vg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 10;
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 10;
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340";
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C00064120";
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "2C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C";
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C181C64A08E1C1D64E09E00FE5D2EAD84FF5D6EBD88D855ACCD0CD955ECDD10BA4C2AEC94BB4C6AFC989C44A88C1C9D44E89C007E7D26AC047F7D66BF885875A4CF8C5975E4DF103A6C22EF143B6C62FE981C64A08E9C1D64E09E00FE5D20AE04FF5D6EBD88D855AECD8CD955ECDD10BA4C2CED14BB4C6AFC989C44AA8C9C9D44E89C007E4528AC047F7D66BF88587DA6CF8C5975E4DF103A7424EF143B6C62FE981C6CA28E9C";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N48
cyclonev_lcell_comb \my_int|pi1_bit7[3]~0 (
// Equation(s):
// \my_int|pi1_bit7[3]~0_combout  = ( \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [3] & ( \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [3] ) ) # ( !\my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [3] & ( 
// \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [3] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0100~q )) ) ) ) # ( 
// \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [3] & ( !\my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [3] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # 
// (\my_int|FSM|current_state.0110~q ) ) ) )

	.dataa(gnd),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0100~q ),
	.datae(!\my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit7[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit7[3]~0 .extended_lut = "off";
defparam \my_int|pi1_bit7[3]~0 .lut_mask = 64'h00003FFFC000FFFF;
defparam \my_int|pi1_bit7[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N21
cyclonev_lcell_comb \my_int|pi1_bit7[4]~1 (
// Equation(s):
// \my_int|pi1_bit7[4]~1_combout  = ( \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [4] & ( \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [4] ) ) # ( !\my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [4] & ( 
// \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [4] & ( ((\my_int|FSM|current_state.0110~q ) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) ) # ( 
// \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [4] & ( !\my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [4] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0100~q  & 
// !\my_int|FSM|current_state.0110~q )) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0110~q ),
	.datad(gnd),
	.datae(!\my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit7[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit7[4]~1 .extended_lut = "off";
defparam \my_int|pi1_bit7[4]~1 .lut_mask = 64'h000080807F7FFFFF;
defparam \my_int|pi1_bit7[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N36
cyclonev_lcell_comb \my_int|pi1_bit7[5]~2 (
// Equation(s):
// \my_int|pi1_bit7[5]~2_combout  = ( \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [5] & ( \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [5] ) ) # ( !\my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [5] & ( 
// \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [5] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0100~q )) ) ) ) # ( 
// \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [5] & ( !\my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [5] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # 
// (\my_int|FSM|current_state.0110~q ) ) ) )

	.dataa(gnd),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0100~q ),
	.datae(!\my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit7[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit7[5]~2 .extended_lut = "off";
defparam \my_int|pi1_bit7[5]~2 .lut_mask = 64'h00003FFFC000FFFF;
defparam \my_int|pi1_bit7[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N15
cyclonev_lcell_comb \my_int|pi1_bit7[6]~3 (
// Equation(s):
// \my_int|pi1_bit7[6]~3_combout  = ( \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [6] & ( \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [6] ) ) # ( !\my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [6] & ( 
// \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [6] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0110~q )) ) ) ) # ( 
// \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [6] & ( !\my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [6] & ( ((\my_int|FSM|current_state.0110~q ) # (\my_int|FSM|current_state.0100~q )) # 
// (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0110~q ),
	.datad(gnd),
	.datae(!\my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit7[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit7[6]~3 .extended_lut = "off";
defparam \my_int|pi1_bit7[6]~3 .lut_mask = 64'h00007F7F8080FFFF;
defparam \my_int|pi1_bit7[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N6
cyclonev_lcell_comb \my_int|pi1_bit7[7]~4 (
// Equation(s):
// \my_int|pi1_bit7[7]~4_combout  = ( \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [7] & ( \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [7] ) ) # ( !\my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [7] & ( 
// \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [7] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0110~q ) ) ) ) # ( 
// \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [7] & ( !\my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [7] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & 
// !\my_int|FSM|current_state.0100~q )) ) ) )

	.dataa(gnd),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0100~q ),
	.datae(!\my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit7[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit7[7]~4 .extended_lut = "off";
defparam \my_int|pi1_bit7[7]~4 .lut_mask = 64'h0000C0003FFFFFFF;
defparam \my_int|pi1_bit7[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y8_N0
cyclonev_ram_block \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "pi1_large_bit1.mif";
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "interleaver:my_int|pi1_large_bit1:pi1_large_inst1|altsyncram:altsyncram_component|altsyncram_7vg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 10;
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 10;
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030160201200C0D05C090480403800028130140F0040A050060400202C1501C110080C058080480303417024130100E0000A04C0503C0102C14018100080B0540704403030160201200C0D05C0904C0403800028140140F0040B05006040020301501C1100C0C058080480403417024130100E0000A0500503C0102C15018100080C054070440303416020120100D05C0904C0503800028140140F0040B05406040020301601C1100C0D058080480403817024130140E0000A0500603C0102C1";
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "5018100080C058070440303417020120100E05C0904C0503C00028140180F0040B05407040020301601C1100C0D05C080480403800024130140F0000A050060400102C1501C100080C058080440303417020120100E0000904C0503C0102814018100040B0540704402030160201100C0D05C090480403800024130140F0040A050060400202C1501C110080C058080480303417024120100E0000A04C0503C0102814018100080B0540704403030160201200C0D05C0904C0403800028130140F0040B050060400202C1501C1100C0C058080480403417024130100E0000A0500503C0102C14018100080C054070440303016020120100D05C0904C05038000";
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "28140140F0040B05406040020301501C1100C0D058080480403417024130140E0000A0500603C0102C15018100080C058070440303416020120100E05C0904C0503800028140180F0040B05407040020301601C1100C0D05C080480403817024130140F0000A0500603C0102C1501C100080C058080440303417020120100E0000904C0503C0002814018100040B0540704002030160201100C0D05C090480403800024130140F0040A050060400102C1501C110080C058080440303417024120100E0000A04C0503C0102814018100080B0540704402030160201200C0D05C090480403800028130140F0040B050060400202C1501C1100C0C0580804803034";
defparam \my_int|pi1_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "17024130100E0000A04C0503C0102C14018100080C054070440303016020120100D05C0904C0403800028140140F0040B05006040020301501C1100C0D058080480403417024130140E0000A0500503C0102C15018100080C05407144230B416220721904E0DC2904C051B860128540982F0040B1D466140420B03601C1118C6D158480C824038171A4731144F0800A050861BC4112C3509C100086C1D847144230B417020721904E15C290CC0503C601A854118300040B25467140420B0360201118C6D15C480C824038001A4731144F0802A050061C06112C5509C310088C1D868144230B417024721904E100290CC0503C611A854118300840B054671C442";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N21
cyclonev_lcell_comb \my_int|pi1_bit7[8]~5 (
// Equation(s):
// \my_int|pi1_bit7[8]~5_combout  = ( \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [8] & ( \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [8] ) ) # ( !\my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [8] & ( 
// \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [8] & ( ((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0110~q ) ) ) ) # ( 
// \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [8] & ( !\my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [8] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0100~q  & 
// !\my_int|FSM|current_state.0011~DUPLICATE_q )) ) ) )

	.dataa(!\my_int|FSM|current_state.0110~q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit7[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit7[8]~5 .extended_lut = "off";
defparam \my_int|pi1_bit7[8]~5 .lut_mask = 64'h000080807F7FFFFF;
defparam \my_int|pi1_bit7[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N48
cyclonev_lcell_comb \my_int|pi1_bit7[9]~6 (
// Equation(s):
// \my_int|pi1_bit7[9]~6_combout  = ( \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [9] & ( \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [9] ) ) # ( !\my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [9] & ( 
// \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [9] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q )) ) ) ) # ( 
// \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [9] & ( !\my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [9] & ( ((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0100~q )) # 
// (\my_int|FSM|current_state.0110~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0110~q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(gnd),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit7[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit7[9]~6 .extended_lut = "off";
defparam \my_int|pi1_bit7[9]~6 .lut_mask = 64'h000077FF8800FFFF;
defparam \my_int|pi1_bit7[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N24
cyclonev_lcell_comb \my_int|pi1_bit7[10]~7 (
// Equation(s):
// \my_int|pi1_bit7[10]~7_combout  = ( \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [10] & ( \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [10] ) ) # ( !\my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [10] 
// & ( \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [10] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0110~q ) ) ) ) # ( 
// \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [10] & ( !\my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [10] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & 
// !\my_int|FSM|current_state.0100~q )) ) ) )

	.dataa(!\my_int|FSM|current_state.0110~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\my_int|FSM|current_state.0100~q ),
	.datae(!\my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit7[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit7[10]~7 .extended_lut = "off";
defparam \my_int|pi1_bit7[10]~7 .lut_mask = 64'h0000880077FFFFFF;
defparam \my_int|pi1_bit7[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N15
cyclonev_lcell_comb \my_int|pi1_bit7[11]~8 (
// Equation(s):
// \my_int|pi1_bit7[11]~8_combout  = ( \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [11] & ( \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [11] ) ) # ( !\my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [11] 
// & ( \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [11] & ( ((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0110~q ) ) ) ) # ( 
// \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [11] & ( !\my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [11] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0100~q  & 
// !\my_int|FSM|current_state.0011~DUPLICATE_q )) ) ) )

	.dataa(!\my_int|FSM|current_state.0110~q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit7[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit7[11]~8 .extended_lut = "off";
defparam \my_int|pi1_bit7[11]~8 .lut_mask = 64'h000080807F7FFFFF;
defparam \my_int|pi1_bit7[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N54
cyclonev_lcell_comb \my_int|pi1_bit7[12]~9 (
// Equation(s):
// \my_int|pi1_bit7[12]~9_combout  = ( \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [12] & ( \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [12] ) ) # ( !\my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [12] 
// & ( \my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [12] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0110~q ) ) ) ) # ( 
// \my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [12] & ( !\my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [12] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & 
// !\my_int|FSM|current_state.0100~q )) ) ) )

	.dataa(!\my_int|FSM|current_state.0110~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\my_int|FSM|current_state.0100~q ),
	.datae(!\my_int|pi1_small_inst5|altsyncram_component|auto_generated|q_a [12]),
	.dataf(!\my_int|pi1_large_inst1|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit7[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit7[12]~9 .extended_lut = "off";
defparam \my_int|pi1_bit7[12]~9 .lut_mask = 64'h0000880077FFFFFF;
defparam \my_int|pi1_bit7[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y4_N0
cyclonev_ram_block \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_int|FSM|data_delay2~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\my_int|FSM|data_delay2~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\my_int|data_delay17~q }),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\my_int|pi1_bit7[12]~9_combout ,\my_int|pi1_bit7[11]~8_combout ,\my_int|pi1_bit7[10]~7_combout ,\my_int|pi1_bit7[9]~6_combout ,\my_int|pi1_bit7[8]~5_combout ,\my_int|pi1_bit7[7]~4_combout ,\my_int|pi1_bit7[6]~3_combout ,\my_int|pi1_bit7[5]~2_combout ,
\my_int|pi1_bit7[4]~1_combout ,\my_int|pi1_bit7[3]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "interleaver:my_int|bit_ram:ram1_bit7|altsyncram:altsyncram_component|altsyncram_n622:auto_generated|ALTSYNCRAM";
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "clear0";
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \my_int|ram1_bit7|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X31_Y5_N14
dffeas \my_int|FSM|WideOr4_NEW_REG138 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|FSM|WideOr4_RTM0141~combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|WideOr4_OTERM139 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|WideOr4_NEW_REG138 .is_wysiwyg = "true";
defparam \my_int|FSM|WideOr4_NEW_REG138 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N0
cyclonev_lcell_comb \my_int|data_delay13~feeder (
// Equation(s):
// \my_int|data_delay13~feeder_combout  = ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|data_delay13~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|data_delay13~feeder .extended_lut = "off";
defparam \my_int|data_delay13~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_int|data_delay13~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N2
dffeas \my_int|data_delay13 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|data_delay13~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|data_delay13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|data_delay13 .is_wysiwyg = "true";
defparam \my_int|data_delay13 .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y2_N0
cyclonev_ram_block \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .init_file = "pi1_large_bit5.mif";
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "interleaver:my_int|pi1_large_bit5:pi1_large_inst5|altsyncram:altsyncram_component|altsyncram_bvg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 10;
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 10;
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440";
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C04074160";
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "3C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C";
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1CED58ED9D40CE512BACC4CF516BBCC8A849A9CC4CA949E9DC508A4027EC548B4067FFD86C78A58FDC6D78E59F404E7123AF444F7163BEC82869A1CECC2969E1DE500A6021EE540B606FFDD8EC58AF8DDCED58ED9D40CE512DAD44CF516BBCC8A849ABCCCCA949E9DC508A4029EC548B4067FFD86C40A78FDC6D78E59F404E7925AF444F7163BEC82871A3CECC2969E1DE500A6821EE540B606FFDD80C60AF8DDCED58ED9D40";
// synopsys translate_on

// Location: LABCELL_X52_Y2_N21
cyclonev_lcell_comb \my_int|pi1_bit3[3]~0 (
// Equation(s):
// \my_int|pi1_bit3[3]~0_combout  = ( \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [3] & ( \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [3] ) ) # ( !\my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [3] & ( 
// \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [3] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0110~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q )) ) ) ) # ( 
// \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [3] & ( !\my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [3] & ( ((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0110~q )) # 
// (\my_int|FSM|current_state.0100~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit3[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit3[3]~0 .extended_lut = "off";
defparam \my_int|pi1_bit3[3]~0 .lut_mask = 64'h00007F7F8080FFFF;
defparam \my_int|pi1_bit3[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y2_N54
cyclonev_lcell_comb \my_int|pi1_bit3[4]~1 (
// Equation(s):
// \my_int|pi1_bit3[4]~1_combout  = ( \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [4] & ( \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [4] ) ) # ( !\my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [4] & ( 
// \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [4] & ( ((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0110~q ) ) ) ) # ( 
// \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [4] & ( !\my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [4] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0100~q  & 
// !\my_int|FSM|current_state.0011~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit3[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit3[4]~1 .extended_lut = "off";
defparam \my_int|pi1_bit3[4]~1 .lut_mask = 64'h0000C0003FFFFFFF;
defparam \my_int|pi1_bit3[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y2_N15
cyclonev_lcell_comb \my_int|pi1_bit3[5]~2 (
// Equation(s):
// \my_int|pi1_bit3[5]~2_combout  = ( \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [5] & ( \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [5] ) ) # ( !\my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [5] & ( 
// \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [5] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0110~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q )) ) ) ) # ( 
// \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [5] & ( !\my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [5] & ( ((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0110~q )) # 
// (\my_int|FSM|current_state.0100~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit3[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit3[5]~2 .extended_lut = "off";
defparam \my_int|pi1_bit3[5]~2 .lut_mask = 64'h00007F7F8080FFFF;
defparam \my_int|pi1_bit3[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y2_N27
cyclonev_lcell_comb \my_int|pi1_bit3[6]~3 (
// Equation(s):
// \my_int|pi1_bit3[6]~3_combout  = ( \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [6] & ( \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [6] ) ) # ( !\my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [6] & ( 
// \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [6] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0110~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q )) ) ) ) # ( 
// \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [6] & ( !\my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [6] & ( ((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0110~q )) # 
// (\my_int|FSM|current_state.0100~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit3[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit3[6]~3 .extended_lut = "off";
defparam \my_int|pi1_bit3[6]~3 .lut_mask = 64'h00007F7F8080FFFF;
defparam \my_int|pi1_bit3[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y2_N0
cyclonev_lcell_comb \my_int|pi1_bit3[7]~4 (
// Equation(s):
// \my_int|pi1_bit3[7]~4_combout  = ( \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [7] & ( \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [7] ) ) # ( !\my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [7] & ( 
// \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [7] & ( (!\my_int|FSM|current_state.0110~q  & (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q )) ) ) ) # ( 
// \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [7] & ( !\my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [7] & ( ((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0100~q )) # 
// (\my_int|FSM|current_state.0110~q ) ) ) )

	.dataa(gnd),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit3[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit3[7]~4 .extended_lut = "off";
defparam \my_int|pi1_bit3[7]~4 .lut_mask = 64'h00003FFFC000FFFF;
defparam \my_int|pi1_bit3[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X51_Y4_N0
cyclonev_ram_block \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .init_file = "pi1_large_bit5.mif";
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "interleaver:my_int|pi1_large_bit5:pi1_large_inst5|altsyncram:altsyncram_component|altsyncram_bvg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 10;
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 10;
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003417024130100E0000A0500503C0102C14018100080C054070440303016020120100D05C0904C0503800028140140F0040B05406040020301501C1100C0D058080480403417024130140E0000A0500603C0102C15018100080C058070440303416020120100E05C0904C0503800028140180F0040B05407040020301601C1100C0D05C080480403817024130140F0000A0500603C0102C1501C100080C058080440303417020120100E0000904C0503C0002814018100040B05407040020301";
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "60201100C0D05C090480403800024130140F0040A050060400102C1501C110080C058080440303417024120100E0000A04C0503C0102814018100080B0540704402030160201200C0D05C090480403800028130140F0040B050060400202C1501C1100C0C058080480303417024130100E0000A04C0503C0102C14018100080C054070440303016020120100D05C0904C0403800028140140F0040B05006040020301501C1100C0D058080480403417024130140E0000A0500503C0102C15018100080C054070440303416020120100E05C0904C0503800028140180F0040B05406040020301601C1100C0D058080480403817024130140F0000A0500603C010";
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "2C1501C100080C058070440303417020120100E05C0904C0503C0002814018100040B0540704002030160201100C0D05C080480403800024130140F0000A050060400102C1501C110080C058080440303417024120100E0000904C0503C0102814018100040B0540704402030160201200C0D05C090480403800028130140F0040A050060400202C1501C110080C058080480303417024130100E0000A04C0503C0102C14018100080B0540704403030160201200C0D05C0904C0403800028140140F0040B05006040020301501C1100C0C058080480403417024130100E0000A0500503C0102C15018100080C054070440303416020120100D05C0904C05038";
defparam \my_int|pi1_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00028140140F0040B05406040020301601C1100C0D058080480403817024130140E0000A0500603C0102C15018100080C058070440303417020120100E05C0904C0503C00028140180F0040B05407040020301601C1100C0D05C081C864138400A4330140F1806A150460C02102C1519C701084C0D828044831B477120320900E000691CC4513C210A814018701844B154270C402030761A05110C2D0DC09248641B8400A4330140F1846A150460C02202C1519C711084C0D828048031B477124520902E0000A1CC6513C410A814018901884B154270C403030761A05210C2D0DC0904C641B840128330940F0046B1D0461402202C1521C7110C4C0D82804804";
// synopsys translate_on

// Location: LABCELL_X52_Y4_N42
cyclonev_lcell_comb \my_int|pi1_bit3[8]~5 (
// Equation(s):
// \my_int|pi1_bit3[8]~5_combout  = ( \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [8] & ( \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [8] ) ) # ( !\my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [8] & ( 
// \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [8] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0110~q  & !\my_int|FSM|current_state.0100~q )) ) ) ) # ( 
// \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [8] & ( !\my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [8] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0110~q )) # 
// (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(gnd),
	.datae(!\my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit3[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit3[8]~5 .extended_lut = "off";
defparam \my_int|pi1_bit3[8]~5 .lut_mask = 64'h00007F7F8080FFFF;
defparam \my_int|pi1_bit3[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y4_N39
cyclonev_lcell_comb \my_int|pi1_bit3[9]~6 (
// Equation(s):
// \my_int|pi1_bit3[9]~6_combout  = ( \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [9] & ( \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [9] ) ) # ( !\my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [9] & ( 
// \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [9] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0110~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) ) # ( 
// \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [9] & ( !\my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [9] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0110~q  & 
// !\my_int|FSM|current_state.0100~q )) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\my_int|FSM|current_state.0110~q ),
	.datad(!\my_int|FSM|current_state.0100~q ),
	.datae(!\my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit3[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit3[9]~6 .extended_lut = "off";
defparam \my_int|pi1_bit3[9]~6 .lut_mask = 64'h0000A0005FFFFFFF;
defparam \my_int|pi1_bit3[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y4_N54
cyclonev_lcell_comb \my_int|pi1_bit3[10]~7 (
// Equation(s):
// \my_int|pi1_bit3[10]~7_combout  = ( \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [10] & ( \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [10] ) ) # ( !\my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [10] 
// & ( \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [10] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0110~q  & !\my_int|FSM|current_state.0100~q )) ) ) ) # ( 
// \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [10] & ( !\my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [10] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0110~q )) # 
// (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(gnd),
	.datae(!\my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit3[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit3[10]~7 .extended_lut = "off";
defparam \my_int|pi1_bit3[10]~7 .lut_mask = 64'h00007F7F8080FFFF;
defparam \my_int|pi1_bit3[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y4_N33
cyclonev_lcell_comb \my_int|pi1_bit3[11]~8 (
// Equation(s):
// \my_int|pi1_bit3[11]~8_combout  = ( \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [11] & ( \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [11] ) ) # ( !\my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [11] 
// & ( \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [11] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0110~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q )) ) ) ) # ( 
// \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [11] & ( !\my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [11] & ( ((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0110~q )) # 
// (\my_int|FSM|current_state.0100~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(gnd),
	.datac(!\my_int|FSM|current_state.0110~q ),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit3[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit3[11]~8 .extended_lut = "off";
defparam \my_int|pi1_bit3[11]~8 .lut_mask = 64'h00005FFFA000FFFF;
defparam \my_int|pi1_bit3[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y4_N6
cyclonev_lcell_comb \my_int|pi1_bit3[12]~9 (
// Equation(s):
// \my_int|pi1_bit3[12]~9_combout  = ( \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [12] & ( \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [12] ) ) # ( !\my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [12] 
// & ( \my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [12] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0110~q  & !\my_int|FSM|current_state.0100~q )) ) ) ) # ( 
// \my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [12] & ( !\my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [12] & ( ((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0110~q )) # 
// (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0110~q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(gnd),
	.datae(!\my_int|pi1_large_inst5|altsyncram_component|auto_generated|q_a [12]),
	.dataf(!\my_int|pi1_small_inst1|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_bit3[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_bit3[12]~9 .extended_lut = "off";
defparam \my_int|pi1_bit3[12]~9 .lut_mask = 64'h00007F7F8080FFFF;
defparam \my_int|pi1_bit3[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X51_Y3_N0
cyclonev_ram_block \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_int|FSM|data_delay2~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\my_int|FSM|data_delay2~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\my_int|data_delay13~q }),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\my_int|pi1_bit3[12]~9_combout ,\my_int|pi1_bit3[11]~8_combout ,\my_int|pi1_bit3[10]~7_combout ,\my_int|pi1_bit3[9]~6_combout ,\my_int|pi1_bit3[8]~5_combout ,\my_int|pi1_bit3[7]~4_combout ,\my_int|pi1_bit3[6]~3_combout ,\my_int|pi1_bit3[5]~2_combout ,
\my_int|pi1_bit3[4]~1_combout ,\my_int|pi1_bit3[3]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "interleaver:my_int|bit_ram:ram1_bit3|altsyncram:altsyncram_component|altsyncram_n622:auto_generated|ALTSYNCRAM";
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "clear0";
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \my_int|ram1_bit3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N27
cyclonev_lcell_comb \my_int|data_out[5]~4 (
// Equation(s):
// \my_int|data_out[5]~4_combout  = ( \my_int|ram1_bit3|altsyncram_component|auto_generated|q_b [0] & ( (\my_int|FSM|WideOr4_OTERM139 ) # (\my_int|ram1_bit7|altsyncram_component|auto_generated|q_b [0]) ) ) # ( 
// !\my_int|ram1_bit3|altsyncram_component|auto_generated|q_b [0] & ( (\my_int|ram1_bit7|altsyncram_component|auto_generated|q_b [0] & !\my_int|FSM|WideOr4_OTERM139 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|ram1_bit7|altsyncram_component|auto_generated|q_b [0]),
	.datad(!\my_int|FSM|WideOr4_OTERM139 ),
	.datae(gnd),
	.dataf(!\my_int|ram1_bit3|altsyncram_component|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|data_out[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|data_out[5]~4 .extended_lut = "off";
defparam \my_int|data_out[5]~4 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \my_int|data_out[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N29
dffeas \my_enc|en2|dffs[2]_OTERM87_NEW_REG192 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|data_out[5]~4_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en2|dffs[2]_OTERM87_OTERM193 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en2|dffs[2]_OTERM87_NEW_REG192 .is_wysiwyg = "true";
defparam \my_enc|en2|dffs[2]_OTERM87_NEW_REG192 .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y5_N0
cyclonev_ram_block \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "pi1_large_bit1.mif";
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "interleaver:my_int|pi1_large_bit1:pi2_large_inst1|altsyncram:altsyncram_component|altsyncram_7vg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 10;
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 10;
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340";
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C00064120";
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "2C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C";
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C181C64A08E1C1D64E09E00FE5D2EAD84FF5D6EBD88D855ACCD0CD955ECDD10BA4C2AEC94BB4C6AFC989C44A88C1C9D44E89C007E7D26AC047F7D66BF885875A4CF8C5975E4DF103A6C22EF143B6C62FE981C64A08E9C1D64E09E00FE5D20AE04FF5D6EBD88D855AECD8CD955ECDD10BA4C2CED14BB4C6AFC989C44AA8C9C9D44E89C007E4528AC047F7D66BF88587DA6CF8C5975E4DF103A7424EF143B6C62FE981C6CA28E9C";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N39
cyclonev_lcell_comb \my_int|pi2_bit7[3]~0 (
// Equation(s):
// \my_int|pi2_bit7[3]~0_combout  = ( \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [3] & ( \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [3] ) ) # ( !\my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [3] & ( 
// \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [3] & ( (((\my_int|FSM|current_state.0010~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0100~q ) ) ) ) # ( 
// \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [3] & ( !\my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [3] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0101~q  & 
// (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0010~q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(!\my_int|FSM|current_state.0101~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0010~q ),
	.datae(!\my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit7[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit7[3]~0 .extended_lut = "off";
defparam \my_int|pi2_bit7[3]~0 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit7[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N9
cyclonev_lcell_comb \my_int|pi2_bit7[4]~1 (
// Equation(s):
// \my_int|pi2_bit7[4]~1_combout  = ( \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [4] & ( \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [4] ) ) # ( !\my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [4] & ( 
// \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [4] & ( (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0101~q  & !\my_int|FSM|current_state.0100~q ))) ) ) ) # ( 
// \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [4] & ( !\my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [4] & ( (((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0101~q )) # 
// (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0010~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0010~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|FSM|current_state.0101~q ),
	.datad(!\my_int|FSM|current_state.0100~q ),
	.datae(!\my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit7[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit7[4]~1 .extended_lut = "off";
defparam \my_int|pi2_bit7[4]~1 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit7[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N15
cyclonev_lcell_comb \my_int|pi2_bit7[5]~2 (
// Equation(s):
// \my_int|pi2_bit7[5]~2_combout  = ( \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [5] & ( \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [5] ) ) # ( !\my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [5] & ( 
// \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [5] & ( (((\my_int|FSM|current_state.0010~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0100~q ) ) ) ) # ( 
// \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [5] & ( !\my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [5] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0101~q  & 
// (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0010~q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(!\my_int|FSM|current_state.0101~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0010~q ),
	.datae(!\my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit7[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit7[5]~2 .extended_lut = "off";
defparam \my_int|pi2_bit7[5]~2 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit7[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N33
cyclonev_lcell_comb \my_int|pi2_bit7[6]~3 (
// Equation(s):
// \my_int|pi2_bit7[6]~3_combout  = ( \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [6] & ( \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [6] ) ) # ( !\my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [6] & ( 
// \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [6] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0101~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0010~q ))) ) ) ) # ( 
// \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [6] & ( !\my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [6] & ( (((\my_int|FSM|current_state.0010~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # 
// (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0100~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(!\my_int|FSM|current_state.0101~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0010~q ),
	.datae(!\my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit7[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit7[6]~3 .extended_lut = "off";
defparam \my_int|pi2_bit7[6]~3 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit7[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N51
cyclonev_lcell_comb \my_int|pi2_bit7[7]~4 (
// Equation(s):
// \my_int|pi2_bit7[7]~4_combout  = ( \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [7] & ( \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [7] ) ) # ( !\my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [7] & ( 
// \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [7] & ( (((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0010~q ) ) ) ) # ( 
// \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [7] & ( !\my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [7] & ( (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & 
// (!\my_int|FSM|current_state.0101~q  & !\my_int|FSM|current_state.0100~q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0010~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|FSM|current_state.0101~q ),
	.datad(!\my_int|FSM|current_state.0100~q ),
	.datae(!\my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit7[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit7[7]~4 .extended_lut = "off";
defparam \my_int|pi2_bit7[7]~4 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit7[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y2_N0
cyclonev_ram_block \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "pi1_large_bit1.mif";
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "interleaver:my_int|pi1_large_bit1:pi2_large_inst1|altsyncram:altsyncram_component|altsyncram_7vg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 10;
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 10;
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030160201200C0D05C090480403800028130140F0040A050060400202C1501C110080C058080480303417024130100E0000A04C0503C0102C14018100080B0540704403030160201200C0D05C0904C0403800028140140F0040B05006040020301501C1100C0C058080480403417024130100E0000A0500503C0102C15018100080C054070440303416020120100D05C0904C0503800028140140F0040B05406040020301601C1100C0D058080480403817024130140E0000A0500603C0102C1";
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "5018100080C058070440303417020120100E05C0904C0503C00028140180F0040B05407040020301601C1100C0D05C080480403800024130140F0000A050060400102C1501C100080C058080440303417020120100E0000904C0503C0102814018100040B0540704402030160201100C0D05C090480403800024130140F0040A050060400202C1501C110080C058080480303417024120100E0000A04C0503C0102814018100080B0540704403030160201200C0D05C0904C0403800028130140F0040B050060400202C1501C1100C0C058080480403417024130100E0000A0500503C0102C14018100080C054070440303016020120100D05C0904C05038000";
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "28140140F0040B05406040020301501C1100C0D058080480403417024130140E0000A0500603C0102C15018100080C058070440303416020120100E05C0904C0503800028140180F0040B05407040020301601C1100C0D05C080480403817024130140F0000A0500603C0102C1501C100080C058080440303417020120100E0000904C0503C0002814018100040B0540704002030160201100C0D05C090480403800024130140F0040A050060400102C1501C110080C058080440303417024120100E0000A04C0503C0102814018100080B0540704402030160201200C0D05C090480403800028130140F0040B050060400202C1501C1100C0C0580804803034";
defparam \my_int|pi2_large_inst1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "17024130100E0000A04C0503C0102C14018100080C054070440303016020120100D05C0904C0403800028140140F0040B05006040020301501C1100C0D058080480403417024130140E0000A0500503C0102C15018100080C05407144230B416220721904E0DC2904C051B860128540982F0040B1D466140420B03601C1118C6D158480C824038171A4731144F0800A050861BC4112C3509C100086C1D847144230B417020721904E15C290CC0503C601A854118300040B25467140420B0360201118C6D15C480C824038001A4731144F0802A050061C06112C5509C310088C1D868144230B417024721904E100290CC0503C611A854118300840B054671C442";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N15
cyclonev_lcell_comb \my_int|pi2_bit7[8]~5 (
// Equation(s):
// \my_int|pi2_bit7[8]~5_combout  = ( \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [8] & ( \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [8] ) ) # ( !\my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [8] & ( 
// \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [8] & ( (((\my_int|FSM|current_state.0010~q ) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) ) # ( 
// \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [8] & ( !\my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [8] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0101~q  & 
// (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0010~q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0101~q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0010~q ),
	.datae(!\my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit7[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit7[8]~5 .extended_lut = "off";
defparam \my_int|pi2_bit7[8]~5 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit7[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N9
cyclonev_lcell_comb \my_int|pi2_bit7[9]~6 (
// Equation(s):
// \my_int|pi2_bit7[9]~6_combout  = ( \my_int|FSM|current_state.0011~DUPLICATE_q  & ( \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [9] & ( \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [9] ) ) ) # ( 
// !\my_int|FSM|current_state.0011~DUPLICATE_q  & ( \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [9] & ( ((!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0101~q ))) # 
// (\my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [9]) ) ) ) # ( \my_int|FSM|current_state.0011~DUPLICATE_q  & ( !\my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [9] & ( 
// \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [9] ) ) ) # ( !\my_int|FSM|current_state.0011~DUPLICATE_q  & ( !\my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [9] & ( 
// (\my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [9] & (((\my_int|FSM|current_state.0101~q ) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0010~q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0010~q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\my_int|FSM|current_state.0101~q ),
	.datae(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.dataf(!\my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit7[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit7[9]~6 .extended_lut = "off";
defparam \my_int|pi2_bit7[9]~6 .lut_mask = 64'h070F0F0F8F0F0F0F;
defparam \my_int|pi2_bit7[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N39
cyclonev_lcell_comb \my_int|pi2_bit7[10]~7 (
// Equation(s):
// \my_int|pi2_bit7[10]~7_combout  = ( \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [10] & ( \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [10] ) ) # ( !\my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [10] 
// & ( \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [10] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0101~q  & !\my_int|FSM|current_state.0010~q ))) ) ) ) # ( 
// \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [10] & ( !\my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [10] & ( (((\my_int|FSM|current_state.0010~q ) # (\my_int|FSM|current_state.0101~q )) # 
// (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0101~q ),
	.datad(!\my_int|FSM|current_state.0010~q ),
	.datae(!\my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit7[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit7[10]~7 .extended_lut = "off";
defparam \my_int|pi2_bit7[10]~7 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit7[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N18
cyclonev_lcell_comb \my_int|pi2_bit7[11]~8 (
// Equation(s):
// \my_int|pi2_bit7[11]~8_combout  = ( \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [11] & ( \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [11] ) ) # ( !\my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [11] 
// & ( \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [11] & ( (((\my_int|FSM|current_state.0101~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0010~q ) ) ) ) # ( 
// \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [11] & ( !\my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [11] & ( (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0100~q  & 
// (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0101~q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0010~q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0101~q ),
	.datae(!\my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit7[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit7[11]~8 .extended_lut = "off";
defparam \my_int|pi2_bit7[11]~8 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit7[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N51
cyclonev_lcell_comb \my_int|pi2_bit7[12]~9 (
// Equation(s):
// \my_int|pi2_bit7[12]~9_combout  = ( \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [12] & ( \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [12] ) ) # ( !\my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [12] 
// & ( \my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [12] & ( (((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0010~q ) ) ) ) # ( 
// \my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [12] & ( !\my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [12] & ( (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0100~q  & 
// (!\my_int|FSM|current_state.0101~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0010~q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0101~q ),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi2_small_inst5|altsyncram_component|auto_generated|q_a [12]),
	.dataf(!\my_int|pi2_large_inst1|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit7[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit7[12]~9 .extended_lut = "off";
defparam \my_int|pi2_bit7[12]~9 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit7[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y3_N0
cyclonev_ram_block \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_int|FSM|WideOr1~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\my_int|FSM|WideOr1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\my_int|data_delay17~q }),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\my_int|pi2_bit7[12]~9_combout ,\my_int|pi2_bit7[11]~8_combout ,\my_int|pi2_bit7[10]~7_combout ,\my_int|pi2_bit7[9]~6_combout ,\my_int|pi2_bit7[8]~5_combout ,\my_int|pi2_bit7[7]~4_combout ,\my_int|pi2_bit7[6]~3_combout ,\my_int|pi2_bit7[5]~2_combout ,
\my_int|pi2_bit7[4]~1_combout ,\my_int|pi2_bit7[3]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "interleaver:my_int|bit_ram:ram2_bit7|altsyncram:altsyncram_component|altsyncram_n622:auto_generated|ALTSYNCRAM";
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "clear0";
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \my_int|ram2_bit7|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X31_Y4_N44
dffeas \my_enc|en2|dffs[2]_OTERM83_NEW_REG180 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|ram2_bit7|altsyncram_component|auto_generated|q_b [0]),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en2|dffs[2]_OTERM83_OTERM181 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en2|dffs[2]_OTERM83_NEW_REG180 .is_wysiwyg = "true";
defparam \my_enc|en2|dffs[2]_OTERM83_NEW_REG180 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N58
dffeas \my_enc|en2|dffs[2]_OTERM83_NEW_REG186 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|FSM|WideOr3_OTERM155 ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en2|dffs[2]_OTERM83_OTERM187 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en2|dffs[2]_OTERM83_NEW_REG186 .is_wysiwyg = "true";
defparam \my_enc|en2|dffs[2]_OTERM83_NEW_REG186 .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y7_N0
cyclonev_ram_block \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .init_file = "pi1_large_bit5.mif";
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "interleaver:my_int|pi1_large_bit5:pi2_large_inst5|altsyncram:altsyncram_component|altsyncram_bvg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 10;
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 10;
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440";
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C04074160";
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "3C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C";
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1CED58ED9D40CE512BACC4CF516BBCC8A849A9CC4CA949E9DC508A4027EC548B4067FFD86C78A58FDC6D78E59F404E7123AF444F7163BEC82869A1CECC2969E1DE500A6021EE540B606FFDD8EC58AF8DDCED58ED9D40CE512DAD44CF516BBCC8A849ABCCCCA949E9DC508A4029EC548B4067FFD86C40A78FDC6D78E59F404E7925AF444F7163BEC82871A3CECC2969E1DE500A6821EE540B606FFDD80C60AF8DDCED58ED9D40";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N15
cyclonev_lcell_comb \my_int|pi2_bit3[3]~0 (
// Equation(s):
// \my_int|pi2_bit3[3]~0_combout  = ( \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [3] & ( \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [3] ) ) # ( !\my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [3] & ( 
// \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [3] & ( (!\my_int|FSM|current_state.0101~q  & (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0100~q ))) ) ) ) # ( 
// \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [3] & ( !\my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [3] & ( (((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # 
// (\my_int|FSM|current_state.0010~q )) # (\my_int|FSM|current_state.0101~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0101~q ),
	.datab(!\my_int|FSM|current_state.0010~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0100~q ),
	.datae(!\my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit3[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit3[3]~0 .extended_lut = "off";
defparam \my_int|pi2_bit3[3]~0 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit3[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N33
cyclonev_lcell_comb \my_int|pi2_bit3[4]~1 (
// Equation(s):
// \my_int|pi2_bit3[4]~1_combout  = ( \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [4] & ( \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [4] ) ) # ( !\my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [4] & ( 
// \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [4] & ( (!\my_int|FSM|current_state.0101~q  & (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0100~q ))) ) ) ) # ( 
// \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [4] & ( !\my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [4] & ( (((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # 
// (\my_int|FSM|current_state.0010~q )) # (\my_int|FSM|current_state.0101~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0101~q ),
	.datab(!\my_int|FSM|current_state.0010~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0100~q ),
	.datae(!\my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit3[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit3[4]~1 .extended_lut = "off";
defparam \my_int|pi2_bit3[4]~1 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit3[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N24
cyclonev_lcell_comb \my_int|pi2_bit3[5]~2 (
// Equation(s):
// \my_int|pi2_bit3[5]~2_combout  = ( \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [5] & ( \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [5] ) ) # ( !\my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [5] & ( 
// \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [5] & ( (((\my_int|FSM|current_state.0010~q ) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0101~q ) ) ) ) # ( 
// \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [5] & ( !\my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [5] & ( (!\my_int|FSM|current_state.0101~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & 
// (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0010~q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0101~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0010~q ),
	.datae(!\my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit3[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit3[5]~2 .extended_lut = "off";
defparam \my_int|pi2_bit3[5]~2 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit3[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N42
cyclonev_lcell_comb \my_int|pi2_bit3[6]~3 (
// Equation(s):
// \my_int|pi2_bit3[6]~3_combout  = ( \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [6] & ( \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [6] ) ) # ( !\my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [6] & ( 
// \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [6] & ( (((\my_int|FSM|current_state.0010~q ) # (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0100~q ) ) ) ) # ( 
// \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [6] & ( !\my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [6] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & 
// (!\my_int|FSM|current_state.0101~q  & !\my_int|FSM|current_state.0010~q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|FSM|current_state.0101~q ),
	.datad(!\my_int|FSM|current_state.0010~q ),
	.datae(!\my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit3[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit3[6]~3 .extended_lut = "off";
defparam \my_int|pi2_bit3[6]~3 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit3[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N51
cyclonev_lcell_comb \my_int|pi2_bit3[7]~4 (
// Equation(s):
// \my_int|pi2_bit3[7]~4_combout  = ( \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [7] & ( \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [7] ) ) # ( !\my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [7] & ( 
// \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [7] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0101~q ))) ) ) ) # ( 
// \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [7] & ( !\my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [7] & ( (((\my_int|FSM|current_state.0101~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # 
// (\my_int|FSM|current_state.0010~q )) # (\my_int|FSM|current_state.0100~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(!\my_int|FSM|current_state.0010~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0101~q ),
	.datae(!\my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit3[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit3[7]~4 .extended_lut = "off";
defparam \my_int|pi2_bit3[7]~4 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit3[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X3_Y5_N0
cyclonev_ram_block \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .init_file = "pi1_large_bit5.mif";
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "interleaver:my_int|pi1_large_bit5:pi2_large_inst5|altsyncram:altsyncram_component|altsyncram_bvg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 10;
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 10;
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003417024130100E0000A0500503C0102C14018100080C054070440303016020120100D05C0904C0503800028140140F0040B05406040020301501C1100C0D058080480403417024130140E0000A0500603C0102C15018100080C058070440303416020120100E05C0904C0503800028140180F0040B05407040020301601C1100C0D05C080480403817024130140F0000A0500603C0102C1501C100080C058080440303417020120100E0000904C0503C0002814018100040B05407040020301";
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "60201100C0D05C090480403800024130140F0040A050060400102C1501C110080C058080440303417024120100E0000A04C0503C0102814018100080B0540704402030160201200C0D05C090480403800028130140F0040B050060400202C1501C1100C0C058080480303417024130100E0000A04C0503C0102C14018100080C054070440303016020120100D05C0904C0403800028140140F0040B05006040020301501C1100C0D058080480403417024130140E0000A0500503C0102C15018100080C054070440303416020120100E05C0904C0503800028140180F0040B05406040020301601C1100C0D058080480403817024130140F0000A0500603C010";
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "2C1501C100080C058070440303417020120100E05C0904C0503C0002814018100040B0540704002030160201100C0D05C080480403800024130140F0000A050060400102C1501C110080C058080440303417024120100E0000904C0503C0102814018100040B0540704402030160201200C0D05C090480403800028130140F0040A050060400202C1501C110080C058080480303417024130100E0000A04C0503C0102C14018100080B0540704403030160201200C0D05C0904C0403800028140140F0040B05006040020301501C1100C0C058080480403417024130100E0000A0500503C0102C15018100080C054070440303416020120100D05C0904C05038";
defparam \my_int|pi2_large_inst5|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00028140140F0040B05406040020301601C1100C0D058080480403817024130140E0000A0500603C0102C15018100080C058070440303417020120100E05C0904C0503C00028140180F0040B05407040020301601C1100C0D05C081C864138400A4330140F1806A150460C02102C1519C701084C0D828044831B477120320900E000691CC4513C210A814018701844B154270C402030761A05110C2D0DC09248641B8400A4330140F1846A150460C02202C1519C711084C0D828048031B477124520902E0000A1CC6513C410A814018901884B154270C403030761A05210C2D0DC0904C641B840128330940F0046B1D0461402202C1521C7110C4C0D82804804";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N6
cyclonev_lcell_comb \my_int|pi2_bit3[8]~5 (
// Equation(s):
// \my_int|pi2_bit3[8]~5_combout  = ( \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [8] & ( \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [8] ) ) # ( !\my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [8] & ( 
// \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [8] & ( (!\my_int|FSM|current_state.0101~q  & (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q ))) ) ) ) # ( 
// \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [8] & ( !\my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [8] & ( (((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0100~q )) # 
// (\my_int|FSM|current_state.0010~q )) # (\my_int|FSM|current_state.0101~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0101~q ),
	.datab(!\my_int|FSM|current_state.0010~q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit3[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit3[8]~5 .extended_lut = "off";
defparam \my_int|pi2_bit3[8]~5 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit3[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N36
cyclonev_lcell_comb \my_int|pi2_bit3[9]~6 (
// Equation(s):
// \my_int|pi2_bit3[9]~6_combout  = ( \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [9] & ( \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [9] ) ) # ( !\my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [9] & ( 
// \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [9] & ( (!\my_int|FSM|current_state.0101~q  & (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q ))) ) ) ) # ( 
// \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [9] & ( !\my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [9] & ( (((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0100~q )) # 
// (\my_int|FSM|current_state.0010~q )) # (\my_int|FSM|current_state.0101~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0101~q ),
	.datab(!\my_int|FSM|current_state.0010~q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit3[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit3[9]~6 .extended_lut = "off";
defparam \my_int|pi2_bit3[9]~6 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit3[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N18
cyclonev_lcell_comb \my_int|pi2_bit3[10]~7 (
// Equation(s):
// \my_int|pi2_bit3[10]~7_combout  = ( \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [10] & ( \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [10] ) ) # ( !\my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [10] 
// & ( \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [10] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0101~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q ))) ) ) ) # ( 
// \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [10] & ( !\my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [10] & ( (((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0101~q )) # 
// (\my_int|FSM|current_state.0010~q )) # (\my_int|FSM|current_state.0100~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(!\my_int|FSM|current_state.0010~q ),
	.datac(!\my_int|FSM|current_state.0101~q ),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit3[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit3[10]~7 .extended_lut = "off";
defparam \my_int|pi2_bit3[10]~7 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit3[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N3
cyclonev_lcell_comb \my_int|pi2_bit3[11]~8 (
// Equation(s):
// \my_int|pi2_bit3[11]~8_combout  = ( \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [11] & ( \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [11] ) ) # ( !\my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [11] 
// & ( \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [11] & ( (((\my_int|FSM|current_state.0101~q ) # (\my_int|FSM|current_state.0010~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0100~q ) ) ) ) # ( 
// \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [11] & ( !\my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [11] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & 
// (!\my_int|FSM|current_state.0010~q  & !\my_int|FSM|current_state.0101~q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|FSM|current_state.0010~q ),
	.datad(!\my_int|FSM|current_state.0101~q ),
	.datae(!\my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit3[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit3[11]~8 .extended_lut = "off";
defparam \my_int|pi2_bit3[11]~8 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit3[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N54
cyclonev_lcell_comb \my_int|pi2_bit3[12]~9 (
// Equation(s):
// \my_int|pi2_bit3[12]~9_combout  = ( \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [12] & ( \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [12] ) ) # ( !\my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [12] 
// & ( \my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [12] & ( (((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0010~q )) # (\my_int|FSM|current_state.0101~q ) ) ) ) # ( 
// \my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [12] & ( !\my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [12] & ( (!\my_int|FSM|current_state.0101~q  & (!\my_int|FSM|current_state.0010~q  & 
// (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0101~q ),
	.datab(!\my_int|FSM|current_state.0010~q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi2_small_inst1|altsyncram_component|auto_generated|q_a [12]),
	.dataf(!\my_int|pi2_large_inst5|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit3[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit3[12]~9 .extended_lut = "off";
defparam \my_int|pi2_bit3[12]~9 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit3[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X3_Y6_N0
cyclonev_ram_block \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_int|FSM|WideOr1~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\my_int|FSM|WideOr1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\my_int|data_delay13~q }),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\my_int|pi2_bit3[12]~9_combout ,\my_int|pi2_bit3[11]~8_combout ,\my_int|pi2_bit3[10]~7_combout ,\my_int|pi2_bit3[9]~6_combout ,\my_int|pi2_bit3[8]~5_combout ,\my_int|pi2_bit3[7]~4_combout ,\my_int|pi2_bit3[6]~3_combout ,\my_int|pi2_bit3[5]~2_combout ,
\my_int|pi2_bit3[4]~1_combout ,\my_int|pi2_bit3[3]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "interleaver:my_int|bit_ram:ram2_bit3|altsyncram:altsyncram_component|altsyncram_n622:auto_generated|ALTSYNCRAM";
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "clear0";
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \my_int|ram2_bit3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X31_Y4_N23
dffeas \my_enc|en2|dffs[2]_OTERM83_NEW_REG182 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|ram2_bit3|altsyncram_component|auto_generated|q_b [0]),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en2|dffs[2]_OTERM83_OTERM183 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en2|dffs[2]_OTERM83_NEW_REG182 .is_wysiwyg = "true";
defparam \my_enc|en2|dffs[2]_OTERM83_NEW_REG182 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N21
cyclonev_lcell_comb \my_int|data_out[5]~5_Duplicate (
// Equation(s):
// \my_int|data_out[5]~5_Duplicate_10  = ( \my_enc|en2|dffs[0]_OTERM45  & ( \my_enc|en2|dffs[2]_OTERM87_OTERM193  ) ) # ( !\my_enc|en2|dffs[0]_OTERM45  & ( (!\my_enc|en2|dffs[2]_OTERM83_OTERM187  & (\my_enc|en2|dffs[2]_OTERM83_OTERM181 )) # 
// (\my_enc|en2|dffs[2]_OTERM83_OTERM187  & ((\my_enc|en2|dffs[2]_OTERM83_OTERM183 ))) ) )

	.dataa(!\my_enc|en2|dffs[2]_OTERM87_OTERM193 ),
	.datab(!\my_enc|en2|dffs[2]_OTERM83_OTERM181 ),
	.datac(!\my_enc|en2|dffs[2]_OTERM83_OTERM187 ),
	.datad(!\my_enc|en2|dffs[2]_OTERM83_OTERM183 ),
	.datae(gnd),
	.dataf(!\my_enc|en2|dffs[0]_OTERM45 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|data_out[5]~5_Duplicate_10 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|data_out[5]~5_Duplicate .extended_lut = "off";
defparam \my_int|data_out[5]~5_Duplicate .lut_mask = 64'h303F303F55555555;
defparam \my_int|data_out[5]~5_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y4_N0
cyclonev_ram_block \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .init_file = "pi1_large_bit0.mif";
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "interleaver:my_int|pi1_large_bit0:pi2_large_inst0|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 10;
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 10;
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440";
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C04074160";
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "3C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C";
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C0540E01C000641202C040741603C080041A04C0C0141E05C100240206C140340607C180440A00C1C9D44E89C007E7D26AC047F7D66BF885875A4CF8C5975E4DF103A6C22EF143B6C62FE981C64A08E9C1D64E09E00FE5D20AE04FF5D6EBD88D855AECD8CD955ECDD10BA4C2CED14BB4C6AFC989C44AA8C9C9D44E89C007E4528AC047F7D66BF88587DA6CF8C5975E4DF103A7424EF143B6C62FE981C6CA28E9C1D64E09E001E6520AE04FF5D6EBD88F85DAECD8CD955ECDD10DA542CED14BB4C6AFC98BC4CAA8C9C9D44E89C00";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N39
cyclonev_lcell_comb \my_int|pi2_bit0[3]~0 (
// Equation(s):
// \my_int|pi2_bit0[3]~0_combout  = ( \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [3] & ( \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [3] ) ) # ( !\my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [3] & ( 
// \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [3] & ( (((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0010~q ) ) ) ) # ( 
// \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [3] & ( !\my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [3] & ( (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0101~q 
//  & !\my_int|FSM|current_state.0011~DUPLICATE_q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0010~q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0101~q ),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit0[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit0[3]~0 .extended_lut = "off";
defparam \my_int|pi2_bit0[3]~0 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit0[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N0
cyclonev_lcell_comb \my_int|pi2_bit0[4]~1 (
// Equation(s):
// \my_int|pi2_bit0[4]~1_combout  = ( \my_int|FSM|current_state.0100~q  & ( \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [4] & ( \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [4] ) ) ) # ( 
// !\my_int|FSM|current_state.0100~q  & ( \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [4] & ( ((!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0101~q  & !\my_int|FSM|current_state.0010~q ))) # 
// (\my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [4]) ) ) ) # ( \my_int|FSM|current_state.0100~q  & ( !\my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [4] & ( \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a 
// [4] ) ) ) # ( !\my_int|FSM|current_state.0100~q  & ( !\my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [4] & ( (\my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [4] & (((\my_int|FSM|current_state.0010~q ) # 
// (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0101~q ),
	.datac(!\my_int|FSM|current_state.0010~q ),
	.datad(!\my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [4]),
	.datae(!\my_int|FSM|current_state.0100~q ),
	.dataf(!\my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit0[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit0[4]~1 .extended_lut = "off";
defparam \my_int|pi2_bit0[4]~1 .lut_mask = 64'h007F00FF80FF00FF;
defparam \my_int|pi2_bit0[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N51
cyclonev_lcell_comb \my_int|pi2_bit0[5]~2 (
// Equation(s):
// \my_int|pi2_bit0[5]~2_combout  = ( \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [5] & ( \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [5] ) ) # ( !\my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [5] & ( 
// \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [5] & ( (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0101~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q ))) ) ) ) # ( 
// \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [5] & ( !\my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [5] & ( (((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0101~q )) # 
// (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0010~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0010~q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0101~q ),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit0[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit0[5]~2 .extended_lut = "off";
defparam \my_int|pi2_bit0[5]~2 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit0[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N30
cyclonev_lcell_comb \my_int|pi2_bit0[6]~3 (
// Equation(s):
// \my_int|pi2_bit0[6]~3_combout  = ( \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [6] & ( \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [6] ) ) # ( !\my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [6] & ( 
// \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [6] & ( (((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0010~q )) # (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) ) # ( 
// \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [6] & ( !\my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [6] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0101~q  & 
// (!\my_int|FSM|current_state.0010~q  & !\my_int|FSM|current_state.0100~q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0101~q ),
	.datac(!\my_int|FSM|current_state.0010~q ),
	.datad(!\my_int|FSM|current_state.0100~q ),
	.datae(!\my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit0[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit0[6]~3 .extended_lut = "off";
defparam \my_int|pi2_bit0[6]~3 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit0[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N45
cyclonev_lcell_comb \my_int|pi2_bit0[7]~4 (
// Equation(s):
// \my_int|pi2_bit0[7]~4_combout  = ( \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [7] & ( \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [7] ) ) # ( !\my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [7] & ( 
// \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [7] & ( (((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0010~q ) ) ) ) # ( 
// \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [7] & ( !\my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [7] & ( (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0101~q 
//  & !\my_int|FSM|current_state.0011~DUPLICATE_q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0010~q ),
	.datab(!\my_int|FSM|current_state.0100~q ),
	.datac(!\my_int|FSM|current_state.0101~q ),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit0[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit0[7]~4 .extended_lut = "off";
defparam \my_int|pi2_bit0[7]~4 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit0[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X3_Y3_N0
cyclonev_ram_block \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .init_file = "pi1_large_bit0.mif";
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "interleaver:my_int|pi1_large_bit0:pi2_large_inst0|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 10;
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 10;
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C0705C0F01816038060580D01415034040500C0101402C0304C0B0081202802048090041102401040080001001C1703C0705C0E01816038050540D01415030040500C00C1302C0304C0A0081202802044090041102000040080000F01C1703C060580E01816034050540D01014030040500B00C1302C030480A00812024010440900410020000400705C0F01C17038060580E01415034050540C010140300404C0B00C13028020480A008110240104408000100200003C0705C0F018160380";
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "60580D01415034050500C0101402C0304C0B00C1202802048090041102401040080001001C1703C0705C0E01816038060540D01415030040500C0101302C0304C0A0081202802044090041102000040080000F01C1703C070580E01816034050540D01414030040500B00C1302C030480A00812024010440900410020000400805C0F01C17038060580E01815034050540C010140300404C0B00C13028020480A008110240104409000100200003C0705C0F01C16038060580D01415034050500C0101402C0304C0B00C12028020480A004110240104008000100201703C0705C0E01816038060540D01415030040500C0101302C0304C0B0081202802044090";
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "041102400040080000F01C1703C070580E01816034050540D01414030040500C00C1302C030480A00812028010440900410020000400805C0F01C17038060580E01815034050540D010140300404C0B00C1302C020480A008110240104409000100200003C0705C0F01C16038060580E01415034050500C010140300304C0B00C12028020480A004110240104008000100201703C0705C0F01816038060540D01415034040500C0101302C0304C0B0081202802044090041102400040080001001C1703C070580E01816038050540D01414030040500C00C1302C030480A00812028010440900411020000400805C0F01C1703C060580E01815034050540D010";
defparam \my_int|pi2_large_inst0|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "140300404C0B00C1302C020480A00812024010440900010020000400705C0F01C16038060580E01415034050500C010140300304C0B00C13028020480A004110240104408000100201703C0705C0F01816038060540D01415034041D06C110540AC0304C8B18852128220C809004711A440140280801001C771BC471582E09816038651D44D11435030042506C10C530AC2304C0A18872128410C429004111A060140480DC2F01C171BC661584E09836034851D46D110340B0040506B18C5312C220C80A008721A4411442908010020601C04715C2F09C17238661D84E09435034051D46C110540B02304C0B18C73128420C82A004111A461144480803002000";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N39
cyclonev_lcell_comb \my_int|pi2_bit0[8]~5 (
// Equation(s):
// \my_int|pi2_bit0[8]~5_combout  = ( \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [8] & ( \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [8] ) ) # ( !\my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [8] & ( 
// \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [8] & ( (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0101~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0100~q ))) ) ) ) # ( 
// \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [8] & ( !\my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [8] & ( (((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # 
// (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0010~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0010~q ),
	.datab(!\my_int|FSM|current_state.0101~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0100~q ),
	.datae(!\my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit0[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit0[8]~5 .extended_lut = "off";
defparam \my_int|pi2_bit0[8]~5 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit0[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N6
cyclonev_lcell_comb \my_int|pi2_bit0[9]~6 (
// Equation(s):
// \my_int|pi2_bit0[9]~6_combout  = ( \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [9] & ( \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [9] ) ) # ( !\my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [9] & ( 
// \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [9] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0010~q  & !\my_int|FSM|current_state.0101~q ))) ) ) ) # ( 
// \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [9] & ( !\my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [9] & ( (((\my_int|FSM|current_state.0101~q ) # (\my_int|FSM|current_state.0010~q )) # 
// (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0100~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|FSM|current_state.0010~q ),
	.datad(!\my_int|FSM|current_state.0101~q ),
	.datae(!\my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit0[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit0[9]~6 .extended_lut = "off";
defparam \my_int|pi2_bit0[9]~6 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit0[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N48
cyclonev_lcell_comb \my_int|pi2_bit0[10]~7 (
// Equation(s):
// \my_int|pi2_bit0[10]~7_combout  = ( \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [10] & ( \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [10] ) ) # ( !\my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [10] 
// & ( \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [10] & ( (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0101~q ))) ) ) ) # ( 
// \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [10] & ( !\my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [10] & ( (((\my_int|FSM|current_state.0101~q ) # (\my_int|FSM|current_state.0100~q )) # 
// (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0010~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0010~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0101~q ),
	.datae(!\my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit0[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit0[10]~7 .extended_lut = "off";
defparam \my_int|pi2_bit0[10]~7 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit0[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N21
cyclonev_lcell_comb \my_int|pi2_bit0[11]~8 (
// Equation(s):
// \my_int|pi2_bit0[11]~8_combout  = ( \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [11] & ( \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [11] ) ) # ( !\my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [11] 
// & ( \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [11] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0101~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0010~q ))) ) ) ) # ( 
// \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [11] & ( !\my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [11] & ( (((\my_int|FSM|current_state.0010~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # 
// (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0100~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(!\my_int|FSM|current_state.0101~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0010~q ),
	.datae(!\my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit0[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit0[11]~8 .extended_lut = "off";
defparam \my_int|pi2_bit0[11]~8 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit0[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N57
cyclonev_lcell_comb \my_int|pi2_bit0[12]~9 (
// Equation(s):
// \my_int|pi2_bit0[12]~9_combout  = ( \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [12] & ( \my_int|FSM|current_state.0101~q  & ( \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [12] ) ) ) # ( 
// !\my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [12] & ( \my_int|FSM|current_state.0101~q  & ( \my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [12] ) ) ) # ( \my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a 
// [12] & ( !\my_int|FSM|current_state.0101~q  & ( ((!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0010~q ))) # (\my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( 
// !\my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [12] & ( !\my_int|FSM|current_state.0101~q  & ( (\my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [12] & (((\my_int|FSM|current_state.0010~q ) # 
// (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0100~q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|pi2_large_inst0|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\my_int|FSM|current_state.0010~q ),
	.datae(!\my_int|pi2_small_inst0|altsyncram_component|auto_generated|q_a [12]),
	.dataf(!\my_int|FSM|current_state.0101~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit0[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit0[12]~9 .extended_lut = "off";
defparam \my_int|pi2_bit0[12]~9 .lut_mask = 64'h070F8F0F0F0F0F0F;
defparam \my_int|pi2_bit0[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X3_Y4_N0
cyclonev_ram_block \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_int|FSM|WideOr1~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\my_int|FSM|WideOr1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\my_int|data_delay10~q }),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\my_int|pi2_bit0[12]~9_combout ,\my_int|pi2_bit0[11]~8_combout ,\my_int|pi2_bit0[10]~7_combout ,\my_int|pi2_bit0[9]~6_combout ,\my_int|pi2_bit0[8]~5_combout ,\my_int|pi2_bit0[7]~4_combout ,\my_int|pi2_bit0[6]~3_combout ,\my_int|pi2_bit0[5]~2_combout ,
\my_int|pi2_bit0[4]~1_combout ,\my_int|pi2_bit0[3]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "interleaver:my_int|bit_ram:ram2_bit0|altsyncram:altsyncram_component|altsyncram_n622:auto_generated|ALTSYNCRAM";
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "clear0";
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \my_int|ram2_bit0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N3
cyclonev_lcell_comb \my_enc|en2|zk[0]~2 (
// Equation(s):
// \my_enc|en2|zk[0]~2_combout  = ( \my_int|ram2_bit5|altsyncram_component|auto_generated|q_b [0] & ( !\my_enc|mytail|tail_bit_regs~1_combout  $ (((!\my_int|FSM|WideOr1~combout  & (\my_int|ram2_bit0|altsyncram_component|auto_generated|q_b [0])) # 
// (\my_int|FSM|WideOr1~combout  & ((\my_int|ram1_bit5|altsyncram_component|auto_generated|q_b [0]))))) ) ) # ( !\my_int|ram2_bit5|altsyncram_component|auto_generated|q_b [0] & ( !\my_enc|mytail|tail_bit_regs~1_combout  $ (((!\my_int|FSM|WideOr1~combout  & 
// (!\my_int|ram2_bit0|altsyncram_component|auto_generated|q_b [0])) # (\my_int|FSM|WideOr1~combout  & ((\my_int|ram1_bit5|altsyncram_component|auto_generated|q_b [0]))))) ) )

	.dataa(!\my_int|ram2_bit0|altsyncram_component|auto_generated|q_b [0]),
	.datab(!\my_int|FSM|WideOr1~combout ),
	.datac(!\my_enc|mytail|tail_bit_regs~1_combout ),
	.datad(!\my_int|ram1_bit5|altsyncram_component|auto_generated|q_b [0]),
	.datae(gnd),
	.dataf(!\my_int|ram2_bit5|altsyncram_component|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en2|zk[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en2|zk[0]~2 .extended_lut = "off";
defparam \my_enc|en2|zk[0]~2 .lut_mask = 64'h784B784BB487B487;
defparam \my_enc|en2|zk[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N4
dffeas \my_enc|en2|dffs[0]_OTERM47_NEW_REG172 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|en2|zk[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en2|dffs[0]_OTERM47_OTERM173 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en2|dffs[0]_OTERM47_NEW_REG172 .is_wysiwyg = "true";
defparam \my_enc|en2|dffs[0]_OTERM47_NEW_REG172 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N38
dffeas \my_enc|en2|dffs[0]_OTERM47_NEW_REG168 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|ram1_bit4|altsyncram_component|auto_generated|q_b [0]),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en2|dffs[0]_OTERM47_OTERM169 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en2|dffs[0]_OTERM47_NEW_REG168 .is_wysiwyg = "true";
defparam \my_enc|en2|dffs[0]_OTERM47_NEW_REG168 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N46
dffeas \my_enc|en2|dffs[0]_OTERM47_NEW_REG170 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|ram2_bit4|altsyncram_component|auto_generated|q_b [0]),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en2|dffs[0]_OTERM47_OTERM171 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en2|dffs[0]_OTERM47_NEW_REG170 .is_wysiwyg = "true";
defparam \my_enc|en2|dffs[0]_OTERM47_NEW_REG170 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N36
cyclonev_lcell_comb \my_enc|en2|zk[0]~1_Duplicate (
// Equation(s):
// \my_enc|en2|zk[0]~1_Duplicate_12  = ( \my_enc|en2|dffs[0]_OTERM47_OTERM169  & ( \my_enc|en2|dffs[0]_OTERM47_OTERM171  & ( !\my_int|data_out[5]~5_Duplicate_10  $ (!\my_enc|en2|dffs[0]_OTERM47_OTERM173  $ (((!\my_enc|en2|dffs[0]_OTERM45 ) # 
// (\my_enc|en2|dffs[0]_OTERM47_OTERM167 )))) ) ) ) # ( !\my_enc|en2|dffs[0]_OTERM47_OTERM169  & ( \my_enc|en2|dffs[0]_OTERM47_OTERM171  & ( !\my_int|data_out[5]~5_Duplicate_10  $ (!\my_enc|en2|dffs[0]_OTERM47_OTERM173  $ (((!\my_enc|en2|dffs[0]_OTERM45 ) # 
// (!\my_enc|en2|dffs[0]_OTERM47_OTERM167 )))) ) ) ) # ( \my_enc|en2|dffs[0]_OTERM47_OTERM169  & ( !\my_enc|en2|dffs[0]_OTERM47_OTERM171  & ( !\my_int|data_out[5]~5_Duplicate_10  $ (!\my_enc|en2|dffs[0]_OTERM47_OTERM173  $ (((\my_enc|en2|dffs[0]_OTERM45  & 
// \my_enc|en2|dffs[0]_OTERM47_OTERM167 )))) ) ) ) # ( !\my_enc|en2|dffs[0]_OTERM47_OTERM169  & ( !\my_enc|en2|dffs[0]_OTERM47_OTERM171  & ( !\my_int|data_out[5]~5_Duplicate_10  $ (!\my_enc|en2|dffs[0]_OTERM47_OTERM173  $ (((\my_enc|en2|dffs[0]_OTERM45  & 
// !\my_enc|en2|dffs[0]_OTERM47_OTERM167 )))) ) ) )

	.dataa(!\my_enc|en2|dffs[0]_OTERM45 ),
	.datab(!\my_enc|en2|dffs[0]_OTERM47_OTERM167 ),
	.datac(!\my_int|data_out[5]~5_Duplicate_10 ),
	.datad(!\my_enc|en2|dffs[0]_OTERM47_OTERM173 ),
	.datae(!\my_enc|en2|dffs[0]_OTERM47_OTERM169 ),
	.dataf(!\my_enc|en2|dffs[0]_OTERM47_OTERM171 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en2|zk[0]~1_Duplicate_12 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en2|zk[0]~1_Duplicate .extended_lut = "off";
defparam \my_enc|en2|zk[0]~1_Duplicate .lut_mask = 64'h4BB41EE1E11EB44B;
defparam \my_enc|en2|zk[0]~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N45
cyclonev_lcell_comb \my_enc|en2|q_out[0] (
// Equation(s):
// \my_enc|en2|q_out [0] = ( \my_enc|en2|zk[0]~1_Duplicate_12  & ( (!\my_enc|en2|dffs[0]_OTERM45  & ((!\my_enc|en2|dffs[0]_OTERM43 ))) # (\my_enc|en2|dffs[0]_OTERM45  & (!\my_enc|en2|dffs[0]_OTERM41 )) ) ) # ( !\my_enc|en2|zk[0]~1_Duplicate_12  & ( 
// (!\my_enc|en2|dffs[0]_OTERM45  & ((\my_enc|en2|dffs[0]_OTERM43 ))) # (\my_enc|en2|dffs[0]_OTERM45  & (\my_enc|en2|dffs[0]_OTERM41 )) ) )

	.dataa(!\my_enc|en2|dffs[0]_OTERM45 ),
	.datab(gnd),
	.datac(!\my_enc|en2|dffs[0]_OTERM41 ),
	.datad(!\my_enc|en2|dffs[0]_OTERM43 ),
	.datae(gnd),
	.dataf(!\my_enc|en2|zk[0]~1_Duplicate_12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en2|q_out [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en2|q_out[0] .extended_lut = "off";
defparam \my_enc|en2|q_out[0] .lut_mask = 64'h05AF05AFFA50FA50;
defparam \my_enc|en2|q_out[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N26
dffeas \my_enc|en2|dffs[1]_OTERM99_NEW_REG214 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|en2|q_out [0]),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en2|dffs[1]_OTERM99_OTERM215 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en2|dffs[1]_OTERM99_NEW_REG214 .is_wysiwyg = "true";
defparam \my_enc|en2|dffs[1]_OTERM99_NEW_REG214 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y4_N0
cyclonev_ram_block \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .init_file = "pi1_large_bit2.mif";
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "interleaver:my_int|pi1_large_bit2:pi2_large_inst2|altsyncram:altsyncram_component|altsyncram_8vg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 10;
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 10;
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081";
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F060110280307015038070";
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F0200106813030";
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "0507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500D0181F06011028030701503807000190480B0101D0580F02001068130300507817040090081B0500DE197FF61B1E2963D7135C38E7D0139C48EBB10BDA586FB20A1A687393025878779402980BFB753AD61BFF763B162B635733543B675033944AEB312BD25AEF322A126A731322507A7714229009FBF51AD019FFF61B1E2963D7135E3967D0139C48EBB10BDC58EFB20A1A687393025A78779402980BFB7502D81BFF763B162B63573B563B675033944AEB3133D45AEF322A126A73132A527A7714229009FB1522D019FFF61B1";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N6
cyclonev_lcell_comb \my_int|pi2_bit6[3]~0 (
// Equation(s):
// \my_int|pi2_bit6[3]~0_combout  = ( \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [3] & ( \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [3] ) ) # ( !\my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [3] & ( 
// \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [3] & ( (((\my_int|FSM|current_state.0101~q ) # (\my_int|FSM|current_state.0100~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0010~q ) ) ) ) # ( 
// \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [3] & ( !\my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [3] & ( (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & 
// (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0101~q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0010~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0101~q ),
	.datae(!\my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit6[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit6[3]~0 .extended_lut = "off";
defparam \my_int|pi2_bit6[3]~0 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit6[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N27
cyclonev_lcell_comb \my_int|pi2_bit6[4]~1 (
// Equation(s):
// \my_int|pi2_bit6[4]~1_combout  = ( \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [4] & ( \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [4] ) ) # ( !\my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [4] & ( 
// \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [4] & ( (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0101~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0100~q ))) ) ) ) # ( 
// \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [4] & ( !\my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [4] & ( (((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # 
// (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0010~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0010~q ),
	.datab(!\my_int|FSM|current_state.0101~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0100~q ),
	.datae(!\my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit6[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit6[4]~1 .extended_lut = "off";
defparam \my_int|pi2_bit6[4]~1 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit6[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N36
cyclonev_lcell_comb \my_int|pi2_bit6[5]~2 (
// Equation(s):
// \my_int|pi2_bit6[5]~2_combout  = ( \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [5] & ( \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [5] ) ) # ( !\my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [5] & ( 
// \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [5] & ( (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0101~q ))) ) ) ) # ( 
// \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [5] & ( !\my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [5] & ( (((\my_int|FSM|current_state.0101~q ) # (\my_int|FSM|current_state.0100~q )) # 
// (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0010~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0010~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0101~q ),
	.datae(!\my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit6[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit6[5]~2 .extended_lut = "off";
defparam \my_int|pi2_bit6[5]~2 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit6[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N48
cyclonev_lcell_comb \my_int|pi2_bit6[6]~3 (
// Equation(s):
// \my_int|pi2_bit6[6]~3_combout  = ( \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [6] & ( \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [6] ) ) # ( !\my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [6] & ( 
// \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [6] & ( (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0101~q ))) ) ) ) # ( 
// \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [6] & ( !\my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [6] & ( (((\my_int|FSM|current_state.0101~q ) # (\my_int|FSM|current_state.0100~q )) # 
// (\my_int|FSM|current_state.0011~DUPLICATE_q )) # (\my_int|FSM|current_state.0010~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0010~q ),
	.datab(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0101~q ),
	.datae(!\my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit6[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit6[6]~3 .extended_lut = "off";
defparam \my_int|pi2_bit6[6]~3 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit6[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N57
cyclonev_lcell_comb \my_int|pi2_bit6[7]~4 (
// Equation(s):
// \my_int|pi2_bit6[7]~4_combout  = ( \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [7] & ( \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [7] ) ) # ( !\my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [7] & ( 
// \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [7] & ( (!\my_int|FSM|current_state.0010~q  & (!\my_int|FSM|current_state.0101~q  & (!\my_int|FSM|current_state.0011~DUPLICATE_q  & !\my_int|FSM|current_state.0100~q ))) ) ) ) # ( 
// \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [7] & ( !\my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [7] & ( (((\my_int|FSM|current_state.0100~q ) # (\my_int|FSM|current_state.0011~DUPLICATE_q )) # 
// (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0010~q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0010~q ),
	.datab(!\my_int|FSM|current_state.0101~q ),
	.datac(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datad(!\my_int|FSM|current_state.0100~q ),
	.datae(!\my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit6[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit6[7]~4 .extended_lut = "off";
defparam \my_int|pi2_bit6[7]~4 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit6[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y9_N0
cyclonev_ram_block \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .init_file = "pi1_large_bit2.mif";
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "interleaver:my_int|pi1_large_bit2:pi2_large_inst2|altsyncram:altsyncram_component|altsyncram_8vg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 10;
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 10;
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000341105000010080300F04C1700C060280E04816004050240D04014000040200B03C1305C020180A03812054010140903410050000100702C0F04C17008060280E04415004050240C040140000301C0B03C13058020180A038110540101408030100500000C0702C0F04816008060280D04415004040200C0401405C0301C0B03C1205802018090341105401010080301004C1700C0702C0E04816008050240D04415000040200C0401305C0301C0A0381205802014090341105000010080300";
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "F04C1700C060280E04816004050240D04414000040200B03C1305C030180A03812054010140903410050000100702C0F04C17008060280E04815004050240C040140000401C0B03C13058020180A038110540101408030100500000C0702C0F04C16008060280D04415004050200C0401405C0301C0B03C120580201809034110540101008030100501700C0702C0E04816008060240D04415000040200C0401305C0301C0A0381205802014090341105400010080300F04C1700C070280E04816004050240D04414000040200B03C1305C030180A03812058010140903410050000100802C0F04C17008060280E04815004050240C040140000401C0B03C130";
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "5C020180A038110540101409030100500000C0702C0F04C16008060280D04415004050200C040140000301C0B03C12058020180A034110540101008030100501700C0702C0E04816008060240D04415004040200C0401305C0301C0B0381205802014090341105400010080300F04C1700C070280E04816008050240D04414000040200C03C1305C030180A03812058010140903410050000100802C0F04C1700C060280E04815004050240D040140000401C0B03C1305C020180A03811054010140903010050000100702C0F04C16008060280E04415004050200C040140000301C0B03C12058020180A034110540101408030100501700C0702C0F04816008";
defparam \my_int|pi2_large_inst2|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "060240D04415004040200C0401305C0301C0B0381205802018090341105400010080301004C1700C070280E04816008050240D04414000040200C03C1305C0301C0A03812058010140903411050000100802C0F04C1700C060280E04815184651244D0C034000041A06B13C530DC220180A1B8721544109429030901D060110270AC0F04C76188461282E0C415004651A44C140340800301C6B1BC53158220980A034711D44111428030102507710C470AC2F04816188661284D0C435004041A06C140540DC2301C0B1B8721584209809034911D440110280B01004C7718C4712C2E0C816008651A44D14435080040206C1BC5315C2309C0A238721D84109429";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N48
cyclonev_lcell_comb \my_int|pi2_bit6[8]~5 (
// Equation(s):
// \my_int|pi2_bit6[8]~5_combout  = ( \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [8] & ( \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [8] ) ) # ( !\my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [8] & ( 
// \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [8] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0101~q  & (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0010~q ))) ) ) ) # ( 
// \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [8] & ( !\my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [8] & ( (((\my_int|FSM|current_state.0010~q ) # (\my_int|FSM|current_state.0100~q )) # 
// (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0101~q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0010~q ),
	.datae(!\my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit6[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit6[8]~5 .extended_lut = "off";
defparam \my_int|pi2_bit6[8]~5 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit6[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N42
cyclonev_lcell_comb \my_int|pi2_bit6[9]~6 (
// Equation(s):
// \my_int|pi2_bit6[9]~6_combout  = ( \my_int|FSM|current_state.0010~q  & ( \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [9] & ( \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [9] ) ) ) # ( 
// !\my_int|FSM|current_state.0010~q  & ( \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [9] & ( ((!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0101~q  & !\my_int|FSM|current_state.0100~q ))) # 
// (\my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [9]) ) ) ) # ( \my_int|FSM|current_state.0010~q  & ( !\my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [9] & ( \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a 
// [9] ) ) ) # ( !\my_int|FSM|current_state.0010~q  & ( !\my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [9] & ( (\my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [9] & (((\my_int|FSM|current_state.0100~q ) # 
// (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0101~q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\my_int|FSM|current_state.0010~q ),
	.dataf(!\my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit6[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit6[9]~6 .extended_lut = "off";
defparam \my_int|pi2_bit6[9]~6 .lut_mask = 64'h007F00FF80FF00FF;
defparam \my_int|pi2_bit6[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N24
cyclonev_lcell_comb \my_int|pi2_bit6[10]~7 (
// Equation(s):
// \my_int|pi2_bit6[10]~7_combout  = ( \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [10] & ( \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [10] ) ) # ( !\my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [10] 
// & ( \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [10] & ( (!\my_int|FSM|current_state.0011~DUPLICATE_q  & (!\my_int|FSM|current_state.0101~q  & (!\my_int|FSM|current_state.0100~q  & !\my_int|FSM|current_state.0010~q ))) ) ) ) # ( 
// \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [10] & ( !\my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [10] & ( (((\my_int|FSM|current_state.0010~q ) # (\my_int|FSM|current_state.0100~q )) # 
// (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0011~DUPLICATE_q ) ) ) )

	.dataa(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datab(!\my_int|FSM|current_state.0101~q ),
	.datac(!\my_int|FSM|current_state.0100~q ),
	.datad(!\my_int|FSM|current_state.0010~q ),
	.datae(!\my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit6[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit6[10]~7 .extended_lut = "off";
defparam \my_int|pi2_bit6[10]~7 .lut_mask = 64'h00007FFF8000FFFF;
defparam \my_int|pi2_bit6[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N57
cyclonev_lcell_comb \my_int|pi2_bit6[11]~8 (
// Equation(s):
// \my_int|pi2_bit6[11]~8_combout  = ( \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [11] & ( \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [11] ) ) # ( !\my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [11] 
// & ( \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [11] & ( (((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0010~q )) # (\my_int|FSM|current_state.0100~q ) ) ) ) # ( 
// \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [11] & ( !\my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [11] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0010~q  & 
// (!\my_int|FSM|current_state.0101~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(!\my_int|FSM|current_state.0010~q ),
	.datac(!\my_int|FSM|current_state.0101~q ),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit6[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit6[11]~8 .extended_lut = "off";
defparam \my_int|pi2_bit6[11]~8 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit6[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N15
cyclonev_lcell_comb \my_int|pi2_bit6[12]~9 (
// Equation(s):
// \my_int|pi2_bit6[12]~9_combout  = ( \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [12] & ( \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [12] ) ) # ( !\my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [12] 
// & ( \my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [12] & ( (((\my_int|FSM|current_state.0011~DUPLICATE_q ) # (\my_int|FSM|current_state.0101~q )) # (\my_int|FSM|current_state.0010~q )) # (\my_int|FSM|current_state.0100~q ) ) ) ) # ( 
// \my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [12] & ( !\my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [12] & ( (!\my_int|FSM|current_state.0100~q  & (!\my_int|FSM|current_state.0010~q  & 
// (!\my_int|FSM|current_state.0101~q  & !\my_int|FSM|current_state.0011~DUPLICATE_q ))) ) ) )

	.dataa(!\my_int|FSM|current_state.0100~q ),
	.datab(!\my_int|FSM|current_state.0010~q ),
	.datac(!\my_int|FSM|current_state.0101~q ),
	.datad(!\my_int|FSM|current_state.0011~DUPLICATE_q ),
	.datae(!\my_int|pi2_small_inst6|altsyncram_component|auto_generated|q_a [12]),
	.dataf(!\my_int|pi2_large_inst2|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_bit6[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_bit6[12]~9 .extended_lut = "off";
defparam \my_int|pi2_bit6[12]~9 .lut_mask = 64'h000080007FFFFFFF;
defparam \my_int|pi2_bit6[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y5_N0
cyclonev_ram_block \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_int|FSM|WideOr1~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\my_int|FSM|WideOr1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\my_int|data_delay16~q }),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\my_int|pi2_bit6[12]~9_combout ,\my_int|pi2_bit6[11]~8_combout ,\my_int|pi2_bit6[10]~7_combout ,\my_int|pi2_bit6[9]~6_combout ,\my_int|pi2_bit6[8]~5_combout ,\my_int|pi2_bit6[7]~4_combout ,\my_int|pi2_bit6[6]~3_combout ,\my_int|pi2_bit6[5]~2_combout ,
\my_int|pi2_bit6[4]~1_combout ,\my_int|pi2_bit6[3]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "interleaver:my_int|bit_ram:ram2_bit6|altsyncram:altsyncram_component|altsyncram_n622:auto_generated|ALTSYNCRAM";
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "clear0";
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \my_int|ram2_bit6|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X29_Y6_N37
dffeas \my_enc|en2|dffs[2]_OTERM85_NEW_REG188 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|ram2_bit6|altsyncram_component|auto_generated|q_b [0]),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en2|dffs[2]_OTERM85_OTERM189 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en2|dffs[2]_OTERM85_NEW_REG188 .is_wysiwyg = "true";
defparam \my_enc|en2|dffs[2]_OTERM85_NEW_REG188 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N36
cyclonev_lcell_comb \my_enc|en2|q_out[1]~0 (
// Equation(s):
// \my_enc|en2|q_out[1]~0_combout  = ( \my_enc|en2|dffs[2]_OTERM85_OTERM189  & ( \my_enc|en2|dffs[2]_OTERM83_OTERM187  & ( !\my_enc|en2|dffs[1]_OTERM99_OTERM215  $ (((!\my_enc|en2|dffs[0]_OTERM45  & ((!\my_enc|en2|dffs[2]_OTERM85_OTERM191 ))) # 
// (\my_enc|en2|dffs[0]_OTERM45  & (\my_enc|en2|dffs[2]_OTERM77 )))) ) ) ) # ( !\my_enc|en2|dffs[2]_OTERM85_OTERM189  & ( \my_enc|en2|dffs[2]_OTERM83_OTERM187  & ( !\my_enc|en2|dffs[1]_OTERM99_OTERM215  $ (((!\my_enc|en2|dffs[0]_OTERM45  & 
// ((!\my_enc|en2|dffs[2]_OTERM85_OTERM191 ))) # (\my_enc|en2|dffs[0]_OTERM45  & (\my_enc|en2|dffs[2]_OTERM77 )))) ) ) ) # ( \my_enc|en2|dffs[2]_OTERM85_OTERM189  & ( !\my_enc|en2|dffs[2]_OTERM83_OTERM187  & ( !\my_enc|en2|dffs[1]_OTERM99_OTERM215  $ 
// (((\my_enc|en2|dffs[2]_OTERM77  & \my_enc|en2|dffs[0]_OTERM45 ))) ) ) ) # ( !\my_enc|en2|dffs[2]_OTERM85_OTERM189  & ( !\my_enc|en2|dffs[2]_OTERM83_OTERM187  & ( !\my_enc|en2|dffs[1]_OTERM99_OTERM215  $ (((!\my_enc|en2|dffs[0]_OTERM45 ) # 
// (\my_enc|en2|dffs[2]_OTERM77 ))) ) ) )

	.dataa(!\my_enc|en2|dffs[2]_OTERM77 ),
	.datab(!\my_enc|en2|dffs[2]_OTERM85_OTERM191 ),
	.datac(!\my_enc|en2|dffs[0]_OTERM45 ),
	.datad(!\my_enc|en2|dffs[1]_OTERM99_OTERM215 ),
	.datae(!\my_enc|en2|dffs[2]_OTERM85_OTERM189 ),
	.dataf(!\my_enc|en2|dffs[2]_OTERM83_OTERM187 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en2|q_out[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en2|q_out[1]~0 .extended_lut = "off";
defparam \my_enc|en2|q_out[1]~0 .lut_mask = 64'h0AF5FA053AC53AC5;
defparam \my_enc|en2|q_out[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N21
cyclonev_lcell_comb \my_enc|en2|zk[3]~4 (
// Equation(s):
// \my_enc|en2|zk[3]~4_combout  = ( \my_int|FSM|WideOr3_OTERM155  & ( !\my_int|ram2_bit6|altsyncram_component|auto_generated|q_b [0] ) ) # ( !\my_int|FSM|WideOr3_OTERM155  & ( !\my_int|ram2_bit2|altsyncram_component|auto_generated|q_b [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|ram2_bit6|altsyncram_component|auto_generated|q_b [0]),
	.datad(!\my_int|ram2_bit2|altsyncram_component|auto_generated|q_b [0]),
	.datae(gnd),
	.dataf(!\my_int|FSM|WideOr3_OTERM155 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en2|zk[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en2|zk[3]~4 .extended_lut = "off";
defparam \my_enc|en2|zk[3]~4 .lut_mask = 64'hFF00FF00F0F0F0F0;
defparam \my_enc|en2|zk[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N22
dffeas \my_enc|en2|dffs[1]_NEW_REG96 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|en2|zk[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en2|dffs[1]_OTERM97 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en2|dffs[1]_NEW_REG96 .is_wysiwyg = "true";
defparam \my_enc|en2|dffs[1]_NEW_REG96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N48
cyclonev_lcell_comb \my_enc|en2|q_out[1] (
// Equation(s):
// \my_enc|en2|q_out [1] = ( \my_enc|en2|q_out[1]~0_combout  & ( \my_enc|en2|dffs[1]_OTERM97  & ( !\my_enc|en2|dffs[1]_OTERM101  $ (((!\my_enc|en2|dffs[0]_OTERM45 ) # (!\my_enc|en2|dffs[1]_OTERM93  $ (\my_enc|en2|dffs[1]_OTERM95 )))) ) ) ) # ( 
// !\my_enc|en2|q_out[1]~0_combout  & ( \my_enc|en2|dffs[1]_OTERM97  & ( !\my_enc|en2|dffs[1]_OTERM101  $ (((\my_enc|en2|dffs[0]_OTERM45  & (!\my_enc|en2|dffs[1]_OTERM93  $ (!\my_enc|en2|dffs[1]_OTERM95 ))))) ) ) ) # ( \my_enc|en2|q_out[1]~0_combout  & ( 
// !\my_enc|en2|dffs[1]_OTERM97  & ( !\my_enc|en2|dffs[1]_OTERM101  $ (((\my_enc|en2|dffs[0]_OTERM45  & (!\my_enc|en2|dffs[1]_OTERM93  $ (\my_enc|en2|dffs[1]_OTERM95 ))))) ) ) ) # ( !\my_enc|en2|q_out[1]~0_combout  & ( !\my_enc|en2|dffs[1]_OTERM97  & ( 
// !\my_enc|en2|dffs[1]_OTERM101  $ (((!\my_enc|en2|dffs[0]_OTERM45 ) # (!\my_enc|en2|dffs[1]_OTERM93  $ (!\my_enc|en2|dffs[1]_OTERM95 )))) ) ) )

	.dataa(!\my_enc|en2|dffs[0]_OTERM45 ),
	.datab(!\my_enc|en2|dffs[1]_OTERM101 ),
	.datac(!\my_enc|en2|dffs[1]_OTERM93 ),
	.datad(!\my_enc|en2|dffs[1]_OTERM95 ),
	.datae(!\my_enc|en2|q_out[1]~0_combout ),
	.dataf(!\my_enc|en2|dffs[1]_OTERM97 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en2|q_out [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en2|q_out[1] .extended_lut = "off";
defparam \my_enc|en2|q_out[1] .lut_mask = 64'h63369CC9C99C3663;
defparam \my_enc|en2|q_out[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N50
dffeas \my_enc|en2|dffs[2]_NEW_REG80 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|en2|q_out [1]),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en2|dffs[2]_OTERM81 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en2|dffs[2]_NEW_REG80 .is_wysiwyg = "true";
defparam \my_enc|en2|dffs[2]_NEW_REG80 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N42
cyclonev_lcell_comb \my_int|data_out[2]~3_Duplicate (
// Equation(s):
// \my_int|data_out[2]~3_Duplicate_9  = ( \my_enc|en2|dffs[1]_OTERM93  & ( ((!\my_enc|en2|dffs[2]_OTERM83_OTERM187  & ((\my_enc|en2|dffs[2]_OTERM85_OTERM191 ))) # (\my_enc|en2|dffs[2]_OTERM83_OTERM187  & (\my_enc|en2|dffs[2]_OTERM85_OTERM189 ))) # 
// (\my_enc|en2|dffs[0]_OTERM45 ) ) ) # ( !\my_enc|en2|dffs[1]_OTERM93  & ( (!\my_enc|en2|dffs[0]_OTERM45  & ((!\my_enc|en2|dffs[2]_OTERM83_OTERM187  & ((\my_enc|en2|dffs[2]_OTERM85_OTERM191 ))) # (\my_enc|en2|dffs[2]_OTERM83_OTERM187  & 
// (\my_enc|en2|dffs[2]_OTERM85_OTERM189 )))) ) )

	.dataa(!\my_enc|en2|dffs[0]_OTERM45 ),
	.datab(!\my_enc|en2|dffs[2]_OTERM85_OTERM189 ),
	.datac(!\my_enc|en2|dffs[2]_OTERM83_OTERM187 ),
	.datad(!\my_enc|en2|dffs[2]_OTERM85_OTERM191 ),
	.datae(gnd),
	.dataf(!\my_enc|en2|dffs[1]_OTERM93 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|data_out[2]~3_Duplicate_9 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|data_out[2]~3_Duplicate .extended_lut = "off";
defparam \my_int|data_out[2]~3_Duplicate .lut_mask = 64'h02A202A257F757F7;
defparam \my_int|data_out[2]~3_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N42
cyclonev_lcell_comb \my_int|data_out[5]~5_Duplicate_11 (
// Equation(s):
// \my_int|data_out[5]~5_Duplicate_12  = ( \my_enc|en2|dffs[2]_OTERM83_OTERM187  & ( (!\my_enc|en2|dffs[0]_OTERM45  & (\my_enc|en2|dffs[2]_OTERM83_OTERM183 )) # (\my_enc|en2|dffs[0]_OTERM45  & ((\my_enc|en2|dffs[2]_OTERM87_OTERM193 ))) ) ) # ( 
// !\my_enc|en2|dffs[2]_OTERM83_OTERM187  & ( (!\my_enc|en2|dffs[0]_OTERM45  & ((\my_enc|en2|dffs[2]_OTERM83_OTERM181 ))) # (\my_enc|en2|dffs[0]_OTERM45  & (\my_enc|en2|dffs[2]_OTERM87_OTERM193 )) ) )

	.dataa(!\my_enc|en2|dffs[0]_OTERM45 ),
	.datab(!\my_enc|en2|dffs[2]_OTERM83_OTERM183 ),
	.datac(!\my_enc|en2|dffs[2]_OTERM87_OTERM193 ),
	.datad(!\my_enc|en2|dffs[2]_OTERM83_OTERM181 ),
	.datae(gnd),
	.dataf(!\my_enc|en2|dffs[2]_OTERM83_OTERM187 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|data_out[5]~5_Duplicate_12 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|data_out[5]~5_Duplicate_11 .extended_lut = "off";
defparam \my_int|data_out[5]~5_Duplicate_11 .lut_mask = 64'h05AF05AF27272727;
defparam \my_int|data_out[5]~5_Duplicate_11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N0
cyclonev_lcell_comb \my_int|data_out[1]~0 (
// Equation(s):
// \my_int|data_out[1]~0_combout  = ( \my_int|ram1_bit7|altsyncram_component|auto_generated|q_b [0] & ( (\my_int|FSM|WideOr4_OTERM139 ) # (\my_int|ram1_bit3|altsyncram_component|auto_generated|q_b [0]) ) ) # ( 
// !\my_int|ram1_bit7|altsyncram_component|auto_generated|q_b [0] & ( (\my_int|ram1_bit3|altsyncram_component|auto_generated|q_b [0] & !\my_int|FSM|WideOr4_OTERM139 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|ram1_bit3|altsyncram_component|auto_generated|q_b [0]),
	.datad(!\my_int|FSM|WideOr4_OTERM139 ),
	.datae(gnd),
	.dataf(!\my_int|ram1_bit7|altsyncram_component|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|data_out[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|data_out[1]~0 .extended_lut = "off";
defparam \my_int|data_out[1]~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \my_int|data_out[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N1
dffeas \my_enc|en2|dffs[2]_OTERM83_NEW_REG184 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|data_out[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en2|dffs[2]_OTERM83_OTERM185 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en2|dffs[2]_OTERM83_NEW_REG184 .is_wysiwyg = "true";
defparam \my_enc|en2|dffs[2]_OTERM83_NEW_REG184 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N45
cyclonev_lcell_comb \my_int|data_out[1]~1_Duplicate (
// Equation(s):
// \my_int|data_out[1]~1_Duplicate_13  = ( \my_enc|en2|dffs[2]_OTERM83_OTERM181  & ( (!\my_enc|en2|dffs[0]_OTERM45  & (((\my_enc|en2|dffs[2]_OTERM83_OTERM187 )) # (\my_enc|en2|dffs[2]_OTERM83_OTERM183 ))) # (\my_enc|en2|dffs[0]_OTERM45  & 
// (((\my_enc|en2|dffs[2]_OTERM83_OTERM185 )))) ) ) # ( !\my_enc|en2|dffs[2]_OTERM83_OTERM181  & ( (!\my_enc|en2|dffs[0]_OTERM45  & (\my_enc|en2|dffs[2]_OTERM83_OTERM183  & (!\my_enc|en2|dffs[2]_OTERM83_OTERM187 ))) # (\my_enc|en2|dffs[0]_OTERM45  & 
// (((\my_enc|en2|dffs[2]_OTERM83_OTERM185 )))) ) )

	.dataa(!\my_enc|en2|dffs[0]_OTERM45 ),
	.datab(!\my_enc|en2|dffs[2]_OTERM83_OTERM183 ),
	.datac(!\my_enc|en2|dffs[2]_OTERM83_OTERM187 ),
	.datad(!\my_enc|en2|dffs[2]_OTERM83_OTERM185 ),
	.datae(gnd),
	.dataf(!\my_enc|en2|dffs[2]_OTERM83_OTERM181 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|data_out[1]~1_Duplicate_13 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|data_out[1]~1_Duplicate .extended_lut = "off";
defparam \my_int|data_out[1]~1_Duplicate .lut_mask = 64'h207520752A7F2A7F;
defparam \my_int|data_out[1]~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N5
dffeas \my_enc|en2|dffs[2]_NEW_REG78 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|ram2_bit5|altsyncram_component|auto_generated|q_b [0]),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en2|dffs[2]_OTERM79 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en2|dffs[2]_NEW_REG78 .is_wysiwyg = "true";
defparam \my_enc|en2|dffs[2]_NEW_REG78 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N24
cyclonev_lcell_comb \my_enc|en2|q_out[2]~2 (
// Equation(s):
// \my_enc|en2|q_out[2]~2_combout  = ( !\my_enc|en2|dffs[0]_OTERM45  & ( !\my_enc|en2|dffs[2]_OTERM81  $ (!\my_int|data_out[2]~3_Duplicate_9  $ (!\my_enc|en2|dffs[2]_OTERM79  $ (!\my_int|data_out[5]~5_Duplicate_12  $ (\my_int|data_out[1]~1_Duplicate_13 )))) 
// ) ) # ( \my_enc|en2|dffs[0]_OTERM45  & ( !\my_enc|en2|dffs[2]_OTERM81  $ (!\my_int|data_out[2]~3_Duplicate_9  $ (!\my_enc|en2|dffs[2]_OTERM77  $ (!\my_int|data_out[5]~5_Duplicate_12  $ (\my_int|data_out[1]~1_Duplicate_13 )))) ) )

	.dataa(!\my_enc|en2|dffs[2]_OTERM81 ),
	.datab(!\my_int|data_out[2]~3_Duplicate_9 ),
	.datac(!\my_enc|en2|dffs[2]_OTERM77 ),
	.datad(!\my_int|data_out[5]~5_Duplicate_12 ),
	.datae(!\my_enc|en2|dffs[0]_OTERM45 ),
	.dataf(!\my_int|data_out[1]~1_Duplicate_13 ),
	.datag(!\my_enc|en2|dffs[2]_OTERM79 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en2|q_out[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en2|q_out[2]~2 .extended_lut = "on";
defparam \my_enc|en2|q_out[2]~2 .lut_mask = 64'h6996699696699669;
defparam \my_enc|en2|q_out[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N12
cyclonev_lcell_comb \my_enc|mytail|tail_bit_regs~1 (
// Equation(s):
// \my_enc|mytail|tail_bit_regs~1_combout  = ( \my_enc|en2|q_out [1] & ( !\my_enc|en2|q_out[2]~2_combout  ) ) # ( !\my_enc|en2|q_out [1] & ( \my_enc|en2|q_out[2]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|en2|q_out[2]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|en2|q_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|tail_bit_regs~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs~1 .extended_lut = "off";
defparam \my_enc|mytail|tail_bit_regs~1 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \my_enc|mytail|tail_bit_regs~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N32
dffeas \my_enc|mytail|tail_bit_regs[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|mytail|tail_bit_regs~1_combout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|my_fsm|state_curr.LAST_OPERATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|mytail|tail_bit_regs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs[2] .is_wysiwyg = "true";
defparam \my_enc|mytail|tail_bit_regs[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N30
cyclonev_lcell_comb \my_enc|mytail|xk_out[2]~2 (
// Equation(s):
// \my_enc|mytail|xk_out[2]~2_combout  = (!\my_enc|my_fsm|state_curr.TAIL~q  & (\my_enc|xk_reg [2])) # (\my_enc|my_fsm|state_curr.TAIL~q  & ((\my_enc|mytail|tail_bit_regs [2])))

	.dataa(gnd),
	.datab(!\my_enc|my_fsm|state_curr.TAIL~q ),
	.datac(!\my_enc|xk_reg [2]),
	.datad(!\my_enc|mytail|tail_bit_regs [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|xk_out[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|xk_out[2]~2 .extended_lut = "off";
defparam \my_enc|mytail|xk_out[2]~2 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \my_enc|mytail|xk_out[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N6
cyclonev_lcell_comb \my_enc|delay_out_mux[3]~3 (
// Equation(s):
// \my_enc|delay_out_mux[3]~3_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & ( \my_enc|my_fsm|enc_en~combout  ) )

	.dataa(!\my_enc|my_fsm|enc_en~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|delay_out_mux[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|delay_out_mux[3]~3 .extended_lut = "off";
defparam \my_enc|delay_out_mux[3]~3 .lut_mask = 64'h0000000055555555;
defparam \my_enc|delay_out_mux[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N7
dffeas \my_enc|xk_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|delay_out_mux[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|xk_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|xk_reg[3] .is_wysiwyg = "true";
defparam \my_enc|xk_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y4_N50
dffeas \my_enc|mytail|tail_bit_regs[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|en2|q_out [1]),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|my_fsm|state_curr.LAST_OPERATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|mytail|tail_bit_regs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs[7] .is_wysiwyg = "true";
defparam \my_enc|mytail|tail_bit_regs[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N48
cyclonev_lcell_comb \my_enc|mytail|xk_out[3]~3 (
// Equation(s):
// \my_enc|mytail|xk_out[3]~3_combout  = (!\my_enc|my_fsm|state_curr.TAIL~q  & (\my_enc|xk_reg [3])) # (\my_enc|my_fsm|state_curr.TAIL~q  & ((\my_enc|mytail|tail_bit_regs [7])))

	.dataa(gnd),
	.datab(!\my_enc|my_fsm|state_curr.TAIL~q ),
	.datac(!\my_enc|xk_reg [3]),
	.datad(!\my_enc|mytail|tail_bit_regs [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|xk_out[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|xk_out[3]~3 .extended_lut = "off";
defparam \my_enc|mytail|xk_out[3]~3 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \my_enc|mytail|xk_out[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N15
cyclonev_lcell_comb \my_enc|delay_out_mux[4]~4 (
// Equation(s):
// \my_enc|delay_out_mux[4]~4_combout  = (\my_enc|my_fsm|enc_en~combout  & \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4])

	.dataa(!\my_enc|my_fsm|enc_en~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|delay_out_mux[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|delay_out_mux[4]~4 .extended_lut = "off";
defparam \my_enc|delay_out_mux[4]~4 .lut_mask = 64'h0055005500550055;
defparam \my_enc|delay_out_mux[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N17
dffeas \my_enc|xk_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|delay_out_mux[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|xk_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|xk_reg[4] .is_wysiwyg = "true";
defparam \my_enc|xk_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N12
cyclonev_lcell_comb \my_enc|mytail|xk_out[4]~4 (
// Equation(s):
// \my_enc|mytail|xk_out[4]~4_combout  = ( \my_enc|xk_reg [4] & ( !\my_enc|my_fsm|state_curr.TAIL~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|my_fsm|state_curr.TAIL~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|xk_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|xk_out[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|xk_out[4]~4 .extended_lut = "off";
defparam \my_enc|mytail|xk_out[4]~4 .lut_mask = 64'h00000000F0F0F0F0;
defparam \my_enc|mytail|xk_out[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N9
cyclonev_lcell_comb \my_enc|delay_out_mux[5]~5 (
// Equation(s):
// \my_enc|delay_out_mux[5]~5_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( \my_enc|my_fsm|enc_en~combout  ) )

	.dataa(!\my_enc|my_fsm|enc_en~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|delay_out_mux[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|delay_out_mux[5]~5 .extended_lut = "off";
defparam \my_enc|delay_out_mux[5]~5 .lut_mask = 64'h0000000055555555;
defparam \my_enc|delay_out_mux[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N10
dffeas \my_enc|xk_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|delay_out_mux[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|xk_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|xk_reg[5] .is_wysiwyg = "true";
defparam \my_enc|xk_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N51
cyclonev_lcell_comb \my_enc|mytail|xk_out[5]~5 (
// Equation(s):
// \my_enc|mytail|xk_out[5]~5_combout  = ( !\my_enc|my_fsm|state_curr.TAIL~q  & ( \my_enc|xk_reg [5] ) )

	.dataa(!\my_enc|xk_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_enc|my_fsm|state_curr.TAIL~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|xk_out[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|xk_out[5]~5 .extended_lut = "off";
defparam \my_enc|mytail|xk_out[5]~5 .lut_mask = 64'h5555000055550000;
defparam \my_enc|mytail|xk_out[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N27
cyclonev_lcell_comb \my_enc|delay_out_mux[6]~6 (
// Equation(s):
// \my_enc|delay_out_mux[6]~6_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & ( \my_enc|my_fsm|enc_en~combout  ) )

	.dataa(!\my_enc|my_fsm|enc_en~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|delay_out_mux[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|delay_out_mux[6]~6 .extended_lut = "off";
defparam \my_enc|delay_out_mux[6]~6 .lut_mask = 64'h0000000055555555;
defparam \my_enc|delay_out_mux[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N29
dffeas \my_enc|xk_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|delay_out_mux[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|xk_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|xk_reg[6] .is_wysiwyg = "true";
defparam \my_enc|xk_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N24
cyclonev_lcell_comb \my_enc|mytail|xk_out[6]~6 (
// Equation(s):
// \my_enc|mytail|xk_out[6]~6_combout  = (!\my_enc|my_fsm|state_curr.TAIL~q  & \my_enc|xk_reg [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|my_fsm|state_curr.TAIL~q ),
	.datad(!\my_enc|xk_reg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|xk_out[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|xk_out[6]~6 .extended_lut = "off";
defparam \my_enc|mytail|xk_out[6]~6 .lut_mask = 64'h00F000F000F000F0;
defparam \my_enc|mytail|xk_out[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N13
dffeas \my_enc|xk_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|delay_out_mux[7]~7_combout ),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|xk_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|xk_reg[7] .is_wysiwyg = "true";
defparam \my_enc|xk_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N30
cyclonev_lcell_comb \my_enc|mytail|xk_out[7]~7 (
// Equation(s):
// \my_enc|mytail|xk_out[7]~7_combout  = ( \my_enc|xk_reg [7] & ( !\my_enc|my_fsm|state_curr.TAIL~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|my_fsm|state_curr.TAIL~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|xk_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|xk_out[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|xk_out[7]~7 .extended_lut = "off";
defparam \my_enc|mytail|xk_out[7]~7 .lut_mask = 64'h00000000F0F0F0F0;
defparam \my_enc|mytail|xk_out[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N57
cyclonev_lcell_comb \my_enc|mytail|tail_bit_regs~2 (
// Equation(s):
// \my_enc|mytail|tail_bit_regs~2_combout  = !\my_enc|en1|q_out [0] $ (!\my_enc|en1|dffs [2])

	.dataa(!\my_enc|en1|q_out [0]),
	.datab(gnd),
	.datac(!\my_enc|en1|dffs [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|tail_bit_regs~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs~2 .extended_lut = "off";
defparam \my_enc|mytail|tail_bit_regs~2 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \my_enc|mytail|tail_bit_regs~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N59
dffeas \my_enc|mytail|tail_bit_regs[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|mytail|tail_bit_regs~2_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|state_curr.LAST_OPERATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|mytail|tail_bit_regs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs[1] .is_wysiwyg = "true";
defparam \my_enc|mytail|tail_bit_regs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N48
cyclonev_lcell_comb \my_enc|mytail|tail_bit_regs~3 (
// Equation(s):
// \my_enc|mytail|tail_bit_regs~3_combout  = ( \my_enc|en1|dffs [1] & ( !\my_enc|en1|q_out [0] ) ) # ( !\my_enc|en1|dffs [1] & ( \my_enc|en1|q_out [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|en1|q_out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|en1|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|tail_bit_regs~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs~3 .extended_lut = "off";
defparam \my_enc|mytail|tail_bit_regs~3 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \my_enc|mytail|tail_bit_regs~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N54
cyclonev_lcell_comb \my_enc|en1|zk[0] (
// Equation(s):
// \my_enc|en1|zk [0] = ( \my_enc|mytail|tail_bit_regs~3_combout  & ( (!\my_enc|my_fsm|enc_en~combout ) # (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]) ) ) # ( !\my_enc|mytail|tail_bit_regs~3_combout  & ( 
// (\my_enc|my_fsm|enc_en~combout  & \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|my_fsm|enc_en~combout ),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datae(gnd),
	.dataf(!\my_enc|mytail|tail_bit_regs~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en1|zk [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en1|zk[0] .extended_lut = "off";
defparam \my_enc|en1|zk[0] .lut_mask = 64'h000F000FFFF0FFF0;
defparam \my_enc|en1|zk[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N22
dffeas \my_enc|zk_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|en1|zk [0]),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_reg[0] .is_wysiwyg = "true";
defparam \my_enc|zk_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N54
cyclonev_lcell_comb \my_enc|mytail|zk_out[0]~0 (
// Equation(s):
// \my_enc|mytail|zk_out[0]~0_combout  = ( \my_enc|zk_reg [0] & ( (!\my_enc|my_fsm|state_curr.TAIL~q ) # (\my_enc|mytail|tail_bit_regs [1]) ) ) # ( !\my_enc|zk_reg [0] & ( (\my_enc|my_fsm|state_curr.TAIL~q  & \my_enc|mytail|tail_bit_regs [1]) ) )

	.dataa(gnd),
	.datab(!\my_enc|my_fsm|state_curr.TAIL~q ),
	.datac(gnd),
	.datad(!\my_enc|mytail|tail_bit_regs [1]),
	.datae(gnd),
	.dataf(!\my_enc|zk_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|zk_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|zk_out[0]~0 .extended_lut = "off";
defparam \my_enc|mytail|zk_out[0]~0 .lut_mask = 64'h00330033CCFFCCFF;
defparam \my_enc|mytail|zk_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N5
dffeas \my_enc|mytail|tail_bit_regs[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|en1|q_out [0]),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|my_fsm|state_curr.LAST_OPERATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|mytail|tail_bit_regs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs[9] .is_wysiwyg = "true";
defparam \my_enc|mytail|tail_bit_regs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N32
dffeas \my_enc|zk_reg[7]_NEW_REG64 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_reg[7]_OTERM65 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_reg[7]_NEW_REG64 .is_wysiwyg = "true";
defparam \my_enc|zk_reg[7]_NEW_REG64 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N11
dffeas \my_enc|zk_reg[3]_NEW_REG136 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|en1|dffs [2]),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_reg[3]_OTERM137 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_reg[3]_NEW_REG136 .is_wysiwyg = "true";
defparam \my_enc|zk_reg[3]_NEW_REG136 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N59
dffeas \my_enc|zk_reg[1]_NEW_REG152 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|mytail|tail_bit_regs~3_combout ),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_reg[1]_OTERM153 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_reg[1]_NEW_REG152 .is_wysiwyg = "true";
defparam \my_enc|zk_reg[1]_NEW_REG152 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N57
cyclonev_lcell_comb \my_enc|en1|zk[1] (
// Equation(s):
// \my_enc|en1|zk [1] = ( \my_enc|zk_reg[7]_OTERM73  & ( !\my_enc|zk_reg[3]_OTERM135  $ (!\my_enc|zk_reg[7]_OTERM65  $ (!\my_enc|zk_reg[3]_OTERM137  $ (!\my_enc|zk_reg[1]_OTERM153 ))) ) ) # ( !\my_enc|zk_reg[7]_OTERM73  & ( !\my_enc|zk_reg[3]_OTERM137  $ 
// (!\my_enc|zk_reg[1]_OTERM153 ) ) )

	.dataa(!\my_enc|zk_reg[3]_OTERM135 ),
	.datab(!\my_enc|zk_reg[7]_OTERM65 ),
	.datac(!\my_enc|zk_reg[3]_OTERM137 ),
	.datad(!\my_enc|zk_reg[1]_OTERM153 ),
	.datae(gnd),
	.dataf(!\my_enc|zk_reg[7]_OTERM73 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en1|zk [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en1|zk[1] .extended_lut = "off";
defparam \my_enc|en1|zk[1] .lut_mask = 64'h0FF00FF069966996;
defparam \my_enc|en1|zk[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N0
cyclonev_lcell_comb \my_enc|mytail|zk_out[1]~1 (
// Equation(s):
// \my_enc|mytail|zk_out[1]~1_combout  = (!\my_enc|my_fsm|state_curr.TAIL~q  & ((\my_enc|en1|zk [1]))) # (\my_enc|my_fsm|state_curr.TAIL~q  & (\my_enc|mytail|tail_bit_regs [9]))

	.dataa(gnd),
	.datab(!\my_enc|my_fsm|state_curr.TAIL~q ),
	.datac(!\my_enc|mytail|tail_bit_regs [9]),
	.datad(!\my_enc|en1|zk [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|zk_out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|zk_out[1]~1 .extended_lut = "off";
defparam \my_enc|mytail|zk_out[1]~1 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \my_enc|mytail|zk_out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N35
dffeas \my_enc|zk_reg[5]_NEW_REG130 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|en1|q_out [0]),
	.asdata(vcc),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_reg[5]_OTERM131 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_reg[5]_NEW_REG130 .is_wysiwyg = "true";
defparam \my_enc|zk_reg[5]_NEW_REG130 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N40
dffeas \my_enc|zk_reg[5]_NEW_REG126 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_reg[5]_OTERM127 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_reg[5]_NEW_REG126 .is_wysiwyg = "true";
defparam \my_enc|zk_reg[5]_NEW_REG126 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N36
cyclonev_lcell_comb \my_enc|en1|zk[2] (
// Equation(s):
// \my_enc|en1|zk [2] = ( \my_enc|zk_reg[5]_OTERM127  & ( \my_enc|zk_reg[7]_OTERM73  & ( !\my_enc|zk_reg[5]_OTERM131  $ (!\my_enc|zk_reg[3]_OTERM137  $ (!\my_enc|zk_reg[3]_OTERM135  $ (\my_enc|zk_reg[7]_OTERM65 ))) ) ) ) # ( !\my_enc|zk_reg[5]_OTERM127  & ( 
// \my_enc|zk_reg[7]_OTERM73  & ( !\my_enc|zk_reg[5]_OTERM131  $ (!\my_enc|zk_reg[3]_OTERM137  $ (!\my_enc|zk_reg[3]_OTERM135  $ (!\my_enc|zk_reg[7]_OTERM65 ))) ) ) ) # ( \my_enc|zk_reg[5]_OTERM127  & ( !\my_enc|zk_reg[7]_OTERM73  & ( 
// !\my_enc|zk_reg[5]_OTERM131  $ (!\my_enc|zk_reg[3]_OTERM137 ) ) ) ) # ( !\my_enc|zk_reg[5]_OTERM127  & ( !\my_enc|zk_reg[7]_OTERM73  & ( !\my_enc|zk_reg[5]_OTERM131  $ (!\my_enc|zk_reg[3]_OTERM137 ) ) ) )

	.dataa(!\my_enc|zk_reg[5]_OTERM131 ),
	.datab(!\my_enc|zk_reg[3]_OTERM137 ),
	.datac(!\my_enc|zk_reg[3]_OTERM135 ),
	.datad(!\my_enc|zk_reg[7]_OTERM65 ),
	.datae(!\my_enc|zk_reg[5]_OTERM127 ),
	.dataf(!\my_enc|zk_reg[7]_OTERM73 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en1|zk [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en1|zk[2] .extended_lut = "off";
defparam \my_enc|en1|zk[2] .lut_mask = 64'h6666666669969669;
defparam \my_enc|en1|zk[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N51
cyclonev_lcell_comb \my_enc|mytail|tail_bit_regs~4 (
// Equation(s):
// \my_enc|mytail|tail_bit_regs~4_combout  = !\my_enc|en2|q_out[2]~2_combout  $ (!\my_enc|en2|q_out [0])

	.dataa(!\my_enc|en2|q_out[2]~2_combout ),
	.datab(gnd),
	.datac(!\my_enc|en2|q_out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|tail_bit_regs~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs~4 .extended_lut = "off";
defparam \my_enc|mytail|tail_bit_regs~4 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \my_enc|mytail|tail_bit_regs~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N53
dffeas \my_enc|mytail|tail_bit_regs[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|mytail|tail_bit_regs~4_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|state_curr.LAST_OPERATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|mytail|tail_bit_regs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs[3] .is_wysiwyg = "true";
defparam \my_enc|mytail|tail_bit_regs[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N45
cyclonev_lcell_comb \my_enc|mytail|zk_out[2]~2 (
// Equation(s):
// \my_enc|mytail|zk_out[2]~2_combout  = ( \my_enc|mytail|tail_bit_regs [3] & ( (\my_enc|my_fsm|state_curr.TAIL~q ) # (\my_enc|en1|zk [2]) ) ) # ( !\my_enc|mytail|tail_bit_regs [3] & ( (\my_enc|en1|zk [2] & !\my_enc|my_fsm|state_curr.TAIL~q ) ) )

	.dataa(!\my_enc|en1|zk [2]),
	.datab(!\my_enc|my_fsm|state_curr.TAIL~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|mytail|tail_bit_regs [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|zk_out[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|zk_out[2]~2 .extended_lut = "off";
defparam \my_enc|mytail|zk_out[2]~2 .lut_mask = 64'h4444444477777777;
defparam \my_enc|mytail|zk_out[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N5
dffeas \my_enc|zk_reg[5]_NEW_REG128 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_reg[5]_OTERM129 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_reg[5]_NEW_REG128 .is_wysiwyg = "true";
defparam \my_enc|zk_reg[5]_NEW_REG128 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N9
cyclonev_lcell_comb \my_enc|en1|zk[3] (
// Equation(s):
// \my_enc|en1|zk [3] = ( \my_enc|zk_reg[3]_OTERM137  & ( \my_enc|zk_reg[3]_OTERM135  & ( (!\my_enc|zk_reg[7]_OTERM73 ) # (!\my_enc|zk_reg[5]_OTERM129  $ (!\my_enc|zk_reg[5]_OTERM127  $ (\my_enc|zk_reg[7]_OTERM65 ))) ) ) ) # ( !\my_enc|zk_reg[3]_OTERM137  & 
// ( \my_enc|zk_reg[3]_OTERM135  & ( (\my_enc|zk_reg[7]_OTERM73  & (!\my_enc|zk_reg[5]_OTERM129  $ (!\my_enc|zk_reg[5]_OTERM127  $ (!\my_enc|zk_reg[7]_OTERM65 )))) ) ) ) # ( \my_enc|zk_reg[3]_OTERM137  & ( !\my_enc|zk_reg[3]_OTERM135  & ( 
// (!\my_enc|zk_reg[7]_OTERM73 ) # (!\my_enc|zk_reg[5]_OTERM129  $ (!\my_enc|zk_reg[5]_OTERM127  $ (!\my_enc|zk_reg[7]_OTERM65 ))) ) ) ) # ( !\my_enc|zk_reg[3]_OTERM137  & ( !\my_enc|zk_reg[3]_OTERM135  & ( (\my_enc|zk_reg[7]_OTERM73  & 
// (!\my_enc|zk_reg[5]_OTERM129  $ (!\my_enc|zk_reg[5]_OTERM127  $ (\my_enc|zk_reg[7]_OTERM65 )))) ) ) )

	.dataa(!\my_enc|zk_reg[5]_OTERM129 ),
	.datab(!\my_enc|zk_reg[5]_OTERM127 ),
	.datac(!\my_enc|zk_reg[7]_OTERM65 ),
	.datad(!\my_enc|zk_reg[7]_OTERM73 ),
	.datae(!\my_enc|zk_reg[3]_OTERM137 ),
	.dataf(!\my_enc|zk_reg[3]_OTERM135 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en1|zk [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en1|zk[3] .extended_lut = "off";
defparam \my_enc|en1|zk[3] .lut_mask = 64'h0069FF960096FF69;
defparam \my_enc|en1|zk[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N44
dffeas \my_enc|mytail|tail_bit_regs[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|en2|q_out [0]),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|my_fsm|state_curr.LAST_OPERATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|mytail|tail_bit_regs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs[11] .is_wysiwyg = "true";
defparam \my_enc|mytail|tail_bit_regs[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N15
cyclonev_lcell_comb \my_enc|mytail|zk_out[3]~3 (
// Equation(s):
// \my_enc|mytail|zk_out[3]~3_combout  = ( \my_enc|mytail|tail_bit_regs [11] & ( (\my_enc|my_fsm|state_curr.TAIL~q ) # (\my_enc|en1|zk [3]) ) ) # ( !\my_enc|mytail|tail_bit_regs [11] & ( (\my_enc|en1|zk [3] & !\my_enc|my_fsm|state_curr.TAIL~q ) ) )

	.dataa(gnd),
	.datab(!\my_enc|en1|zk [3]),
	.datac(!\my_enc|my_fsm|state_curr.TAIL~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|mytail|tail_bit_regs [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|zk_out[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|zk_out[3]~3 .extended_lut = "off";
defparam \my_enc|mytail|zk_out[3]~3 .lut_mask = 64'h303030303F3F3F3F;
defparam \my_enc|mytail|zk_out[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N8
dffeas \my_enc|zk_reg[4]_NEW_REG132 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|en1|dffs [1]),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_reg[4]_OTERM133 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_reg[4]_NEW_REG132 .is_wysiwyg = "true";
defparam \my_enc|zk_reg[4]_NEW_REG132 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N20
dffeas \my_enc|zk_reg[7]_NEW_REG66 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_reg[7]_OTERM67 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_reg[7]_NEW_REG66 .is_wysiwyg = "true";
defparam \my_enc|zk_reg[7]_NEW_REG66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N6
cyclonev_lcell_comb \my_enc|en1|zk[4] (
// Equation(s):
// \my_enc|en1|zk [4] = ( \my_enc|zk_reg[4]_OTERM133  & ( \my_enc|zk_reg[7]_OTERM67  & ( (!\my_enc|zk_reg[7]_OTERM73 ) # (!\my_enc|zk_reg[5]_OTERM129  $ (!\my_enc|zk_reg[5]_OTERM127  $ (\my_enc|zk_reg[7]_OTERM65 ))) ) ) ) # ( !\my_enc|zk_reg[4]_OTERM133  & ( 
// \my_enc|zk_reg[7]_OTERM67  & ( (\my_enc|zk_reg[7]_OTERM73  & (!\my_enc|zk_reg[5]_OTERM129  $ (!\my_enc|zk_reg[5]_OTERM127  $ (!\my_enc|zk_reg[7]_OTERM65 )))) ) ) ) # ( \my_enc|zk_reg[4]_OTERM133  & ( !\my_enc|zk_reg[7]_OTERM67  & ( 
// (!\my_enc|zk_reg[7]_OTERM73 ) # (!\my_enc|zk_reg[5]_OTERM129  $ (!\my_enc|zk_reg[5]_OTERM127  $ (!\my_enc|zk_reg[7]_OTERM65 ))) ) ) ) # ( !\my_enc|zk_reg[4]_OTERM133  & ( !\my_enc|zk_reg[7]_OTERM67  & ( (\my_enc|zk_reg[7]_OTERM73  & 
// (!\my_enc|zk_reg[5]_OTERM129  $ (!\my_enc|zk_reg[5]_OTERM127  $ (\my_enc|zk_reg[7]_OTERM65 )))) ) ) )

	.dataa(!\my_enc|zk_reg[5]_OTERM129 ),
	.datab(!\my_enc|zk_reg[5]_OTERM127 ),
	.datac(!\my_enc|zk_reg[7]_OTERM73 ),
	.datad(!\my_enc|zk_reg[7]_OTERM65 ),
	.datae(!\my_enc|zk_reg[4]_OTERM133 ),
	.dataf(!\my_enc|zk_reg[7]_OTERM67 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en1|zk [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en1|zk[4] .extended_lut = "off";
defparam \my_enc|en1|zk[4] .lut_mask = 64'h0609F9F60906F6F9;
defparam \my_enc|en1|zk[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N9
cyclonev_lcell_comb \my_enc|mytail|zk_out[4]~4 (
// Equation(s):
// \my_enc|mytail|zk_out[4]~4_combout  = ( \my_enc|en1|zk [4] & ( !\my_enc|my_fsm|state_curr.TAIL~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|my_fsm|state_curr.TAIL~q ),
	.datad(gnd),
	.datae(!\my_enc|en1|zk [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|zk_out[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|zk_out[4]~4 .extended_lut = "off";
defparam \my_enc|mytail|zk_out[4]~4 .lut_mask = 64'h0000F0F00000F0F0;
defparam \my_enc|mytail|zk_out[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N38
dffeas \my_enc|zk_reg[7]_NEW_REG68 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_reg[7]_OTERM69 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_reg[7]_NEW_REG68 .is_wysiwyg = "true";
defparam \my_enc|zk_reg[7]_NEW_REG68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N18
cyclonev_lcell_comb \my_enc|en1|zk[5] (
// Equation(s):
// \my_enc|en1|zk [5] = ( \my_enc|zk_reg[7]_OTERM67  & ( \my_enc|zk_reg[7]_OTERM73  & ( !\my_enc|zk_reg[7]_OTERM69  $ (!\my_enc|zk_reg[5]_OTERM127  $ (!\my_enc|zk_reg[5]_OTERM129  $ (\my_enc|zk_reg[5]_OTERM131 ))) ) ) ) # ( !\my_enc|zk_reg[7]_OTERM67  & ( 
// \my_enc|zk_reg[7]_OTERM73  & ( !\my_enc|zk_reg[7]_OTERM69  $ (!\my_enc|zk_reg[5]_OTERM127  $ (!\my_enc|zk_reg[5]_OTERM129  $ (!\my_enc|zk_reg[5]_OTERM131 ))) ) ) ) # ( \my_enc|zk_reg[7]_OTERM67  & ( !\my_enc|zk_reg[7]_OTERM73  & ( 
// \my_enc|zk_reg[5]_OTERM131  ) ) ) # ( !\my_enc|zk_reg[7]_OTERM67  & ( !\my_enc|zk_reg[7]_OTERM73  & ( \my_enc|zk_reg[5]_OTERM131  ) ) )

	.dataa(!\my_enc|zk_reg[7]_OTERM69 ),
	.datab(!\my_enc|zk_reg[5]_OTERM127 ),
	.datac(!\my_enc|zk_reg[5]_OTERM129 ),
	.datad(!\my_enc|zk_reg[5]_OTERM131 ),
	.datae(!\my_enc|zk_reg[7]_OTERM67 ),
	.dataf(!\my_enc|zk_reg[7]_OTERM73 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en1|zk [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en1|zk[5] .extended_lut = "off";
defparam \my_enc|en1|zk[5] .lut_mask = 64'h00FF00FF69969669;
defparam \my_enc|en1|zk[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N39
cyclonev_lcell_comb \my_enc|mytail|zk_out[5]~5 (
// Equation(s):
// \my_enc|mytail|zk_out[5]~5_combout  = ( !\my_enc|my_fsm|state_curr.TAIL~q  & ( \my_enc|en1|zk [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_enc|my_fsm|state_curr.TAIL~q ),
	.dataf(!\my_enc|en1|zk [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|zk_out[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|zk_out[5]~5 .extended_lut = "off";
defparam \my_enc|mytail|zk_out[5]~5 .lut_mask = 64'h00000000FFFF0000;
defparam \my_enc|mytail|zk_out[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N0
cyclonev_lcell_comb \my_enc|en1|zk[0]~0 (
// Equation(s):
// \my_enc|en1|zk[0]~0_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( !\my_enc|mytail|tail_bit_regs~0_combout  $ 
// (((!\my_enc|my_fsm|enc_en~combout ) # (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] $ (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3])))) ) ) ) # ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( !\my_enc|mytail|tail_bit_regs~0_combout  $ (((!\my_enc|my_fsm|enc_en~combout ) # 
// (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] $ (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3])))) ) ) ) # ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & 
// ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( !\my_enc|mytail|tail_bit_regs~0_combout  $ (((!\my_enc|my_fsm|enc_en~combout ) # (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] $ 
// (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3])))) ) ) ) # ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] 
// & ( !\my_enc|mytail|tail_bit_regs~0_combout  $ (((!\my_enc|my_fsm|enc_en~combout ) # (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] $ (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3])))) ) ) )

	.dataa(!\my_enc|my_fsm|enc_en~combout ),
	.datab(!\my_enc|mytail|tail_bit_regs~0_combout ),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datae(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en1|zk[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en1|zk[0]~0 .extended_lut = "off";
defparam \my_enc|en1|zk[0]~0 .lut_mask = 64'h3663633663363663;
defparam \my_enc|en1|zk[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N1
dffeas \my_enc|zk_reg[6]_NEW_REG48 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|en1|zk[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_reg[6]_OTERM49 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_reg[6]_NEW_REG48 .is_wysiwyg = "true";
defparam \my_enc|zk_reg[6]_NEW_REG48 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N6
cyclonev_lcell_comb \my_enc|mytail|zk_out[6]~6 (
// Equation(s):
// \my_enc|mytail|zk_out[6]~6_combout  = ( \my_enc|zk_reg[6]_OTERM49  & ( (!\my_enc|my_fsm|state_curr.TAIL~q  & !\my_enc|xk_reg [6]) ) ) # ( !\my_enc|zk_reg[6]_OTERM49  & ( (!\my_enc|my_fsm|state_curr.TAIL~q  & \my_enc|xk_reg [6]) ) )

	.dataa(!\my_enc|my_fsm|state_curr.TAIL~q ),
	.datab(gnd),
	.datac(!\my_enc|xk_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|zk_reg[6]_OTERM49 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|zk_out[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|zk_out[6]~6 .extended_lut = "off";
defparam \my_enc|mytail|zk_out[6]~6 .lut_mask = 64'h0A0A0A0AA0A0A0A0;
defparam \my_enc|mytail|zk_out[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N15
cyclonev_lcell_comb \my_enc|en1|zk[7]~1 (
// Equation(s):
// \my_enc|en1|zk[7]~1_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( !\my_enc|mytail|tail_bit_regs~3_combout  $ (!\my_enc|my_fsm|enc_en~combout ) ) ) # ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( \my_enc|mytail|tail_bit_regs~3_combout  ) )

	.dataa(!\my_enc|mytail|tail_bit_regs~3_combout ),
	.datab(gnd),
	.datac(!\my_enc|my_fsm|enc_en~combout ),
	.datad(gnd),
	.datae(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en1|zk[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en1|zk[7]~1 .extended_lut = "off";
defparam \my_enc|en1|zk[7]~1 .lut_mask = 64'h55555A5A55555A5A;
defparam \my_enc|en1|zk[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N17
dffeas \my_enc|zk_reg[7]_NEW_REG74 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|en1|zk[7]~1_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_reg[7]_OTERM75 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_reg[7]_NEW_REG74 .is_wysiwyg = "true";
defparam \my_enc|zk_reg[7]_NEW_REG74 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N2
dffeas \my_enc|zk_reg[7]_NEW_REG70 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_reg[7]_OTERM71 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_reg[7]_NEW_REG70 .is_wysiwyg = "true";
defparam \my_enc|zk_reg[7]_NEW_REG70 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N0
cyclonev_lcell_comb \my_enc|en1|zk[7] (
// Equation(s):
// \my_enc|en1|zk [7] = ( \my_enc|zk_reg[7]_OTERM71  & ( \my_enc|zk_reg[7]_OTERM73  & ( !\my_enc|zk_reg[7]_OTERM67  $ (!\my_enc|zk_reg[7]_OTERM65  $ (!\my_enc|zk_reg[7]_OTERM69  $ (\my_enc|zk_reg[7]_OTERM75 ))) ) ) ) # ( !\my_enc|zk_reg[7]_OTERM71  & ( 
// \my_enc|zk_reg[7]_OTERM73  & ( !\my_enc|zk_reg[7]_OTERM67  $ (!\my_enc|zk_reg[7]_OTERM65  $ (!\my_enc|zk_reg[7]_OTERM69  $ (!\my_enc|zk_reg[7]_OTERM75 ))) ) ) ) # ( \my_enc|zk_reg[7]_OTERM71  & ( !\my_enc|zk_reg[7]_OTERM73  & ( \my_enc|zk_reg[7]_OTERM75  
// ) ) ) # ( !\my_enc|zk_reg[7]_OTERM71  & ( !\my_enc|zk_reg[7]_OTERM73  & ( \my_enc|zk_reg[7]_OTERM75  ) ) )

	.dataa(!\my_enc|zk_reg[7]_OTERM67 ),
	.datab(!\my_enc|zk_reg[7]_OTERM65 ),
	.datac(!\my_enc|zk_reg[7]_OTERM69 ),
	.datad(!\my_enc|zk_reg[7]_OTERM75 ),
	.datae(!\my_enc|zk_reg[7]_OTERM71 ),
	.dataf(!\my_enc|zk_reg[7]_OTERM73 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en1|zk [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en1|zk[7] .extended_lut = "off";
defparam \my_enc|en1|zk[7] .lut_mask = 64'h00FF00FF69969669;
defparam \my_enc|en1|zk[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N6
cyclonev_lcell_comb \my_enc|mytail|zk_out[7]~7 (
// Equation(s):
// \my_enc|mytail|zk_out[7]~7_combout  = ( !\my_enc|my_fsm|state_curr.TAIL~q  & ( \my_enc|en1|zk [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_enc|my_fsm|state_curr.TAIL~q ),
	.dataf(!\my_enc|en1|zk [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|zk_out[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|zk_out[7]~7 .extended_lut = "off";
defparam \my_enc|mytail|zk_out[7]~7 .lut_mask = 64'h00000000FFFF0000;
defparam \my_enc|mytail|zk_out[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N58
dffeas \my_enc|zk_p_reg[3]_OTERM33~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|ram1_bit0|altsyncram_component|auto_generated|q_b [0]),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[3]_OTERM33~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[3]_OTERM33~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[3]_OTERM33~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N10
dffeas \my_enc|zk_p_reg[7]_OTERM7~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|FSM|WideOr1~combout ),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[7]_OTERM7~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[7]_OTERM7~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N57
cyclonev_lcell_comb \my_enc|mytail|tail_bit_regs~5 (
// Equation(s):
// \my_enc|mytail|tail_bit_regs~5_combout  = ( \my_enc|en2|q_out [1] & ( !\my_enc|en2|q_out [0] ) ) # ( !\my_enc|en2|q_out [1] & ( \my_enc|en2|q_out [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|en2|q_out [0]),
	.datad(gnd),
	.datae(!\my_enc|en2|q_out [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|tail_bit_regs~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs~5 .extended_lut = "off";
defparam \my_enc|mytail|tail_bit_regs~5 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \my_enc|mytail|tail_bit_regs~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N8
dffeas \my_enc|zk_p_reg[1]_NEW_REG60 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|mytail|tail_bit_regs~5_combout ),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[1]_OTERM61 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[1]_NEW_REG60 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[1]_NEW_REG60 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N50
dffeas \my_enc|mytail|tail_bit_regs[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|mytail|tail_bit_regs~3_combout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|my_fsm|state_curr.LAST_OPERATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|mytail|tail_bit_regs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs[4] .is_wysiwyg = "true";
defparam \my_enc|mytail|tail_bit_regs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N11
dffeas \my_enc|zk_p_reg[2]_NEW_REG50 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|ram2_bit0|altsyncram_component|auto_generated|q_b [0]),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[2]_OTERM51 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[2]_NEW_REG50 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[2]_NEW_REG50 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N48
cyclonev_lcell_comb \my_enc|mytail|zk_prime_out[0]~0 (
// Equation(s):
// \my_enc|mytail|zk_prime_out[0]~0_combout  = ( \my_enc|mytail|tail_bit_regs [4] & ( \my_enc|zk_p_reg[2]_OTERM51  & ( (!\my_enc|zk_p_reg[1]_OTERM61  $ (((!\my_enc|zk_p_reg[3]_OTERM33~DUPLICATE_q  & \my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q )))) # 
// (\my_enc|my_fsm|state_curr.TAIL~q ) ) ) ) # ( !\my_enc|mytail|tail_bit_regs [4] & ( \my_enc|zk_p_reg[2]_OTERM51  & ( (!\my_enc|my_fsm|state_curr.TAIL~q  & (!\my_enc|zk_p_reg[1]_OTERM61  $ (((!\my_enc|zk_p_reg[3]_OTERM33~DUPLICATE_q  & 
// \my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q ))))) ) ) ) # ( \my_enc|mytail|tail_bit_regs [4] & ( !\my_enc|zk_p_reg[2]_OTERM51  & ( (!\my_enc|zk_p_reg[1]_OTERM61  $ (((!\my_enc|zk_p_reg[3]_OTERM33~DUPLICATE_q ) # (!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q )))) # 
// (\my_enc|my_fsm|state_curr.TAIL~q ) ) ) ) # ( !\my_enc|mytail|tail_bit_regs [4] & ( !\my_enc|zk_p_reg[2]_OTERM51  & ( (!\my_enc|my_fsm|state_curr.TAIL~q  & (!\my_enc|zk_p_reg[1]_OTERM61  $ (((!\my_enc|zk_p_reg[3]_OTERM33~DUPLICATE_q ) # 
// (!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q ))))) ) ) )

	.dataa(!\my_enc|zk_p_reg[3]_OTERM33~DUPLICATE_q ),
	.datab(!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q ),
	.datac(!\my_enc|my_fsm|state_curr.TAIL~q ),
	.datad(!\my_enc|zk_p_reg[1]_OTERM61 ),
	.datae(!\my_enc|mytail|tail_bit_regs [4]),
	.dataf(!\my_enc|zk_p_reg[2]_OTERM51 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|zk_prime_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|zk_prime_out[0]~0 .extended_lut = "off";
defparam \my_enc|mytail|zk_prime_out[0]~0 .lut_mask = 64'h10E01FEFD020DF2F;
defparam \my_enc|mytail|zk_prime_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N52
dffeas \my_enc|zk_p_reg[2]_OTERM53~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|data_out[1]~0_combout ),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[2]_OTERM53~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[2]_OTERM53~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[2]_OTERM53~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N10
dffeas \my_enc|zk_p_reg[2]_OTERM51~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|ram2_bit0|altsyncram_component|auto_generated|q_b [0]),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[2]_OTERM51~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[2]_OTERM51~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[2]_OTERM51~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N9
cyclonev_lcell_comb \my_int|data_out[1]~1_RTM0156 (
// Equation(s):
// \my_int|data_out[1]~1_RTM0156_combout  = !\my_int|FSM|WideOr3_OTERM155 

	.dataa(!\my_int|FSM|WideOr3_OTERM155 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|data_out[1]~1_RTM0156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|data_out[1]~1_RTM0156 .extended_lut = "off";
defparam \my_int|data_out[1]~1_RTM0156 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \my_int|data_out[1]~1_RTM0156 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N10
dffeas \my_enc|zk_p_reg[2]_OTERM57_NEW_REG120 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|data_out[1]~1_RTM0156_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[2]_OTERM57_OTERM121 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[2]_OTERM57_NEW_REG120 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[2]_OTERM57_NEW_REG120 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N50
dffeas \my_enc|zk_p_reg[2]_OTERM57_NEW_REG116 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|ram2_bit3|altsyncram_component|auto_generated|q_b [0]),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[2]_OTERM57_OTERM117 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[2]_OTERM57_NEW_REG116 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[2]_OTERM57_NEW_REG116 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N17
dffeas \my_enc|zk_p_reg[1]_OTERM63_NEW_REG142 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|ram2_bit7|altsyncram_component|auto_generated|q_b [0]),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[1]_OTERM63_OTERM143 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[1]_OTERM63_NEW_REG142 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[1]_OTERM63_NEW_REG142 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N55
dffeas \my_enc|zk_p_reg[2]_OTERM57_NEW_REG118 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|en2|q_out[2]~2_combout ),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[2]_OTERM57_OTERM119 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[2]_OTERM57_NEW_REG118 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[2]_OTERM57_NEW_REG118 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N15
cyclonev_lcell_comb \my_enc|en2|zk[1]~7 (
// Equation(s):
// \my_enc|en2|zk[1]~7_combout  = ( \my_enc|zk_p_reg[2]_OTERM57_OTERM119  & ( (!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & ((!\my_enc|zk_p_reg[2]_OTERM57_OTERM121  & ((!\my_enc|zk_p_reg[1]_OTERM63_OTERM143 ))) # (\my_enc|zk_p_reg[2]_OTERM57_OTERM121  & 
// (!\my_enc|zk_p_reg[2]_OTERM57_OTERM117 )))) ) ) # ( !\my_enc|zk_p_reg[2]_OTERM57_OTERM119  & ( ((!\my_enc|zk_p_reg[2]_OTERM57_OTERM121  & ((\my_enc|zk_p_reg[1]_OTERM63_OTERM143 ))) # (\my_enc|zk_p_reg[2]_OTERM57_OTERM121  & 
// (\my_enc|zk_p_reg[2]_OTERM57_OTERM117 ))) # (\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q ) ) )

	.dataa(!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q ),
	.datab(!\my_enc|zk_p_reg[2]_OTERM57_OTERM121 ),
	.datac(!\my_enc|zk_p_reg[2]_OTERM57_OTERM117 ),
	.datad(!\my_enc|zk_p_reg[1]_OTERM63_OTERM143 ),
	.datae(gnd),
	.dataf(!\my_enc|zk_p_reg[2]_OTERM57_OTERM119 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en2|zk[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en2|zk[1]~7 .extended_lut = "off";
defparam \my_enc|en2|zk[1]~7 .lut_mask = 64'h57DF57DFA820A820;
defparam \my_enc|en2|zk[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N36
cyclonev_lcell_comb \my_enc|en2|zk[1] (
// Equation(s):
// \my_enc|en2|zk [1] = ( \my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & ( \my_enc|en2|zk[1]~7_combout  & ( !\my_enc|zk_p_reg[1]_OTERM61  $ (!\my_enc|zk_p_reg[3]_OTERM33~DUPLICATE_q  $ (\my_enc|zk_p_reg[2]_OTERM53~DUPLICATE_q )) ) ) ) # ( 
// !\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & ( \my_enc|en2|zk[1]~7_combout  & ( !\my_enc|zk_p_reg[1]_OTERM61  $ (\my_enc|zk_p_reg[2]_OTERM51~DUPLICATE_q ) ) ) ) # ( \my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & ( !\my_enc|en2|zk[1]~7_combout  & ( 
// !\my_enc|zk_p_reg[1]_OTERM61  $ (!\my_enc|zk_p_reg[3]_OTERM33~DUPLICATE_q  $ (!\my_enc|zk_p_reg[2]_OTERM53~DUPLICATE_q )) ) ) ) # ( !\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & ( !\my_enc|en2|zk[1]~7_combout  & ( !\my_enc|zk_p_reg[1]_OTERM61  $ 
// (!\my_enc|zk_p_reg[2]_OTERM51~DUPLICATE_q ) ) ) )

	.dataa(!\my_enc|zk_p_reg[1]_OTERM61 ),
	.datab(!\my_enc|zk_p_reg[3]_OTERM33~DUPLICATE_q ),
	.datac(!\my_enc|zk_p_reg[2]_OTERM53~DUPLICATE_q ),
	.datad(!\my_enc|zk_p_reg[2]_OTERM51~DUPLICATE_q ),
	.datae(!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q ),
	.dataf(!\my_enc|en2|zk[1]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en2|zk [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en2|zk[1] .extended_lut = "off";
defparam \my_enc|en2|zk[1] .lut_mask = 64'h55AA9696AA556969;
defparam \my_enc|en2|zk[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N3
cyclonev_lcell_comb \my_enc|mytail|zk_prime_out[1]~1 (
// Equation(s):
// \my_enc|mytail|zk_prime_out[1]~1_combout  = (!\my_enc|my_fsm|state_curr.TAIL~q  & (\my_enc|en2|zk [1])) # (\my_enc|my_fsm|state_curr.TAIL~q  & ((\my_enc|mytail|tail_bit_regs [9])))

	.dataa(!\my_enc|en2|zk [1]),
	.datab(!\my_enc|my_fsm|state_curr.TAIL~q ),
	.datac(gnd),
	.datad(!\my_enc|mytail|tail_bit_regs [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|zk_prime_out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|zk_prime_out[1]~1 .extended_lut = "off";
defparam \my_enc|mytail|zk_prime_out[1]~1 .lut_mask = 64'h4477447744774477;
defparam \my_enc|mytail|zk_prime_out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N18
cyclonev_lcell_comb \my_enc|en2|zk[2]~10 (
// Equation(s):
// \my_enc|en2|zk[2]~10_combout  = ( \my_int|ram2_bit2|altsyncram_component|auto_generated|q_b [0] & ( (!\my_int|FSM|WideOr3_OTERM155 ) # (!\my_int|ram2_bit6|altsyncram_component|auto_generated|q_b [0] $ 
// (\my_int|ram2_bit7|altsyncram_component|auto_generated|q_b [0])) ) ) # ( !\my_int|ram2_bit2|altsyncram_component|auto_generated|q_b [0] & ( (\my_int|FSM|WideOr3_OTERM155  & (!\my_int|ram2_bit6|altsyncram_component|auto_generated|q_b [0] $ 
// (\my_int|ram2_bit7|altsyncram_component|auto_generated|q_b [0]))) ) )

	.dataa(gnd),
	.datab(!\my_int|ram2_bit6|altsyncram_component|auto_generated|q_b [0]),
	.datac(!\my_int|FSM|WideOr3_OTERM155 ),
	.datad(!\my_int|ram2_bit7|altsyncram_component|auto_generated|q_b [0]),
	.datae(gnd),
	.dataf(!\my_int|ram2_bit2|altsyncram_component|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en2|zk[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en2|zk[2]~10 .extended_lut = "off";
defparam \my_enc|en2|zk[2]~10 .lut_mask = 64'h0C030C03FCF3FCF3;
defparam \my_enc|en2|zk[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N19
dffeas \my_enc|zk_p_reg[2]_NEW_REG58 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|en2|zk[2]~10_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[2]_OTERM59 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[2]_NEW_REG58 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[2]_NEW_REG58 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N13
dffeas \my_enc|zk_p_reg[2]_NEW_REG54 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|data_out[2]~2_combout ),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[2]_OTERM55 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[2]_NEW_REG54 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[2]_NEW_REG54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N6
cyclonev_lcell_comb \my_enc|en2|q_out[0]_RTM0124 (
// Equation(s):
// \my_enc|en2|q_out[0]_RTM0124~combout  = ( !\my_enc|en2|q_out [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|en2|q_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en2|q_out[0]_RTM0124~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en2|q_out[0]_RTM0124 .extended_lut = "off";
defparam \my_enc|en2|q_out[0]_RTM0124 .lut_mask = 64'hFFFFFFFF00000000;
defparam \my_enc|en2|q_out[0]_RTM0124 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N8
dffeas \my_enc|zk_p_reg[2]_OTERM57_NEW_REG122 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|en2|q_out[0]_RTM0124~combout ),
	.asdata(vcc),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[2]_OTERM57_OTERM123 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[2]_OTERM57_NEW_REG122 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[2]_OTERM57_NEW_REG122 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N48
cyclonev_lcell_comb \my_enc|en2|zk[2]~9 (
// Equation(s):
// \my_enc|en2|zk[2]~9_combout  = ( \my_enc|zk_p_reg[2]_OTERM57_OTERM117  & ( \my_enc|zk_p_reg[3]_OTERM33~DUPLICATE_q  & ( !\my_enc|zk_p_reg[2]_OTERM57_OTERM123  $ (!\my_enc|zk_p_reg[2]_OTERM57_OTERM119 ) ) ) ) # ( !\my_enc|zk_p_reg[2]_OTERM57_OTERM117  & ( 
// \my_enc|zk_p_reg[3]_OTERM33~DUPLICATE_q  & ( !\my_enc|zk_p_reg[2]_OTERM57_OTERM123  $ (!\my_enc|zk_p_reg[2]_OTERM57_OTERM119  $ (((!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & \my_enc|zk_p_reg[2]_OTERM57_OTERM121 )))) ) ) ) # ( 
// \my_enc|zk_p_reg[2]_OTERM57_OTERM117  & ( !\my_enc|zk_p_reg[3]_OTERM33~DUPLICATE_q  & ( !\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  $ (!\my_enc|zk_p_reg[2]_OTERM57_OTERM123  $ (\my_enc|zk_p_reg[2]_OTERM57_OTERM119 )) ) ) ) # ( 
// !\my_enc|zk_p_reg[2]_OTERM57_OTERM117  & ( !\my_enc|zk_p_reg[3]_OTERM33~DUPLICATE_q  & ( !\my_enc|zk_p_reg[2]_OTERM57_OTERM123  $ (!\my_enc|zk_p_reg[2]_OTERM57_OTERM119  $ (((\my_enc|zk_p_reg[2]_OTERM57_OTERM121 ) # (\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q 
// )))) ) ) )

	.dataa(!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q ),
	.datab(!\my_enc|zk_p_reg[2]_OTERM57_OTERM123 ),
	.datac(!\my_enc|zk_p_reg[2]_OTERM57_OTERM121 ),
	.datad(!\my_enc|zk_p_reg[2]_OTERM57_OTERM119 ),
	.datae(!\my_enc|zk_p_reg[2]_OTERM57_OTERM117 ),
	.dataf(!\my_enc|zk_p_reg[3]_OTERM33~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en2|zk[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en2|zk[2]~9 .extended_lut = "off";
defparam \my_enc|en2|zk[2]~9 .lut_mask = 64'h6C93669939C633CC;
defparam \my_enc|en2|zk[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N12
cyclonev_lcell_comb \my_enc|en2|zk[2] (
// Equation(s):
// \my_enc|en2|zk [2] = ( \my_enc|zk_p_reg[2]_OTERM55  & ( \my_enc|en2|zk[2]~9_combout  & ( (!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & ((!\my_enc|zk_p_reg[2]_OTERM51  $ (\my_enc|zk_p_reg[2]_OTERM59 )))) # (\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & 
// (\my_enc|zk_p_reg[2]_OTERM53~DUPLICATE_q )) ) ) ) # ( !\my_enc|zk_p_reg[2]_OTERM55  & ( \my_enc|en2|zk[2]~9_combout  & ( (!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & ((!\my_enc|zk_p_reg[2]_OTERM51  $ (\my_enc|zk_p_reg[2]_OTERM59 )))) # 
// (\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & (!\my_enc|zk_p_reg[2]_OTERM53~DUPLICATE_q )) ) ) ) # ( \my_enc|zk_p_reg[2]_OTERM55  & ( !\my_enc|en2|zk[2]~9_combout  & ( (!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & ((!\my_enc|zk_p_reg[2]_OTERM51  $ 
// (!\my_enc|zk_p_reg[2]_OTERM59 )))) # (\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & (!\my_enc|zk_p_reg[2]_OTERM53~DUPLICATE_q )) ) ) ) # ( !\my_enc|zk_p_reg[2]_OTERM55  & ( !\my_enc|en2|zk[2]~9_combout  & ( (!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & 
// ((!\my_enc|zk_p_reg[2]_OTERM51  $ (!\my_enc|zk_p_reg[2]_OTERM59 )))) # (\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & (\my_enc|zk_p_reg[2]_OTERM53~DUPLICATE_q )) ) ) )

	.dataa(!\my_enc|zk_p_reg[2]_OTERM53~DUPLICATE_q ),
	.datab(!\my_enc|zk_p_reg[2]_OTERM51 ),
	.datac(!\my_enc|zk_p_reg[2]_OTERM59 ),
	.datad(!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q ),
	.datae(!\my_enc|zk_p_reg[2]_OTERM55 ),
	.dataf(!\my_enc|en2|zk[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en2|zk [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en2|zk[2] .extended_lut = "off";
defparam \my_enc|en2|zk[2] .lut_mask = 64'h3C553CAAC3AAC355;
defparam \my_enc|en2|zk[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N2
dffeas \my_enc|mytail|tail_bit_regs[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|mytail|tail_bit_regs~5_combout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|my_fsm|state_curr.LAST_OPERATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|mytail|tail_bit_regs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs[6] .is_wysiwyg = "true";
defparam \my_enc|mytail|tail_bit_regs[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N0
cyclonev_lcell_comb \my_enc|mytail|zk_prime_out[2]~2 (
// Equation(s):
// \my_enc|mytail|zk_prime_out[2]~2_combout  = (!\my_enc|my_fsm|state_curr.TAIL~q  & (\my_enc|en2|zk [2])) # (\my_enc|my_fsm|state_curr.TAIL~q  & ((\my_enc|mytail|tail_bit_regs [6])))

	.dataa(!\my_enc|my_fsm|state_curr.TAIL~q ),
	.datab(!\my_enc|en2|zk [2]),
	.datac(gnd),
	.datad(!\my_enc|mytail|tail_bit_regs [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|zk_prime_out[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|zk_prime_out[2]~2 .extended_lut = "off";
defparam \my_enc|mytail|zk_prime_out[2]~2 .lut_mask = 64'h2277227722772277;
defparam \my_enc|mytail|zk_prime_out[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N39
cyclonev_lcell_comb \my_enc|en2|zk[3]~5 (
// Equation(s):
// \my_enc|en2|zk[3]~5_combout  = ( \my_enc|en2|q_out[2]~2_combout  & ( (!\my_int|FSM|WideOr1~combout  & ((\my_int|ram2_bit5|altsyncram_component|auto_generated|q_b [0]))) # (\my_int|FSM|WideOr1~combout  & 
// (\my_int|ram1_bit5|altsyncram_component|auto_generated|q_b [0])) ) ) # ( !\my_enc|en2|q_out[2]~2_combout  & ( (!\my_int|FSM|WideOr1~combout  & ((!\my_int|ram2_bit5|altsyncram_component|auto_generated|q_b [0]))) # (\my_int|FSM|WideOr1~combout  & 
// (!\my_int|ram1_bit5|altsyncram_component|auto_generated|q_b [0])) ) )

	.dataa(!\my_int|FSM|WideOr1~combout ),
	.datab(gnd),
	.datac(!\my_int|ram1_bit5|altsyncram_component|auto_generated|q_b [0]),
	.datad(!\my_int|ram2_bit5|altsyncram_component|auto_generated|q_b [0]),
	.datae(gnd),
	.dataf(!\my_enc|en2|q_out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en2|zk[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en2|zk[3]~5 .extended_lut = "off";
defparam \my_enc|en2|zk[3]~5 .lut_mask = 64'hFA50FA5005AF05AF;
defparam \my_enc|en2|zk[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N41
dffeas \my_enc|zk_p_reg[3]_NEW_REG34 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|en2|zk[3]~5_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[3]_OTERM35 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[3]_NEW_REG34 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[3]_NEW_REG34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N54
cyclonev_lcell_comb \my_enc|zk_p_reg[3]_NEW_REG36_RTM038 (
// Equation(s):
// \my_enc|zk_p_reg[3]_NEW_REG36_RTM038~combout  = !\my_int|ram2_bit0|altsyncram_component|auto_generated|q_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|ram2_bit0|altsyncram_component|auto_generated|q_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|zk_p_reg[3]_NEW_REG36_RTM038~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|zk_p_reg[3]_NEW_REG36_RTM038 .extended_lut = "off";
defparam \my_enc|zk_p_reg[3]_NEW_REG36_RTM038 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \my_enc|zk_p_reg[3]_NEW_REG36_RTM038 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N55
dffeas \my_enc|zk_p_reg[3]_NEW_REG36 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|zk_p_reg[3]_NEW_REG36_RTM038~combout ),
	.asdata(vcc),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[3]_OTERM37 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[3]_NEW_REG36 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[3]_NEW_REG36 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N35
dffeas \my_enc|zk_p_reg[5]_OTERM23_OTERM111_NEW_REG198 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|FSM|WideOr3_OTERM155 ),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM199 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[5]_OTERM23_OTERM111_NEW_REG198 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[5]_OTERM23_OTERM111_NEW_REG198 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N17
dffeas \my_enc|zk_p_reg[4]_OTERM25_NEW_REG204 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|ram2_bit2|altsyncram_component|auto_generated|q_b [0]),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[4]_OTERM25_OTERM205 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[4]_OTERM25_NEW_REG204 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[4]_OTERM25_NEW_REG204 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N35
dffeas \my_enc|zk_p_reg[5]_OTERM23_OTERM111_NEW_REG194 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|ram2_bit6|altsyncram_component|auto_generated|q_b [0]),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM195 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[5]_OTERM23_OTERM111_NEW_REG194 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[5]_OTERM23_OTERM111_NEW_REG194 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N42
cyclonev_lcell_comb \my_int|data_out[2]~3 (
// Equation(s):
// \my_int|data_out[2]~3_combout  = ( \my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM195  & ( (!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & (((\my_enc|zk_p_reg[4]_OTERM25_OTERM205 )) # (\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM199 ))) # 
// (\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & (((\my_enc|zk_p_reg[2]_OTERM55 )))) ) ) # ( !\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM195  & ( (!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & (!\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM199  & 
// (\my_enc|zk_p_reg[4]_OTERM25_OTERM205 ))) # (\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & (((\my_enc|zk_p_reg[2]_OTERM55 )))) ) )

	.dataa(!\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM199 ),
	.datab(!\my_enc|zk_p_reg[4]_OTERM25_OTERM205 ),
	.datac(!\my_enc|zk_p_reg[2]_OTERM55 ),
	.datad(!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM195 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|data_out[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|data_out[2]~3 .extended_lut = "off";
defparam \my_int|data_out[2]~3 .lut_mask = 64'h220F220F770F770F;
defparam \my_int|data_out[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N53
dffeas \my_enc|zk_p_reg[2]_NEW_REG52 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|data_out[1]~0_combout ),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[2]_OTERM53 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[2]_NEW_REG52 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[2]_NEW_REG52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N30
cyclonev_lcell_comb \my_int|data_out[1]~1 (
// Equation(s):
// \my_int|data_out[1]~1_combout  = ( \my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM199  & ( (!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & (\my_enc|zk_p_reg[1]_OTERM63_OTERM143 )) # (\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & ((\my_enc|zk_p_reg[2]_OTERM53 ))) ) ) # 
// ( !\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM199  & ( (!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & ((\my_enc|zk_p_reg[2]_OTERM57_OTERM117 ))) # (\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & (\my_enc|zk_p_reg[2]_OTERM53 )) ) )

	.dataa(!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q ),
	.datab(!\my_enc|zk_p_reg[1]_OTERM63_OTERM143 ),
	.datac(!\my_enc|zk_p_reg[2]_OTERM53 ),
	.datad(!\my_enc|zk_p_reg[2]_OTERM57_OTERM117 ),
	.datae(gnd),
	.dataf(!\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM199 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|data_out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|data_out[1]~1 .extended_lut = "off";
defparam \my_int|data_out[1]~1 .lut_mask = 64'h05AF05AF27272727;
defparam \my_int|data_out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N18
cyclonev_lcell_comb \my_enc|en2|zk[3] (
// Equation(s):
// \my_enc|en2|zk [3] = ( \my_int|data_out[2]~3_combout  & ( \my_int|data_out[1]~1_combout  & ( !\my_enc|zk_p_reg[3]_OTERM35  $ (((!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & (!\my_enc|zk_p_reg[3]_OTERM37 )) # (\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & 
// ((\my_enc|zk_p_reg[3]_OTERM33~DUPLICATE_q ))))) ) ) ) # ( !\my_int|data_out[2]~3_combout  & ( \my_int|data_out[1]~1_combout  & ( !\my_enc|zk_p_reg[3]_OTERM35  $ (((!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & (\my_enc|zk_p_reg[3]_OTERM37 )) # 
// (\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & ((!\my_enc|zk_p_reg[3]_OTERM33~DUPLICATE_q ))))) ) ) ) # ( \my_int|data_out[2]~3_combout  & ( !\my_int|data_out[1]~1_combout  & ( !\my_enc|zk_p_reg[3]_OTERM35  $ (((!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & 
// (\my_enc|zk_p_reg[3]_OTERM37 )) # (\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & ((!\my_enc|zk_p_reg[3]_OTERM33~DUPLICATE_q ))))) ) ) ) # ( !\my_int|data_out[2]~3_combout  & ( !\my_int|data_out[1]~1_combout  & ( !\my_enc|zk_p_reg[3]_OTERM35  $ 
// (((!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & (!\my_enc|zk_p_reg[3]_OTERM37 )) # (\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & ((\my_enc|zk_p_reg[3]_OTERM33~DUPLICATE_q ))))) ) ) )

	.dataa(!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q ),
	.datab(!\my_enc|zk_p_reg[3]_OTERM35 ),
	.datac(!\my_enc|zk_p_reg[3]_OTERM37 ),
	.datad(!\my_enc|zk_p_reg[3]_OTERM33~DUPLICATE_q ),
	.datae(!\my_int|data_out[2]~3_combout ),
	.dataf(!\my_int|data_out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en2|zk [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en2|zk[3] .extended_lut = "off";
defparam \my_enc|en2|zk[3] .lut_mask = 64'h6C3993C693C66C39;
defparam \my_enc|en2|zk[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N42
cyclonev_lcell_comb \my_enc|mytail|zk_prime_out[3]~3 (
// Equation(s):
// \my_enc|mytail|zk_prime_out[3]~3_combout  = ( \my_enc|en2|zk [3] & ( (!\my_enc|my_fsm|state_curr.TAIL~q ) # (\my_enc|mytail|tail_bit_regs [11]) ) ) # ( !\my_enc|en2|zk [3] & ( (\my_enc|my_fsm|state_curr.TAIL~q  & \my_enc|mytail|tail_bit_regs [11]) ) )

	.dataa(gnd),
	.datab(!\my_enc|my_fsm|state_curr.TAIL~q ),
	.datac(gnd),
	.datad(!\my_enc|mytail|tail_bit_regs [11]),
	.datae(gnd),
	.dataf(!\my_enc|en2|zk [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|zk_prime_out[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|zk_prime_out[3]~3 .extended_lut = "off";
defparam \my_enc|mytail|zk_prime_out[3]~3 .lut_mask = 64'h00330033CCFFCCFF;
defparam \my_enc|mytail|zk_prime_out[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N11
dffeas \my_enc|zk_p_reg[7]_NEW_REG6 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|FSM|WideOr1~combout ),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[7]_OTERM7 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[7]_NEW_REG6 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[7]_NEW_REG6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N42
cyclonev_lcell_comb \my_enc|en2|zk[4]~6 (
// Equation(s):
// \my_enc|en2|zk[4]~6_combout  = !\my_enc|en2|q_out [1] $ (((!\my_int|FSM|WideOr1~combout  & ((\my_int|ram2_bit5|altsyncram_component|auto_generated|q_b [0]))) # (\my_int|FSM|WideOr1~combout  & (\my_int|ram1_bit5|altsyncram_component|auto_generated|q_b 
// [0]))))

	.dataa(!\my_int|FSM|WideOr1~combout ),
	.datab(!\my_int|ram1_bit5|altsyncram_component|auto_generated|q_b [0]),
	.datac(!\my_int|ram2_bit5|altsyncram_component|auto_generated|q_b [0]),
	.datad(!\my_enc|en2|q_out [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en2|zk[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en2|zk[4]~6 .extended_lut = "off";
defparam \my_enc|en2|zk[4]~6 .lut_mask = 64'hE41BE41BE41BE41B;
defparam \my_enc|en2|zk[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N43
dffeas \my_enc|zk_p_reg[4]_NEW_REG26 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|en2|zk[4]~6_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[4]_OTERM27 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[4]_NEW_REG26 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[4]_NEW_REG26 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N38
dffeas \my_enc|zk_p_reg[7]_OTERM5~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|ram1_bit4|altsyncram_component|auto_generated|q_b [0]),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[7]_OTERM5~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[7]_OTERM5~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[7]_OTERM5~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N24
cyclonev_lcell_comb \my_enc|zk_p_reg[4]_NEW_REG28_RTM030 (
// Equation(s):
// \my_enc|zk_p_reg[4]_NEW_REG28_RTM030~combout  = !\my_int|ram2_bit4|altsyncram_component|auto_generated|q_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|ram2_bit4|altsyncram_component|auto_generated|q_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|zk_p_reg[4]_NEW_REG28_RTM030~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|zk_p_reg[4]_NEW_REG28_RTM030 .extended_lut = "off";
defparam \my_enc|zk_p_reg[4]_NEW_REG28_RTM030 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \my_enc|zk_p_reg[4]_NEW_REG28_RTM030 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N25
dffeas \my_enc|zk_p_reg[4]_NEW_REG28 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|zk_p_reg[4]_NEW_REG28_RTM030~combout ),
	.asdata(vcc),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[4]_OTERM29 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[4]_NEW_REG28 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[4]_NEW_REG28 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N6
cyclonev_lcell_comb \my_enc|en2|zk[4] (
// Equation(s):
// \my_enc|en2|zk [4] = ( \my_enc|zk_p_reg[7]_OTERM5~DUPLICATE_q  & ( \my_enc|zk_p_reg[4]_OTERM29  & ( !\my_int|data_out[1]~1_combout  $ (!\my_enc|zk_p_reg[7]_OTERM7  $ (!\my_enc|zk_p_reg[4]_OTERM27  $ (\my_int|data_out[2]~3_combout ))) ) ) ) # ( 
// !\my_enc|zk_p_reg[7]_OTERM5~DUPLICATE_q  & ( \my_enc|zk_p_reg[4]_OTERM29  & ( !\my_int|data_out[1]~1_combout  $ (!\my_enc|zk_p_reg[4]_OTERM27  $ (!\my_int|data_out[2]~3_combout )) ) ) ) # ( \my_enc|zk_p_reg[7]_OTERM5~DUPLICATE_q  & ( 
// !\my_enc|zk_p_reg[4]_OTERM29  & ( !\my_int|data_out[1]~1_combout  $ (!\my_enc|zk_p_reg[4]_OTERM27  $ (\my_int|data_out[2]~3_combout )) ) ) ) # ( !\my_enc|zk_p_reg[7]_OTERM5~DUPLICATE_q  & ( !\my_enc|zk_p_reg[4]_OTERM29  & ( !\my_int|data_out[1]~1_combout  
// $ (!\my_enc|zk_p_reg[7]_OTERM7  $ (!\my_enc|zk_p_reg[4]_OTERM27  $ (!\my_int|data_out[2]~3_combout ))) ) ) )

	.dataa(!\my_int|data_out[1]~1_combout ),
	.datab(!\my_enc|zk_p_reg[7]_OTERM7 ),
	.datac(!\my_enc|zk_p_reg[4]_OTERM27 ),
	.datad(!\my_int|data_out[2]~3_combout ),
	.datae(!\my_enc|zk_p_reg[7]_OTERM5~DUPLICATE_q ),
	.dataf(!\my_enc|zk_p_reg[4]_OTERM29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en2|zk [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en2|zk[4] .extended_lut = "off";
defparam \my_enc|en2|zk[4] .lut_mask = 64'h69965AA5A55A9669;
defparam \my_enc|en2|zk[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N27
cyclonev_lcell_comb \my_enc|mytail|zk_prime_out[4]~4 (
// Equation(s):
// \my_enc|mytail|zk_prime_out[4]~4_combout  = ( \my_enc|en2|zk [4] & ( !\my_enc|my_fsm|state_curr.TAIL~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|my_fsm|state_curr.TAIL~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|en2|zk [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|zk_prime_out[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|zk_prime_out[4]~4 .extended_lut = "off";
defparam \my_enc|mytail|zk_prime_out[4]~4 .lut_mask = 64'h00000000F0F0F0F0;
defparam \my_enc|mytail|zk_prime_out[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N36
cyclonev_lcell_comb \my_int|FSM|WideOr1_RTM0114 (
// Equation(s):
// \my_int|FSM|WideOr1_RTM0114~combout  = !\my_int|FSM|WideOr1~combout 

	.dataa(!\my_int|FSM|WideOr1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|WideOr1_RTM0114~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|WideOr1_RTM0114 .extended_lut = "off";
defparam \my_int|FSM|WideOr1_RTM0114 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \my_int|FSM|WideOr1_RTM0114 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N38
dffeas \my_enc|zk_p_reg[5]_OTERM23_NEW_REG112 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|FSM|WideOr1_RTM0114~combout ),
	.asdata(vcc),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[5]_OTERM23_OTERM113 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[5]_OTERM23_NEW_REG112 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[5]_OTERM23_NEW_REG112 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N4
dffeas \my_enc|zk_p_reg[5]_OTERM23_NEW_REG104 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|ram1_bit2|altsyncram_component|auto_generated|q_b [0]),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[5]_OTERM23_OTERM105 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[5]_OTERM23_NEW_REG104 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[5]_OTERM23_NEW_REG104 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N31
dffeas \my_enc|zk_p_reg[5]_OTERM23_NEW_REG102 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|ram1_bit6|altsyncram_component|auto_generated|q_b [0]),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[5]_OTERM23_OTERM103 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[5]_OTERM23_NEW_REG102 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[5]_OTERM23_NEW_REG102 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N50
dffeas \my_enc|zk_p_reg[5]_OTERM23_OTERM111_NEW_REG196 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|FSM|WideOr4_OTERM139 ),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM197 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[5]_OTERM23_OTERM111_NEW_REG196 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[5]_OTERM23_OTERM111_NEW_REG196 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N51
cyclonev_lcell_comb \my_enc|zk_p_reg[5]_OTERM23_OTERM111_NEW_REG200_RTM0202 (
// Equation(s):
// \my_enc|zk_p_reg[5]_OTERM23_OTERM111_NEW_REG200_RTM0202~combout  = ( !\my_int|ram2_bit2|altsyncram_component|auto_generated|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_int|ram2_bit2|altsyncram_component|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|zk_p_reg[5]_OTERM23_OTERM111_NEW_REG200_RTM0202~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|zk_p_reg[5]_OTERM23_OTERM111_NEW_REG200_RTM0202 .extended_lut = "off";
defparam \my_enc|zk_p_reg[5]_OTERM23_OTERM111_NEW_REG200_RTM0202 .lut_mask = 64'hFFFFFFFF00000000;
defparam \my_enc|zk_p_reg[5]_OTERM23_OTERM111_NEW_REG200_RTM0202 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N53
dffeas \my_enc|zk_p_reg[5]_OTERM23_OTERM111_NEW_REG200 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|zk_p_reg[5]_OTERM23_OTERM111_NEW_REG200_RTM0202~combout ),
	.asdata(vcc),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM201 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[5]_OTERM23_OTERM111_NEW_REG200 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[5]_OTERM23_OTERM111_NEW_REG200 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N48
cyclonev_lcell_comb \my_enc|en2|zk[3]~8 (
// Equation(s):
// \my_enc|en2|zk[3]~8_combout  = ( \my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM201  & ( (!\my_enc|zk_p_reg[7]_OTERM7  & ((!\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM199 ) # ((!\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM195 )))) # (\my_enc|zk_p_reg[7]_OTERM7  & 
// (((!\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM197 )))) ) ) # ( !\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM201  & ( (!\my_enc|zk_p_reg[7]_OTERM7  & (\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM199  & (!\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM195 ))) # 
// (\my_enc|zk_p_reg[7]_OTERM7  & (((!\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM197 )))) ) )

	.dataa(!\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM199 ),
	.datab(!\my_enc|zk_p_reg[7]_OTERM7 ),
	.datac(!\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM195 ),
	.datad(!\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM197 ),
	.datae(gnd),
	.dataf(!\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM201 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en2|zk[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en2|zk[3]~8 .extended_lut = "off";
defparam \my_enc|en2|zk[3]~8 .lut_mask = 64'h73407340FBC8FBC8;
defparam \my_enc|en2|zk[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N32
dffeas \my_enc|zk_p_reg[5]_OTERM23_NEW_REG108 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|ram2_bit5|altsyncram_component|auto_generated|q_b [0]),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[5]_OTERM23_OTERM109 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[5]_OTERM23_NEW_REG108 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[5]_OTERM23_NEW_REG108 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N35
dffeas \my_enc|zk_p_reg[5]_OTERM23_NEW_REG106 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|ram1_bit5|altsyncram_component|auto_generated|q_b [0]),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[5]_OTERM23_OTERM107 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[5]_OTERM23_NEW_REG106 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[5]_OTERM23_NEW_REG106 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N30
cyclonev_lcell_comb \my_enc|en2|zk[3]~0 (
// Equation(s):
// \my_enc|en2|zk[3]~0_combout  = ( \my_enc|zk_p_reg[5]_OTERM23_OTERM109  & ( \my_enc|zk_p_reg[5]_OTERM23_OTERM107  & ( (!\my_enc|zk_p_reg[5]_OTERM23_OTERM113  & ((!\my_enc|en2|zk[3]~8_combout  & ((!\my_enc|zk_p_reg[5]_OTERM23_OTERM103 ))) # 
// (\my_enc|en2|zk[3]~8_combout  & (!\my_enc|zk_p_reg[5]_OTERM23_OTERM105 )))) # (\my_enc|zk_p_reg[5]_OTERM23_OTERM113  & (((\my_enc|en2|zk[3]~8_combout )))) ) ) ) # ( !\my_enc|zk_p_reg[5]_OTERM23_OTERM109  & ( \my_enc|zk_p_reg[5]_OTERM23_OTERM107  & ( 
// (!\my_enc|zk_p_reg[5]_OTERM23_OTERM113  & ((!\my_enc|en2|zk[3]~8_combout  & ((!\my_enc|zk_p_reg[5]_OTERM23_OTERM103 ))) # (\my_enc|en2|zk[3]~8_combout  & (!\my_enc|zk_p_reg[5]_OTERM23_OTERM105 )))) # (\my_enc|zk_p_reg[5]_OTERM23_OTERM113  & 
// (((!\my_enc|en2|zk[3]~8_combout )))) ) ) ) # ( \my_enc|zk_p_reg[5]_OTERM23_OTERM109  & ( !\my_enc|zk_p_reg[5]_OTERM23_OTERM107  & ( (!\my_enc|zk_p_reg[5]_OTERM23_OTERM113  & ((!\my_enc|en2|zk[3]~8_combout  & ((\my_enc|zk_p_reg[5]_OTERM23_OTERM103 ))) # 
// (\my_enc|en2|zk[3]~8_combout  & (\my_enc|zk_p_reg[5]_OTERM23_OTERM105 )))) # (\my_enc|zk_p_reg[5]_OTERM23_OTERM113  & (((\my_enc|en2|zk[3]~8_combout )))) ) ) ) # ( !\my_enc|zk_p_reg[5]_OTERM23_OTERM109  & ( !\my_enc|zk_p_reg[5]_OTERM23_OTERM107  & ( 
// (!\my_enc|zk_p_reg[5]_OTERM23_OTERM113  & ((!\my_enc|en2|zk[3]~8_combout  & ((\my_enc|zk_p_reg[5]_OTERM23_OTERM103 ))) # (\my_enc|en2|zk[3]~8_combout  & (\my_enc|zk_p_reg[5]_OTERM23_OTERM105 )))) # (\my_enc|zk_p_reg[5]_OTERM23_OTERM113  & 
// (((!\my_enc|en2|zk[3]~8_combout )))) ) ) )

	.dataa(!\my_enc|zk_p_reg[5]_OTERM23_OTERM113 ),
	.datab(!\my_enc|zk_p_reg[5]_OTERM23_OTERM105 ),
	.datac(!\my_enc|zk_p_reg[5]_OTERM23_OTERM103 ),
	.datad(!\my_enc|en2|zk[3]~8_combout ),
	.datae(!\my_enc|zk_p_reg[5]_OTERM23_OTERM109 ),
	.dataf(!\my_enc|zk_p_reg[5]_OTERM23_OTERM107 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en2|zk[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en2|zk[3]~0 .extended_lut = "off";
defparam \my_enc|en2|zk[3]~0 .lut_mask = 64'h5F220A77F588A0DD;
defparam \my_enc|en2|zk[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N37
dffeas \my_enc|zk_p_reg[7]_NEW_REG4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|ram1_bit4|altsyncram_component|auto_generated|q_b [0]),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[7]_OTERM5 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[7]_NEW_REG4 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[7]_NEW_REG4 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N5
dffeas \my_enc|zk_p_reg[5]_NEW_REG18 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|ram2_bit4|altsyncram_component|auto_generated|q_b [0]),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[5]_OTERM19 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[5]_NEW_REG18 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[5]_NEW_REG18 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N14
dffeas \my_enc|zk_p_reg[5]_NEW_REG20 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|en2|q_out [0]),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[5]_OTERM21 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[5]_NEW_REG20 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[5]_NEW_REG20 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N58
dffeas \my_enc|zk_p_reg[7]_OTERM11_NEW_REG212 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|data_out[5]~4_combout ),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[7]_OTERM11_OTERM213 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[7]_OTERM11_NEW_REG212 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[7]_OTERM11_NEW_REG212 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N57
cyclonev_lcell_comb \my_int|data_out[5]~5 (
// Equation(s):
// \my_int|data_out[5]~5_combout  = ( \my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM199  & ( (!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & (\my_enc|zk_p_reg[2]_OTERM57_OTERM117 )) # (\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & ((\my_enc|zk_p_reg[7]_OTERM11_OTERM213 
// ))) ) ) # ( !\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM199  & ( (!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & (\my_enc|zk_p_reg[1]_OTERM63_OTERM143 )) # (\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & ((\my_enc|zk_p_reg[7]_OTERM11_OTERM213 ))) ) )

	.dataa(!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q ),
	.datab(!\my_enc|zk_p_reg[1]_OTERM63_OTERM143 ),
	.datac(!\my_enc|zk_p_reg[2]_OTERM57_OTERM117 ),
	.datad(!\my_enc|zk_p_reg[7]_OTERM11_OTERM213 ),
	.datae(gnd),
	.dataf(!\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM199 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|data_out[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|data_out[5]~5 .extended_lut = "off";
defparam \my_int|data_out[5]~5 .lut_mask = 64'h227722770A5F0A5F;
defparam \my_int|data_out[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N12
cyclonev_lcell_comb \my_enc|en2|zk[5] (
// Equation(s):
// \my_enc|en2|zk [5] = ( \my_enc|zk_p_reg[5]_OTERM21  & ( \my_int|data_out[5]~5_combout  & ( !\my_enc|en2|zk[3]~0_combout  $ (((!\my_enc|zk_p_reg[7]_OTERM7  & ((!\my_enc|zk_p_reg[5]_OTERM19 ))) # (\my_enc|zk_p_reg[7]_OTERM7  & (!\my_enc|zk_p_reg[7]_OTERM5 
// )))) ) ) ) # ( !\my_enc|zk_p_reg[5]_OTERM21  & ( \my_int|data_out[5]~5_combout  & ( !\my_enc|en2|zk[3]~0_combout  $ (((!\my_enc|zk_p_reg[7]_OTERM7  & ((\my_enc|zk_p_reg[5]_OTERM19 ))) # (\my_enc|zk_p_reg[7]_OTERM7  & (\my_enc|zk_p_reg[7]_OTERM5 )))) ) ) ) 
// # ( \my_enc|zk_p_reg[5]_OTERM21  & ( !\my_int|data_out[5]~5_combout  & ( !\my_enc|en2|zk[3]~0_combout  $ (((!\my_enc|zk_p_reg[7]_OTERM7  & ((\my_enc|zk_p_reg[5]_OTERM19 ))) # (\my_enc|zk_p_reg[7]_OTERM7  & (\my_enc|zk_p_reg[7]_OTERM5 )))) ) ) ) # ( 
// !\my_enc|zk_p_reg[5]_OTERM21  & ( !\my_int|data_out[5]~5_combout  & ( !\my_enc|en2|zk[3]~0_combout  $ (((!\my_enc|zk_p_reg[7]_OTERM7  & ((!\my_enc|zk_p_reg[5]_OTERM19 ))) # (\my_enc|zk_p_reg[7]_OTERM7  & (!\my_enc|zk_p_reg[7]_OTERM5 )))) ) ) )

	.dataa(!\my_enc|en2|zk[3]~0_combout ),
	.datab(!\my_enc|zk_p_reg[7]_OTERM5 ),
	.datac(!\my_enc|zk_p_reg[5]_OTERM19 ),
	.datad(!\my_enc|zk_p_reg[7]_OTERM7 ),
	.datae(!\my_enc|zk_p_reg[5]_OTERM21 ),
	.dataf(!\my_int|data_out[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en2|zk [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en2|zk[5] .extended_lut = "off";
defparam \my_enc|en2|zk[5] .lut_mask = 64'h5A66A599A5995A66;
defparam \my_enc|en2|zk[5] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N45
cyclonev_lcell_comb \my_enc|mytail|zk_prime_out[5]~5 (
// Equation(s):
// \my_enc|mytail|zk_prime_out[5]~5_combout  = ( \my_enc|en2|zk [5] & ( !\my_enc|my_fsm|state_curr.TAIL~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|my_fsm|state_curr.TAIL~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|en2|zk [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|zk_prime_out[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|zk_prime_out[5]~5 .extended_lut = "off";
defparam \my_enc|mytail|zk_prime_out[5]~5 .lut_mask = 64'h00000000F0F0F0F0;
defparam \my_enc|mytail|zk_prime_out[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N35
dffeas \my_enc|zk_p_reg[7]_OTERM15_NEW_REG206 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_int|data_out[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[7]_OTERM15_OTERM207 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[7]_OTERM15_NEW_REG206 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[7]_OTERM15_NEW_REG206 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N33
cyclonev_lcell_comb \my_int|data_out[6]~7 (
// Equation(s):
// \my_int|data_out[6]~7_combout  = ( \my_enc|zk_p_reg[7]_OTERM15_OTERM207  & ( ((!\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM199  & ((\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM195 ))) # (\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM199  & 
// (\my_enc|zk_p_reg[4]_OTERM25_OTERM205 ))) # (\my_enc|zk_p_reg[7]_OTERM7 ) ) ) # ( !\my_enc|zk_p_reg[7]_OTERM15_OTERM207  & ( (!\my_enc|zk_p_reg[7]_OTERM7  & ((!\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM199  & 
// ((\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM195 ))) # (\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM199  & (\my_enc|zk_p_reg[4]_OTERM25_OTERM205 )))) ) )

	.dataa(!\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM199 ),
	.datab(!\my_enc|zk_p_reg[4]_OTERM25_OTERM205 ),
	.datac(!\my_enc|zk_p_reg[7]_OTERM7 ),
	.datad(!\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM195 ),
	.datae(gnd),
	.dataf(!\my_enc|zk_p_reg[7]_OTERM15_OTERM207 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|data_out[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|data_out[6]~7 .extended_lut = "off";
defparam \my_int|data_out[6]~7 .lut_mask = 64'h10B010B01FBF1FBF;
defparam \my_int|data_out[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N33
cyclonev_lcell_comb \my_int|data_out[5]~5_Duplicate_Duplicate (
// Equation(s):
// \my_int|data_out[5]~5_Duplicate_10_Duplicate  = ( \my_enc|zk_p_reg[7]_OTERM11_OTERM213  & ( ((!\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM199  & (\my_enc|zk_p_reg[1]_OTERM63_OTERM143 )) # (\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM199  & 
// ((\my_enc|zk_p_reg[2]_OTERM57_OTERM117 )))) # (\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q ) ) ) # ( !\my_enc|zk_p_reg[7]_OTERM11_OTERM213  & ( (!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & ((!\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM199  & 
// (\my_enc|zk_p_reg[1]_OTERM63_OTERM143 )) # (\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM199  & ((\my_enc|zk_p_reg[2]_OTERM57_OTERM117 ))))) ) )

	.dataa(!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q ),
	.datab(!\my_enc|zk_p_reg[1]_OTERM63_OTERM143 ),
	.datac(!\my_enc|zk_p_reg[2]_OTERM57_OTERM117 ),
	.datad(!\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM199 ),
	.datae(gnd),
	.dataf(!\my_enc|zk_p_reg[7]_OTERM11_OTERM213 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|data_out[5]~5_Duplicate_10_Duplicate ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|data_out[5]~5_Duplicate_Duplicate .extended_lut = "off";
defparam \my_int|data_out[5]~5_Duplicate_Duplicate .lut_mask = 64'h220A220A775F775F;
defparam \my_int|data_out[5]~5_Duplicate_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N59
dffeas \my_enc|zk_p_reg[3]_NEW_REG32 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|ram1_bit0|altsyncram_component|auto_generated|q_b [0]),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[3]_OTERM33 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[3]_NEW_REG32 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[3]_NEW_REG32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N24
cyclonev_lcell_comb \my_enc|en2|zk[0]~2_Duplicate (
// Equation(s):
// \my_enc|en2|zk[0]~2_Duplicate_13  = ( \my_enc|mytail|tail_bit_regs~1_combout  & ( (!\my_int|FSM|WideOr1~combout  & (!\my_int|ram2_bit0|altsyncram_component|auto_generated|q_b [0] $ ((\my_int|ram2_bit5|altsyncram_component|auto_generated|q_b [0])))) # 
// (\my_int|FSM|WideOr1~combout  & (((\my_int|ram1_bit5|altsyncram_component|auto_generated|q_b [0])))) ) ) # ( !\my_enc|mytail|tail_bit_regs~1_combout  & ( (!\my_int|FSM|WideOr1~combout  & (!\my_int|ram2_bit0|altsyncram_component|auto_generated|q_b [0] $ 
// ((!\my_int|ram2_bit5|altsyncram_component|auto_generated|q_b [0])))) # (\my_int|FSM|WideOr1~combout  & (((!\my_int|ram1_bit5|altsyncram_component|auto_generated|q_b [0])))) ) )

	.dataa(!\my_int|ram2_bit0|altsyncram_component|auto_generated|q_b [0]),
	.datab(!\my_int|FSM|WideOr1~combout ),
	.datac(!\my_int|ram2_bit5|altsyncram_component|auto_generated|q_b [0]),
	.datad(!\my_int|ram1_bit5|altsyncram_component|auto_generated|q_b [0]),
	.datae(gnd),
	.dataf(!\my_enc|mytail|tail_bit_regs~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en2|zk[0]~2_Duplicate_13 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en2|zk[0]~2_Duplicate .extended_lut = "off";
defparam \my_enc|en2|zk[0]~2_Duplicate .lut_mask = 64'h7B487B4884B784B7;
defparam \my_enc|en2|zk[0]~2_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N2
dffeas \my_enc|zk_p_reg[6]_OTERM3_NEW_REG176 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|en2|zk[0]~2_Duplicate_13 ),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[6]_OTERM3_OTERM177 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[6]_OTERM3_NEW_REG176 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[6]_OTERM3_NEW_REG176 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N39
cyclonev_lcell_comb \my_enc|en2|zk[0]~1 (
// Equation(s):
// \my_enc|en2|zk[0]~1_combout  = ( \my_enc|zk_p_reg[6]_OTERM3_OTERM177  & ( \my_enc|zk_p_reg[7]_OTERM7  & ( !\my_int|data_out[5]~5_Duplicate_10_Duplicate  $ (!\my_enc|zk_p_reg[3]_OTERM33  $ (\my_enc|zk_p_reg[7]_OTERM5~DUPLICATE_q )) ) ) ) # ( 
// !\my_enc|zk_p_reg[6]_OTERM3_OTERM177  & ( \my_enc|zk_p_reg[7]_OTERM7  & ( !\my_int|data_out[5]~5_Duplicate_10_Duplicate  $ (!\my_enc|zk_p_reg[3]_OTERM33  $ (!\my_enc|zk_p_reg[7]_OTERM5~DUPLICATE_q )) ) ) ) # ( \my_enc|zk_p_reg[6]_OTERM3_OTERM177  & ( 
// !\my_enc|zk_p_reg[7]_OTERM7  & ( !\my_enc|zk_p_reg[5]_OTERM19  $ (\my_int|data_out[5]~5_Duplicate_10_Duplicate ) ) ) ) # ( !\my_enc|zk_p_reg[6]_OTERM3_OTERM177  & ( !\my_enc|zk_p_reg[7]_OTERM7  & ( !\my_enc|zk_p_reg[5]_OTERM19  $ 
// (!\my_int|data_out[5]~5_Duplicate_10_Duplicate ) ) ) )

	.dataa(!\my_enc|zk_p_reg[5]_OTERM19 ),
	.datab(!\my_int|data_out[5]~5_Duplicate_10_Duplicate ),
	.datac(!\my_enc|zk_p_reg[3]_OTERM33 ),
	.datad(!\my_enc|zk_p_reg[7]_OTERM5~DUPLICATE_q ),
	.datae(!\my_enc|zk_p_reg[6]_OTERM3_OTERM177 ),
	.dataf(!\my_enc|zk_p_reg[7]_OTERM7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en2|zk[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en2|zk[0]~1 .extended_lut = "off";
defparam \my_enc|en2|zk[0]~1 .lut_mask = 64'h66669999C33C3CC3;
defparam \my_enc|en2|zk[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N0
cyclonev_lcell_comb \my_enc|mytail|zk_prime_out[6]~6 (
// Equation(s):
// \my_enc|mytail|zk_prime_out[6]~6_combout  = ( \my_enc|en2|zk[0]~1_combout  & ( (!\my_enc|my_fsm|state_curr.TAIL~q  & !\my_int|data_out[6]~7_combout ) ) ) # ( !\my_enc|en2|zk[0]~1_combout  & ( (!\my_enc|my_fsm|state_curr.TAIL~q  & 
// \my_int|data_out[6]~7_combout ) ) )

	.dataa(gnd),
	.datab(!\my_enc|my_fsm|state_curr.TAIL~q ),
	.datac(!\my_int|data_out[6]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|en2|zk[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|zk_prime_out[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|zk_prime_out[6]~6 .extended_lut = "off";
defparam \my_enc|mytail|zk_prime_out[6]~6 .lut_mask = 64'h0C0C0C0CC0C0C0C0;
defparam \my_enc|mytail|zk_prime_out[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N55
dffeas \my_enc|zk_p_reg[7]_OTERM13_NEW_REG144 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|ram1_bit1|altsyncram_component|auto_generated|q_b [0]),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[7]_OTERM13_OTERM145 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[7]_OTERM13_NEW_REG144 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[7]_OTERM13_NEW_REG144 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N45
cyclonev_lcell_comb \my_enc|mytail|tail_bit_regs~5_RTM0150 (
// Equation(s):
// \my_enc|mytail|tail_bit_regs~5_RTM0150_combout  = !\my_enc|mytail|tail_bit_regs~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|mytail|tail_bit_regs~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|tail_bit_regs~5_RTM0150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs~5_RTM0150 .extended_lut = "off";
defparam \my_enc|mytail|tail_bit_regs~5_RTM0150 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \my_enc|mytail|tail_bit_regs~5_RTM0150 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N47
dffeas \my_enc|zk_p_reg[7]_OTERM13_NEW_REG148 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|mytail|tail_bit_regs~5_RTM0150_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[7]_OTERM13_OTERM149 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[7]_OTERM13_NEW_REG148 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[7]_OTERM13_NEW_REG148 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N21
cyclonev_lcell_comb \my_enc|zk_p_reg[7]_OTERM13_OTERM147~feeder (
// Equation(s):
// \my_enc|zk_p_reg[7]_OTERM13_OTERM147~feeder_combout  = ( \my_int|ram2_bit1|altsyncram_component|auto_generated|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_int|ram2_bit1|altsyncram_component|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|zk_p_reg[7]_OTERM13_OTERM147~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|zk_p_reg[7]_OTERM13_OTERM147~feeder .extended_lut = "off";
defparam \my_enc|zk_p_reg[7]_OTERM13_OTERM147~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_enc|zk_p_reg[7]_OTERM13_OTERM147~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N22
dffeas \my_enc|zk_p_reg[7]_OTERM13_NEW_REG146 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|zk_p_reg[7]_OTERM13_OTERM147~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[7]_OTERM13_OTERM147 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[7]_OTERM13_NEW_REG146 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[7]_OTERM13_NEW_REG146 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N18
cyclonev_lcell_comb \my_enc|en2|zk[7]~3 (
// Equation(s):
// \my_enc|en2|zk[7]~3_combout  = ( \my_enc|zk_p_reg[7]_OTERM13_OTERM147  & ( !\my_enc|zk_p_reg[7]_OTERM13_OTERM149  $ (((!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & ((\my_enc|zk_p_reg[5]_OTERM19 ))) # (\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & 
// (\my_enc|zk_p_reg[7]_OTERM13_OTERM145 )))) ) ) # ( !\my_enc|zk_p_reg[7]_OTERM13_OTERM147  & ( !\my_enc|zk_p_reg[7]_OTERM13_OTERM149  $ (((!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & ((!\my_enc|zk_p_reg[5]_OTERM19 ))) # 
// (\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & (\my_enc|zk_p_reg[7]_OTERM13_OTERM145 )))) ) )

	.dataa(!\my_enc|zk_p_reg[7]_OTERM13_OTERM145 ),
	.datab(!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q ),
	.datac(!\my_enc|zk_p_reg[5]_OTERM19 ),
	.datad(!\my_enc|zk_p_reg[7]_OTERM13_OTERM149 ),
	.datae(gnd),
	.dataf(!\my_enc|zk_p_reg[7]_OTERM13_OTERM147 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en2|zk[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en2|zk[7]~3 .extended_lut = "off";
defparam \my_enc|en2|zk[7]~3 .lut_mask = 64'h2ED12ED1E21DE21D;
defparam \my_enc|en2|zk[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N21
cyclonev_lcell_comb \my_enc|zk_p_reg[7]_OTERM15_NEW_REG208_RTM0210 (
// Equation(s):
// \my_enc|zk_p_reg[7]_OTERM15_NEW_REG208_RTM0210~combout  = !\my_int|ram2_bit6|altsyncram_component|auto_generated|q_b [0]

	.dataa(gnd),
	.datab(!\my_int|ram2_bit6|altsyncram_component|auto_generated|q_b [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|zk_p_reg[7]_OTERM15_NEW_REG208_RTM0210~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|zk_p_reg[7]_OTERM15_NEW_REG208_RTM0210 .extended_lut = "off";
defparam \my_enc|zk_p_reg[7]_OTERM15_NEW_REG208_RTM0210 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \my_enc|zk_p_reg[7]_OTERM15_NEW_REG208_RTM0210 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N23
dffeas \my_enc|zk_p_reg[7]_OTERM15_NEW_REG208 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|zk_p_reg[7]_OTERM15_NEW_REG208_RTM0210~combout ),
	.asdata(vcc),
	.clrn(!\my_enc|always1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg[7]_OTERM15_OTERM209 ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg[7]_OTERM15_NEW_REG208 .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg[7]_OTERM15_NEW_REG208 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N30
cyclonev_lcell_comb \my_int|data_out[6]~7_RTM016 (
// Equation(s):
// \my_int|data_out[6]~7_RTM016_combout  = ( \my_enc|zk_p_reg[7]_OTERM15_OTERM207  & ( (!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & ((!\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM199  & ((\my_enc|zk_p_reg[7]_OTERM15_OTERM209 ))) # 
// (\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM199  & (!\my_enc|zk_p_reg[4]_OTERM25_OTERM205 )))) ) ) # ( !\my_enc|zk_p_reg[7]_OTERM15_OTERM207  & ( ((!\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM199  & ((\my_enc|zk_p_reg[7]_OTERM15_OTERM209 ))) # 
// (\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM199  & (!\my_enc|zk_p_reg[4]_OTERM25_OTERM205 ))) # (\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q ) ) )

	.dataa(!\my_enc|zk_p_reg[5]_OTERM23_OTERM111_OTERM199 ),
	.datab(!\my_enc|zk_p_reg[4]_OTERM25_OTERM205 ),
	.datac(!\my_enc|zk_p_reg[7]_OTERM15_OTERM209 ),
	.datad(!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\my_enc|zk_p_reg[7]_OTERM15_OTERM207 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|data_out[6]~7_RTM016_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|data_out[6]~7_RTM016 .extended_lut = "off";
defparam \my_int|data_out[6]~7_RTM016 .lut_mask = 64'h4EFF4EFF4E004E00;
defparam \my_int|data_out[6]~7_RTM016 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N54
cyclonev_lcell_comb \my_enc|en2|zk[7] (
// Equation(s):
// \my_enc|en2|zk [7] = ( \my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & ( \my_int|data_out[5]~5_combout  & ( !\my_int|data_out[1]~1_combout  $ (!\my_enc|en2|zk[7]~3_combout  $ (!\my_enc|zk_p_reg[7]_OTERM5~DUPLICATE_q  $ (!\my_int|data_out[6]~7_RTM016_combout ))) 
// ) ) ) # ( !\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & ( \my_int|data_out[5]~5_combout  & ( !\my_int|data_out[1]~1_combout  $ (!\my_enc|en2|zk[7]~3_combout  $ (!\my_int|data_out[6]~7_RTM016_combout )) ) ) ) # ( \my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & ( 
// !\my_int|data_out[5]~5_combout  & ( !\my_int|data_out[1]~1_combout  $ (!\my_enc|en2|zk[7]~3_combout  $ (!\my_enc|zk_p_reg[7]_OTERM5~DUPLICATE_q  $ (\my_int|data_out[6]~7_RTM016_combout ))) ) ) ) # ( !\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q  & ( 
// !\my_int|data_out[5]~5_combout  & ( !\my_int|data_out[1]~1_combout  $ (!\my_enc|en2|zk[7]~3_combout  $ (\my_int|data_out[6]~7_RTM016_combout )) ) ) )

	.dataa(!\my_int|data_out[1]~1_combout ),
	.datab(!\my_enc|en2|zk[7]~3_combout ),
	.datac(!\my_enc|zk_p_reg[7]_OTERM5~DUPLICATE_q ),
	.datad(!\my_int|data_out[6]~7_RTM016_combout ),
	.datae(!\my_enc|zk_p_reg[7]_OTERM7~DUPLICATE_q ),
	.dataf(!\my_int|data_out[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en2|zk [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en2|zk[7] .extended_lut = "off";
defparam \my_enc|en2|zk[7] .lut_mask = 64'h6699966999666996;
defparam \my_enc|en2|zk[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N33
cyclonev_lcell_comb \my_enc|mytail|zk_prime_out[7]~7 (
// Equation(s):
// \my_enc|mytail|zk_prime_out[7]~7_combout  = (!\my_enc|my_fsm|state_curr.TAIL~q  & \my_enc|en2|zk [7])

	.dataa(gnd),
	.datab(!\my_enc|my_fsm|state_curr.TAIL~q ),
	.datac(gnd),
	.datad(!\my_enc|en2|zk [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|zk_prime_out[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|zk_prime_out[7]~7 .extended_lut = "off";
defparam \my_enc|mytail|zk_prime_out[7]~7 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \my_enc|mytail|zk_prime_out[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N46
dffeas \my_enc|my_fsm|out_valid_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|my_fsm|counter_en~combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|my_fsm|out_valid_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|my_fsm|out_valid_reg .is_wysiwyg = "true";
defparam \my_enc|my_fsm|out_valid_reg .power_up = "low";
// synopsys translate_on

endmodule
