0.6
2017.4
Jan 30 2018
15:48:17
D:/ASIC2/FPGA/IP_repo/rate_encoder/rate_encoder.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/ASIC2/FPGA/IP_repo/rate_encoder/rate_encoder.srcs/sources_1/new/RateEncoder.v,1692868428,verilog,,,,RateEncoder,,,,,,,,
D:/ASIC2/FPGA/IP_repo/rate_encoder/rate_encoder.srcs/sources_1/new/encoder.v,1693920930,verilog,,D:/ASIC2/FPGA/IP_repo/rate_encoder/rate_encoder.srcs/sources_1/new/lfsr.v,,encoder,,,,,,,,
D:/ASIC2/FPGA/IP_repo/rate_encoder/rate_encoder.srcs/sources_1/new/lfsr.v,1692782210,verilog,,D:/ASIC2/FPGA/IP_repo/rate_encoder/rate_encoder.srcs/sources_1/new/RateEncoder.v,,lfsr,,,,,,,,
