INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nimes/Cla_adder_4bits/Cla_adder_4bits.srcs/sources_1/new/Cla_4bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cla_4bits
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'a' is not allowed [C:/Users/nimes/Cla_adder_4bits/Cla_adder_4bits.srcs/sources_1/new/Cla_4bits.v:29]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'cin' is not allowed [C:/Users/nimes/Cla_adder_4bits/Cla_adder_4bits.srcs/sources_1/new/Cla_4bits.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nimes/Cla_adder_4bits/Cla_adder_4bits.srcs/sim_1/new/Cla_4bits_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cla_4bits_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nimes/Cla_adder_4bits/Cla_adder_4bits.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
