// Seed: 629705648
module module_0 (
    input uwire id_0,
    input wand id_1,
    input tri1 id_2,
    input uwire id_3,
    input tri id_4,
    input tri1 id_5,
    input wand id_6,
    input supply1 id_7,
    input wand id_8,
    input tri0 id_9,
    input supply1 id_10,
    input tri module_0,
    input uwire id_12,
    output tri0 id_13
);
  logic id_15;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd27
) (
    input tri id_0,
    output wand id_1,
    output uwire id_2,
    output uwire id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    output uwire id_7,
    output wire id_8,
    input wor id_9,
    input supply0 _id_10
    , id_15,
    input supply1 id_11,
    output wand id_12,
    output supply1 id_13
);
  wire [id_10 : 1  ==  1] id_16;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_4,
      id_4,
      id_9,
      id_4,
      id_0,
      id_4,
      id_4,
      id_5,
      id_9,
      id_11,
      id_11,
      id_13
  );
endmodule
