Analysis & Synthesis report for fpga_workbench
Tue Nov 26 11:24:08 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ram2:RAM1|altsyncram:altsyncram_component|altsyncram_7aj1:auto_generated|altsyncram_kk92:altsyncram1
 16. Parameter Settings for User Entity Instance: chip8:cpu
 17. Parameter Settings for User Entity Instance: ram2:RAM1|altsyncram:altsyncram_component
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "chip8:cpu"
 20. In-System Memory Content Editor Settings
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 26 11:24:08 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; fpga_workbench                              ;
; Top-level Entity Name              ; DE0_Nano                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,195                                       ;
;     Total combinational functions  ; 1,063                                       ;
;     Dedicated logic registers      ; 312                                         ;
; Total registers                    ; 312                                         ;
; Total pins                         ; 154                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 32,768                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; DE0_Nano           ; fpga_workbench     ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                          ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------+-------------+
; ../DE0_Nano.v                                                      ; yes             ; User Verilog HDL File                        ; D:/source/fpga_workbench/DE0_Nano.v                                                         ;             ;
; chip8.v                                                            ; yes             ; User Verilog HDL File                        ; D:/source/fpga_workbench/chip8.v                                                            ;             ;
; ram2.v                                                             ; yes             ; User Wizard-Generated File                   ; D:/source/fpga_workbench/ram2.v                                                             ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                       ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                          ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                       ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                       ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                        ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                           ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                           ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                         ;             ;
; db/altsyncram_7aj1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/source/fpga_workbench/db/altsyncram_7aj1.tdf                                             ;             ;
; db/altsyncram_kk92.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/source/fpga_workbench/db/altsyncram_kk92.tdf                                             ;             ;
; ram1.hex                                                           ; yes             ; Auto-Found Memory Initialization File        ; D:/source/fpga_workbench/ram1.hex                                                           ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                       ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                          ; altera_sld  ;
; db/ip/slde585f977/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/source/fpga_workbench/db/ip/slde585f977/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/source/fpga_workbench/db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/source/fpga_workbench/db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/source/fpga_workbench/db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/source/fpga_workbench/db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/source/fpga_workbench/db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                     ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,195          ;
;                                             ;                ;
; Total combinational functions               ; 1063           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 721            ;
;     -- 3 input functions                    ; 213            ;
;     -- <=2 input functions                  ; 129            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 976            ;
;     -- arithmetic mode                      ; 87             ;
;                                             ;                ;
; Total registers                             ; 312            ;
;     -- Dedicated logic registers            ; 312            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 154            ;
; Total memory bits                           ; 32768          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 192            ;
; Total fan-out                               ; 5680           ;
; Average fan-out                             ; 3.16           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |DE0_Nano                                                                                                                               ; 1063 (1)            ; 312 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 154  ; 0            ; |DE0_Nano                                                                                                                                                                                                                                                                                                                                            ; DE0_Nano                          ; work         ;
;    |chip8:cpu|                                                                                                                          ; 876 (876)           ; 184 (184)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano|chip8:cpu                                                                                                                                                                                                                                                                                                                                  ; chip8                             ; work         ;
;    |ram2:RAM1|                                                                                                                          ; 64 (0)              ; 41 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano|ram2:RAM1                                                                                                                                                                                                                                                                                                                                  ; ram2                              ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 64 (0)              ; 41 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano|ram2:RAM1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;          |altsyncram_7aj1:auto_generated|                                                                                               ; 64 (0)              ; 41 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano|ram2:RAM1|altsyncram:altsyncram_component|altsyncram_7aj1:auto_generated                                                                                                                                                                                                                                                                   ; altsyncram_7aj1                   ; work         ;
;             |altsyncram_kk92:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano|ram2:RAM1|altsyncram:altsyncram_component|altsyncram_7aj1:auto_generated|altsyncram_kk92:altsyncram1                                                                                                                                                                                                                                       ; altsyncram_kk92                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 64 (39)             ; 41 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano|ram2:RAM1|altsyncram:altsyncram_component|altsyncram_7aj1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 25 (25)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano|ram2:RAM1|altsyncram:altsyncram_component|altsyncram_7aj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 122 (1)             ; 87 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 121 (0)             ; 87 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 121 (0)             ; 87 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 121 (1)             ; 87 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 120 (0)             ; 82 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 120 (84)            ; 82 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------+
; Name                                                                                                            ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF      ;
+-----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------+
; ram2:RAM1|altsyncram:altsyncram_component|altsyncram_7aj1:auto_generated|altsyncram_kk92:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; ram1.hex ;
+-----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |DE0_Nano|ram2:RAM1                                                                                                                                                                                                                                                           ; ram2.v          ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                     ; Reason for Removal                     ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; chip8:cpu|ram_data_out[0..7]                                                                                                      ; Stuck at GND due to stuck port data_in ;
; chip8:cpu|ram_write                                                                                                               ; Stuck at GND due to stuck port data_in ;
; chip8:cpu|stage_delay[2]                                                                                                          ; Stuck at GND due to stuck port data_in ;
; chip8:cpu|pc[12..15]                                                                                                              ; Lost fanout                            ;
; ram2:RAM1|altsyncram:altsyncram_component|altsyncram_7aj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 15                                                                                            ;                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                  ;
+------------------+--------------------+------------------------------------------------------+
; Register name    ; Reason for Removal ; Registers Removed due to This Register               ;
+------------------+--------------------+------------------------------------------------------+
; chip8:cpu|pc[15] ; Lost Fanouts       ; chip8:cpu|pc[14], chip8:cpu|pc[13], chip8:cpu|pc[12] ;
+------------------+--------------------+------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 312   ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 147   ;
; Number of registers using Asynchronous Clear ; 229   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 272   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_Nano|chip8:cpu|stage_delay[1]                                                                                                                                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE0_Nano|chip8:cpu|ram_address_out[2]                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_Nano|ram2:RAM1|altsyncram:altsyncram_component|altsyncram_7aj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_Nano|ram2:RAM1|altsyncram:altsyncram_component|altsyncram_7aj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE0_Nano|ram2:RAM1|altsyncram:altsyncram_component|altsyncram_7aj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_Nano|chip8:cpu|pc[15]                                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE0_Nano|ram2:RAM1|altsyncram:altsyncram_component|altsyncram_7aj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_Nano|chip8:cpu|delay_time[0]                                                                                                                                               ;
; 26:1               ; 4 bits    ; 68 LEs        ; 52 LEs               ; 16 LEs                 ; Yes        ; |DE0_Nano|ram2:RAM1|altsyncram:altsyncram_component|altsyncram_7aj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano|chip8:cpu|chip8_dtimer[4]                                                                                                                                             ;
; 14:1               ; 10 bits   ; 90 LEs        ; 20 LEs               ; 70 LEs                 ; Yes        ; |DE0_Nano|chip8:cpu|pc[5]                                                                                                                                                       ;
; 20:1               ; 3 bits    ; 39 LEs        ; 18 LEs               ; 21 LEs                 ; Yes        ; |DE0_Nano|chip8:cpu|registers_data[15][3]                                                                                                                                       ;
; 21:1               ; 2 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DE0_Nano|chip8:cpu|registers_data[15][2]                                                                                                                                       ;
; 165:1              ; 6 bits    ; 660 LEs       ; 48 LEs               ; 612 LEs                ; Yes        ; |DE0_Nano|chip8:cpu|registers_data[14][4]                                                                                                                                       ;
; 165:1              ; 6 bits    ; 660 LEs       ; 48 LEs               ; 612 LEs                ; Yes        ; |DE0_Nano|chip8:cpu|registers_data[13][2]                                                                                                                                       ;
; 165:1              ; 6 bits    ; 660 LEs       ; 48 LEs               ; 612 LEs                ; Yes        ; |DE0_Nano|chip8:cpu|registers_data[12][5]                                                                                                                                       ;
; 165:1              ; 6 bits    ; 660 LEs       ; 48 LEs               ; 612 LEs                ; Yes        ; |DE0_Nano|chip8:cpu|registers_data[11][5]                                                                                                                                       ;
; 165:1              ; 6 bits    ; 660 LEs       ; 48 LEs               ; 612 LEs                ; Yes        ; |DE0_Nano|chip8:cpu|registers_data[10][5]                                                                                                                                       ;
; 165:1              ; 6 bits    ; 660 LEs       ; 48 LEs               ; 612 LEs                ; Yes        ; |DE0_Nano|chip8:cpu|registers_data[9][4]                                                                                                                                        ;
; 165:1              ; 6 bits    ; 660 LEs       ; 48 LEs               ; 612 LEs                ; Yes        ; |DE0_Nano|chip8:cpu|registers_data[8][1]                                                                                                                                        ;
; 165:1              ; 6 bits    ; 660 LEs       ; 48 LEs               ; 612 LEs                ; Yes        ; |DE0_Nano|chip8:cpu|registers_data[7][4]                                                                                                                                        ;
; 165:1              ; 6 bits    ; 660 LEs       ; 48 LEs               ; 612 LEs                ; Yes        ; |DE0_Nano|chip8:cpu|registers_data[6][4]                                                                                                                                        ;
; 165:1              ; 6 bits    ; 660 LEs       ; 48 LEs               ; 612 LEs                ; Yes        ; |DE0_Nano|chip8:cpu|registers_data[5][6]                                                                                                                                        ;
; 165:1              ; 6 bits    ; 660 LEs       ; 48 LEs               ; 612 LEs                ; Yes        ; |DE0_Nano|chip8:cpu|registers_data[4][1]                                                                                                                                        ;
; 165:1              ; 6 bits    ; 660 LEs       ; 48 LEs               ; 612 LEs                ; Yes        ; |DE0_Nano|chip8:cpu|registers_data[3][1]                                                                                                                                        ;
; 165:1              ; 6 bits    ; 660 LEs       ; 48 LEs               ; 612 LEs                ; Yes        ; |DE0_Nano|chip8:cpu|registers_data[2][4]                                                                                                                                        ;
; 165:1              ; 6 bits    ; 660 LEs       ; 48 LEs               ; 612 LEs                ; Yes        ; |DE0_Nano|chip8:cpu|registers_data[1][5]                                                                                                                                        ;
; 165:1              ; 6 bits    ; 660 LEs       ; 48 LEs               ; 612 LEs                ; Yes        ; |DE0_Nano|chip8:cpu|registers_data[0][6]                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_Nano|chip8:cpu|Mux19                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_Nano|chip8:cpu|pc                                                                                                                                                          ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |DE0_Nano|chip8:cpu|Mux2                                                                                                                                                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |DE0_Nano|chip8:cpu|Mux30                                                                                                                                                       ;
; 5:1                ; 9 bits    ; 27 LEs        ; 27 LEs               ; 0 LEs                  ; No         ; |DE0_Nano|chip8:cpu|Mux21                                                                                                                                                       ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |DE0_Nano|chip8:cpu|Mux9                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE0_Nano|chip8:cpu|pc                                                                                                                                                          ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE0_Nano|chip8:cpu|Mux19                                                                                                                                                       ;
; 11:1               ; 15 bits   ; 105 LEs       ; 15 LEs               ; 90 LEs                 ; No         ; |DE0_Nano|chip8:cpu|registers_data                                                                                                                                              ;
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |DE0_Nano|chip8:cpu|pc                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram2:RAM1|altsyncram:altsyncram_component|altsyncram_7aj1:auto_generated|altsyncram_kk92:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: chip8:cpu ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; INSTR_FETCH1   ; 0     ; Signed Integer                ;
; INSTR_FETCH2   ; 1     ; Signed Integer                ;
; INSTR_EXEC1    ; 2     ; Signed Integer                ;
; INSTR_EXEC2    ; 3     ; Signed Integer                ;
; DELAY          ; 4     ; Signed Integer                ;
; HARDFAULT      ; 5     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram2:RAM1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Signed Integer             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; ram1.hex             ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_7aj1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; ram2:RAM1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                               ;
;     -- WIDTH_A                            ; 8                                         ;
;     -- NUMWORDS_A                         ; 4096                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                    ;
;     -- WIDTH_B                            ; 1                                         ;
;     -- NUMWORDS_B                         ; 1                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "chip8:cpu"                                                                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; input_in ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "input_in[15..1]" will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                             ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                       ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------+
; 0              ; RAM2        ; 8     ; 4096  ; Read/Write ; ram2:RAM1|altsyncram:altsyncram_component|altsyncram_7aj1:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 181                         ;
; cycloneiii_ff         ; 225                         ;
;     CLR               ; 13                          ;
;     ENA               ; 25                          ;
;     ENA CLR           ; 45                          ;
;     ENA CLR SLD       ; 137                         ;
;     ENA SCLR          ; 5                           ;
; cycloneiii_io_obuf    ; 98                          ;
; cycloneiii_lcell_comb ; 941                         ;
;     arith             ; 79                          ;
;         2 data inputs ; 47                          ;
;         3 data inputs ; 32                          ;
;     normal            ; 862                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 36                          ;
;         3 data inputs ; 150                         ;
;         4 data inputs ; 666                         ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 6.99                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:34     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Nov 26 11:23:02 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_workbench -c fpga_workbench
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano.v
    Info (12023): Found entity 1: DE0_Nano File: D:/source/fpga_workbench/DE0_Nano.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ram1.v
    Info (12023): Found entity 1: ram1 File: D:/source/fpga_workbench/ram1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file chip8.v
    Info (12023): Found entity 1: chip8 File: D:/source/fpga_workbench/chip8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file chip8_tb.v
    Info (12023): Found entity 1: chip8_tb File: D:/source/fpga_workbench/chip8_tb.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file ram2.v
    Info (12023): Found entity 1: ram2 File: D:/source/fpga_workbench/ram2.v Line: 39
Info (12127): Elaborating entity "DE0_Nano" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at DE0_Nano.v(112) has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 112
Warning (10034): Output port "DRAM_BA" at DE0_Nano.v(113) has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 113
Warning (10034): Output port "DRAM_DQM" at DE0_Nano.v(119) has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 119
Warning (10034): Output port "DRAM_CAS_N" at DE0_Nano.v(114) has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 114
Warning (10034): Output port "DRAM_CKE" at DE0_Nano.v(115) has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 115
Warning (10034): Output port "DRAM_CLK" at DE0_Nano.v(116) has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 116
Warning (10034): Output port "DRAM_CS_N" at DE0_Nano.v(117) has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 117
Warning (10034): Output port "DRAM_RAS_N" at DE0_Nano.v(120) has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 120
Warning (10034): Output port "DRAM_WE_N" at DE0_Nano.v(121) has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 121
Warning (10034): Output port "EPCS_ASDO" at DE0_Nano.v(127) has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 127
Warning (10034): Output port "EPCS_DCLK" at DE0_Nano.v(129) has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 129
Warning (10034): Output port "EPCS_NCSO" at DE0_Nano.v(130) has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 130
Warning (10034): Output port "G_SENSOR_CS_N" at DE0_Nano.v(136) has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 136
Warning (10034): Output port "I2C_SCLK" at DE0_Nano.v(138) has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 138
Warning (10034): Output port "ADC_CS_N" at DE0_Nano.v(145) has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 145
Warning (10034): Output port "ADC_SADDR" at DE0_Nano.v(146) has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 146
Warning (10034): Output port "ADC_SCLK" at DE0_Nano.v(147) has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 147
Info (12128): Elaborating entity "chip8" for hierarchy "chip8:cpu" File: D:/source/fpga_workbench/DE0_Nano.v Line: 200
Warning (10036): Verilog HDL or VHDL warning at chip8.v(23): object "chip8_stimer" assigned a value but never read File: D:/source/fpga_workbench/chip8.v Line: 23
Warning (10036): Verilog HDL or VHDL warning at chip8.v(45): object "stack" assigned a value but never read File: D:/source/fpga_workbench/chip8.v Line: 45
Warning (10230): Verilog HDL assignment warning at chip8.v(76): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 76
Warning (10230): Verilog HDL assignment warning at chip8.v(81): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 81
Warning (10230): Verilog HDL assignment warning at chip8.v(54): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 54
Warning (10230): Verilog HDL assignment warning at chip8.v(98): truncated value with size 32 to match size of target (12) File: D:/source/fpga_workbench/chip8.v Line: 98
Warning (10230): Verilog HDL assignment warning at chip8.v(112): truncated value with size 32 to match size of target (16) File: D:/source/fpga_workbench/chip8.v Line: 112
Warning (10230): Verilog HDL assignment warning at chip8.v(113): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 113
Warning (10230): Verilog HDL assignment warning at chip8.v(119): truncated value with size 32 to match size of target (16) File: D:/source/fpga_workbench/chip8.v Line: 119
Warning (10230): Verilog HDL assignment warning at chip8.v(120): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 120
Warning (10230): Verilog HDL assignment warning at chip8.v(126): truncated value with size 32 to match size of target (16) File: D:/source/fpga_workbench/chip8.v Line: 126
Warning (10230): Verilog HDL assignment warning at chip8.v(127): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 127
Warning (10230): Verilog HDL assignment warning at chip8.v(137): truncated value with size 32 to match size of target (16) File: D:/source/fpga_workbench/chip8.v Line: 137
Warning (10230): Verilog HDL assignment warning at chip8.v(138): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 138
Warning (10230): Verilog HDL assignment warning at chip8.v(148): truncated value with size 32 to match size of target (16) File: D:/source/fpga_workbench/chip8.v Line: 148
Warning (10230): Verilog HDL assignment warning at chip8.v(149): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 149
Warning (10230): Verilog HDL assignment warning at chip8.v(159): truncated value with size 32 to match size of target (16) File: D:/source/fpga_workbench/chip8.v Line: 159
Warning (10230): Verilog HDL assignment warning at chip8.v(160): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 160
Warning (10230): Verilog HDL assignment warning at chip8.v(166): truncated value with size 32 to match size of target (16) File: D:/source/fpga_workbench/chip8.v Line: 166
Warning (10230): Verilog HDL assignment warning at chip8.v(167): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 167
Warning (10230): Verilog HDL assignment warning at chip8.v(173): truncated value with size 32 to match size of target (16) File: D:/source/fpga_workbench/chip8.v Line: 173
Warning (10230): Verilog HDL assignment warning at chip8.v(174): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 174
Warning (10230): Verilog HDL assignment warning at chip8.v(180): truncated value with size 32 to match size of target (16) File: D:/source/fpga_workbench/chip8.v Line: 180
Warning (10230): Verilog HDL assignment warning at chip8.v(181): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 181
Warning (10230): Verilog HDL assignment warning at chip8.v(189): truncated value with size 32 to match size of target (16) File: D:/source/fpga_workbench/chip8.v Line: 189
Warning (10230): Verilog HDL assignment warning at chip8.v(190): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 190
Warning (10230): Verilog HDL assignment warning at chip8.v(198): truncated value with size 32 to match size of target (16) File: D:/source/fpga_workbench/chip8.v Line: 198
Warning (10230): Verilog HDL assignment warning at chip8.v(199): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 199
Warning (10230): Verilog HDL assignment warning at chip8.v(205): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 205
Warning (10230): Verilog HDL assignment warning at chip8.v(211): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 211
Warning (10230): Verilog HDL assignment warning at chip8.v(216): truncated value with size 16 to match size of target (13) File: D:/source/fpga_workbench/chip8.v Line: 216
Warning (10230): Verilog HDL assignment warning at chip8.v(217): truncated value with size 32 to match size of target (8) File: D:/source/fpga_workbench/chip8.v Line: 217
Warning (10230): Verilog HDL assignment warning at chip8.v(219): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 219
Warning (10230): Verilog HDL assignment warning at chip8.v(224): truncated value with size 16 to match size of target (13) File: D:/source/fpga_workbench/chip8.v Line: 224
Warning (10230): Verilog HDL assignment warning at chip8.v(225): truncated value with size 32 to match size of target (8) File: D:/source/fpga_workbench/chip8.v Line: 225
Warning (10230): Verilog HDL assignment warning at chip8.v(227): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 227
Warning (10230): Verilog HDL assignment warning at chip8.v(233): truncated value with size 32 to match size of target (16) File: D:/source/fpga_workbench/chip8.v Line: 233
Warning (10230): Verilog HDL assignment warning at chip8.v(235): truncated value with size 32 to match size of target (16) File: D:/source/fpga_workbench/chip8.v Line: 235
Warning (10230): Verilog HDL assignment warning at chip8.v(236): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 236
Warning (10230): Verilog HDL assignment warning at chip8.v(242): truncated value with size 32 to match size of target (16) File: D:/source/fpga_workbench/chip8.v Line: 242
Warning (10230): Verilog HDL assignment warning at chip8.v(244): truncated value with size 32 to match size of target (16) File: D:/source/fpga_workbench/chip8.v Line: 244
Warning (10230): Verilog HDL assignment warning at chip8.v(245): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 245
Warning (10230): Verilog HDL assignment warning at chip8.v(251): truncated value with size 32 to match size of target (16) File: D:/source/fpga_workbench/chip8.v Line: 251
Warning (10230): Verilog HDL assignment warning at chip8.v(253): truncated value with size 32 to match size of target (16) File: D:/source/fpga_workbench/chip8.v Line: 253
Warning (10230): Verilog HDL assignment warning at chip8.v(254): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 254
Warning (10230): Verilog HDL assignment warning at chip8.v(260): truncated value with size 32 to match size of target (16) File: D:/source/fpga_workbench/chip8.v Line: 260
Warning (10230): Verilog HDL assignment warning at chip8.v(262): truncated value with size 32 to match size of target (16) File: D:/source/fpga_workbench/chip8.v Line: 262
Warning (10230): Verilog HDL assignment warning at chip8.v(263): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 263
Warning (10230): Verilog HDL assignment warning at chip8.v(269): truncated value with size 32 to match size of target (16) File: D:/source/fpga_workbench/chip8.v Line: 269
Warning (10230): Verilog HDL assignment warning at chip8.v(270): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 270
Warning (10230): Verilog HDL assignment warning at chip8.v(276): truncated value with size 32 to match size of target (16) File: D:/source/fpga_workbench/chip8.v Line: 276
Warning (10230): Verilog HDL assignment warning at chip8.v(277): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 277
Warning (10230): Verilog HDL assignment warning at chip8.v(283): truncated value with size 32 to match size of target (16) File: D:/source/fpga_workbench/chip8.v Line: 283
Warning (10230): Verilog HDL assignment warning at chip8.v(284): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 284
Warning (10935): Verilog HDL Casex/Casez warning at chip8.v(292): casex/casez item expression overlaps with a previous casex/casez item expression File: D:/source/fpga_workbench/chip8.v Line: 292
Warning (10935): Verilog HDL Casex/Casez warning at chip8.v(293): casex/casez item expression overlaps with a previous casex/casez item expression File: D:/source/fpga_workbench/chip8.v Line: 293
Warning (10935): Verilog HDL Casex/Casez warning at chip8.v(294): casex/casez item expression overlaps with a previous casex/casez item expression File: D:/source/fpga_workbench/chip8.v Line: 294
Warning (10935): Verilog HDL Casex/Casez warning at chip8.v(295): casex/casez item expression overlaps with a previous casex/casez item expression File: D:/source/fpga_workbench/chip8.v Line: 295
Warning (10935): Verilog HDL Casex/Casez warning at chip8.v(296): casex/casez item expression overlaps with a previous casex/casez item expression File: D:/source/fpga_workbench/chip8.v Line: 296
Warning (10935): Verilog HDL Casex/Casez warning at chip8.v(297): casex/casez item expression overlaps with a previous casex/casez item expression File: D:/source/fpga_workbench/chip8.v Line: 297
Warning (10935): Verilog HDL Casex/Casez warning at chip8.v(298): casex/casez item expression overlaps with a previous casex/casez item expression File: D:/source/fpga_workbench/chip8.v Line: 298
Warning (10935): Verilog HDL Casex/Casez warning at chip8.v(299): casex/casez item expression overlaps with a previous casex/casez item expression File: D:/source/fpga_workbench/chip8.v Line: 299
Warning (10935): Verilog HDL Casex/Casez warning at chip8.v(300): casex/casez item expression overlaps with a previous casex/casez item expression File: D:/source/fpga_workbench/chip8.v Line: 300
Warning (10935): Verilog HDL Casex/Casez warning at chip8.v(301): casex/casez item expression overlaps with a previous casex/casez item expression File: D:/source/fpga_workbench/chip8.v Line: 301
Warning (10935): Verilog HDL Casex/Casez warning at chip8.v(302): casex/casez item expression overlaps with a previous casex/casez item expression File: D:/source/fpga_workbench/chip8.v Line: 302
Warning (10935): Verilog HDL Casex/Casez warning at chip8.v(303): casex/casez item expression overlaps with a previous casex/casez item expression File: D:/source/fpga_workbench/chip8.v Line: 303
Warning (10935): Verilog HDL Casex/Casez warning at chip8.v(304): casex/casez item expression overlaps with a previous casex/casez item expression File: D:/source/fpga_workbench/chip8.v Line: 304
Warning (10935): Verilog HDL Casex/Casez warning at chip8.v(305): casex/casez item expression overlaps with a previous casex/casez item expression File: D:/source/fpga_workbench/chip8.v Line: 305
Warning (10935): Verilog HDL Casex/Casez warning at chip8.v(306): casex/casez item expression overlaps with a previous casex/casez item expression File: D:/source/fpga_workbench/chip8.v Line: 306
Warning (10763): Verilog HDL warning at chip8.v(290): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: D:/source/fpga_workbench/chip8.v Line: 290
Warning (10230): Verilog HDL assignment warning at chip8.v(308): truncated value with size 32 to match size of target (16) File: D:/source/fpga_workbench/chip8.v Line: 308
Warning (10230): Verilog HDL assignment warning at chip8.v(309): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 309
Warning (10230): Verilog HDL assignment warning at chip8.v(316): truncated value with size 32 to match size of target (16) File: D:/source/fpga_workbench/chip8.v Line: 316
Warning (10230): Verilog HDL assignment warning at chip8.v(318): truncated value with size 32 to match size of target (16) File: D:/source/fpga_workbench/chip8.v Line: 318
Warning (10230): Verilog HDL assignment warning at chip8.v(319): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 319
Warning (10230): Verilog HDL assignment warning at chip8.v(325): truncated value with size 32 to match size of target (16) File: D:/source/fpga_workbench/chip8.v Line: 325
Warning (10230): Verilog HDL assignment warning at chip8.v(327): truncated value with size 32 to match size of target (16) File: D:/source/fpga_workbench/chip8.v Line: 327
Warning (10230): Verilog HDL assignment warning at chip8.v(328): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 328
Warning (10230): Verilog HDL assignment warning at chip8.v(335): truncated value with size 32 to match size of target (16) File: D:/source/fpga_workbench/chip8.v Line: 335
Warning (10230): Verilog HDL assignment warning at chip8.v(336): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 336
Warning (10230): Verilog HDL assignment warning at chip8.v(342): truncated value with size 32 to match size of target (16) File: D:/source/fpga_workbench/chip8.v Line: 342
Warning (10230): Verilog HDL assignment warning at chip8.v(343): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 343
Warning (10230): Verilog HDL assignment warning at chip8.v(362): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 362
Warning (10230): Verilog HDL assignment warning at chip8.v(370): truncated value with size 32 to match size of target (3) File: D:/source/fpga_workbench/chip8.v Line: 370
Warning (10230): Verilog HDL assignment warning at chip8.v(371): truncated value with size 32 to match size of target (16) File: D:/source/fpga_workbench/chip8.v Line: 371
Warning (10240): Verilog HDL Always Construct warning at chip8.v(60): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: D:/source/fpga_workbench/chip8.v Line: 60
Info (12128): Elaborating entity "ram2" for hierarchy "ram2:RAM1" File: D:/source/fpga_workbench/DE0_Nano.v Line: 208
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram2:RAM1|altsyncram:altsyncram_component" File: D:/source/fpga_workbench/ram2.v Line: 85
Info (12130): Elaborated megafunction instantiation "ram2:RAM1|altsyncram:altsyncram_component" File: D:/source/fpga_workbench/ram2.v Line: 85
Info (12133): Instantiated megafunction "ram2:RAM1|altsyncram:altsyncram_component" with the following parameter: File: D:/source/fpga_workbench/ram2.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ram1.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM2"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7aj1.tdf
    Info (12023): Found entity 1: altsyncram_7aj1 File: D:/source/fpga_workbench/db/altsyncram_7aj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7aj1" for hierarchy "ram2:RAM1|altsyncram:altsyncram_component|altsyncram_7aj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kk92.tdf
    Info (12023): Found entity 1: altsyncram_kk92 File: D:/source/fpga_workbench/db/altsyncram_kk92.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kk92" for hierarchy "ram2:RAM1|altsyncram:altsyncram_component|altsyncram_7aj1:auto_generated|altsyncram_kk92:altsyncram1" File: D:/source/fpga_workbench/db/altsyncram_7aj1.tdf Line: 36
Warning (113015): Width of data items in "ram1.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 128 warnings, reporting 10 File: D:/source/fpga_workbench/ram1.hex Line: 1
    Warning (113009): Data at line (1) of memory initialization file "ram1.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/source/fpga_workbench/ram1.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "ram1.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/source/fpga_workbench/ram1.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "ram1.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/source/fpga_workbench/ram1.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "ram1.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/source/fpga_workbench/ram1.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "ram1.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/source/fpga_workbench/ram1.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "ram1.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/source/fpga_workbench/ram1.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "ram1.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/source/fpga_workbench/ram1.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "ram1.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/source/fpga_workbench/ram1.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "ram1.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/source/fpga_workbench/ram1.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "ram1.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/source/fpga_workbench/ram1.hex Line: 10
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ram2:RAM1|altsyncram:altsyncram_component|altsyncram_7aj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/source/fpga_workbench/db/altsyncram_7aj1.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "ram2:RAM1|altsyncram:altsyncram_component|altsyncram_7aj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/source/fpga_workbench/db/altsyncram_7aj1.tdf Line: 37
Info (12133): Instantiated megafunction "ram2:RAM1|altsyncram:altsyncram_component|altsyncram_7aj1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/source/fpga_workbench/db/altsyncram_7aj1.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380011314"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "ram2:RAM1|altsyncram:altsyncram_component|altsyncram_7aj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "ram2:RAM1|altsyncram:altsyncram_component|altsyncram_7aj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "ram2:RAM1|altsyncram:altsyncram_component|altsyncram_7aj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.11.26.11:23:21 Progress: Loading slde585f977/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde585f977/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/source/fpga_workbench/db/ip/slde585f977/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/source/fpga_workbench/db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/source/fpga_workbench/db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/source/fpga_workbench/db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/source/fpga_workbench/db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/source/fpga_workbench/db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/source/fpga_workbench/db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 139
    Warning (13040): bidirectional pin "GPIO_2[0]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 154
    Warning (13040): bidirectional pin "GPIO_2[1]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 154
    Warning (13040): bidirectional pin "GPIO_2[2]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 154
    Warning (13040): bidirectional pin "GPIO_2[3]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 154
    Warning (13040): bidirectional pin "GPIO_2[4]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 154
    Warning (13040): bidirectional pin "GPIO_2[5]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 154
    Warning (13040): bidirectional pin "GPIO_2[6]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 154
    Warning (13040): bidirectional pin "GPIO_2[7]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 154
    Warning (13040): bidirectional pin "GPIO_2[8]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 154
    Warning (13040): bidirectional pin "GPIO_2[9]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 154
    Warning (13040): bidirectional pin "GPIO_2[10]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 154
    Warning (13040): bidirectional pin "GPIO_2[11]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 154
    Warning (13040): bidirectional pin "GPIO_2[12]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 154
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: D:/source/fpga_workbench/DE0_Nano.v Line: 168
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 112
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 112
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 112
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 112
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 112
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 112
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 112
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 112
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 112
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 112
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 112
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 112
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 112
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 113
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 113
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 114
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 115
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 116
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 117
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 119
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 119
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 120
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 121
    Warning (13410): Pin "EPCS_ASDO" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 127
    Warning (13410): Pin "EPCS_DCLK" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 129
    Warning (13410): Pin "EPCS_NCSO" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 130
    Warning (13410): Pin "G_SENSOR_CS_N" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 136
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 138
    Warning (13410): Pin "ADC_CS_N" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 145
    Warning (13410): Pin "ADC_SADDR" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 146
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: D:/source/fpga_workbench/DE0_Nano.v Line: 147
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/source/fpga_workbench/DE0_Nano.v Line: 106
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/source/fpga_workbench/DE0_Nano.v Line: 106
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/source/fpga_workbench/DE0_Nano.v Line: 106
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/source/fpga_workbench/DE0_Nano.v Line: 106
    Warning (15610): No output dependent on input pin "EPCS_DATA0" File: D:/source/fpga_workbench/DE0_Nano.v Line: 128
    Warning (15610): No output dependent on input pin "G_SENSOR_INT" File: D:/source/fpga_workbench/DE0_Nano.v Line: 137
    Warning (15610): No output dependent on input pin "ADC_SDAT" File: D:/source/fpga_workbench/DE0_Nano.v Line: 148
    Warning (15610): No output dependent on input pin "GPIO_2_IN[0]" File: D:/source/fpga_workbench/DE0_Nano.v Line: 155
    Warning (15610): No output dependent on input pin "GPIO_2_IN[1]" File: D:/source/fpga_workbench/DE0_Nano.v Line: 155
    Warning (15610): No output dependent on input pin "GPIO_2_IN[2]" File: D:/source/fpga_workbench/DE0_Nano.v Line: 155
    Warning (15610): No output dependent on input pin "GPIO_0_IN[0]" File: D:/source/fpga_workbench/DE0_Nano.v Line: 162
    Warning (15610): No output dependent on input pin "GPIO_0_IN[1]" File: D:/source/fpga_workbench/DE0_Nano.v Line: 162
    Warning (15610): No output dependent on input pin "GPIO_1_IN[0]" File: D:/source/fpga_workbench/DE0_Nano.v Line: 169
    Warning (15610): No output dependent on input pin "GPIO_1_IN[1]" File: D:/source/fpga_workbench/DE0_Nano.v Line: 169
Info (21057): Implemented 1373 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 40 output pins
    Info (21060): Implemented 98 bidirectional pins
    Info (21061): Implemented 1206 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 262 warnings
    Info: Peak virtual memory: 4870 megabytes
    Info: Processing ended: Tue Nov 26 11:24:08 2019
    Info: Elapsed time: 00:01:06
    Info: Total CPU time (on all processors): 00:01:17


