{
  "design": {
    "design_info": {
      "boundary_crc": "0x9938576DCD1430D9",
      "device": "xc7z007sclg400-1",
      "gen_directory": "../../../../EE316_VGA_FPGA.gen/sources_1/bd/Final_Lab",
      "name": "Final_Lab",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "AXI_ps2_0": "",
      "AXI_vga_bram_IP_0": "",
      "AXI_Video_Manager_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {}
      },
      "clk_wiz": "",
      "rst_clk_wiz_100M": "",
      "AXI_Video_Manager_0": ""
    },
    "ports": {
      "VGA_B": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "VGA_G": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "VGA_HS": {
        "direction": "O"
      },
      "VGA_R": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "VGA_VS": {
        "direction": "O"
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "Final_Lab_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "PS2_CLK": {
        "direction": "I"
      },
      "PS2_DATA": {
        "direction": "I"
      }
    },
    "components": {
      "AXI_ps2_0": {
        "vlnv": "solathomas.com:Project_6:AXI_ps2:1.0",
        "xci_name": "Final_Lab_AXI_ps2_0_0",
        "xci_path": "ip/Final_Lab_AXI_ps2_0_0/Final_Lab_AXI_ps2_0_0.xci",
        "inst_hier_path": "AXI_ps2_0"
      },
      "AXI_vga_bram_IP_0": {
        "vlnv": "solathomas.com:Project_6:AXI_vga_bram_IP:1.0",
        "xci_name": "Final_Lab_AXI_vga_bram_IP_0_0",
        "xci_path": "ip/Final_Lab_AXI_vga_bram_IP_0_0/Final_Lab_AXI_vga_bram_IP_0_0.xci",
        "inst_hier_path": "AXI_vga_bram_IP_0"
      },
      "AXI_Video_Manager_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/Final_Lab_AXI_Video_Manager_0_axi_periph_0/Final_Lab_AXI_Video_Manager_0_axi_periph_0.xci",
        "inst_hier_path": "AXI_Video_Manager_0_axi_periph",
        "xci_name": "Final_Lab_AXI_Video_Manager_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "Final_Lab_xbar_0",
            "xci_path": "ip/Final_Lab_xbar_0/Final_Lab_xbar_0.xci",
            "inst_hier_path": "AXI_Video_Manager_0_axi_periph/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "AXI_Video_Manager_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_AXI_Video_Manager_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_AXI_Video_Manager_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "AXI_Video_Manager_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "AXI_Video_Manager_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "Final_Lab_clk_wiz_0",
        "xci_path": "ip/Final_Lab_clk_wiz_0/Final_Lab_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "124.615"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT2_JITTER": {
            "value": "143.688"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_100"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_50"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "8.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "20"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "Final_Lab_rst_clk_wiz_100M_0",
        "xci_path": "ip/Final_Lab_rst_clk_wiz_100M_0/Final_Lab_rst_clk_wiz_100M_0.xci",
        "inst_hier_path": "rst_clk_wiz_100M"
      },
      "AXI_Video_Manager_0": {
        "vlnv": "solathomas.com:Project_6:AXI_Video_Manager:1.0",
        "xci_name": "Final_Lab_AXI_Video_Manager_0_0",
        "xci_path": "ip/Final_Lab_AXI_Video_Manager_0_0/Final_Lab_AXI_Video_Manager_0_0.xci",
        "inst_hier_path": "AXI_Video_Manager_0",
        "interface_ports": {
          "M00_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M00_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M00_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      }
    },
    "interface_nets": {
      "AXI_Video_Manager_0_M00_AXI": {
        "interface_ports": [
          "AXI_Video_Manager_0/M00_AXI",
          "AXI_Video_Manager_0_axi_periph/S00_AXI"
        ]
      },
      "AXI_Video_Manager_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "AXI_Video_Manager_0_axi_periph/M00_AXI",
          "AXI_ps2_0/S00_AXI"
        ]
      },
      "AXI_Video_Manager_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "AXI_Video_Manager_0_axi_periph/M01_AXI",
          "AXI_vga_bram_IP_0/S00_AXI"
        ]
      }
    },
    "nets": {
      "AXI_ps2_0_IRQ_O": {
        "ports": [
          "AXI_ps2_0/IRQ_O",
          "AXI_Video_Manager_0/IRQ_I"
        ]
      },
      "AXI_vga_bram_IP_0_b": {
        "ports": [
          "AXI_vga_bram_IP_0/b",
          "VGA_B"
        ]
      },
      "AXI_vga_bram_IP_0_g": {
        "ports": [
          "AXI_vga_bram_IP_0/g",
          "VGA_G"
        ]
      },
      "AXI_vga_bram_IP_0_hsync": {
        "ports": [
          "AXI_vga_bram_IP_0/hsync",
          "VGA_HS"
        ]
      },
      "AXI_vga_bram_IP_0_r": {
        "ports": [
          "AXI_vga_bram_IP_0/r",
          "VGA_R"
        ]
      },
      "AXI_vga_bram_IP_0_vsync": {
        "ports": [
          "AXI_vga_bram_IP_0/vsync",
          "VGA_VS"
        ]
      },
      "PS2_CLK_1": {
        "ports": [
          "PS2_CLK",
          "AXI_ps2_0/ps2_clk"
        ]
      },
      "PS2_DATA_1": {
        "ports": [
          "PS2_DATA",
          "AXI_ps2_0/ps2_data"
        ]
      },
      "clk_wiz_clk_50": {
        "ports": [
          "clk_wiz/clk_50",
          "AXI_ps2_0/I_CLK_50",
          "AXI_vga_bram_IP_0/I_CLK_50"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_100",
          "AXI_Video_Manager_0_axi_periph/S00_ACLK",
          "rst_clk_wiz_100M/slowest_sync_clk",
          "AXI_ps2_0/s00_axi_aclk",
          "AXI_Video_Manager_0_axi_periph/M00_ACLK",
          "AXI_Video_Manager_0_axi_periph/ACLK",
          "AXI_vga_bram_IP_0/s00_axi_aclk",
          "AXI_Video_Manager_0_axi_periph/M01_ACLK",
          "AXI_Video_Manager_0/m00_axi_aclk"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_100M/dcm_locked"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "clk_wiz/reset",
          "rst_clk_wiz_100M/ext_reset_in"
        ]
      },
      "rst_clk_wiz_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_aresetn",
          "AXI_Video_Manager_0_axi_periph/S00_ARESETN",
          "AXI_ps2_0/s00_axi_aresetn",
          "AXI_Video_Manager_0_axi_periph/M00_ARESETN",
          "AXI_Video_Manager_0_axi_periph/ARESETN",
          "AXI_vga_bram_IP_0/s00_axi_aresetn",
          "AXI_Video_Manager_0_axi_periph/M01_ARESETN",
          "AXI_Video_Manager_0/m00_axi_aresetn"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz/clk_in1"
        ]
      }
    },
    "addressing": {
      "/AXI_Video_Manager_0": {
        "address_spaces": {
          "M00_AXI": {
            "segments": {
              "SEG_AXI_ps2_0_S00_AXI_reg": {
                "address_block": "/AXI_ps2_0/S00_AXI/S00_AXI_reg",
                "offset": "0x44A00000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_AXI_vga_bram_IP_0_S00_AXI_reg": {
                "address_block": "/AXI_vga_bram_IP_0/S00_AXI/S00_AXI_reg",
                "offset": "0x44A10000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}