/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az380-920
+ date
Sat Dec 10 17:38:28 UTC 2022
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1670693908
+ CACTUS_STARTTIME=1670693908
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.13.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.13.0
Compile date:      Dec 10 2022 (17:30:42)
Run date:          Dec 10 2022 (17:38:29+0000)
Run host:          fv-az380-920.nl4gydpcqt3ebnqutlzgyneqag.dx.internal.cloudapp.net (pid=104093)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az380-920
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110656KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=186d48aa-2fc6-e04c-82e0-ea058392a0f4, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1023-azure, OSVersion="#29~20.04.1-Ubuntu SMP Wed Oct 26 19:18:25 UTC 2022", HostName=fv-az380-920, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110656KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#-1, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00257882 sec
      iterations=10000000... time=0.033137 sec
      iterations=100000000... time=0.279978 sec
      iterations=400000000... time=1.14276 sec
      iterations=400000000... time=0.862258 sec
      result: 2.85208 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00571023 sec
      iterations=10000000... time=0.0337294 sec
      iterations=100000000... time=0.306823 sec
      iterations=400000000... time=1.19627 sec
      result: 10.7 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00211021 sec
      iterations=10000000... time=0.0202165 sec
      iterations=100000000... time=0.201544 sec
      iterations=500000000... time=1.00556 sec
      result: 7.95579 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.0001304 sec
      iterations=10000... time=0.00146881 sec
      iterations=100000... time=0.0189573 sec
      iterations=1000000... time=0.15777 sec
      iterations=7000000... time=1.01088 sec
      result: 1.44411 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000685104 sec
      iterations=10000... time=0.00532943 sec
      iterations=100000... time=0.0484158 sec
      iterations=1000000... time=0.478177 sec
      iterations=2000000... time=0.987089 sec
      iterations=4000000... time=2.0509 sec
      result: 5.12726 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=2.9e-06 sec
      iterations=100... time=2.68e-05 sec
      iterations=1000... time=0.000322902 sec
      iterations=10000... time=0.00280152 sec
      iterations=100000... time=0.0301809 sec
      iterations=1000000... time=0.293814 sec
      iterations=4000000... time=1.11765 sec
      result: 87.956 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=5.9e-06 sec
      iterations=10... time=5.97e-05 sec
      iterations=100... time=0.000456804 sec
      iterations=1000... time=0.00428913 sec
      iterations=10000... time=0.0416731 sec
      iterations=100000... time=0.414212 sec
      iterations=300000... time=1.21813 sec
      result: 48.4206 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.5e-06 sec
      iterations=10000... time=2.3e-05 sec
      iterations=100000... time=0.000223202 sec
      iterations=1000000... time=0.00236361 sec
      iterations=10000000... time=0.0270183 sec
      iterations=100000000... time=0.282784 sec
      iterations=400000000... time=1.07884 sec
      result: 0.337138 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=1.83e-05 sec
      iterations=10000... time=0.000144401 sec
      iterations=100000... time=0.00153351 sec
      iterations=1000000... time=0.0163341 sec
      iterations=10000000... time=0.177083 sec
      iterations=60000000... time=1.09544 sec
      result: 2.28217 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=5.99999e-07 sec
      iterations=10... time=3.2e-06 sec
      iterations=100... time=2.86e-05 sec
      iterations=1000... time=0.000362003 sec
      iterations=10000... time=0.00302142 sec
      iterations=100000... time=0.0291594 sec
      iterations=1000000... time=0.298204 sec
      iterations=4000000... time=1.21808 sec
      result: 80.704 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.9e-06 sec
      iterations=10... time=0.000123001 sec
      iterations=100... time=0.00101161 sec
      iterations=1000... time=0.00989937 sec
      iterations=10000... time=0.0976292 sec
      iterations=100000... time=0.944878 sec
      iterations=200000... time=1.91141 sec
      result: 20.5721 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.59e-05 sec
      iterations=10... time=0.000375403 sec
      iterations=100... time=0.00272452 sec
      iterations=1000... time=0.0242515 sec
      iterations=10000... time=0.247675 sec
      iterations=40000... time=1.00953 sec
      result: 0.0684676 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=2.91e-05 sec
      iterations=10... time=0.000979707 sec
      iterations=100... time=0.00864936 sec
      iterations=1000... time=0.0861813 sec
      iterations=10000... time=0.876137 sec
      iterations=20000... time=1.75813 sec
      result: 0.138408 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00535944 sec
      iterations=10... time=0.0624315 sec
      iterations=100... time=0.616796 sec
      iterations=200... time=1.21233 sec
      result: 0.405892 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00299997 sec
      iterations=10000000... time=0.0279623 sec
      iterations=100000000... time=0.301905 sec
      iterations=400000000... time=1.18026 sec
      iterations=400000000... time=0.899881 sec
      result: 2.85324 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00334872 sec
      iterations=10000000... time=0.0303592 sec
      iterations=100000000... time=0.305777 sec
      iterations=400000000... time=1.24646 sec
      result: 10.2691 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00168336 sec
      iterations=10000000... time=0.0192549 sec
      iterations=100000000... time=0.186048 sec
      iterations=600000000... time=1.18541 sec
      result: 8.09847 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000125751 sec
      iterations=10000... time=0.00126626 sec
      iterations=100000... time=0.0139619 sec
      iterations=1000000... time=0.143169 sec
      iterations=8000000... time=1.19541 sec
      result: 1.49426 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000546503 sec
      iterations=10000... time=0.00397042 sec
      iterations=100000... time=0.0446089 sec
      iterations=1000000... time=0.459551 sec
      iterations=2000000... time=0.938201 sec
      iterations=4000000... time=1.87127 sec
      result: 4.67817 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=2.95e-06 sec
      iterations=100... time=2.775e-05 sec
      iterations=1000... time=0.000301802 sec
      iterations=10000... time=0.00290077 sec
      iterations=100000... time=0.0318149 sec
      iterations=1000000... time=0.297241 sec
      iterations=4000000... time=1.17611 sec
      result: 83.5843 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=5.95e-06 sec
      iterations=10... time=6.01e-05 sec
      iterations=100... time=0.000441952 sec
      iterations=1000... time=0.00450758 sec
      iterations=10000... time=0.0640627 sec
      iterations=100000... time=0.629344 sec
      iterations=200000... time=0.939299 sec
      iterations=400000... time=1.81764 sec
      result: 43.2666 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4e-06 sec
      iterations=10000... time=3.12e-05 sec
      iterations=100000... time=0.000370853 sec
      iterations=1000000... time=0.00379172 sec
      iterations=10000000... time=0.0288069 sec
      iterations=100000000... time=0.288931 sec
      iterations=400000000... time=1.20499 sec
      result: 0.376561 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.055e-05 sec
      iterations=10000... time=0.000208302 sec
      iterations=100000... time=0.00200646 sec
      iterations=1000000... time=0.0208392 sec
      iterations=10000000... time=0.185567 sec
      iterations=60000000... time=1.07153 sec
      result: 2.23236 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=2.7e-06 sec
      iterations=100... time=2.32e-05 sec
      iterations=1000... time=0.000228152 sec
      iterations=10000... time=0.00260347 sec
      iterations=100000... time=0.0291553 sec
      iterations=1000000... time=0.299989 sec
      iterations=4000000... time=1.2154 sec
      result: 80.8821 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.3e-06 sec
      iterations=10... time=0.00012005 sec
      iterations=100... time=0.000966257 sec
      iterations=1000... time=0.00890591 sec
      iterations=10000... time=0.0886267 sec
      iterations=100000... time=0.906269 sec
      iterations=200000... time=1.84857 sec
      result: 21.2714 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.75e-06 sec
      iterations=10... time=2.415e-05 sec
      iterations=100... time=0.000263652 sec
      iterations=1000... time=0.00258082 sec
      iterations=10000... time=0.0291787 sec
      iterations=100000... time=0.293046 sec
      iterations=400000... time=1.16584 sec
      result: 0.250121 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.19e-05 sec
      iterations=10... time=0.000137451 sec
      iterations=100... time=0.00128681 sec
      iterations=1000... time=0.0133051 sec
      iterations=10000... time=0.14557 sec
      iterations=80000... time=1.14689 sec
      result: 0.406804 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00176001 sec
      iterations=10... time=0.0200219 sec
      iterations=100... time=0.188175 sec
      iterations=600... time=1.17496 sec
      result: 1.25641 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Sat Dec 10 17:39:26 UTC 2022
+ echo Done.
Done.
  Elapsed time: 58.0 s
